I 000050 55 2893          1384067268123 Structure
(_unit VHDL (vmuxregsre 0 17 (structure 0 26 ))
	(_version va7)
	(_time 1384067268124 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 24272220747275332d20367e702223232723262221)
	(_entity
		(_time 1384067268118)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.fl1p3dx
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1571 1 798 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d0 ~extieee.std_logic_1164.STD_LOGIC 1 800 (_entity (_in ((i 1))))))
				(_port (_internal d1 ~extieee.std_logic_1164.STD_LOGIC 1 801 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 802 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 1 803 (_entity (_in ((i 1))))))
				(_port (_internal sd ~extieee.std_logic_1164.STD_LOGIC 1 804 (_entity (_in ((i 1))))))
				(_port (_internal cd ~extieee.std_logic_1164.STD_LOGIC 1 805 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 806 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 28 (_component .machxo2.components.fl1p3dx )
		(_generic
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fl1p3dx)
			(_generic
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1571 (machxo2 components ~STRING~1571)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 1233          1384067268129 Structure
(_unit VHDL (vcc 0 39 (structure 0 46 ))
	(_version va7)
	(_time 1384067268130 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 24272220237373332322377e762322222722272322)
	(_entity
		(_time 1384067268127)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.vhi
			(_object
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 1462 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST1 0 48 (_component .machxo2.components.vhi )
		(_port
			((z)(PWR1))
		)
		(_use (_entity machxo2 vhi)
		)
	)
	(_object
		(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 1233          1384067268135 Structure
(_unit VHDL (gnd 0 58 (structure 0 65 ))
	(_version va7)
	(_time 1384067268136 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 24262320757374322222617e712223227122202223)
	(_entity
		(_time 1384067268133)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.vlo
			(_object
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 1468 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST1 0 67 (_component .machxo2.components.vlo )
		(_port
			((z)(PWR0))
		)
		(_use (_entity machxo2 vlo)
		)
	)
	(_object
		(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 4641          1384067268141 Structure
(_unit VHDL (ccu2b0 0 77 (structure 0 87 ))
	(_version va7)
	(_time 1384067268142 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 34363731336265273734266b653237323733313736)
	(_entity
		(_time 1384067268139)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 89 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0011000000001010"\))
			((init1)(_string \"1111000000001000"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0011000000001010"\))
				((init1)(_string \"1111000000001000"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 14337         1384067268148 Structure
(_unit VHDL (slice_0 0 102 (structure 0 142 ))
	(_version va7)
	(_time 1384067268149 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 34373731636369226367216d33373433373267323d)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268145)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 166 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_out ))))
			)
		)
		(ccu2B0
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_0 0 178 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 181 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 183 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_cry_0_0 0 185 (_component ccu2B0 )
		(_port
			((A0)(GNDI))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(GNDI))
			((S0)(_open))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu2B0)
		)
	)
	(_block WireDelay 0 191 
		(_object
			(_process
				(line__193(_architecture 0 0 193 (_procedure_call (_simple)(_target(9))(_sensitivity(0)))))
				(line__194(_architecture 1 0 194 (_procedure_call (_simple)(_target(10))(_sensitivity(1)))))
				(line__195(_architecture 2 0 195 (_procedure_call (_simple)(_target(11))(_sensitivity(2)))))
				(line__196(_architecture 3 0 196 (_procedure_call (_simple)(_target(12))(_sensitivity(3)))))
				(line__197(_architecture 4 0 197 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__198(_architecture 5 0 198 (_procedure_call (_simple)(_target(16))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 202 
		(_object
			(_process
				(line__204(_architecture 6 0 204 (_procedure_call (_simple)(_target(13))(_sensitivity(12)))))
				(line__205(_architecture 7 0 205 (_procedure_call (_simple)(_target(15))(_sensitivity(14)))))
				(line__206(_architecture 8 0 206 (_procedure_call (_simple)(_target(17))(_sensitivity(16)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 105 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 106 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 107 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 108 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 108 (_entity (_string \"SLICE_0"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 110 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 111 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 112 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 113 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 114 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 115 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 116 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 117 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 118 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 119 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 120 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 121 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 122 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 123 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 124 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 125 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 126 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 127 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 128 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 129 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 130 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 131 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 132 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_in ))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 145 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 146 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 147 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 148 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 149 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 150 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 158 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 159 (_architecture (_uni ))))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 211 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 212 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 213 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 214 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 215 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 216 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 218 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 219 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 220 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 221 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 222 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 223 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 209 (_process (_simple)(_target(6)(7)(8))(_sensitivity(9)(10)(11)(13)(15)(17)(18)(19)(20))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(17731 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 2905          1384067268156 Structure
(_unit VHDL (vmuxregsre0001 0 327 (structure 0 336 ))
	(_version va7)
	(_time 1384067268157 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 44474246141215534d40561e104243434743464241)
	(_entity
		(_time 1384067268154)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.fl1p3dx
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1571 1 798 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d0 ~extieee.std_logic_1164.STD_LOGIC 1 800 (_entity (_in ((i 1))))))
				(_port (_internal d1 ~extieee.std_logic_1164.STD_LOGIC 1 801 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 802 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 1 803 (_entity (_in ((i 1))))))
				(_port (_internal sd ~extieee.std_logic_1164.STD_LOGIC 1 804 (_entity (_in ((i 1))))))
				(_port (_internal cd ~extieee.std_logic_1164.STD_LOGIC 1 805 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 806 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 338 (_component .machxo2.components.fl1p3dx )
		(_generic
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fl1p3dx)
			(_generic
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 328 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 328 (_entity (_in ))))
		(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 328 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 329 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 329 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 329 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 330 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1571 (machxo2 components ~STRING~1571)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 1466          1384067268162 Structure
(_unit VHDL (inverter 0 349 (structure 0 356 ))
	(_version va7)
	(_time 1384067268163 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 44464d46151216524043561f1142414346424d4211)
	(_entity
		(_time 1384067268160)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 943 (_entity (_in ((i 1))))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 944 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST1 0 358 (_component .machxo2.components.inv )
		(_port
			((a)(I))
			((z)(Z))
		)
		(_use (_entity machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_object
		(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 350 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 350 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 4658          1384067268168 Structure
(_unit VHDL (ccu20002 0 368 (structure 0 378 ))
	(_version va7)
	(_time 1384067268169 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 44464746431215574741541b154744474642474247)
	(_entity
		(_time 1384067268166)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 380 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0011000000001010"\))
			((init1)(_string \"0011000000001010"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0011000000001010"\))
				((init1)(_string \"0011000000001010"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 369 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 369 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 369 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 370 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 370 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 370 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 371 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 371 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 371 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 372 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 372 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 372 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 12313         1384067268174 Structure
(_unit VHDL (sr_16_0_slice_1 0 393 (structure 0 423 ))
	(_version va7)
	(_time 1384067268175 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 53505051520751400302450a545053560554505500)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268172)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 445 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 445 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 445 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 446 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 446 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 446 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 447 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 439 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 450 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 450 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 442 (_entity (_out ))))
			)
		)
		(ccu20002
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 453 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 453 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 453 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 454 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 454 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 454 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 455 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 455 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 455 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 456 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 456 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 456 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_31 0 459 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 462 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 464 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 466 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_s_31_0 0 468 (_component ccu20002 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(_open))
			((CO1)(_open))
		)
		(_use (_entity . ccu20002)
		)
	)
	(_block WireDelay 0 474 
		(_object
			(_process
				(line__476(_architecture 0 0 476 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__477(_architecture 1 0 477 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__478(_architecture 2 0 478 (_procedure_call (_simple)(_target(9))(_sensitivity(2)))))
				(line__479(_architecture 3 0 479 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 483 
		(_object
			(_process
				(line__485(_architecture 4 0 485 (_procedure_call (_simple)(_target(8))(_sensitivity(7)))))
				(line__486(_architecture 5 0 486 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 396 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 397 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 398 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 399 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 399 (_entity (_string \"SR_16_0_SLICE_1"\))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 401 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 402 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 403 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 404 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 405 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 406 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 407 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 408 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 409 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 410 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 411 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 412 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 413 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 414 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 416 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 416 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 416 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 417 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 417 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 417 (_entity (_out )(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 426 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 427 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 428 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 429 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 430 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 431 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 432 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 433 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 435 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 436 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 437 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 490 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 491 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 492 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 493 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 495 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 496 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 497 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 498 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 489 (_process (_simple)(_target(4)(5))(_sensitivity(6)(8)(10)(11)(12)(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(12358 )
		(12369 )
	)
	(_model . Structure 7 -1
	)
)
I 000050 55 4658          1384067268180 Structure
(_unit VHDL (ccu20003 0 567 (structure 0 577 ))
	(_version va7)
	(_time 1384067268181 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 53515050530502405056430c025053505055505550)
	(_entity
		(_time 1384067268178)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 579 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0101000000000001"\))
			((init1)(_string \"0000000000000001"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0101000000000001"\))
				((init1)(_string \"0000000000000001"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 568 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 568 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 568 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 569 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 569 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 569 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 570 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 570 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 570 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 571 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 571 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 571 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 16329         1384067268186 Structure
(_unit VHDL (sr_16_0_slice_2 0 592 (structure 0 636 ))
	(_version va7)
	(_time 1384067268187 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 636060626237617062616562253c32663564606530656a)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268184)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 664 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 664 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 664 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 665 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 665 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 665 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 666 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 658 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 669 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 669 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 661 (_entity (_out ))))
			)
		)
		(ccu20003
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 672 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 672 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 672 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 673 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 673 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 673 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 674 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 674 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 674 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 675 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 675 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 675 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_30 0 678 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 681 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 683 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 685 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_29 0 687 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_29_0 0 690 (_component ccu20003 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20003)
		)
	)
	(_block WireDelay 0 696 
		(_object
			(_process
				(line__698(_architecture 0 0 698 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__699(_architecture 1 0 699 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__700(_architecture 2 0 700 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__701(_architecture 3 0 701 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__702(_architecture 4 0 702 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__703(_architecture 5 0 703 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 707 
		(_object
			(_process
				(line__709(_architecture 6 0 709 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__710(_architecture 7 0 710 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__711(_architecture 8 0 711 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 595 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 596 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 597 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 598 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 598 (_entity (_string \"SR_16_0_SLICE_2"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 600 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 601 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 602 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 603 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 604 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 605 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 606 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 607 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 608 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 609 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 610 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 611 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 612 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 613 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 614 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 615 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 616 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 617 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 618 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 619 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 620 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 621 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 622 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 623 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 624 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 625 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 627 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 627 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 627 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 628 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 628 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 628 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 629 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 629 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 629 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 630 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 630 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 639 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 640 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 641 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 642 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 643 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 644 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 645 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 646 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 647 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 648 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 649 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 650 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 651 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 652 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 654 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 655 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 656 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 716 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 717 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 718 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 719 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 720 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 721 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 722 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 723 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 724 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 725 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 727 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 728 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 729 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 730 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 731 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 732 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 714 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 4658          1384067268192 Structure
(_unit VHDL (ccu20004 0 855 (structure 0 865 ))
	(_version va7)
	(_time 1384067268193 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 63616063633532706066733c326063606765606560)
	(_entity
		(_time 1384067268190)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 867 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0101000000000001"\))
			((init1)(_string \"0101000000000001"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0101000000000001"\))
				((init1)(_string \"0101000000000001"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 856 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 856 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 856 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 857 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 857 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 857 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 858 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 858 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 858 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 859 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 859 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 859 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 16346         1384067268200 Structure
(_unit VHDL (sr_16_0_slice_3 0 880 (structure 0 924 ))
	(_version va7)
	(_time 1384067268201 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 727171727226706173707473342d23772475717421747b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268196)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 952 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 952 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 952 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 953 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 953 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 953 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 954 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 946 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 957 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 957 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 949 (_entity (_out ))))
			)
		)
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 960 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 960 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 960 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 961 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 961 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 961 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 962 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 962 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 962 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 963 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 963 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 963 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_28 0 966 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 969 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 971 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 973 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_27 0 975 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_27_0 0 978 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 984 
		(_object
			(_process
				(line__986(_architecture 0 0 986 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__987(_architecture 1 0 987 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__988(_architecture 2 0 988 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__989(_architecture 3 0 989 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__990(_architecture 4 0 990 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__991(_architecture 5 0 991 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 995 
		(_object
			(_process
				(line__997(_architecture 6 0 997 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__998(_architecture 7 0 998 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__999(_architecture 8 0 999 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 883 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 884 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 885 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 886 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 886 (_entity (_string \"SR_16_0_SLICE_3"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 888 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 889 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 890 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 891 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 892 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 893 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 894 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 895 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 896 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 897 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 898 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 899 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 900 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 901 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 902 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 903 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 904 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 905 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 906 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 907 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 908 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 909 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 910 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 911 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 912 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 913 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 915 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 915 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 915 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 916 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 916 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 916 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 917 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 917 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 917 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 918 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 918 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 927 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 928 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 929 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 930 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 931 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 932 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 933 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 934 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 935 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 936 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 937 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 938 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 939 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 940 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 942 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 943 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 944 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1004 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1005 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1006 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1007 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1008 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1009 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1010 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1011 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1012 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1013 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 1015 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1016 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 1017 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1018 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 1019 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 1020 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 1002 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 16456         1384067268212 Structure
(_unit VHDL (sr_16_0_slice_4 0 1143 (structure 0 1187 ))
	(_version va7)
	(_time 1384067268213 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 727171727226706173707473342d23772475717421747b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268207)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1215 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1215 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 1215 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 1216 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 1216 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 1216 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 1217 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 1209 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 1220 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 1220 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 1212 (_entity (_out ))))
			)
		)
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1223 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1223 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1223 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1224 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1224 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1224 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1225 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1225 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1225 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1226 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1226 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1226 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_26 0 1229 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 1232 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 1234 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 1236 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_25 0 1238 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_25_0 0 1241 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 1247 
		(_object
			(_process
				(line__1249(_architecture 0 0 1249 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__1250(_architecture 1 0 1250 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__1251(_architecture 2 0 1251 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__1252(_architecture 3 0 1252 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__1253(_architecture 4 0 1253 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__1254(_architecture 5 0 1254 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 1258 
		(_object
			(_process
				(line__1260(_architecture 6 0 1260 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__1261(_architecture 7 0 1261 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__1262(_architecture 8 0 1262 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 1146 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 1147 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 1148 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 1149 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 1149 (_entity (_string \"SR_16_0_SLICE_4"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1151 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1152 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1153 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1154 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 1155 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 1156 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1157 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1158 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1159 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1160 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1161 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1162 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1163 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1164 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1165 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1166 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1167 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1168 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1169 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1170 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1171 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1172 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1173 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1174 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1175 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1176 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1178 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1178 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 1178 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 1179 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 1179 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 1179 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 1180 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 1180 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 1180 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 1181 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 1181 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1190 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1191 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1192 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 1193 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1194 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 1195 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1196 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 1197 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1198 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 1199 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 1200 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 1201 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 1202 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 1203 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 1205 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 1206 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1207 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1267 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1268 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1269 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1270 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1271 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1272 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1273 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1274 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1275 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1276 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 1278 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1279 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 1280 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1281 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 1282 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 1283 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 1265 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 16456         1384067268225 Structure
(_unit VHDL (sr_16_0_slice_5 0 1406 (structure 0 1450 ))
	(_version va7)
	(_time 1384067268226 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 8281818d82d6809183808483c4ddd387d4858184d1848b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268219)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1478 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1478 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 1478 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 1479 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 1479 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 1479 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 1480 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 1472 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 1483 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 1483 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 1475 (_entity (_out ))))
			)
		)
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1486 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1486 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1486 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1487 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1487 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1487 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1488 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1488 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1488 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1489 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1489 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1489 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_24 0 1492 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 1495 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 1497 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 1499 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_23 0 1501 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_23_0 0 1504 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 1510 
		(_object
			(_process
				(line__1512(_architecture 0 0 1512 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__1513(_architecture 1 0 1513 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__1514(_architecture 2 0 1514 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__1515(_architecture 3 0 1515 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__1516(_architecture 4 0 1516 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__1517(_architecture 5 0 1517 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 1521 
		(_object
			(_process
				(line__1523(_architecture 6 0 1523 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__1524(_architecture 7 0 1524 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__1525(_architecture 8 0 1525 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 1409 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 1410 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 1411 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 1412 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 1412 (_entity (_string \"SR_16_0_SLICE_5"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1414 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1415 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1416 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1417 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 1418 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 1419 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1420 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1421 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1422 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1423 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1424 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1425 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1426 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1427 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1428 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1429 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1430 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1431 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1432 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1433 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1434 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1435 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1436 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1437 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1438 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1439 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1441 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1441 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 1441 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 1442 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 1442 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 1442 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 1443 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 1443 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 1443 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 1444 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 1444 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1453 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1454 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1455 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 1456 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1457 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 1458 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1459 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 1460 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1461 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 1462 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 1463 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 1464 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 1465 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 1466 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 1468 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 1469 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1470 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1530 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1531 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1532 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1533 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1534 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1535 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1536 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1537 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1538 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1539 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 1541 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1542 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 1543 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1544 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 1545 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 1546 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 1528 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 16456         1384067268235 Structure
(_unit VHDL (sr_16_0_slice_6 0 1669 (structure 0 1713 ))
	(_version va7)
	(_time 1384067268236 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 9291919c92c6908193909493d4cdc397c4959194c1949b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268230)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1741 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1741 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 1741 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 1742 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 1742 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 1742 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 1743 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 1735 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 1746 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 1746 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 1738 (_entity (_out ))))
			)
		)
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1749 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1749 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1749 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1750 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1750 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1750 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1751 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1751 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1751 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1752 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1752 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1752 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_22 0 1755 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 1758 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 1760 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 1762 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_21 0 1764 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_21_0 0 1767 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 1773 
		(_object
			(_process
				(line__1775(_architecture 0 0 1775 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__1776(_architecture 1 0 1776 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__1777(_architecture 2 0 1777 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__1778(_architecture 3 0 1778 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__1779(_architecture 4 0 1779 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__1780(_architecture 5 0 1780 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 1784 
		(_object
			(_process
				(line__1786(_architecture 6 0 1786 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__1787(_architecture 7 0 1787 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__1788(_architecture 8 0 1788 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 1672 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 1673 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 1674 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 1675 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 1675 (_entity (_string \"SR_16_0_SLICE_6"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1677 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1678 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1679 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1680 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 1681 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 1682 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1683 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1684 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1685 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1686 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1687 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1688 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1689 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1690 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1691 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1692 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1693 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1694 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1695 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1696 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1697 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1698 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1699 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1700 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1701 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1702 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1704 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1704 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 1704 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 1705 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 1705 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 1705 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 1706 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 1706 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 1706 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 1707 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 1707 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1716 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1717 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1718 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 1719 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1720 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 1721 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1722 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 1723 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1724 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 1725 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 1726 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 1727 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 1728 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 1729 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 1731 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 1732 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1733 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1793 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1794 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1795 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1796 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1797 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1798 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1799 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1800 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1801 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1802 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 1804 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1805 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 1806 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1807 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 1808 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 1809 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 1791 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 16456         1384067268249 Structure
(_unit VHDL (sr_16_0_slice_7 0 1932 (structure 0 1976 ))
	(_version va7)
	(_time 1384067268250 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code a1a2a2f7a2f5a3b2a0a3a7a0e7fef0a4f7a6a2a7f2a7a8)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268242)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2004 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2004 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 2004 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 2005 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 2005 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 2005 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 2006 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 1998 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 2009 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 2009 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 2001 (_entity (_out ))))
			)
		)
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2012 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2012 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2012 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2013 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2013 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2013 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2014 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2014 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 2014 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 2015 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 2015 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 2015 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_20 0 2018 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 2021 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 2023 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 2025 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_19 0 2027 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_19_0 0 2030 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 2036 
		(_object
			(_process
				(line__2038(_architecture 0 0 2038 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__2039(_architecture 1 0 2039 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__2040(_architecture 2 0 2040 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__2041(_architecture 3 0 2041 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__2042(_architecture 4 0 2042 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__2043(_architecture 5 0 2043 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 2047 
		(_object
			(_process
				(line__2049(_architecture 6 0 2049 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__2050(_architecture 7 0 2050 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__2051(_architecture 8 0 2051 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 1935 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 1936 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 1937 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 1938 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 1938 (_entity (_string \"SR_16_0_SLICE_7"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1940 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1941 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1942 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1943 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 1944 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 1945 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1946 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1947 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1948 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1949 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1950 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1951 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1952 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1953 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1954 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1955 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1956 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1957 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1958 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1959 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1960 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1961 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1962 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1963 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1964 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1965 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1967 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1967 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 1967 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 1968 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 1968 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 1968 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 1969 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 1969 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 1969 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 1970 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 1970 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1979 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1980 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1981 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 1982 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1983 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 1984 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1985 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 1986 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1987 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 1988 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 1989 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 1990 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 1991 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 1992 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 1994 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 1995 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1996 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2057 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2059 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2060 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2061 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2062 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2063 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 2064 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2065 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 2067 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2068 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 2069 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2070 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 2071 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 2072 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 2054 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 16456         1384067268265 Structure
(_unit VHDL (sr_16_0_slice_8 0 2195 (structure 0 2239 ))
	(_version va7)
	(_time 1384067268266 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code b1b2b2e4b2e5b3a2b0b3b7b0f7eee0b4e7b6b2b7e2b7b8)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268258)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2267 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2267 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 2267 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 2268 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 2268 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 2268 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 2269 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 2261 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 2272 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 2272 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 2264 (_entity (_out ))))
			)
		)
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2275 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2275 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2275 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2276 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2276 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2276 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2277 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2277 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 2277 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 2278 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 2278 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 2278 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_18 0 2281 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 2284 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 2286 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 2288 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_17 0 2290 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_17_0 0 2293 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 2299 
		(_object
			(_process
				(line__2301(_architecture 0 0 2301 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__2302(_architecture 1 0 2302 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__2303(_architecture 2 0 2303 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__2304(_architecture 3 0 2304 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__2305(_architecture 4 0 2305 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__2306(_architecture 5 0 2306 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 2310 
		(_object
			(_process
				(line__2312(_architecture 6 0 2312 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__2313(_architecture 7 0 2313 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__2314(_architecture 8 0 2314 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 2198 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 2199 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 2200 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 2201 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 2201 (_entity (_string \"SR_16_0_SLICE_8"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2203 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2204 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2205 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2206 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 2207 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 2208 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2209 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2210 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2211 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2212 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2213 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2214 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2215 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2216 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2217 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2218 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2219 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2220 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2221 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2222 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2223 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2224 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2225 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2226 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2227 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2228 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2230 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2230 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 2230 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 2231 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2231 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 2231 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 2232 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 2232 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 2232 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 2233 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 2233 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2242 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2243 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2244 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 2245 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2246 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 2247 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2248 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 2249 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2250 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 2251 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 2252 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 2253 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 2254 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 2255 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 2257 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 2258 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 2259 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2319 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2320 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2321 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2322 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2323 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2324 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2325 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2326 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 2327 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2328 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 2330 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2331 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 2332 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2333 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 2334 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 2335 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 2317 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 16456         1384067268283 Structure
(_unit VHDL (sr_16_0_slice_9 0 2458 (structure 0 2502 ))
	(_version va7)
	(_time 1384067268284 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code c0c3c394c294c2d3c1c2c6c1869f91c596c7c3c693c6c9)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268273)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2530 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2530 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 2530 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 2531 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 2531 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 2531 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 2532 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 2524 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 2535 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 2535 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 2527 (_entity (_out ))))
			)
		)
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2538 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2538 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2538 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2539 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2539 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2539 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2540 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2540 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 2540 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 2541 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 2541 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 2541 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_16 0 2544 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 2547 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 2549 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 2551 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_15 0 2553 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_15_0 0 2556 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 2562 
		(_object
			(_process
				(line__2564(_architecture 0 0 2564 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__2565(_architecture 1 0 2565 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__2566(_architecture 2 0 2566 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__2567(_architecture 3 0 2567 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__2568(_architecture 4 0 2568 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__2569(_architecture 5 0 2569 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 2573 
		(_object
			(_process
				(line__2575(_architecture 6 0 2575 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__2576(_architecture 7 0 2576 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__2577(_architecture 8 0 2577 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 2461 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 2462 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 2463 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 2464 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 2464 (_entity (_string \"SR_16_0_SLICE_9"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2466 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2467 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2468 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2469 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 2470 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 2471 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2472 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2473 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2474 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2475 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2476 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2477 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2478 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2479 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2480 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2481 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2482 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2483 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2484 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2485 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2486 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2487 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2488 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2489 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2490 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2491 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2493 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2493 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 2493 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 2494 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2494 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 2494 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 2495 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 2495 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 2495 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 2496 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 2496 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2505 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2506 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2507 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 2508 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2509 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 2510 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2511 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 2512 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2513 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 2514 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 2515 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 2516 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 2517 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 2518 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 2520 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 2521 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 2522 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2582 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2583 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2584 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2585 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2586 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2587 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2588 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2589 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 2590 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2591 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 2593 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2594 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 2595 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2596 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 2597 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 2598 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 2580 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 16458         1384067268298 Structure
(_unit VHDL (sr_16_0_slice_10 0 2721 (structure 0 2765 ))
	(_version va7)
	(_time 1384067268299 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code d0d3d383d284d2c3d1d2d6d1968f81d586d7d3d683d6d9)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268292)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2793 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2793 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 2793 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 2794 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 2794 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 2794 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 2795 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 2787 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 2798 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 2798 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 2790 (_entity (_out ))))
			)
		)
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2801 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2801 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2801 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2802 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2802 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2802 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2803 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2803 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 2803 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 2804 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 2804 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 2804 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_14 0 2807 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 2810 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 2812 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 2814 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_13 0 2816 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_13_0 0 2819 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 2825 
		(_object
			(_process
				(line__2827(_architecture 0 0 2827 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__2828(_architecture 1 0 2828 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__2829(_architecture 2 0 2829 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__2830(_architecture 3 0 2830 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__2831(_architecture 4 0 2831 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__2832(_architecture 5 0 2832 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 2836 
		(_object
			(_process
				(line__2838(_architecture 6 0 2838 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__2839(_architecture 7 0 2839 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__2840(_architecture 8 0 2840 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 2724 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 2725 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 2726 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 2727 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 2727 (_entity (_string \"SR_16_0_SLICE_10"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2729 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2730 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2731 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2732 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 2733 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 2734 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2735 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2736 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2737 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2738 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2739 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2740 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2741 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2742 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2743 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2744 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2745 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2746 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2747 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2748 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2749 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2750 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2751 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2752 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2753 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2754 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2756 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2756 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 2756 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 2757 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2757 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 2757 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 2758 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 2758 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 2758 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 2759 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 2759 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2768 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2769 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2770 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 2771 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2772 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 2773 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2774 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 2775 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2776 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 2777 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 2778 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 2779 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 2780 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 2781 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 2783 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 2784 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 2785 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2845 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2846 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2847 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2848 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2849 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2850 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2851 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2852 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 2853 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2854 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 2856 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2857 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 2858 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2859 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 2860 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 2861 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 2843 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 16458         1384067268311 Structure
(_unit VHDL (sr_16_0_slice_11 0 2984 (structure 0 3028 ))
	(_version va7)
	(_time 1384067268312 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code e0e3e3b2e2b4e2f3e1e2e6e1a6bfb1e5b6e7e3e6b3e6e9)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268305)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3056 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3056 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 3056 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 3057 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 3057 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 3057 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 3058 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 3050 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 3061 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 3061 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 3053 (_entity (_out ))))
			)
		)
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3064 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 3064 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3064 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3065 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3065 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 3065 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3066 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3066 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 3066 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 3067 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 3067 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 3067 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_12 0 3070 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 3073 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 3075 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 3077 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_11 0 3079 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_11_0 0 3082 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 3088 
		(_object
			(_process
				(line__3090(_architecture 0 0 3090 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__3091(_architecture 1 0 3091 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__3092(_architecture 2 0 3092 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__3093(_architecture 3 0 3093 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__3094(_architecture 4 0 3094 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__3095(_architecture 5 0 3095 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 3099 
		(_object
			(_process
				(line__3101(_architecture 6 0 3101 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__3102(_architecture 7 0 3102 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__3103(_architecture 8 0 3103 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 2987 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 2988 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 2989 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 2990 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 2990 (_entity (_string \"SR_16_0_SLICE_11"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2992 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2993 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2994 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2995 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 2996 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 2997 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2998 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2999 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3000 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3001 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3002 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3003 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3004 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3005 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3006 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3007 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3008 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3009 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3010 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3011 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3012 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3013 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3014 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3015 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3016 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3017 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3019 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3019 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 3019 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 3020 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 3020 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 3020 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 3021 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 3021 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 3021 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 3022 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 3022 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3031 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3032 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3033 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 3034 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3035 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 3036 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3037 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 3038 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3039 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 3040 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 3041 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 3042 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 3043 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 3044 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 3046 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 3047 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 3048 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3108 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3109 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3110 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3111 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3112 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3113 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3114 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3115 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 3116 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3117 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 3119 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3120 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 3121 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3122 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 3123 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 3124 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 3106 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 16456         1384067268325 Structure
(_unit VHDL (sr_16_0_slice_12 0 3247 (structure 0 3291 ))
	(_version va7)
	(_time 1384067268326 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code efececbdbbbbedfceeede9eea9b0beeab9e8ece9bce9e6)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268320)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3319 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3319 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 3319 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 3320 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 3320 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 3320 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 3321 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 3313 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 3324 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 3324 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 3316 (_entity (_out ))))
			)
		)
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3327 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 3327 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3327 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3328 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3328 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 3328 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3329 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3329 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 3329 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 3330 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 3330 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 3330 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_10 0 3333 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 3336 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 3338 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 3340 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_9 0 3342 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_9_0 0 3345 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 3351 
		(_object
			(_process
				(line__3353(_architecture 0 0 3353 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__3354(_architecture 1 0 3354 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__3355(_architecture 2 0 3355 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__3356(_architecture 3 0 3356 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__3357(_architecture 4 0 3357 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__3358(_architecture 5 0 3358 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 3362 
		(_object
			(_process
				(line__3364(_architecture 6 0 3364 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__3365(_architecture 7 0 3365 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__3366(_architecture 8 0 3366 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 3250 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 3251 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 3252 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 3253 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 3253 (_entity (_string \"SR_16_0_SLICE_12"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3255 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3256 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3257 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3258 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 3259 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 3260 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3261 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3262 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3263 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3264 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3265 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3266 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3267 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3268 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3269 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3270 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3271 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3272 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3273 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3274 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3275 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3276 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3277 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3278 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3279 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3280 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3282 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3282 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 3282 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 3283 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 3283 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 3283 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 3284 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 3284 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 3284 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 3285 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 3285 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3294 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3295 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3296 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 3297 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3298 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 3299 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3300 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 3301 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3302 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 3303 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 3304 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 3305 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 3306 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 3307 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 3309 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 3310 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 3311 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3371 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3372 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3373 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3374 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3375 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3376 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3377 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3378 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 3379 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3380 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 3382 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3383 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 3384 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3385 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 3386 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 3387 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 3369 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 16455         1384067268335 Structure
(_unit VHDL (sr_16_0_slice_13 0 3510 (structure 0 3554 ))
	(_version va7)
	(_time 1384067268336 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code efececbdbbbbedfceeede9eea9b0beeab9e8ece9bce9e6)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268331)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3582 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3582 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 3582 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 3583 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 3583 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 3583 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 3584 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 3576 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 3587 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 3587 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 3579 (_entity (_out ))))
			)
		)
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3590 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 3590 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3590 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3591 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3591 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 3591 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3592 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3592 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 3592 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 3593 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 3593 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 3593 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_8 0 3596 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 3599 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 3601 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 3603 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_7 0 3605 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_7_0 0 3608 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 3614 
		(_object
			(_process
				(line__3616(_architecture 0 0 3616 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__3617(_architecture 1 0 3617 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__3618(_architecture 2 0 3618 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__3619(_architecture 3 0 3619 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__3620(_architecture 4 0 3620 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__3621(_architecture 5 0 3621 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 3625 
		(_object
			(_process
				(line__3627(_architecture 6 0 3627 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__3628(_architecture 7 0 3628 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__3629(_architecture 8 0 3629 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 3513 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 3514 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 3515 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 3516 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 3516 (_entity (_string \"SR_16_0_SLICE_13"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3518 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3519 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3520 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3521 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 3522 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 3523 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3524 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3525 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3526 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3527 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3528 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3529 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3530 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3531 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3532 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3533 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3534 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3535 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3536 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3537 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3538 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3539 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3540 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3541 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3542 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3543 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3545 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3545 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 3545 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 3546 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 3546 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 3546 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 3547 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 3547 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 3547 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 3548 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 3548 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3557 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3558 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3559 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 3560 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3561 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 3562 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3563 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 3564 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3565 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 3566 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 3567 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 3568 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 3569 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 3570 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 3572 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 3573 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 3574 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3634 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3635 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3636 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3637 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3638 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3639 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3640 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3641 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 3642 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3643 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 3645 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3646 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 3647 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3648 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 3649 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 3650 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 3632 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 16455         1384067268346 Structure
(_unit VHDL (sr_16_0_slice_14 0 3773 (structure 0 3817 ))
	(_version va7)
	(_time 1384067268347 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code fffcfcaeababfdecfefdf9feb9a0aefaa9f8fcf9acf9f6)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268341)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3845 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3845 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 3845 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 3846 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 3846 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 3846 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 3847 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 3839 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 3850 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 3850 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 3842 (_entity (_out ))))
			)
		)
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3853 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 3853 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3853 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3854 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3854 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 3854 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3855 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3855 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 3855 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 3856 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 3856 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 3856 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_6 0 3859 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 3862 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 3864 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 3866 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_5 0 3868 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_5_0 0 3871 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 3877 
		(_object
			(_process
				(line__3879(_architecture 0 0 3879 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__3880(_architecture 1 0 3880 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__3881(_architecture 2 0 3881 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__3882(_architecture 3 0 3882 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__3883(_architecture 4 0 3883 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__3884(_architecture 5 0 3884 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 3888 
		(_object
			(_process
				(line__3890(_architecture 6 0 3890 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__3891(_architecture 7 0 3891 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__3892(_architecture 8 0 3892 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 3776 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 3777 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 3778 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 3779 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 3779 (_entity (_string \"SR_16_0_SLICE_14"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3781 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3782 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3783 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3784 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 3785 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 3786 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3787 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3788 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3789 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3790 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3791 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3792 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3793 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3794 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3795 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3796 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3797 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3798 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3799 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3800 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3801 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3802 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3803 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3804 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3805 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3806 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3808 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3808 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 3808 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 3809 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 3809 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 3809 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 3810 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 3810 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 3810 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 3811 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 3811 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3820 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3821 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3822 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 3823 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3824 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 3825 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3826 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 3827 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3828 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 3829 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 3830 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 3831 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 3832 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 3833 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 3835 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 3836 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 3837 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3897 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3898 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3899 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3900 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3901 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3902 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3903 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3904 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 3905 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3906 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 3908 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3909 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 3910 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3911 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 3912 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 3913 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 3895 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 2915          1384067268353 Structure
(_unit VHDL (vmuxregsre0005 0 4036 (structure 0 4045 ))
	(_version va7)
	(_time 1384067268354 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code fffcf9affda9aee8f6fbeda5abf9f8f8fcf8fdf9fa)
	(_entity
		(_time 1384067268350)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.fl1p3bx
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1570 1 785 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d0 ~extieee.std_logic_1164.STD_LOGIC 1 787 (_entity (_in ((i 1))))))
				(_port (_internal d1 ~extieee.std_logic_1164.STD_LOGIC 1 788 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 789 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 1 790 (_entity (_in ((i 1))))))
				(_port (_internal sd ~extieee.std_logic_1164.STD_LOGIC 1 791 (_entity (_in ((i 1))))))
				(_port (_internal pd ~extieee.std_logic_1164.STD_LOGIC 1 792 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 793 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 4047 (_component .machxo2.components.fl1p3bx )
		(_generic
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((pd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fl1p3bx)
			(_generic
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((pd)(pd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4037 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4037 (_entity (_in ))))
		(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 4037 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 4038 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 4038 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 4038 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 4039 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1570 (machxo2 components ~STRING~1570)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 17101         1384067268362 Structure
(_unit VHDL (sr_16_0_slice_15 0 4058 (structure 0 4102 ))
	(_version va7)
	(_time 1384067268363 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 0e0d0c09595a0c1d0f0c080248515f0b58090d085d0807)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268357)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4130 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4130 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 4130 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 4131 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 4131 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 4131 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 4132 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 4124 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 4135 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 4135 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 4127 (_entity (_out ))))
			)
		)
		(vmuxregsre0005
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4144 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4144 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 4144 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 4145 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 4145 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 4145 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 4146 (_entity (_out ))))
			)
		)
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4138 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4138 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4138 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4139 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4139 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4139 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4140 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4140 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4140 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4141 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4141 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4141 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_4 0 4149 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 4152 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 4154 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 4156 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_3 0 4158 (_component vmuxregsre0005 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0005)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_3_0 0 4161 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 4167 
		(_object
			(_process
				(line__4169(_architecture 0 0 4169 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__4170(_architecture 1 0 4170 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__4171(_architecture 2 0 4171 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__4172(_architecture 3 0 4172 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__4173(_architecture 4 0 4173 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__4174(_architecture 5 0 4174 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 4178 
		(_object
			(_process
				(line__4180(_architecture 6 0 4180 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__4181(_architecture 7 0 4181 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__4182(_architecture 8 0 4182 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4061 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4062 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4063 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4064 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4064 (_entity (_string \"SR_16_0_SLICE_15"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4066 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4067 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4068 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4069 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 4070 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 4071 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4072 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4073 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4074 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4075 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4076 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4077 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4078 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4079 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4080 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4081 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4082 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4083 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4084 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4085 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4086 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4087 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4088 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4089 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4090 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4091 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4093 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4093 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 4093 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 4094 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 4094 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 4094 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 4095 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 4095 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 4095 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 4096 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 4096 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4105 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4106 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4107 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 4108 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4109 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 4110 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4111 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 4112 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4113 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 4114 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 4115 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 4116 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 4117 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 4118 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 4120 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 4121 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 4122 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4187 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4188 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4189 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4190 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4191 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4192 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4193 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4194 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 4195 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4196 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 4198 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4199 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 4200 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4201 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 4202 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 4203 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 4185 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 16455         1384067268373 Structure
(_unit VHDL (sr_16_0_slice_16 0 4326 (structure 0 4370 ))
	(_version va7)
	(_time 1384067268374 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 1e1d1c18494a1c0d1f1c181f58414f1b48191d184d1817)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268369)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0005
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4407 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4407 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 4407 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 4408 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 4408 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 4408 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 4409 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 4392 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 4398 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 4398 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 4395 (_entity (_out ))))
			)
		)
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4401 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4401 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4401 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4402 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4402 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4402 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4403 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4403 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4403 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4404 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4404 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4404 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_2 0 4412 (_component vmuxregsre0005 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0005)
		)
	)
	(_instantiation DRIVEVCC 0 4415 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 4417 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 4419 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_1 0 4421 (_component vmuxregsre0005 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0005)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_1_0 0 4424 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 4430 
		(_object
			(_process
				(line__4432(_architecture 0 0 4432 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__4433(_architecture 1 0 4433 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__4434(_architecture 2 0 4434 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__4435(_architecture 3 0 4435 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__4436(_architecture 4 0 4436 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__4437(_architecture 5 0 4437 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 4441 
		(_object
			(_process
				(line__4443(_architecture 6 0 4443 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__4444(_architecture 7 0 4444 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__4445(_architecture 8 0 4445 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4329 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4330 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4331 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4332 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4332 (_entity (_string \"SR_16_0_SLICE_16"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4334 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4335 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4336 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4337 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 4338 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 4339 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4340 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4341 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4342 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4343 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4344 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4345 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4346 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4347 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4348 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4349 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4350 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4351 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4352 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4353 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4354 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4355 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4356 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4357 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4358 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4359 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4361 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4361 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 4361 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 4362 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 4362 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 4362 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 4363 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 4363 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 4363 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 4364 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 4364 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4373 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4374 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4375 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 4376 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4377 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 4378 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4379 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 4380 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4381 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 4382 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 4383 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 4384 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 4385 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 4386 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 4388 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 4389 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 4390 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4450 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4451 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4452 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4453 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4454 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4455 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4456 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4457 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 4458 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4459 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 4461 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4462 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 4463 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4464 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 4465 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 4466 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 4448 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 4673          1384067268381 Structure
(_unit VHDL (ccu20006 0 4589 (structure 0 4599 ))
	(_version va7)
	(_time 1384067268382 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 1e1c1c1948484f0d1d1b0e414f1d1e1d18181d181d)
	(_entity
		(_time 1384067268379)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 4601 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0011000000001010"\))
			((init1)(_string \"0101000000000001"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0011000000001010"\))
				((init1)(_string \"0101000000000001"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4590 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4590 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4590 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4591 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4591 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4591 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4592 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4592 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4592 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4593 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4593 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4593 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 5578          1384067268387 Structure
(_unit VHDL (sr_16_0_slice_17 0 4614 (structure 0 4631 ))
	(_version va7)
	(_time 1384067268388 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 2e2d2c2b797a2c3d2b7c3877292d2e2b78292d287d)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268385)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20006
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4642 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4642 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4642 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4643 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4643 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4643 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4644 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4644 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4644 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4645 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4645 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4645 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 4639 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_0_0 0 4648 (_component ccu20006 )
		(_port
			((A0)(GNDI))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(GNDI))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20006)
		)
	)
	(_instantiation DRIVEGND 0 4651 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 4655 
		(_object
			(_process
				(line__4657(_architecture 0 0 4657 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4617 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4618 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4619 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4620 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4620 (_entity (_string \"SR_16_0_SLICE_17"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4622 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4623 (_entity (((ns 0))((ns 0))))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4625 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 4625 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4634 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 4635 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 4637 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 4661 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4662 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 4660 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 4675          1384067268393 Structure
(_unit VHDL (ccu20007 0 4691 (structure 0 4701 ))
	(_version va7)
	(_time 1384067268394 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 2e2c2c2a78787f3d2d2b3e717f2d2e2d29282d282d)
	(_entity
		(_time 1384067268391)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 4703 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"YES"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0101000000000001"\))
			((init1)(_string \"0011000000001010"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"YES"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0101000000000001"\))
				((init1)(_string \"0011000000001010"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4692 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4692 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4692 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4693 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4693 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4693 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4694 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4694 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4694 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4695 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4695 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4695 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 6099          1384067268399 Structure
(_unit VHDL (slice_18 0 4716 (structure 0 4735 ))
	(_version va7)
	(_time 1384067268400 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 2e2d2c2a28797338282a3b77292d2f2d26292d287d)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268397)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20007
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4747 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4747 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4747 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4748 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4748 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4748 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4749 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4749 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4749 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4750 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4750 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4750 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 4744 (_entity (_out ))))
			)
		)
	)
	(_instantiation un2_count_32_bit_0_I_93_0 0 4753 (_component ccu20007 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(F1_out))
			((CO1)(_open))
		)
		(_use (_entity . ccu20007)
		)
	)
	(_instantiation DRIVEGND 0 4757 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 4761 
		(_object
			(_process
				(line__4763(_architecture 0 0 4763 (_procedure_call (_simple)(_target(3))(_sensitivity(0)))))
				(line__4764(_architecture 1 0 4764 (_procedure_call (_simple)(_target(4))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4719 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4720 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4721 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4722 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4722 (_entity (_string \"SLICE_18"\))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4724 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 4725 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4726 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4727 (_entity (((ns 0))((ns 0))))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4729 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 4729 (_entity (_in ))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 4729 (_entity (_out )(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4738 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4739 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 4740 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 4742 (_architecture (_uni ))))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4768 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4769 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 2 0 4767 (_process (_simple)(_target(2))(_sensitivity(3)(4)(5))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12614 )
	)
	(_model . Structure 3 -1
	)
)
I 000050 55 4677          1384067268405 Structure
(_unit VHDL (ccu20008 0 4801 (structure 0 4811 ))
	(_version va7)
	(_time 1384067268406 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 3d3f3f386a6b6c2e3e382d626c3e3d3e353b3e3b3e)
	(_entity
		(_time 1384067268403)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 4813 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"YES"\))
			((inject1_1)(_string \"YES"\))
			((init0)(_string \"0101000000000001"\))
			((init1)(_string \"0101000000000001"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"YES"\))
				((inject1_1)(_string \"YES"\))
				((init0)(_string \"0101000000000001"\))
				((init1)(_string \"0101000000000001"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4802 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4802 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4802 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4803 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4803 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4803 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4804 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4804 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4804 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4805 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4805 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4805 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 7752          1384067268411 Structure
(_unit VHDL (slice_19 0 4826 (structure 0 4852 ))
	(_version va7)
	(_time 1384067268412 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 3d3e3f383a6a602b383328643a3e3c3e343a3e3b6e)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268409)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20008
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4867 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4867 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4867 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4868 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4868 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4868 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4869 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4869 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4869 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4870 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4870 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4870 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 4864 (_entity (_out ))))
			)
		)
	)
	(_instantiation un2_count_32_bit_0_I_81_0 0 4873 (_component ccu20008 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20008)
		)
	)
	(_instantiation DRIVEGND 0 4877 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 4881 
		(_object
			(_process
				(line__4883(_architecture 0 0 4883 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__4884(_architecture 1 0 4884 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__4885(_architecture 2 0 4885 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
				(line__4886(_architecture 3 0 4886 (_procedure_call (_simple)(_target(9))(_sensitivity(3)))))
				(line__4887(_architecture 4 0 4887 (_procedure_call (_simple)(_target(10))(_sensitivity(4)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4829 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4830 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4831 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4832 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4832 (_entity (_string \"SLICE_19"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4834 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4835 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4836 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4837 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 4838 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4839 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4840 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4841 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4842 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4843 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4845 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4845 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4845 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4846 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 4846 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 4846 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4855 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4856 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4857 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4858 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4859 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 4860 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 4862 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 4891 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4892 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 5 0 4890 (_process (_simple)(_target(5))(_sensitivity(6)(7)(8)(9)(10)(11))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 6 -1
	)
)
I 000050 55 7752          1384067268420 Structure
(_unit VHDL (slice_20 0 4933 (structure 0 4959 ))
	(_version va7)
	(_time 1384067268421 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 4d4e4f4f4a1a105b484358144a4e4f4e4d4a4e4b1e)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268417)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20008
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4974 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4974 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4974 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4975 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4975 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4975 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4976 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4976 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4976 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4977 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4977 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4977 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 4971 (_entity (_out ))))
			)
		)
	)
	(_instantiation un2_count_32_bit_0_I_69_0 0 4980 (_component ccu20008 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20008)
		)
	)
	(_instantiation DRIVEGND 0 4984 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 4988 
		(_object
			(_process
				(line__4990(_architecture 0 0 4990 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__4991(_architecture 1 0 4991 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__4992(_architecture 2 0 4992 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
				(line__4993(_architecture 3 0 4993 (_procedure_call (_simple)(_target(9))(_sensitivity(3)))))
				(line__4994(_architecture 4 0 4994 (_procedure_call (_simple)(_target(10))(_sensitivity(4)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4936 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4937 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4938 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4939 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4939 (_entity (_string \"SLICE_20"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4941 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4942 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4943 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4944 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 4945 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4946 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4947 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4948 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4949 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4950 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4952 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4952 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4952 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4953 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 4953 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 4953 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4962 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4963 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4964 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4965 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4966 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 4967 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 4969 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 4998 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4999 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 5 0 4997 (_process (_simple)(_target(5))(_sensitivity(6)(7)(8)(9)(10)(11))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 6 -1
	)
)
I 000050 55 7752          1384067268429 Structure
(_unit VHDL (slice_21 0 5040 (structure 0 5066 ))
	(_version va7)
	(_time 1384067268430 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 4d4e4f4f4a1a105b484358144a4e4f4e4c4a4e4b1e)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268426)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20008
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5081 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5081 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5081 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5082 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5082 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5082 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5083 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5083 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5083 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5084 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5084 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5084 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5078 (_entity (_out ))))
			)
		)
	)
	(_instantiation un2_count_32_bit_0_I_57_0 0 5087 (_component ccu20008 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20008)
		)
	)
	(_instantiation DRIVEGND 0 5091 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 5095 
		(_object
			(_process
				(line__5097(_architecture 0 0 5097 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__5098(_architecture 1 0 5098 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__5099(_architecture 2 0 5099 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
				(line__5100(_architecture 3 0 5100 (_procedure_call (_simple)(_target(9))(_sensitivity(3)))))
				(line__5101(_architecture 4 0 5101 (_procedure_call (_simple)(_target(10))(_sensitivity(4)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5043 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5044 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5045 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5046 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5046 (_entity (_string \"SLICE_21"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5048 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5049 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5050 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5051 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 5052 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5053 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5054 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5055 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5056 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5057 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5059 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5059 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5059 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5060 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 5060 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 5060 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5069 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5070 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5071 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5072 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5073 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 5074 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5076 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 5105 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5106 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 5 0 5104 (_process (_simple)(_target(5))(_sensitivity(6)(7)(8)(9)(10)(11))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 6 -1
	)
)
I 000050 55 7752          1384067268441 Structure
(_unit VHDL (slice_22 0 5147 (structure 0 5173 ))
	(_version va7)
	(_time 1384067268442 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 5c5f5e5f5c0b014a595249055b5f5e5f5e5b5f5a0f)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268437)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20008
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5188 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5188 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5188 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5189 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5189 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5189 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5190 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5190 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5190 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5191 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5191 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5191 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5185 (_entity (_out ))))
			)
		)
	)
	(_instantiation un2_count_32_bit_0_I_45_0 0 5194 (_component ccu20008 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20008)
		)
	)
	(_instantiation DRIVEGND 0 5198 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 5202 
		(_object
			(_process
				(line__5204(_architecture 0 0 5204 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__5205(_architecture 1 0 5205 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__5206(_architecture 2 0 5206 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
				(line__5207(_architecture 3 0 5207 (_procedure_call (_simple)(_target(9))(_sensitivity(3)))))
				(line__5208(_architecture 4 0 5208 (_procedure_call (_simple)(_target(10))(_sensitivity(4)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5150 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5151 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5152 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5153 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5153 (_entity (_string \"SLICE_22"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5155 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5156 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5157 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5158 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 5159 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5160 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5161 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5162 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5163 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5164 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5166 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5166 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5166 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5167 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 5167 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 5167 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5176 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5177 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5178 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5179 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5180 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 5181 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5183 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 5212 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5213 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 5 0 5211 (_process (_simple)(_target(5))(_sensitivity(6)(7)(8)(9)(10)(11))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 6 -1
	)
)
I 000050 55 7752          1384067268449 Structure
(_unit VHDL (slice_23 0 5254 (structure 0 5280 ))
	(_version va7)
	(_time 1384067268450 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 6c6f6e6c6c3b317a696279356b6f6e6f6f6b6f6a3f)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268447)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20008
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5295 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5295 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5295 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5296 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5296 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5296 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5297 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5297 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5297 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5298 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5298 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5298 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5292 (_entity (_out ))))
			)
		)
	)
	(_instantiation un2_count_32_bit_0_I_33_0 0 5301 (_component ccu20008 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20008)
		)
	)
	(_instantiation DRIVEGND 0 5305 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 5309 
		(_object
			(_process
				(line__5311(_architecture 0 0 5311 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__5312(_architecture 1 0 5312 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__5313(_architecture 2 0 5313 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
				(line__5314(_architecture 3 0 5314 (_procedure_call (_simple)(_target(9))(_sensitivity(3)))))
				(line__5315(_architecture 4 0 5315 (_procedure_call (_simple)(_target(10))(_sensitivity(4)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5257 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5258 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5259 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5260 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5260 (_entity (_string \"SLICE_23"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5262 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5263 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5264 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5265 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 5266 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5267 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5268 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5269 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5270 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5271 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5273 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5273 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5273 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5274 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 5274 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 5274 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5283 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5284 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5285 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5286 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5287 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 5288 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5290 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 5319 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5320 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 5 0 5318 (_process (_simple)(_target(5))(_sensitivity(6)(7)(8)(9)(10)(11))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 6 -1
	)
)
I 000050 55 4677          1384067268457 Structure
(_unit VHDL (ccu20009 0 5361 (structure 0 5371 ))
	(_version va7)
	(_time 1384067268458 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 6c6e6e6c3c3a3d7f6f697c333d6f6c6f656a6f6a6f)
	(_entity
		(_time 1384067268455)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 5373 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"YES"\))
			((inject1_1)(_string \"YES"\))
			((init0)(_string \"1001000000001001"\))
			((init1)(_string \"0101000000100001"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"YES"\))
				((inject1_1)(_string \"YES"\))
				((init0)(_string \"1001000000001001"\))
				((init1)(_string \"0101000000100001"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5362 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5362 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5362 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5363 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5363 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5363 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5364 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5364 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5364 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5365 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5365 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5365 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 9405          1384067268464 Structure
(_unit VHDL (slice_24 0 5386 (structure 0 5419 ))
	(_version va7)
	(_time 1384067268465 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 7c7f7e7d7c2b216a782c69257b7f7e7f787b7f7a2f)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268461)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20009
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5437 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5437 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5437 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5438 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5438 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5438 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5439 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5439 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5439 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5440 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5440 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5440 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5434 (_entity (_out ))))
			)
		)
	)
	(_instantiation un2_count_32_bit_0_I_21_0 0 5443 (_component ccu20009 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(D0_ipd))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20009)
		)
	)
	(_instantiation DRIVEGND 0 5447 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 5451 
		(_object
			(_process
				(line__5453(_architecture 0 0 5453 (_procedure_call (_simple)(_target(9))(_sensitivity(0)))))
				(line__5454(_architecture 1 0 5454 (_procedure_call (_simple)(_target(10))(_sensitivity(1)))))
				(line__5455(_architecture 2 0 5455 (_procedure_call (_simple)(_target(11))(_sensitivity(2)))))
				(line__5456(_architecture 3 0 5456 (_procedure_call (_simple)(_target(12))(_sensitivity(3)))))
				(line__5457(_architecture 4 0 5457 (_procedure_call (_simple)(_target(13))(_sensitivity(4)))))
				(line__5458(_architecture 5 0 5458 (_procedure_call (_simple)(_target(14))(_sensitivity(5)))))
				(line__5459(_architecture 6 0 5459 (_procedure_call (_simple)(_target(15))(_sensitivity(6)))))
				(line__5460(_architecture 7 0 5460 (_procedure_call (_simple)(_target(16))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5389 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5390 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5391 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5392 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5392 (_entity (_string \"SLICE_24"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5394 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5395 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5396 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5397 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5398 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5399 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5400 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 5401 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5402 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5403 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5404 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5405 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5406 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5407 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5408 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5409 (_entity (((ns 0))((ns 0))))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5411 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5411 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5411 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5412 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5412 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5412 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5413 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 5413 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 5413 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5422 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5423 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5424 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5425 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5426 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5427 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5428 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5429 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 5430 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5432 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 5465 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5466 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 5463 (_process (_simple)(_target(8))(_sensitivity(9)(10)(11)(12)(13)(14)(15)(16)(17))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 9 -1
	)
)
I 000050 55 4677          1384067268472 Structure
(_unit VHDL (ccu20010 0 5516 (structure 0 5526 ))
	(_version va7)
	(_time 1384067268473 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 7c7e7e7d2c2a2d6f7f796c232d7f7d7f7c7a7f7a7f)
	(_entity
		(_time 1384067268470)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 5528 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"YES"\))
			((inject1_1)(_string \"YES"\))
			((init0)(_string \"0001001001001000"\))
			((init1)(_string \"0010001000010100"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"YES"\))
				((inject1_1)(_string \"YES"\))
				((init0)(_string \"0001001001001000"\))
				((init1)(_string \"0010001000010100"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5517 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5517 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5517 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5518 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5518 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5518 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5519 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5519 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5519 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5520 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5520 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5520 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 9620          1384067268480 Structure
(_unit VHDL (slice_25 0 5541 (structure 0 5577 ))
	(_version va7)
	(_time 1384067268481 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 8b8889858adcd69d808c9ed28c8889888e8c888dd8)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268476)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20010
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5592 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5592 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5592 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5593 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5593 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5593 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5594 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5594 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5594 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5595 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5595 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5595 (_entity (_out ))))
			)
		)
	)
	(_instantiation un2_count_32_bit_0_I_9_0 0 5598 (_component ccu20010 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(D0_ipd))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(D1_ipd))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20010)
		)
	)
	(_block WireDelay 0 5604 
		(_object
			(_process
				(line__5606(_architecture 0 0 5606 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__5607(_architecture 1 0 5607 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__5608(_architecture 2 0 5608 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__5609(_architecture 3 0 5609 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__5610(_architecture 4 0 5610 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__5611(_architecture 5 0 5611 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__5612(_architecture 6 0 5612 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__5613(_architecture 7 0 5613 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
				(line__5614(_architecture 8 0 5614 (_procedure_call (_simple)(_target(18))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5544 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5545 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5546 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5547 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5547 (_entity (_string \"SLICE_25"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5549 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5550 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5551 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5552 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5553 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5554 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5555 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5556 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 5557 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5558 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5559 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5560 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5561 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5562 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5563 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5564 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5565 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5566 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5568 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5568 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5568 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5569 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5569 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5569 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5570 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5570 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 5570 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 5571 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5580 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5581 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5582 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5583 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5584 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5585 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5586 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5587 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5588 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 5589 (_architecture (_uni ((i 1))))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 5619 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5620 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 5617 (_process (_simple)(_target(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 4675          1384067268488 Structure
(_unit VHDL (ccu20011 0 5673 (structure 0 5683 ))
	(_version va7)
	(_time 1384067268489 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 8b898985daddda98888e9bd4da888a888a8d888d88)
	(_entity
		(_time 1384067268486)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 5685 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"YES"\))
			((init0)(_string \"0011000000001010"\))
			((init1)(_string \"0010000100000011"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"YES"\))
				((init0)(_string \"0011000000001010"\))
				((init1)(_string \"0010000100000011"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5674 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5674 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5674 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5675 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5675 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5675 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5676 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5676 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5676 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5677 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5677 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5677 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 7196          1384067268495 Structure
(_unit VHDL (slice_26 0 5698 (structure 0 5722 ))
	(_version va7)
	(_time 1384067268496 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 9b9899949accc68d9e9c8ec29c9899989d9c989dc8)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268492)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20011
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5736 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5736 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5736 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5737 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5737 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5737 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5738 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5738 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5738 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5739 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5739 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5739 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5733 (_entity (_out ))))
			)
		)
	)
	(_instantiation un2_count_32_bit_0_I_1_0 0 5742 (_component ccu20011 )
		(_port
			((A0)(GNDI))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(D1_ipd))
			((CI)(GNDI))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20011)
		)
	)
	(_instantiation DRIVEGND 0 5746 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 5750 
		(_object
			(_process
				(line__5752(_architecture 0 0 5752 (_procedure_call (_simple)(_target(5))(_sensitivity(0)))))
				(line__5753(_architecture 1 0 5753 (_procedure_call (_simple)(_target(6))(_sensitivity(1)))))
				(line__5754(_architecture 2 0 5754 (_procedure_call (_simple)(_target(7))(_sensitivity(2)))))
				(line__5755(_architecture 3 0 5755 (_procedure_call (_simple)(_target(8))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5701 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5702 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5703 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5704 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5704 (_entity (_string \"SLICE_26"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5706 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5707 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5708 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5709 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5710 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5711 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5712 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5713 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5715 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5715 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5715 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5716 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 5716 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5725 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5726 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5727 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5728 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 5729 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5731 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 5759 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5760 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 4 0 5758 (_process (_simple)(_target(4))(_sensitivity(5)(6)(7)(8)(9))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 5 -1
	)
)
I 000050 55 4673          1384067268504 Structure
(_unit VHDL (ccu20012 0 5798 (structure 0 5808 ))
	(_version va7)
	(_time 1384067268505 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 9b999994cacdca88989e8bc4ca989a98999d989d98)
	(_entity
		(_time 1384067268502)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 5810 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"1111000000001000"\))
			((init1)(_string \"0101000000001000"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"1111000000001000"\))
				((init1)(_string \"0101000000001000"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5799 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5799 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5799 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5800 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5800 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5800 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5801 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5801 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5801 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5802 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5802 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5802 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 17596         1384067268511 Structure
(_unit VHDL (slice_27 0 5823 (structure 0 5874 ))
	(_version va7)
	(_time 1384067268512 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code aaa9a8fda8fdf7bca9adaea6ecf5f9a9adada9acf9aca3)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268508)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5898 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5898 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 5898 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 5899 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 5899 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 5899 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 5900 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 5903 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5906 (_entity (_out ))))
			)
		)
		(ccu20012
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5909 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5909 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5909 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5910 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5910 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5910 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5911 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5911 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5911 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5912 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5912 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5912 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_30 0 5915 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 5918 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 5920 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_29 0 5922 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_cry_0_29 0 5925 (_component ccu20012 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(_open))
		)
		(_use (_entity . ccu20012)
		)
	)
	(_block WireDelay 0 5931 
		(_object
			(_process
				(line__5933(_architecture 0 0 5933 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__5934(_architecture 1 0 5934 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__5935(_architecture 2 0 5935 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__5936(_architecture 3 0 5936 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__5937(_architecture 4 0 5937 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__5938(_architecture 5 0 5938 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
				(line__5939(_architecture 6 0 5939 (_procedure_call (_simple)(_target(21))(_sensitivity(6)))))
				(line__5940(_architecture 7 0 5940 (_procedure_call (_simple)(_target(23))(_sensitivity(7)))))
				(line__5941(_architecture 8 0 5941 (_procedure_call (_simple)(_target(25))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 5945 
		(_object
			(_process
				(line__5947(_architecture 9 0 5947 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
				(line__5948(_architecture 10 0 5948 (_procedure_call (_simple)(_target(20))(_sensitivity(19)))))
				(line__5949(_architecture 11 0 5949 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
				(line__5950(_architecture 12 0 5950 (_procedure_call (_simple)(_target(24))(_sensitivity(23)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5826 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5827 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5828 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5829 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5829 (_entity (_string \"SLICE_27"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5831 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5832 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5833 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5834 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5835 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5836 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 5837 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 5838 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 5839 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5840 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5841 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5842 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5843 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5844 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5845 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5846 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5847 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5848 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5849 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5850 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5851 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5852 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5853 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5854 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5855 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5856 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5857 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5858 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5859 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5860 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5861 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5862 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5864 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5864 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5864 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5865 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 5865 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 5865 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 5866 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 5866 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 5866 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 5867 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 5867 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 5867 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 5868 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5877 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5878 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5879 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5880 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5881 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 5882 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5883 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 5884 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5885 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 5886 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5887 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 5888 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5889 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 5890 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 5891 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 5892 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 5893 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 5895 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5896 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5955 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5956 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5957 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5958 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 5959 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5960 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 5961 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5962 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 5964 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5965 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 5966 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5967 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 5968 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5969 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 5970 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 5971 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 5953 (_process (_simple)(_target(9)(10)(11)(12))(_sensitivity(13)(14)(15)(16)(18)(20)(22)(24)(25)(26)(27)(28)(29))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 4673          1384067268520 Structure
(_unit VHDL (ccu20013 0 6107 (structure 0 6117 ))
	(_version va7)
	(_time 1384067268521 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code aaa8a8fdf8fcfbb9a9afbaf5fba9aba9a9aca9aca9)
	(_entity
		(_time 1384067268517)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 6119 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"1111000000001000"\))
			((init1)(_string \"1111000000001000"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"1111000000001000"\))
				((init1)(_string \"1111000000001000"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6108 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6108 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 6108 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6109 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6109 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6109 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 6110 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6110 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 6110 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 6111 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 6111 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 6111 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 18615         1384067268529 Structure
(_unit VHDL (slice_28 0 6132 (structure 0 6188 ))
	(_version va7)
	(_time 1384067268530 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code bab9b8eeb8ede7acb9bdbcbafce5e9b9b2bdb9bce9bcb3)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268524)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6213 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6213 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 6213 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 6214 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 6214 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 6214 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6215 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 6218 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 6221 (_entity (_out ))))
			)
		)
		(ccu20013
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6224 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6224 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 6224 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6225 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6225 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6225 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 6226 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6226 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 6226 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 6227 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 6227 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 6227 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_28 0 6230 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 6233 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 6235 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_27 0 6237 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_cry_0_27 0 6240 (_component ccu20013 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20013)
		)
	)
	(_block WireDelay 0 6246 
		(_object
			(_process
				(line__6248(_architecture 0 0 6248 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__6249(_architecture 1 0 6249 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__6250(_architecture 2 0 6250 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__6251(_architecture 3 0 6251 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__6252(_architecture 4 0 6252 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__6253(_architecture 5 0 6253 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__6254(_architecture 6 0 6254 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__6255(_architecture 7 0 6255 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__6256(_architecture 8 0 6256 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 6260 
		(_object
			(_process
				(line__6262(_architecture 9 0 6262 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__6263(_architecture 10 0 6263 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__6264(_architecture 11 0 6264 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__6265(_architecture 12 0 6265 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6135 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6136 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6137 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6138 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6138 (_entity (_string \"SLICE_28"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6140 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6141 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6142 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6143 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6144 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6145 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 6146 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 6147 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 6148 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6149 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6150 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6151 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6152 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6153 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6154 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6155 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6156 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6157 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6158 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6159 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6160 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6161 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6162 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6163 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6164 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6165 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6166 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6167 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6168 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6169 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6170 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6171 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6172 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6173 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6174 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6175 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6176 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6178 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6178 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6178 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6179 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 6179 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 6179 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 6180 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 6180 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 6180 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 6181 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 6181 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 6181 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 6182 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 6182 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6191 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6192 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6193 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6194 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6195 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 6196 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6197 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 6198 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6199 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 6200 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6201 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 6202 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6203 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 6204 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 6205 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 6206 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 6207 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 6208 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 6210 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 6211 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6270 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6271 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6272 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6273 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6274 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6275 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6276 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6277 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 6278 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6279 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 6281 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6282 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 6283 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6284 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 6285 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6286 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 6287 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 6288 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 6268 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 18615         1384067268540 Structure
(_unit VHDL (slice_29 0 6444 (structure 0 6500 ))
	(_version va7)
	(_time 1384067268541 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code bab9b8eeb8ede7acb9bdbcbafce5e9b9b3bdb9bce9bcb3)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268535)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6525 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6525 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 6525 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 6526 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 6526 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 6526 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6527 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 6530 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 6533 (_entity (_out ))))
			)
		)
		(ccu20013
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6536 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6536 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 6536 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6537 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6537 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6537 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 6538 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6538 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 6538 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 6539 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 6539 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 6539 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_26 0 6542 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 6545 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 6547 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_25 0 6549 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_cry_0_25 0 6552 (_component ccu20013 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20013)
		)
	)
	(_block WireDelay 0 6558 
		(_object
			(_process
				(line__6560(_architecture 0 0 6560 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__6561(_architecture 1 0 6561 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__6562(_architecture 2 0 6562 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__6563(_architecture 3 0 6563 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__6564(_architecture 4 0 6564 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__6565(_architecture 5 0 6565 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__6566(_architecture 6 0 6566 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__6567(_architecture 7 0 6567 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__6568(_architecture 8 0 6568 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 6572 
		(_object
			(_process
				(line__6574(_architecture 9 0 6574 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__6575(_architecture 10 0 6575 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__6576(_architecture 11 0 6576 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__6577(_architecture 12 0 6577 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6447 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6448 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6449 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6450 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6450 (_entity (_string \"SLICE_29"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6452 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6453 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6454 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6455 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6456 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6457 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 6458 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 6459 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 6460 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6461 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6462 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6463 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6464 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6465 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6466 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6467 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6468 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6469 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6470 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6471 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6472 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6473 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6474 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6475 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6476 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6477 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6478 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6479 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6480 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6481 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6482 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6483 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6484 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6485 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6486 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6487 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6488 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6490 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6490 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6490 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6491 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 6491 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 6491 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 6492 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 6492 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 6492 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 6493 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 6493 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 6493 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 6494 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 6494 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6503 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6504 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6505 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6506 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6507 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 6508 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6509 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 6510 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6511 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 6512 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6513 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 6514 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6515 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 6516 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 6517 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 6518 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 6519 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 6520 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 6522 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 6523 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6582 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6583 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6584 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6585 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6586 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6587 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6588 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6589 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 6590 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6591 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 6593 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6594 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 6595 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6596 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 6597 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6598 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 6599 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 6600 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 6580 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 18615         1384067268550 Structure
(_unit VHDL (slice_30 0 6756 (structure 0 6812 ))
	(_version va7)
	(_time 1384067268551 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code cac9c89fc89d97dcc9cdccca8c9598c9cacdc9cc99ccc3)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268546)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6837 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6837 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 6837 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 6838 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 6838 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 6838 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6839 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 6842 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 6845 (_entity (_out ))))
			)
		)
		(ccu20013
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6848 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6848 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 6848 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6849 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6849 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6849 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 6850 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6850 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 6850 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 6851 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 6851 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 6851 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_24 0 6854 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 6857 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 6859 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_23 0 6861 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_cry_0_23 0 6864 (_component ccu20013 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20013)
		)
	)
	(_block WireDelay 0 6870 
		(_object
			(_process
				(line__6872(_architecture 0 0 6872 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__6873(_architecture 1 0 6873 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__6874(_architecture 2 0 6874 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__6875(_architecture 3 0 6875 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__6876(_architecture 4 0 6876 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__6877(_architecture 5 0 6877 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__6878(_architecture 6 0 6878 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__6879(_architecture 7 0 6879 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__6880(_architecture 8 0 6880 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 6884 
		(_object
			(_process
				(line__6886(_architecture 9 0 6886 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__6887(_architecture 10 0 6887 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__6888(_architecture 11 0 6888 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__6889(_architecture 12 0 6889 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6759 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6760 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6761 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6762 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6762 (_entity (_string \"SLICE_30"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6764 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6765 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6766 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6767 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6768 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6769 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 6770 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 6771 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 6772 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6773 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6774 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6775 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6776 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6777 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6778 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6779 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6780 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6781 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6782 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6783 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6784 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6785 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6786 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6787 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6788 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6789 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6790 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6791 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6792 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6793 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6794 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6795 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6796 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6797 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6798 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6799 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6800 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6802 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6802 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6802 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6803 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 6803 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 6803 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 6804 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 6804 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 6804 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 6805 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 6805 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 6805 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 6806 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 6806 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6815 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6816 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6817 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6818 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6819 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 6820 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6821 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 6822 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6823 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 6824 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6825 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 6826 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6827 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 6828 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 6829 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 6830 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 6831 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 6832 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 6834 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 6835 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6894 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6895 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6896 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6897 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6898 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6899 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6900 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6901 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 6902 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6903 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 6905 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6906 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 6907 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6908 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 6909 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6910 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 6911 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 6912 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 6892 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 18615         1384067268563 Structure
(_unit VHDL (slice_31 0 7068 (structure 0 7124 ))
	(_version va7)
	(_time 1384067268564 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code d9dadb8b838e84cfdadedfd99f868bdad8dedadf8adfd0)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268557)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7149 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 7149 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 7149 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 7150 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 7150 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 7150 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7151 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 7154 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 7157 (_entity (_out ))))
			)
		)
		(ccu20013
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 7160 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 7160 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 7160 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7161 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 7161 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 7161 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 7162 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 7162 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 7162 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 7163 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 7163 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 7163 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_22 0 7166 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 7169 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 7171 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_21 0 7173 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_cry_0_21 0 7176 (_component ccu20013 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20013)
		)
	)
	(_block WireDelay 0 7182 
		(_object
			(_process
				(line__7184(_architecture 0 0 7184 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__7185(_architecture 1 0 7185 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__7186(_architecture 2 0 7186 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__7187(_architecture 3 0 7187 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__7188(_architecture 4 0 7188 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__7189(_architecture 5 0 7189 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__7190(_architecture 6 0 7190 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__7191(_architecture 7 0 7191 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__7192(_architecture 8 0 7192 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 7196 
		(_object
			(_process
				(line__7198(_architecture 9 0 7198 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__7199(_architecture 10 0 7199 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__7200(_architecture 11 0 7200 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__7201(_architecture 12 0 7201 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7071 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7072 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7073 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7074 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7074 (_entity (_string \"SLICE_31"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7076 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7077 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7078 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7079 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7080 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7081 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 7082 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 7083 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7084 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7085 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7086 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7087 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7088 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7089 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7090 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7091 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7092 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7093 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7094 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7095 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7096 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7097 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7098 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7099 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7100 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7101 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7102 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7103 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7104 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7105 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7106 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7107 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7108 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7109 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7110 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7111 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7112 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 7114 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 7114 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 7114 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 7115 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 7115 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 7115 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 7116 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7116 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 7116 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 7117 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 7117 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 7117 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 7118 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 7118 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7127 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7128 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7129 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7130 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7131 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 7132 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7133 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 7134 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7135 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 7136 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7137 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 7138 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7139 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 7140 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 7141 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 7142 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 7143 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 7144 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 7146 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 7147 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 7206 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7207 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 7208 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7209 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 7210 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7211 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 7212 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7213 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 7214 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7215 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 7217 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7218 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 7219 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7220 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 7221 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7222 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 7223 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7224 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 7204 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 18615         1384067268575 Structure
(_unit VHDL (slice_32 0 7380 (structure 0 7436 ))
	(_version va7)
	(_time 1384067268576 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code e9eaebbab3beb4ffeaeeefe9afb6bbeaebeeeaefbaefe0)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268570)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7461 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 7461 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 7461 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 7462 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 7462 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 7462 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7463 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 7466 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 7469 (_entity (_out ))))
			)
		)
		(ccu20013
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 7472 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 7472 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 7472 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7473 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 7473 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 7473 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 7474 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 7474 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 7474 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 7475 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 7475 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 7475 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_20 0 7478 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 7481 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 7483 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_19 0 7485 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_cry_0_19 0 7488 (_component ccu20013 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20013)
		)
	)
	(_block WireDelay 0 7494 
		(_object
			(_process
				(line__7496(_architecture 0 0 7496 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__7497(_architecture 1 0 7497 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__7498(_architecture 2 0 7498 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__7499(_architecture 3 0 7499 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__7500(_architecture 4 0 7500 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__7501(_architecture 5 0 7501 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__7502(_architecture 6 0 7502 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__7503(_architecture 7 0 7503 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__7504(_architecture 8 0 7504 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 7508 
		(_object
			(_process
				(line__7510(_architecture 9 0 7510 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__7511(_architecture 10 0 7511 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__7512(_architecture 11 0 7512 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__7513(_architecture 12 0 7513 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7383 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7384 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7385 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7386 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7386 (_entity (_string \"SLICE_32"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7388 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7389 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7390 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7391 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7392 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7393 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 7394 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 7395 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7396 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7397 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7398 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7399 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7400 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7401 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7402 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7403 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7404 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7405 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7406 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7407 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7408 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7409 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7410 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7411 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7412 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7413 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7414 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7415 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7416 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7417 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7418 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7419 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7420 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7421 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7422 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7423 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7424 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 7426 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 7426 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 7426 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 7427 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 7427 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 7427 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 7428 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7428 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 7428 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 7429 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 7429 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 7429 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 7430 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 7430 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7439 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7440 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7441 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7442 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7443 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 7444 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7445 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 7446 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7447 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 7448 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7449 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 7450 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7451 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 7452 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 7453 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 7454 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 7455 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 7456 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 7458 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 7459 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 7518 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7519 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 7520 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7521 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 7522 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7523 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 7524 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7525 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 7526 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7527 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 7529 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7530 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 7531 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7532 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 7533 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7534 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 7535 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7536 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 7516 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 18615         1384067268589 Structure
(_unit VHDL (slice_33 0 7692 (structure 0 7748 ))
	(_version va7)
	(_time 1384067268590 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code f8fbfaa8a3afa5eefbfffef8bea7aafbfbfffbfeabfef1)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268584)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7773 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 7773 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 7773 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 7774 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 7774 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 7774 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7775 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 7778 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 7781 (_entity (_out ))))
			)
		)
		(ccu20013
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 7784 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 7784 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 7784 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7785 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 7785 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 7785 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 7786 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 7786 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 7786 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 7787 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 7787 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 7787 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_18 0 7790 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 7793 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 7795 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_17 0 7797 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_cry_0_17 0 7800 (_component ccu20013 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20013)
		)
	)
	(_block WireDelay 0 7806 
		(_object
			(_process
				(line__7808(_architecture 0 0 7808 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__7809(_architecture 1 0 7809 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__7810(_architecture 2 0 7810 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__7811(_architecture 3 0 7811 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__7812(_architecture 4 0 7812 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__7813(_architecture 5 0 7813 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__7814(_architecture 6 0 7814 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__7815(_architecture 7 0 7815 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__7816(_architecture 8 0 7816 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 7820 
		(_object
			(_process
				(line__7822(_architecture 9 0 7822 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__7823(_architecture 10 0 7823 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__7824(_architecture 11 0 7824 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__7825(_architecture 12 0 7825 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7695 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7696 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7697 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7698 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7698 (_entity (_string \"SLICE_33"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7700 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7701 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7702 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7703 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7704 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7705 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 7706 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 7707 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7708 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7709 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7710 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7711 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7712 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7713 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7714 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7715 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7716 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7717 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7718 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7719 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7720 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7721 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7722 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7723 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7724 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7725 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7726 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7727 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7728 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7729 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7730 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7731 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7732 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7733 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7734 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7735 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7736 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 7738 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 7738 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 7738 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 7739 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 7739 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 7739 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 7740 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7740 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 7740 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 7741 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 7741 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 7741 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 7742 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 7742 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7751 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7752 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7753 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7754 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7755 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 7756 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7757 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 7758 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7759 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 7760 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7761 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 7762 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7763 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 7764 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 7765 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 7766 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 7767 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 7768 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 7770 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 7771 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 7830 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7831 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 7832 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7833 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 7834 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7835 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 7836 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7837 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 7838 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7839 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 7841 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7842 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 7843 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7844 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 7845 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7846 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 7847 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7848 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 7828 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 18615         1384067268603 Structure
(_unit VHDL (slice_34 0 8004 (structure 0 8060 ))
	(_version va7)
	(_time 1384067268604 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 080b090e535f551e0b0f0e084e575a0b0c0f0b0e5b0e01)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268596)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8085 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 8085 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 8085 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 8086 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 8086 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 8086 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 8087 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 8090 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 8093 (_entity (_out ))))
			)
		)
		(ccu20013
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 8096 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 8096 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 8096 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8097 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 8097 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 8097 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 8098 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 8098 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 8098 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 8099 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 8099 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 8099 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_16 0 8102 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 8105 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 8107 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_15 0 8109 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_cry_0_15 0 8112 (_component ccu20013 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20013)
		)
	)
	(_block WireDelay 0 8118 
		(_object
			(_process
				(line__8120(_architecture 0 0 8120 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__8121(_architecture 1 0 8121 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__8122(_architecture 2 0 8122 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__8123(_architecture 3 0 8123 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__8124(_architecture 4 0 8124 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__8125(_architecture 5 0 8125 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__8126(_architecture 6 0 8126 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__8127(_architecture 7 0 8127 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__8128(_architecture 8 0 8128 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 8132 
		(_object
			(_process
				(line__8134(_architecture 9 0 8134 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__8135(_architecture 10 0 8135 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__8136(_architecture 11 0 8136 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__8137(_architecture 12 0 8137 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8007 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8008 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8009 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8010 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8010 (_entity (_string \"SLICE_34"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8012 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8013 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8014 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8015 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8016 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8017 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 8018 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 8019 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 8020 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8021 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8022 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8023 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8024 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8025 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8026 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8027 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8028 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8029 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8030 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8031 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8032 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8033 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8034 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8035 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8036 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8037 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8038 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8039 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8040 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8041 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8042 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8043 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8044 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8045 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8046 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8047 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8048 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 8050 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 8050 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 8050 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 8051 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 8051 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 8051 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 8052 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8052 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 8052 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 8053 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 8053 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 8053 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 8054 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 8054 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8063 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8064 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8065 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8066 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8067 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 8068 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8069 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 8070 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8071 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 8072 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8073 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 8074 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8075 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 8076 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 8077 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 8078 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 8079 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 8080 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 8082 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 8083 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 8142 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8143 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 8144 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8145 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 8146 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8147 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 8148 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8149 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 8150 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8151 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 8153 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8154 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 8155 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8156 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 8157 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8158 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 8159 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 8160 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 8140 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 18615         1384067268614 Structure
(_unit VHDL (slice_35 0 8316 (structure 0 8372 ))
	(_version va7)
	(_time 1384067268615 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 080b090e535f551e0b0f0e084e575a0b0d0f0b0e5b0e01)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268610)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8397 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 8397 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 8397 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 8398 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 8398 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 8398 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 8399 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 8402 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 8405 (_entity (_out ))))
			)
		)
		(ccu20013
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 8408 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 8408 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 8408 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8409 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 8409 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 8409 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 8410 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 8410 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 8410 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 8411 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 8411 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 8411 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_14 0 8414 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 8417 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 8419 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_13 0 8421 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_cry_0_13 0 8424 (_component ccu20013 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20013)
		)
	)
	(_block WireDelay 0 8430 
		(_object
			(_process
				(line__8432(_architecture 0 0 8432 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__8433(_architecture 1 0 8433 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__8434(_architecture 2 0 8434 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__8435(_architecture 3 0 8435 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__8436(_architecture 4 0 8436 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__8437(_architecture 5 0 8437 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__8438(_architecture 6 0 8438 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__8439(_architecture 7 0 8439 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__8440(_architecture 8 0 8440 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 8444 
		(_object
			(_process
				(line__8446(_architecture 9 0 8446 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__8447(_architecture 10 0 8447 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__8448(_architecture 11 0 8448 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__8449(_architecture 12 0 8449 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8319 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8320 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8321 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8322 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8322 (_entity (_string \"SLICE_35"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8324 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8325 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8326 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8327 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8328 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8329 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 8330 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 8331 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 8332 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8333 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8334 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8335 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8336 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8337 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8338 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8339 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8340 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8341 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8342 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8343 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8344 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8345 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8346 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8347 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8348 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8349 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8350 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8351 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8352 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8353 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8354 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8355 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8356 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8357 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8358 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8359 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8360 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 8362 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 8362 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 8362 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 8363 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 8363 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 8363 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 8364 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8364 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 8364 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 8365 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 8365 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 8365 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 8366 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 8366 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8375 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8376 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8377 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8378 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8379 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 8380 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8381 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 8382 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8383 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 8384 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8385 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 8386 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8387 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 8388 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 8389 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 8390 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 8391 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 8392 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 8394 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 8395 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 8454 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8455 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 8456 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8457 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 8458 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8459 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 8460 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8461 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 8462 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8463 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 8465 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8466 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 8467 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8468 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 8469 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8470 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 8471 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 8472 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 8452 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 18615         1384067268628 Structure
(_unit VHDL (slice_36 0 8628 (structure 0 8684 ))
	(_version va7)
	(_time 1384067268629 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 181b191f434f450e1b1f1e185e474a1b1e1f1b1e4b1e11)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268622)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8709 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 8709 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 8709 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 8710 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 8710 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 8710 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 8711 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 8714 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 8717 (_entity (_out ))))
			)
		)
		(ccu20013
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 8720 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 8720 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 8720 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8721 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 8721 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 8721 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 8722 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 8722 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 8722 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 8723 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 8723 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 8723 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_12 0 8726 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 8729 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 8731 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_11 0 8733 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_cry_0_11 0 8736 (_component ccu20013 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20013)
		)
	)
	(_block WireDelay 0 8742 
		(_object
			(_process
				(line__8744(_architecture 0 0 8744 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__8745(_architecture 1 0 8745 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__8746(_architecture 2 0 8746 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__8747(_architecture 3 0 8747 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__8748(_architecture 4 0 8748 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__8749(_architecture 5 0 8749 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__8750(_architecture 6 0 8750 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__8751(_architecture 7 0 8751 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__8752(_architecture 8 0 8752 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 8756 
		(_object
			(_process
				(line__8758(_architecture 9 0 8758 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__8759(_architecture 10 0 8759 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__8760(_architecture 11 0 8760 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__8761(_architecture 12 0 8761 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8631 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8632 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8633 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8634 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8634 (_entity (_string \"SLICE_36"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8636 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8637 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8638 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8639 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8640 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8641 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 8642 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 8643 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 8644 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8645 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8646 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8647 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8648 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8649 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8650 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8651 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8652 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8653 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8654 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8655 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8656 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8657 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8658 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8659 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8660 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8661 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8662 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8663 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8664 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8665 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8666 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8667 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8668 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8669 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8670 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8671 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8672 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 8674 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 8674 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 8674 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 8675 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 8675 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 8675 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 8676 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8676 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 8676 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 8677 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 8677 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 8677 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 8678 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 8678 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8687 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8688 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8689 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8690 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8691 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 8692 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8693 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 8694 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8695 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 8696 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8697 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 8698 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8699 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 8700 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 8701 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 8702 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 8703 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 8704 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 8706 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 8707 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 8766 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8767 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 8768 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8769 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 8770 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8771 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 8772 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8773 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 8774 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8775 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 8777 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8778 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 8779 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8780 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 8781 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8782 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 8783 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 8784 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 8764 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 18613         1384067268639 Structure
(_unit VHDL (slice_37 0 8940 (structure 0 8996 ))
	(_version va7)
	(_time 1384067268640 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 2724262373707a3124202127617875242020242174212e)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268634)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9021 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 9021 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 9021 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 9022 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 9022 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9022 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9023 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 9026 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 9029 (_entity (_out ))))
			)
		)
		(ccu20013
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 9032 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 9032 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 9032 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9033 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 9033 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 9033 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 9034 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 9034 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9034 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 9035 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 9035 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 9035 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_10 0 9038 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 9041 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 9043 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_9 0 9045 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_cry_0_9 0 9048 (_component ccu20013 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20013)
		)
	)
	(_block WireDelay 0 9054 
		(_object
			(_process
				(line__9056(_architecture 0 0 9056 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__9057(_architecture 1 0 9057 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__9058(_architecture 2 0 9058 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__9059(_architecture 3 0 9059 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__9060(_architecture 4 0 9060 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__9061(_architecture 5 0 9061 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__9062(_architecture 6 0 9062 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__9063(_architecture 7 0 9063 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__9064(_architecture 8 0 9064 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 9068 
		(_object
			(_process
				(line__9070(_architecture 9 0 9070 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__9071(_architecture 10 0 9071 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__9072(_architecture 11 0 9072 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__9073(_architecture 12 0 9073 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8943 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8944 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8945 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8946 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8946 (_entity (_string \"SLICE_37"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8948 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8949 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8950 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8951 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8952 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8953 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 8954 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 8955 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 8956 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8957 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8958 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8959 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8960 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8961 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8962 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8963 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8964 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8965 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8966 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8967 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8968 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8969 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8970 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8971 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8972 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8973 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8974 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8975 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8976 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8977 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8978 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8979 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8980 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8981 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8982 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8983 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8984 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 8986 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 8986 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 8986 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 8987 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 8987 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 8987 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 8988 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8988 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 8988 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 8989 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 8989 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 8989 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 8990 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 8990 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8999 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9000 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9001 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9002 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9003 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 9004 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9005 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 9006 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9007 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 9008 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9009 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 9010 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9011 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 9012 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 9013 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 9014 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 9015 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 9016 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 9018 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 9019 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 9078 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9079 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 9080 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9081 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 9082 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9083 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 9084 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9085 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 9086 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9087 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 9089 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9090 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 9091 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9092 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 9093 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9094 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 9095 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9096 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 9076 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 18612         1384067268653 Structure
(_unit VHDL (slice_38 0 9252 (structure 0 9308 ))
	(_version va7)
	(_time 1384067268654 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 3734363263606a2134303137716865343f30343164313e)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268647)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9333 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 9333 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 9333 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 9334 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 9334 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9334 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9335 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 9338 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 9341 (_entity (_out ))))
			)
		)
		(ccu20013
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 9344 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 9344 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 9344 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9345 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 9345 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 9345 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 9346 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 9346 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9346 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 9347 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 9347 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 9347 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_8 0 9350 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 9353 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 9355 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_7 0 9357 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_cry_0_7 0 9360 (_component ccu20013 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20013)
		)
	)
	(_block WireDelay 0 9366 
		(_object
			(_process
				(line__9368(_architecture 0 0 9368 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__9369(_architecture 1 0 9369 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__9370(_architecture 2 0 9370 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__9371(_architecture 3 0 9371 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__9372(_architecture 4 0 9372 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__9373(_architecture 5 0 9373 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__9374(_architecture 6 0 9374 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__9375(_architecture 7 0 9375 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__9376(_architecture 8 0 9376 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 9380 
		(_object
			(_process
				(line__9382(_architecture 9 0 9382 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__9383(_architecture 10 0 9383 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__9384(_architecture 11 0 9384 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__9385(_architecture 12 0 9385 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9255 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9256 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9257 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9258 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9258 (_entity (_string \"SLICE_38"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9260 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9261 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9262 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9263 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9264 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9265 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 9266 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 9267 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9268 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9269 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9270 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9271 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9272 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9273 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9274 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9275 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9276 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9277 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9278 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9279 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9280 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9281 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9282 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9283 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9284 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9285 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9286 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9287 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9288 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9289 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9290 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9291 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9292 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9293 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9294 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9295 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9296 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 9298 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 9298 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 9298 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 9299 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 9299 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 9299 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 9300 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9300 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 9300 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 9301 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 9301 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 9301 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 9302 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 9302 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9311 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9312 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9313 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9314 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9315 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 9316 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9317 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 9318 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9319 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 9320 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9321 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 9322 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9323 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 9324 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 9325 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 9326 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 9327 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 9328 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 9330 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 9331 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 9390 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9391 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 9392 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9393 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 9394 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9395 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 9396 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9397 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 9398 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9399 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 9401 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9402 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 9403 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9404 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 9405 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9406 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 9407 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9408 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 9388 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 18612         1384067268667 Structure
(_unit VHDL (slice_39 0 9564 (structure 0 9620 ))
	(_version va7)
	(_time 1384067268668 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 4645474413111b5045414046001914454f41454015404f)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268660)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9645 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 9645 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 9645 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 9646 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 9646 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9646 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9647 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 9650 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 9653 (_entity (_out ))))
			)
		)
		(ccu20013
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 9656 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 9656 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 9656 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9657 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 9657 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 9657 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 9658 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 9658 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9658 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 9659 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 9659 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 9659 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_6 0 9662 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 9665 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 9667 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_5 0 9669 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_cry_0_5 0 9672 (_component ccu20013 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20013)
		)
	)
	(_block WireDelay 0 9678 
		(_object
			(_process
				(line__9680(_architecture 0 0 9680 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__9681(_architecture 1 0 9681 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__9682(_architecture 2 0 9682 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__9683(_architecture 3 0 9683 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__9684(_architecture 4 0 9684 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__9685(_architecture 5 0 9685 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__9686(_architecture 6 0 9686 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__9687(_architecture 7 0 9687 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__9688(_architecture 8 0 9688 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 9692 
		(_object
			(_process
				(line__9694(_architecture 9 0 9694 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__9695(_architecture 10 0 9695 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__9696(_architecture 11 0 9696 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__9697(_architecture 12 0 9697 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9567 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9568 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9569 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9570 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9570 (_entity (_string \"SLICE_39"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9572 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9573 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9574 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9575 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9576 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9577 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 9578 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 9579 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9580 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9581 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9582 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9583 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9584 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9585 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9586 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9587 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9588 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9589 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9590 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9591 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9592 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9593 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9594 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9595 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9596 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9597 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9598 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9599 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9600 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9601 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9602 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9603 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9604 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9605 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9606 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9607 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9608 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 9610 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 9610 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 9610 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 9611 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 9611 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 9611 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 9612 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9612 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 9612 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 9613 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 9613 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 9613 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 9614 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 9614 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9623 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9624 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9625 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9626 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9627 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 9628 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9629 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 9630 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9631 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 9632 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9633 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 9634 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9635 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 9636 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 9637 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 9638 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 9639 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 9640 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 9642 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 9643 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 9702 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9703 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 9704 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9705 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 9706 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9707 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 9708 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9709 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 9710 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9711 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 9713 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9714 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 9715 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9716 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 9717 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9718 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 9719 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9720 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 9700 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 18642         1384067268680 Structure
(_unit VHDL (slice_40 0 9876 (structure 0 9932 ))
	(_version va7)
	(_time 1384067268681 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 4645474413111b5045414046001913454641454015404f)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268674)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9957 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 9957 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 9957 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 9958 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 9958 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9958 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9959 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 9962 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 9965 (_entity (_out ))))
			)
		)
		(ccu20013
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 9968 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 9968 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 9968 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9969 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 9969 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 9969 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 9970 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 9970 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9970 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 9971 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 9971 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 9971 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_4 0 9974 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 9977 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 9979 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_3 0 9981 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_cry_0_3 0 9984 (_component ccu20013 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20013)
		)
	)
	(_block WireDelay 0 9990 
		(_object
			(_process
				(line__9992(_architecture 0 0 9992 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__9993(_architecture 1 0 9993 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__9994(_architecture 2 0 9994 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__9995(_architecture 3 0 9995 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__9996(_architecture 4 0 9996 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__9997(_architecture 5 0 9997 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__9998(_architecture 6 0 9998 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__9999(_architecture 7 0 9999 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__10000(_architecture 8 0 10000 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 10004 
		(_object
			(_process
				(line__10006(_architecture 9 0 10006 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__10007(_architecture 10 0 10007 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__10008(_architecture 11 0 10008 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__10009(_architecture 12 0 10009 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9879 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9880 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9881 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9882 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9882 (_entity (_string \"SLICE_40"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9884 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9885 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9886 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9887 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9888 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9889 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 9890 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 9891 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9892 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9893 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9894 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9895 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9896 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9897 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9898 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9899 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9900 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9901 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9902 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9903 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9904 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9905 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9906 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9907 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9908 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9909 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9910 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9911 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9912 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9913 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9914 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9915 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9916 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9917 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9918 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9919 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9920 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 9922 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 9922 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 9922 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 9923 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 9923 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 9923 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 9924 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9924 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 9924 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 9925 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 9925 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 9925 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 9926 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 9926 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9935 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9936 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9937 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9938 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9939 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 9940 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9941 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 9942 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9943 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 9944 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9945 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 9946 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9947 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 9948 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 9949 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 9950 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 9951 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 9952 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 9954 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 9955 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 10014 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10015 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 10016 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10017 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 10018 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10019 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 10020 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10021 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 10022 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10023 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 10025 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10026 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 10027 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10028 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 10029 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10030 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 10031 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10032 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 10012 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 18763         1384067268693 Structure
(_unit VHDL (slice_41 0 10188 (structure 0 10244 ))
	(_version va7)
	(_time 1384067268694 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 5655575503010b4055515056100903555751555005505f)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268687)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 10269 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 10269 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 10269 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 10270 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 10270 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 10270 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 10271 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 10274 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 10277 (_entity (_out ))))
			)
		)
		(ccu20013
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 10280 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 10280 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 10280 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 10281 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 10281 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 10281 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 10282 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 10282 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 10282 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 10283 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 10283 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 10283 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_2 0 10286 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 10289 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 10291 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_1 0 10293 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_cry_0_1 0 10296 (_component ccu20013 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20013)
		)
	)
	(_block WireDelay 0 10302 
		(_object
			(_process
				(line__10304(_architecture 0 0 10304 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__10305(_architecture 1 0 10305 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__10306(_architecture 2 0 10306 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__10307(_architecture 3 0 10307 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__10308(_architecture 4 0 10308 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__10309(_architecture 5 0 10309 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__10310(_architecture 6 0 10310 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__10311(_architecture 7 0 10311 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__10312(_architecture 8 0 10312 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 10316 
		(_object
			(_process
				(line__10318(_architecture 9 0 10318 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__10319(_architecture 10 0 10319 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__10320(_architecture 11 0 10320 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__10321(_architecture 12 0 10321 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10191 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10192 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10193 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10194 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10194 (_entity (_string \"SLICE_41"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10196 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10197 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10198 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10199 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10200 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10201 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 10202 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 10203 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 10204 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10205 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10206 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10207 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10208 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10209 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10210 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10211 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10212 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10213 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10214 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10215 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10216 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10217 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10218 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10219 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10220 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10221 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10222 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10223 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10224 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10225 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10226 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10227 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10228 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10229 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10230 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10231 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10232 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 10234 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 10234 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 10234 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 10235 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 10235 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 10235 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10236 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10236 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 10236 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 10237 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 10237 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 10237 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 10238 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 10238 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10247 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10248 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10249 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10250 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10251 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 10252 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10253 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 10254 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10255 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 10256 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10257 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 10258 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10259 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 10260 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 10261 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 10262 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 10263 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 10264 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 10266 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 10267 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 10326 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10327 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 10328 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10329 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 10330 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10331 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 10332 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10333 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 10334 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10335 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 10337 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10338 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 10339 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10340 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 10341 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10342 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 10343 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10344 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 10324 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 2555          1384067268701 Structure
(_unit VHDL (lut4 0 10500 (structure 0 10508 ))
	(_version va7)
	(_time 1384067268702 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 66643767653036756362253d326162656260356163)
	(_entity
		(_time 1384067268698)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 10510 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000011000000110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000011000000110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 10501 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 10501 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 10501 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 10501 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10502 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 2559          1384067268707 Structure
(_unit VHDL (lut40014 0 10521 (structure 0 10529 ))
	(_version va7)
	(_time 1384067268708 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 666437676530367563677639376567656260356163)
	(_entity
		(_time 1384067268705)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 10531 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0101000101010001"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0101000101010001"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 10522 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 10522 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 10522 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 10522 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10523 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 18336         1384067268718 Structure
(_unit VHDL (sr_16_0_slice_42 0 10542 (structure 0 10592 ))
	(_version va7)
	(_time 1384067268719 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 757674757221776674777223332a24702372767326737c)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268711)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut4
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 10632 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 10632 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 10632 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 10632 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10633 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 10626 (_entity (_out ))))
			)
		)
		(lut40014
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 10636 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 10636 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 10636 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 10636 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10637 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 10618 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 10618 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 10618 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 10619 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 10619 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 10619 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 10620 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 10623 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 10629 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10629 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_data_RNO_1 0 10640 (_component lut4 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut4)
		)
	)
	(_instantiation DRIVEGND 0 10642 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_data_RNO_0 0 10644 (_component lut40014 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40014)
		)
	)
	(_instantiation SR_16_0_data_1 0 10646 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 10649 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 10651 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation SR_16_0_data_0 0 10653 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_block WireDelay 0 10658 
		(_object
			(_process
				(line__10660(_architecture 0 0 10660 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__10661(_architecture 1 0 10661 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__10662(_architecture 2 0 10662 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__10663(_architecture 3 0 10663 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__10664(_architecture 4 0 10664 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__10665(_architecture 5 0 10665 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
				(line__10666(_architecture 6 0 10666 (_procedure_call (_simple)(_target(20))(_sensitivity(6)))))
				(line__10667(_architecture 7 0 10667 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
				(line__10668(_architecture 8 0 10668 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__10669(_architecture 9 0 10669 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 10673 
		(_object
			(_process
				(line__10675(_architecture 10 0 10675 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__10676(_architecture 11 0 10676 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__10677(_architecture 12 0 10677 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__10678(_architecture 13 0 10678 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10545 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10546 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10547 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10548 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10548 (_entity (_string \"SR_16_0_SLICE_42"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10550 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10551 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10552 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10553 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10554 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10555 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10556 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10557 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 10558 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 10559 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10560 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10561 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10562 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10563 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10564 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10565 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10566 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10567 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10568 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10569 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10570 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10571 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10572 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10573 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10574 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10575 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10576 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10577 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10578 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10579 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10580 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 10582 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 10582 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 10582 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 10583 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 10583 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 10583 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 10584 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 10584 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10584 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10585 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 10585 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 10585 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 10586 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 10586 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10595 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10596 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10597 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10598 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10599 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10600 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10601 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 10602 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10603 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 10604 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10605 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 10606 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10607 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 10608 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 10609 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 10610 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 10611 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 10612 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 10614 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 10615 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 10616 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 10683 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10684 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 10685 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10686 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 10687 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10688 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 10689 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10690 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 10692 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10693 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 10694 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10695 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 10696 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10697 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 10698 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10699 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 14 0 10681 (_process (_simple)(_target(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(18)(19)(21)(23)(25)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 15 -1
	)
)
I 000050 55 2559          1384067268729 Structure
(_unit VHDL (lut40015 0 10829 (structure 0 10837 ))
	(_version va7)
	(_time 1384067268730 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 8587d48a85d3d596808495dad48684868083d68280)
	(_entity
		(_time 1384067268727)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 10839 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1110111111101111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1110111111101111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 10830 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 10830 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 10830 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 10830 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10831 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 17882         1384067268740 Structure
(_unit VHDL (sr_16_0_slice_43 0 10850 (structure 0 10900 ))
	(_version va7)
	(_time 1384067268741 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 8586848a82d1879684878288c3dad480d3828683d6838c)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268734)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40015
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 10940 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 10940 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 10940 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 10940 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10941 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 10934 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 10926 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 10926 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 10926 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 10927 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 10927 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 10927 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 10928 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 10931 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 10937 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10937 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_data_RNO_11 0 10944 (_component lut40015 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40015)
		)
	)
	(_instantiation DRIVEGND 0 10946 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_data_RNO_2 0 10948 (_component lut40015 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40015)
		)
	)
	(_instantiation SR_16_0_data_11 0 10950 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 10953 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 10955 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation SR_16_0_data_2 0 10957 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_block WireDelay 0 10962 
		(_object
			(_process
				(line__10964(_architecture 0 0 10964 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__10965(_architecture 1 0 10965 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__10966(_architecture 2 0 10966 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__10967(_architecture 3 0 10967 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__10968(_architecture 4 0 10968 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__10969(_architecture 5 0 10969 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
				(line__10970(_architecture 6 0 10970 (_procedure_call (_simple)(_target(20))(_sensitivity(6)))))
				(line__10971(_architecture 7 0 10971 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
				(line__10972(_architecture 8 0 10972 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__10973(_architecture 9 0 10973 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 10977 
		(_object
			(_process
				(line__10979(_architecture 10 0 10979 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__10980(_architecture 11 0 10980 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__10981(_architecture 12 0 10981 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__10982(_architecture 13 0 10982 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10853 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10854 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10855 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10856 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10856 (_entity (_string \"SR_16_0_SLICE_43"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10858 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10859 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10860 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10861 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10862 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10863 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10864 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10865 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 10866 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 10867 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10868 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10869 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10870 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10871 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10872 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10873 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10874 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10875 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10876 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10877 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10878 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10879 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10880 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10881 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10882 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10883 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10884 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10885 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10886 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10887 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10888 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 10890 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 10890 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 10890 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 10891 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 10891 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 10891 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 10892 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 10892 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10892 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10893 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 10893 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 10893 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 10894 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 10894 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10903 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10904 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10905 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10906 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10907 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10908 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10909 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 10910 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10911 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 10912 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10913 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 10914 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10915 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 10916 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 10917 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 10918 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 10919 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 10920 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 10922 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 10923 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 10924 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 10987 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10988 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 10989 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10990 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 10991 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10992 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 10993 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10994 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 10996 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10997 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 10998 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10999 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 11000 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11001 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 11002 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 11003 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 14 0 10985 (_process (_simple)(_target(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(18)(19)(21)(23)(25)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 15 -1
	)
)
I 000050 55 2559          1384067268750 Structure
(_unit VHDL (lut40016 0 11133 (structure 0 11141 ))
	(_version va7)
	(_time 1384067268751 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 9496c59a95c2c487919584cbc59795979292c79391)
	(_entity
		(_time 1384067268747)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 11143 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1011101110111011"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1011101110111011"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 11134 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 11134 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 11134 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 11134 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11135 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 2559          1384067268756 Structure
(_unit VHDL (lut40017 0 11154 (structure 0 11162 ))
	(_version va7)
	(_time 1384067268757 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 9496c59a95c2c487919584cbc59795979392c79391)
	(_entity
		(_time 1384067268754)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 11164 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111010011110100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111010011110100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 11155 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 11155 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 11155 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 11155 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11156 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 17805         1384067268766 Structure
(_unit VHDL (sr_16_0_slice_44 0 11175 (structure 0 11223 ))
	(_version va7)
	(_time 1384067268767 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code a4a7a5f2a2f0a6b7a5a6a3a4e2fbf5a1f2a3a7a2f7a2ad)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268760)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40016
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 11262 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 11262 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 11262 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 11262 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11263 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 11256 (_entity (_out ))))
			)
		)
		(lut40017
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 11266 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 11266 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 11266 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 11266 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11267 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11248 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11248 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 11248 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 11249 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 11249 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11249 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 11250 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 11253 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 11259 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11259 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_data_RNO_5 0 11270 (_component lut40016 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40016)
		)
	)
	(_instantiation DRIVEGND 0 11272 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_current_state_ns_i_o3_2 0 11274 (_component lut40017 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40017)
		)
	)
	(_instantiation SR_16_0_data_5 0 11276 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 11279 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 11281 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation SR_16_0_data_4 0 11283 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_block WireDelay 0 11288 
		(_object
			(_process
				(line__11290(_architecture 0 0 11290 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__11291(_architecture 1 0 11291 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__11292(_architecture 2 0 11292 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__11293(_architecture 3 0 11293 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__11294(_architecture 4 0 11294 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__11295(_architecture 5 0 11295 (_procedure_call (_simple)(_target(18))(_sensitivity(5)))))
				(line__11296(_architecture 6 0 11296 (_procedure_call (_simple)(_target(20))(_sensitivity(6)))))
				(line__11297(_architecture 7 0 11297 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
				(line__11298(_architecture 8 0 11298 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 11302 
		(_object
			(_process
				(line__11304(_architecture 9 0 11304 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__11305(_architecture 10 0 11305 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__11306(_architecture 11 0 11306 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__11307(_architecture 12 0 11307 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 11178 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 11179 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 11180 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 11181 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 11181 (_entity (_string \"SR_16_0_SLICE_44"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11183 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11184 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11185 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11186 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11187 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11188 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11189 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 11190 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 11191 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11192 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11193 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11194 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11195 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11196 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11197 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11198 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11199 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11200 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11201 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11202 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11203 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11204 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11205 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11206 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11207 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11208 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11209 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11210 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11211 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11213 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11213 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11213 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11214 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11214 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11214 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11215 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11215 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11215 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11216 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11216 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11216 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11217 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11226 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11227 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11228 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11229 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11230 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11231 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 11232 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11233 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 11234 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11235 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 11236 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11237 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 11238 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 11239 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 11240 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 11241 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 11242 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 11244 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 11245 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 11246 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 11312 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11313 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 11314 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11315 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 11316 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11317 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 11318 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11319 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 11321 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11322 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 11323 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11324 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 11325 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11326 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 11327 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 11328 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 11310 (_process (_simple)(_target(9)(10)(11)(12))(_sensitivity(13)(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 2559          1384067268774 Structure
(_unit VHDL (lut40018 0 11455 (structure 0 11463 ))
	(_version va7)
	(_time 1384067268775 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code a4a6f5f2a5f2f4b7a1a5b4fbf5a7a5a7aca2f7a3a1)
	(_entity
		(_time 1384067268772)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 11465 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0010000000100000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0010000000100000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 11456 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 11456 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 11456 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 11456 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11457 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 2559          1384067268780 Structure
(_unit VHDL (lut40019 0 11476 (structure 0 11484 ))
	(_version va7)
	(_time 1384067268781 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code b4b6e5e1b5e2e4a7b1b5a4ebe5b7b5b7bdb2e7b3b1)
	(_entity
		(_time 1384067268778)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 11486 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000111000001110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000111000001110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 11477 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 11477 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 11477 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 11477 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11478 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 18348         1384067268790 Structure
(_unit VHDL (sr_16_0_slice_45 0 11497 (structure 0 11547 ))
	(_version va7)
	(_time 1384067268791 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code c3c0c297c297c1d0c2c1c495859c92c695c4c0c590c5ca)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268784)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40018
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 11587 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 11587 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 11587 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 11587 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11588 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 11581 (_entity (_out ))))
			)
		)
		(lut40019
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 11591 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 11591 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 11591 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 11591 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11592 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11573 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11573 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 11573 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 11574 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 11574 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11574 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 11575 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 11578 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 11584 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11584 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_data_RNO_8 0 11595 (_component lut40018 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40018)
		)
	)
	(_instantiation DRIVEGND 0 11597 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_data_RNO_6 0 11599 (_component lut40019 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40019)
		)
	)
	(_instantiation SR_16_0_data_8 0 11601 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 11604 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 11606 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation SR_16_0_data_6 0 11608 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_block WireDelay 0 11613 
		(_object
			(_process
				(line__11615(_architecture 0 0 11615 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__11616(_architecture 1 0 11616 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__11617(_architecture 2 0 11617 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__11618(_architecture 3 0 11618 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__11619(_architecture 4 0 11619 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__11620(_architecture 5 0 11620 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
				(line__11621(_architecture 6 0 11621 (_procedure_call (_simple)(_target(20))(_sensitivity(6)))))
				(line__11622(_architecture 7 0 11622 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
				(line__11623(_architecture 8 0 11623 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__11624(_architecture 9 0 11624 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 11628 
		(_object
			(_process
				(line__11630(_architecture 10 0 11630 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__11631(_architecture 11 0 11631 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__11632(_architecture 12 0 11632 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__11633(_architecture 13 0 11633 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 11500 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 11501 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 11502 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 11503 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 11503 (_entity (_string \"SR_16_0_SLICE_45"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11505 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11506 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11507 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11508 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11509 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11510 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11511 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11512 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 11513 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 11514 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11515 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11516 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11517 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11518 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11519 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11520 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11521 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11522 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11523 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11524 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11525 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11526 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11527 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11528 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11529 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11530 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11531 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11532 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11533 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11534 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11535 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11537 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11537 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11537 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11538 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11538 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11538 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11539 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11539 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11539 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11540 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11540 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11540 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11541 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11541 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11550 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11551 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11552 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11553 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11554 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11555 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11556 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 11557 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11558 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 11559 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11560 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 11561 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11562 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 11563 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 11564 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 11565 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 11566 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 11567 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 11569 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 11570 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 11571 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 11638 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11639 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 11640 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11641 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 11642 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11643 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 11644 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11645 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 11647 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11648 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 11649 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11650 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 11651 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11652 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 11653 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 11654 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 14 0 11636 (_process (_simple)(_target(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(18)(19)(21)(23)(25)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 15 -1
	)
)
I 000050 55 2559          1384067268798 Structure
(_unit VHDL (lut40020 0 11784 (structure 0 11792 ))
	(_version va7)
	(_time 1384067268799 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code c3c19297c59593d0c6c2d39c92c0c1c0c3c590c4c6)
	(_entity
		(_time 1384067268796)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 11794 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1101111111011111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1101111111011111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 11785 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 11785 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 11785 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 11785 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11786 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 2559          1384067268804 Structure
(_unit VHDL (lut40021 0 11805 (structure 0 11813 ))
	(_version va7)
	(_time 1384067268805 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code c3c19297c59593d0c6c2d39c92c0c1c0c2c590c4c6)
	(_entity
		(_time 1384067268802)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 11815 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0001000100010001"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0001000100010001"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 11806 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 11806 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 11806 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 11806 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11807 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 17807         1384067268812 Structure
(_unit VHDL (sr_16_0_slice_46 0 11826 (structure 0 11874 ))
	(_version va7)
	(_time 1384067268813 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code d3d0d280d287d1c0d2d1d4d3958c82d685d4d0d580d5da)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268808)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40020
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 11913 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 11913 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 11913 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 11913 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11914 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 11907 (_entity (_out ))))
			)
		)
		(lut40021
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 11917 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 11917 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 11917 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 11917 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11918 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11899 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11899 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 11899 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 11900 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 11900 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11900 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 11901 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 11904 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 11910 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11910 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_data_RNO_12 0 11921 (_component lut40020 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40020)
		)
	)
	(_instantiation DRIVEGND 0 11923 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_un8_spi_packet_0_a2_92 0 11925 (_component lut40021 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40021)
		)
	)
	(_instantiation SR_16_0_data_12 0 11927 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 11930 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 11932 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation SR_16_0_data_10 0 11934 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_block WireDelay 0 11939 
		(_object
			(_process
				(line__11941(_architecture 0 0 11941 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__11942(_architecture 1 0 11942 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__11943(_architecture 2 0 11943 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__11944(_architecture 3 0 11944 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__11945(_architecture 4 0 11945 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__11946(_architecture 5 0 11946 (_procedure_call (_simple)(_target(18))(_sensitivity(5)))))
				(line__11947(_architecture 6 0 11947 (_procedure_call (_simple)(_target(20))(_sensitivity(6)))))
				(line__11948(_architecture 7 0 11948 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
				(line__11949(_architecture 8 0 11949 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 11953 
		(_object
			(_process
				(line__11955(_architecture 9 0 11955 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__11956(_architecture 10 0 11956 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__11957(_architecture 11 0 11957 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__11958(_architecture 12 0 11958 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 11829 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 11830 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 11831 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 11832 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 11832 (_entity (_string \"SR_16_0_SLICE_46"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11834 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11835 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11836 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11837 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11838 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11839 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11840 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 11841 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 11842 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11843 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11844 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11845 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11846 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11847 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11848 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11849 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11850 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11851 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11852 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11853 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11854 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11855 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11856 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11857 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11858 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11859 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11860 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11861 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11862 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11864 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11864 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11864 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11865 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11865 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11865 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11866 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11866 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11866 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11867 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11867 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11867 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11868 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11877 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11878 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11879 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11880 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11881 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11882 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 11883 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11884 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 11885 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11886 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 11887 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11888 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 11889 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 11890 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 11891 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 11892 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 11893 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 11895 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 11896 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 11897 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 11963 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11964 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 11965 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11966 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 11967 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11968 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 11969 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11970 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 11972 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11973 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 11974 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11975 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 11976 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11977 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 11978 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 11979 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 11961 (_process (_simple)(_target(9)(10)(11)(12))(_sensitivity(13)(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 2559          1384067268821 Structure
(_unit VHDL (lut40022 0 12106 (structure 0 12114 ))
	(_version va7)
	(_time 1384067268822 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code e2e0b3b0e5b4b2f1e7e3f2bdb3e1e0e1e0e4b1e5e7)
	(_entity
		(_time 1384067268819)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 12116 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0010001000100010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0010001000100010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12107 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12107 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12107 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12107 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12108 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 17258         1384067268833 Structure
(_unit VHDL (sr_16_0_slice_47 0 12127 (structure 0 12172 ))
	(_version va7)
	(_time 1384067268834 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code e2e1e3b0e2b6e0f1e3e0e4b3a4bdb3e7b4e5e1e4b1e4eb)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268827)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40021
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12210 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12210 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12210 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12210 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12211 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 12204 (_entity (_out ))))
			)
		)
		(lut40022
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12214 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12214 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12214 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12214 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12215 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 12196 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 12196 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 12196 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 12197 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 12197 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 12197 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 12198 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 12201 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 12207 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12207 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_un8_spi_packet_a3_76 0 12218 (_component lut40021 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40021)
		)
	)
	(_instantiation DRIVEGND 0 12220 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_un8_spi_packet_a3_75 0 12222 (_component lut40022 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40022)
		)
	)
	(_instantiation SR_16_0_data_14 0 12224 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 12227 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 12229 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation SR_16_0_data_13 0 12231 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_block WireDelay 0 12236 
		(_object
			(_process
				(line__12238(_architecture 0 0 12238 (_procedure_call (_simple)(_target(12))(_sensitivity(0)))))
				(line__12239(_architecture 1 0 12239 (_procedure_call (_simple)(_target(13))(_sensitivity(1)))))
				(line__12240(_architecture 2 0 12240 (_procedure_call (_simple)(_target(14))(_sensitivity(2)))))
				(line__12241(_architecture 3 0 12241 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__12242(_architecture 4 0 12242 (_procedure_call (_simple)(_target(16))(_sensitivity(4)))))
				(line__12243(_architecture 5 0 12243 (_procedure_call (_simple)(_target(18))(_sensitivity(5)))))
				(line__12244(_architecture 6 0 12244 (_procedure_call (_simple)(_target(20))(_sensitivity(6)))))
				(line__12245(_architecture 7 0 12245 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 12249 
		(_object
			(_process
				(line__12251(_architecture 8 0 12251 (_procedure_call (_simple)(_target(17))(_sensitivity(16)))))
				(line__12252(_architecture 9 0 12252 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__12253(_architecture 10 0 12253 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__12254(_architecture 11 0 12254 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 12130 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 12131 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 12132 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 12133 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 12133 (_entity (_string \"SR_16_0_SLICE_47"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12135 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12136 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12137 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12138 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12139 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12140 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 12141 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 12142 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12143 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12144 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12145 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12146 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12147 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12148 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12149 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12150 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12151 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12152 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12153 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12154 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12155 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12156 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12157 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12158 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12159 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12160 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12161 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 12163 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 12163 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 12163 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 12164 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 12164 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 12164 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 12165 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12165 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 12165 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 12166 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 12166 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 12166 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12175 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12176 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12177 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12178 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12179 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 12180 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12181 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 12182 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12183 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 12184 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12185 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 12186 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 12187 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 12188 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 12189 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 12190 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 12192 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 12193 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 12194 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 12259 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12260 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 12261 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12262 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 12263 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12264 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 12265 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12266 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 12268 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 12269 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 12270 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 12271 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 12272 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 12273 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 12274 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 12275 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 12 0 12257 (_process (_simple)(_target(8)(9)(10)(11))(_sensitivity(12)(13)(14)(15)(17)(19)(21)(23)(24)(25)(26)(27))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 13 -1
	)
)
I 000050 55 2559          1384067268841 Structure
(_unit VHDL (lut40023 0 12399 (structure 0 12407 ))
	(_version va7)
	(_time 1384067268842 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code f2f0a3a3f5a4a2e1f7f3e2ada3f1f0f1f1f4a1f5f7)
	(_entity
		(_time 1384067268839)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 12409 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000000000001"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000000000001"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12400 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12400 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12400 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12400 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12401 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 2559          1384067268847 Structure
(_unit VHDL (lut40024 0 12420 (structure 0 12428 ))
	(_version va7)
	(_time 1384067268848 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code f2f0a3a3f5a4a2e1f7f3e2ada3f1f0f1f6f4a1f5f7)
	(_entity
		(_time 1384067268845)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 12430 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0101010101010101"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0101010101010101"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12421 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12421 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12421 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12421 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12422 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 14529         1384067268855 Structure
(_unit VHDL (sr_16_0_slice_49 0 12441 (structure 0 12479 ))
	(_version va7)
	(_time 1384067268856 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 02010205025600115055145b050102075405010451)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268851)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40023
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12513 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12513 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12513 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12513 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12514 (_entity (_out ))))
			)
		)
		(lut40024
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12517 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12517 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12517 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12517 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12518 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 12502 (_entity (_out ))))
			)
		)
		(vmuxregsre0005
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 12508 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 12508 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 12508 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 12509 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 12509 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 12509 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 12510 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 12499 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 12505 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12505 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_state_next6lto30_i_a2_19 0 12521 (_component lut40023 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40023)
		)
	)
	(_instantiation SR_16_0_shift_count_RNO_0 0 12523 (_component lut40024 )
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40024)
		)
	)
	(_instantiation DRIVEGND 0 12525 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_0 0 12527 (_component vmuxregsre0005 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0005)
		)
	)
	(_instantiation DRIVEVCC 0 12530 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 12532 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_block WireDelay 0 12536 
		(_object
			(_process
				(line__12538(_architecture 0 0 12538 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__12539(_architecture 1 0 12539 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__12540(_architecture 2 0 12540 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__12541(_architecture 3 0 12541 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__12542(_architecture 4 0 12542 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__12543(_architecture 5 0 12543 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__12544(_architecture 6 0 12544 (_procedure_call (_simple)(_target(17))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 12548 
		(_object
			(_process
				(line__12550(_architecture 7 0 12550 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__12551(_architecture 8 0 12551 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 12444 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 12445 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 12446 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 12447 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 12447 (_entity (_string \"SR_16_0_SLICE_49"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12449 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12450 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12451 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12452 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12453 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12454 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 12455 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12456 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12457 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12458 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12459 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12460 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12461 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12462 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12463 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12464 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12465 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12466 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12467 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12468 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 12470 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 12470 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 12470 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 12471 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 12471 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 12471 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12472 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 12472 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 12472 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 12473 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12482 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12483 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12484 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12485 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12486 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12487 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 12488 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12489 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 12490 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 12491 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 12492 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 12493 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 12495 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 12496 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 12497 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 12556 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12557 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 12558 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12559 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 12560 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12561 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 12563 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 12564 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 12565 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 12566 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 12554 (_process (_simple)(_target(7)(8)(9))(_sensitivity(10)(11)(12)(13)(14)(16)(18)(19)(20)(21))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(12358 )
		(12369 )
		(12614 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 2559          1384067268864 Structure
(_unit VHDL (lut40025 0 12649 (structure 0 12657 ))
	(_version va7)
	(_time 1384067268865 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 02005205055452110703125d530100010704510507)
	(_entity
		(_time 1384067268861)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 12659 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12650 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12650 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12650 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12650 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12651 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 2927          1384067268870 Structure
(_unit VHDL (vmuxregsre0026 0 12670 (structure 0 12679 ))
	(_version va7)
	(_time 1384067268871 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 11121416444740061815034b451716161216131714)
	(_entity
		(_time 1384067268868)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.fl1p3iy
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1572 1 811 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d0 ~extieee.std_logic_1164.STD_LOGIC 1 813 (_entity (_in ((i 1))))))
				(_port (_internal d1 ~extieee.std_logic_1164.STD_LOGIC 1 814 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 815 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 1 816 (_entity (_in ((i 1))))))
				(_port (_internal sd ~extieee.std_logic_1164.STD_LOGIC 1 817 (_entity (_in ((i 1))))))
				(_port (_internal cd ~extieee.std_logic_1164.STD_LOGIC 1 818 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 819 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 12681 (_component .machxo2.components.fl1p3iy )
		(_generic
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fl1p3iy)
			(_generic
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 12671 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 12671 (_entity (_in ))))
		(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 12671 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 12672 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 12672 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 12672 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 12673 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1572 (machxo2 components ~STRING~1572)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 13383         1384067268879 Structure
(_unit VHDL (slice_50 0 12692 (structure 0 12728 ))
	(_version va7)
	(_time 1384067268880 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 1112111643464c0746160448161214121116121742)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268875)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40025
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12755 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12755 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12755 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12755 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12756 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 12748 (_entity (_out ))))
			)
		)
		(lut40024
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12751 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12751 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12751 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12751 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12752 (_entity (_out ))))
			)
		)
		(vmuxregsre0026
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 12759 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 12759 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 12759 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 12760 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 12760 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 12760 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 12761 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 12745 (_entity (_out ))))
			)
		)
	)
	(_instantiation GNDI 0 12764 (_component lut40025 )
		(_port
			((A)(GNDIS))
			((B)(GNDIS))
			((C)(GNDIS))
			((D)(GNDIS))
			((Z)(F1_out))
		)
		(_use (_entity . lut40025)
		)
	)
	(_instantiation DRIVEGND 0 12766 (_component gnd )
		(_port
			((PWR0)(GNDIS))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_s_31_0_RNO 0 12768 (_component lut40024 )
		(_port
			((A)(A0_ipd))
			((B)(GNDIS))
			((C)(GNDIS))
			((D)(GNDIS))
			((Z)(F0_out))
		)
		(_use (_entity . lut40024)
		)
	)
	(_instantiation SR_16_0_shift_state_0 0 12770 (_component vmuxregsre0026 )
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDIS))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0026)
		)
	)
	(_instantiation DRIVEVCC 0 12773 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_block WireDelay 0 12777 
		(_object
			(_process
				(line__12779(_architecture 0 0 12779 (_procedure_call (_simple)(_target(7))(_sensitivity(0)))))
				(line__12780(_architecture 1 0 12780 (_procedure_call (_simple)(_target(8))(_sensitivity(1)))))
				(line__12781(_architecture 2 0 12781 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__12782(_architecture 3 0 12782 (_procedure_call (_simple)(_target(12))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 12786 
		(_object
			(_process
				(line__12788(_architecture 4 0 12788 (_procedure_call (_simple)(_target(9))(_sensitivity(8)))))
				(line__12789(_architecture 5 0 12789 (_procedure_call (_simple)(_target(11))(_sensitivity(10)))))
				(line__12790(_architecture 6 0 12790 (_procedure_call (_simple)(_target(13))(_sensitivity(12)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 12695 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 12696 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 12697 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 12698 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 12698 (_entity (_string \"SLICE_50"\))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12700 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12701 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 12702 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 12703 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12704 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12705 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12706 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12707 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12708 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12709 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12710 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12711 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12712 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 12713 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12714 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12715 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12716 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12717 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12718 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 12720 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 12720 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 12720 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12721 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 12721 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 12721 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 12722 (_entity (_out ))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12731 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12732 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_dly ~extieee.std_logic_1164.STD_LOGIC 0 12733 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12734 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 12735 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12736 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 12737 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 12738 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 12739 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 12740 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDIS ~extieee.std_logic_1164.STD_LOGIC 0 12742 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 12743 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 12795 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12796 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 12797 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12798 (_process 0 )))
		(_variable (_internal tviol_M0_CLK ~extieee.std_logic_1164.X01 0 12800 (_process 0 ((i 2)))))
		(_variable (_internal M0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 12801 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 12802 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 12803 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 12804 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 12805 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 12806 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 12807 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 7 0 12793 (_process (_simple)(_target(4)(5)(6))(_sensitivity(7)(9)(11)(13)(14)(15)(16))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(12365 )
		(4934723 )
		(5395276 )
		(12358 )
		(12369 )
	)
	(_model . Structure 8 -1
	)
)
I 000050 55 2559          1384067268890 Structure
(_unit VHDL (lut40027 0 12904 (structure 0 12912 ))
	(_version va7)
	(_time 1384067268891 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 21237124257771322420317e702223222627722624)
	(_entity
		(_time 1384067268887)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 12914 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1000000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1000000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12905 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12905 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12905 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12905 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12906 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 2559          1384067268896 Structure
(_unit VHDL (lut40028 0 12925 (structure 0 12933 ))
	(_version va7)
	(_time 1384067268897 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 21237124257771322420317e702223222927722624)
	(_entity
		(_time 1384067268894)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 12935 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0001111100010000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0001111100010000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12926 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12926 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12926 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12926 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12927 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 16190         1384067268904 Structure
(_unit VHDL (sr_16_0_slice_51 0 12946 (structure 0 12991 ))
	(_version va7)
	(_time 1384067268905 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 303330343264322364302669373330356637333663)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268900)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40027
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13028 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13028 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13028 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13028 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13029 (_entity (_out ))))
			)
		)
		(lut40028
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13032 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13032 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13032 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13032 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13033 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 13014 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 13014 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 13014 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 13015 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 13015 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 13015 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13016 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 13019 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 13025 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13025 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 13022 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_state_next6lto30_i_a2 0 13036 (_component lut40027 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40027)
		)
	)
	(_instantiation SR_16_0_shift_state_next_4_0 0 13038 (_component lut40028 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40028)
		)
	)
	(_instantiation SR_16_0_shift_state_next_0 0 13040 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 13043 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 13045 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 13047 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 13051 
		(_object
			(_process
				(line__13053(_architecture 0 0 13053 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__13054(_architecture 1 0 13054 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__13055(_architecture 2 0 13055 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__13056(_architecture 3 0 13056 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__13057(_architecture 4 0 13057 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__13058(_architecture 5 0 13058 (_procedure_call (_simple)(_target(18))(_sensitivity(5)))))
				(line__13059(_architecture 6 0 13059 (_procedure_call (_simple)(_target(19))(_sensitivity(6)))))
				(line__13060(_architecture 7 0 13060 (_procedure_call (_simple)(_target(20))(_sensitivity(7)))))
				(line__13061(_architecture 8 0 13061 (_procedure_call (_simple)(_target(21))(_sensitivity(8)))))
				(line__13062(_architecture 9 0 13062 (_procedure_call (_simple)(_target(23))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 13066 
		(_object
			(_process
				(line__13068(_architecture 10 0 13068 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
				(line__13069(_architecture 11 0 13069 (_procedure_call (_simple)(_target(24))(_sensitivity(23)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 12949 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 12950 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 12951 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 12952 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 12952 (_entity (_string \"SR_16_0_SLICE_51"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12954 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12955 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12956 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12957 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12958 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12959 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12960 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12961 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12962 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 12963 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12964 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12965 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12966 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12967 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12968 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12969 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12970 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12971 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12972 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12973 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12974 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12975 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12976 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12977 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12978 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12979 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 12981 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 12981 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 12981 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 12982 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 12982 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 12982 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 12983 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 12983 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 12983 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12984 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 12984 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 12984 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 12985 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12994 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12995 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12996 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12997 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12998 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12999 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13000 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13001 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13002 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 13003 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13004 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 13005 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 13006 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 13007 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 13008 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 13010 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 13011 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 13012 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 13074 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13075 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 13076 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13077 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 13078 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13079 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 13081 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 13082 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 13083 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 13084 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 12 0 13072 (_process (_simple)(_target(10)(11)(12))(_sensitivity(13)(14)(15)(16)(17)(18)(19)(20)(22)(24)(25)(26)(27))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(12358 )
		(12369 )
		(12614 )
	)
	(_model . Structure 13 -1
	)
)
I 000050 55 2559          1384067268913 Structure
(_unit VHDL (lut40029 0 13176 (structure 0 13184 ))
	(_version va7)
	(_time 1384067268914 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 30326034356660233531206f613332333936633735)
	(_entity
		(_time 1384067268910)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 13186 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1100111011001110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1100111011001110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13177 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13177 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13177 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13177 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13178 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 2559          1384067268919 Structure
(_unit VHDL (lut40030 0 13197 (structure 0 13205 ))
	(_version va7)
	(_time 1384067268920 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 40421043451610534541501f114343434046134745)
	(_entity
		(_time 1384067268917)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 13207 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000100010001"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000100010001"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13198 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13198 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13198 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13198 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13199 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 19744         1384067268931 Structure
(_unit VHDL (slice_52 0 13218 (structure 0 13275 ))
	(_version va7)
	(_time 1384067268932 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 5053505303070d4653575601160f045352575356035659)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268923)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40029
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13316 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13316 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13316 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13316 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13317 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 13310 (_entity (_out ))))
			)
		)
		(lut40030
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13320 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13320 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13320 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13320 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13321 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 13302 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 13302 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 13302 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 13303 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 13303 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 13303 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13304 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 13307 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 13313 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13313 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_current_state_ns_3 0 13324 (_component lut40029 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40029)
		)
	)
	(_instantiation DRIVEGND 0 13326 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_current_state_ns_i_1_RNIFTUD1_4 0 13328 (_component lut40030 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40030)
		)
	)
	(_instantiation current_state_1 0 13330 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 13333 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 13335 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation current_state_0 0 13337 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_block WireDelay 0 13342 
		(_object
			(_process
				(line__13344(_architecture 0 0 13344 (_procedure_call (_simple)(_target(15))(_sensitivity(0)))))
				(line__13345(_architecture 1 0 13345 (_procedure_call (_simple)(_target(16))(_sensitivity(1)))))
				(line__13346(_architecture 2 0 13346 (_procedure_call (_simple)(_target(17))(_sensitivity(2)))))
				(line__13347(_architecture 3 0 13347 (_procedure_call (_simple)(_target(18))(_sensitivity(3)))))
				(line__13348(_architecture 4 0 13348 (_procedure_call (_simple)(_target(19))(_sensitivity(4)))))
				(line__13349(_architecture 5 0 13349 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__13350(_architecture 6 0 13350 (_procedure_call (_simple)(_target(21))(_sensitivity(6)))))
				(line__13351(_architecture 7 0 13351 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
				(line__13352(_architecture 8 0 13352 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__13353(_architecture 9 0 13353 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
				(line__13354(_architecture 10 0 13354 (_procedure_call (_simple)(_target(28))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 13358 
		(_object
			(_process
				(line__13360(_architecture 11 0 13360 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__13361(_architecture 12 0 13361 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__13362(_architecture 13 0 13362 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__13363(_architecture 14 0 13363 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 13221 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 13222 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 13223 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 13224 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 13224 (_entity (_string \"SLICE_52"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13226 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13227 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13228 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13229 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13230 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13231 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13232 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13233 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13234 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 13235 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 13236 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13237 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13238 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13239 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13240 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13241 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13242 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13243 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_LSR_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13244 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_LSR_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13245 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13246 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13247 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 13248 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13249 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13250 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13251 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13252 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13253 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13254 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13255 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13256 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13257 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13258 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13259 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13260 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13261 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13262 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13263 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 13265 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13265 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13265 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 13266 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 13266 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13266 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13267 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 13267 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 13267 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 13268 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13268 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 13268 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 13269 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 13269 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 13269 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13278 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13279 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13280 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13281 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13282 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13283 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13284 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13285 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 13286 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13287 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 13288 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13289 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 13290 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13291 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 13292 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 13293 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 13294 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 13295 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 13296 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 13298 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 13299 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 13300 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 13369 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13370 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 13371 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13372 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 13373 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13374 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 13375 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13376 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 13378 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 13379 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 13380 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 13381 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 13382 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 13383 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 13384 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 13385 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 13386 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 13387 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 13366 (_process (_simple)(_target(11)(12)(13)(14))(_sensitivity(15)(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(5395276 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 16 -1
	)
)
I 000050 55 2559          1384067268941 Structure
(_unit VHDL (lut40031 0 13538 (structure 0 13546 ))
	(_version va7)
	(_time 1384067268942 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 50520052550600435551400f015353535156035755)
	(_entity
		(_time 1384067268938)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 13548 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111100001000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111100001000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13539 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13539 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13539 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13539 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13540 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 2559          1384067268947 Structure
(_unit VHDL (lut40032 0 13559 (structure 0 13567 ))
	(_version va7)
	(_time 1384067268948 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 50520052550600435551400f015353535256035755)
	(_entity
		(_time 1384067268945)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 13569 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0010001000000010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0010001000000010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13560 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13560 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13560 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13560 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13561 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 19936         1384067268957 Structure
(_unit VHDL (slice_53 0 13580 (structure 0 13640 ))
	(_version va7)
	(_time 1384067268958 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 5f5c5f5c5a0802495c58590c19000b5c5c585c590c5956)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268951)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40031
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13678 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13678 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13678 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13678 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13679 (_entity (_out ))))
			)
		)
		(lut40032
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13682 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13682 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13682 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13682 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13683 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 13667 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 13667 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 13667 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 13668 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 13668 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 13668 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13669 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 13672 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 13675 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13675 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_current_state_ns_1 0 13686 (_component lut40031 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40031)
		)
	)
	(_instantiation SR_16_0_N_58_i 0 13688 (_component lut40032 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40032)
		)
	)
	(_instantiation current_state_3 0 13690 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 13693 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 13695 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation current_state_2 0 13697 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_block WireDelay 0 13702 
		(_object
			(_process
				(line__13704(_architecture 0 0 13704 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__13705(_architecture 1 0 13705 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__13706(_architecture 2 0 13706 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__13707(_architecture 3 0 13707 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__13708(_architecture 4 0 13708 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__13709(_architecture 5 0 13709 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__13710(_architecture 6 0 13710 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__13711(_architecture 7 0 13711 (_procedure_call (_simple)(_target(23))(_sensitivity(7)))))
				(line__13712(_architecture 8 0 13712 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__13713(_architecture 9 0 13713 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
				(line__13714(_architecture 10 0 13714 (_procedure_call (_simple)(_target(28))(_sensitivity(10)))))
				(line__13715(_architecture 11 0 13715 (_procedure_call (_simple)(_target(30))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 13719 
		(_object
			(_process
				(line__13721(_architecture 12 0 13721 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__13722(_architecture 13 0 13722 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__13723(_architecture 14 0 13723 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
				(line__13724(_architecture 15 0 13724 (_procedure_call (_simple)(_target(31))(_sensitivity(30)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 13583 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 13584 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 13585 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 13586 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 13586 (_entity (_string \"SLICE_53"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13588 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13589 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13590 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13591 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13592 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13593 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13594 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13595 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13596 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13597 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 13598 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 13599 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13600 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13601 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13602 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13603 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13604 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13605 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13606 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13607 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_LSR_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13608 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_LSR_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13609 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13610 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13611 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 13612 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13613 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13614 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13615 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13616 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13617 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13618 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13619 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13620 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13621 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13622 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13623 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13624 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13625 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13626 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13627 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 13629 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 13629 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13629 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13630 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 13630 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 13630 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13631 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13631 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 13631 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 13632 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 13632 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13632 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 13633 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 13633 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 13633 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 13634 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13643 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13644 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13645 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13646 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13647 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13648 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13649 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13650 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13651 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 13652 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13653 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 13654 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13655 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 13656 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13657 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 13658 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 13659 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 13660 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 13661 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 13662 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 13664 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 13665 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 13730 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13731 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 13732 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13733 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 13734 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13735 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 13736 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13737 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 13739 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 13740 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 13741 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 13742 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 13743 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 13744 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 13745 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 13746 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 13747 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 13748 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 16 0 13727 (_process (_simple)(_target(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(22)(23)(25)(27)(29)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(5395276 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 17 -1
	)
)
I 000050 55 2559          1384067268966 Structure
(_unit VHDL (lut40033 0 13902 (structure 0 13910 ))
	(_version va7)
	(_time 1384067268967 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 6f6d3f6e3c393f7c6a6e7f303e6c6c6c6c693c686a)
	(_entity
		(_time 1384067268964)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 13912 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1001101010101010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1001101010101010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13903 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13903 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13903 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13903 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13904 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 2559          1384067268972 Structure
(_unit VHDL (lut40034 0 13923 (structure 0 13931 ))
	(_version va7)
	(_time 1384067268973 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 6f6d3f6e3c393f7c6a6e7f303e6c6c6c6b693c686a)
	(_entity
		(_time 1384067268970)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 13933 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1100011011000110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1100011011000110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13924 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13924 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13924 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13924 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13925 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 19691         1384067268983 Structure
(_unit VHDL (slice_54 0 13944 (structure 0 14001 ))
	(_version va7)
	(_time 1384067268984 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 7e7d7e7f782923687d79782f38212a7d7a797d782d7877)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268976)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40033
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14042 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14042 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14042 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14042 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14043 (_entity (_out ))))
			)
		)
		(lut40034
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14046 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14046 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14046 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14046 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14047 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 14036 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 14028 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 14028 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 14028 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 14029 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 14029 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 14029 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 14030 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 14033 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 14039 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14039 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_N_91_i_i 0 14050 (_component lut40033 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40033)
		)
	)
	(_instantiation SR_16_0_N_90_i_i 0 14052 (_component lut40034 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40034)
		)
	)
	(_instantiation DRIVEGND 0 14054 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation idx_1 0 14056 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 14059 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 14061 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation idx_0 0 14063 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_block WireDelay 0 14068 
		(_object
			(_process
				(line__14070(_architecture 0 0 14070 (_procedure_call (_simple)(_target(15))(_sensitivity(0)))))
				(line__14071(_architecture 1 0 14071 (_procedure_call (_simple)(_target(16))(_sensitivity(1)))))
				(line__14072(_architecture 2 0 14072 (_procedure_call (_simple)(_target(17))(_sensitivity(2)))))
				(line__14073(_architecture 3 0 14073 (_procedure_call (_simple)(_target(18))(_sensitivity(3)))))
				(line__14074(_architecture 4 0 14074 (_procedure_call (_simple)(_target(19))(_sensitivity(4)))))
				(line__14075(_architecture 5 0 14075 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__14076(_architecture 6 0 14076 (_procedure_call (_simple)(_target(21))(_sensitivity(6)))))
				(line__14077(_architecture 7 0 14077 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
				(line__14078(_architecture 8 0 14078 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__14079(_architecture 9 0 14079 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
				(line__14080(_architecture 10 0 14080 (_procedure_call (_simple)(_target(28))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 14084 
		(_object
			(_process
				(line__14086(_architecture 11 0 14086 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__14087(_architecture 12 0 14087 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__14088(_architecture 13 0 14088 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__14089(_architecture 14 0 14089 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 13947 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 13948 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 13949 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 13950 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 13950 (_entity (_string \"SLICE_54"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13952 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13953 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13954 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13955 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13956 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13957 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13958 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13959 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13960 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 13961 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 13962 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13963 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13964 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13965 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13966 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13967 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13968 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13969 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_LSR_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13970 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_LSR_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13971 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13972 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13973 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 13974 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13975 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13976 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13977 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13978 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13979 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13980 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13981 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13982 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13983 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13984 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13985 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13986 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13987 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13988 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13989 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 13991 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 13991 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13991 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13992 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 13992 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13992 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13993 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 13993 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 13993 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 13994 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13994 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 13994 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 13995 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 13995 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 13995 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14004 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14005 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14006 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14007 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14008 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14009 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14010 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14011 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 14012 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14013 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 14014 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14015 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 14016 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14017 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 14018 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 14019 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 14020 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 14021 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 14022 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 14024 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 14025 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 14026 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 14095 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14096 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 14097 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14098 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 14099 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14100 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 14101 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14102 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 14104 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 14105 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 14106 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 14107 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 14108 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 14109 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 14110 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 14111 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 14112 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 14113 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 14092 (_process (_simple)(_target(11)(12)(13)(14))(_sensitivity(15)(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(5395276 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 16 -1
	)
)
I 000050 55 2559          1384067268992 Structure
(_unit VHDL (lut40035 0 14264 (structure 0 14272 ))
	(_version va7)
	(_time 1384067268993 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 7e7c2e7e2e282e6d7b7f6e212f7d7d7d7b782d797b)
	(_entity
		(_time 1384067268990)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 14274 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111011111110111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111011111110111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14265 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14265 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14265 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14265 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14266 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 2559          1384067268998 Structure
(_unit VHDL (lut40036 0 14285 (structure 0 14293 ))
	(_version va7)
	(_time 1384067268999 2013.11.09 23:07:48)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 8e8cde81ded8de9d8b8f9ed1df8d8d8d8888dd898b)
	(_entity
		(_time 1384067268996)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 14295 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1011010010110100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1011010010110100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14286 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14286 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14286 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14286 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14287 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 16969         1384067269008 Structure
(_unit VHDL (slice_55 0 14306 (structure 0 14354 ))
	(_version va7)
	(_time 1384067269009 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 9e9d9e9198c9c3889d999b9ed8c1ca9d9b999d98cd9897)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269002)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40035
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14391 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14391 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14391 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14391 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14392 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 14385 (_entity (_out ))))
			)
		)
		(lut40036
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14395 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14395 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14395 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14395 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14396 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 14377 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 14377 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 14377 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 14378 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 14378 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 14378 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 14379 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 14382 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 14388 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14388 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_SUM2_0_o2_0 0 14399 (_component lut40035 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40035)
		)
	)
	(_instantiation DRIVEGND 0 14401 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_SUM2_0 0 14403 (_component lut40036 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40036)
		)
	)
	(_instantiation idx_2 0 14405 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 14408 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 14410 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_block WireDelay 0 14414 
		(_object
			(_process
				(line__14416(_architecture 0 0 14416 (_procedure_call (_simple)(_target(12))(_sensitivity(0)))))
				(line__14417(_architecture 1 0 14417 (_procedure_call (_simple)(_target(13))(_sensitivity(1)))))
				(line__14418(_architecture 2 0 14418 (_procedure_call (_simple)(_target(14))(_sensitivity(2)))))
				(line__14419(_architecture 3 0 14419 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__14420(_architecture 4 0 14420 (_procedure_call (_simple)(_target(16))(_sensitivity(4)))))
				(line__14421(_architecture 5 0 14421 (_procedure_call (_simple)(_target(17))(_sensitivity(5)))))
				(line__14422(_architecture 6 0 14422 (_procedure_call (_simple)(_target(18))(_sensitivity(6)))))
				(line__14423(_architecture 7 0 14423 (_procedure_call (_simple)(_target(20))(_sensitivity(7)))))
				(line__14424(_architecture 8 0 14424 (_procedure_call (_simple)(_target(22))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 14428 
		(_object
			(_process
				(line__14430(_architecture 9 0 14430 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__14431(_architecture 10 0 14431 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__14432(_architecture 11 0 14432 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 14309 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 14310 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 14311 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 14312 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 14312 (_entity (_string \"SLICE_55"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14314 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14315 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14316 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14317 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14318 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14319 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14320 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 14321 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 14322 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14323 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14324 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14325 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14326 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14327 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14328 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_LSR_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14329 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14330 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 14331 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14332 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14333 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14334 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14335 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14336 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14337 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14338 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14339 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14340 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14341 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14342 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14343 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 14345 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 14345 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 14345 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 14346 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 14346 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 14346 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 14347 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 14347 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14347 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 14348 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 14348 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 14348 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14357 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14358 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14359 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14360 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14361 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14362 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14363 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 14364 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14365 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 14366 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14367 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 14368 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 14369 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 14370 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 14371 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 14373 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 14374 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 14375 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 14437 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14438 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 14439 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14440 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 14441 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14442 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 14444 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 14445 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 14446 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 14447 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 14448 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 14449 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 14450 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 14451 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 12 0 14435 (_process (_simple)(_target(9)(10)(11))(_sensitivity(12)(13)(14)(15)(16)(17)(19)(21)(23)(24)(25)(26))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(5395276 )
		(12358 )
		(12369 )
		(12614 )
	)
	(_model . Structure 13 -1
	)
)
I 000050 55 2559          1384067269017 Structure
(_unit VHDL (lut40037 0 14570 (structure 0 14578 ))
	(_version va7)
	(_time 1384067269018 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 9e9cce90cec8ce8d9b9f8ec1cf9d9d9d9998cd999b)
	(_entity
		(_time 1384067269015)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 14580 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0100010001000100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0100010001000100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14571 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14571 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14571 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14571 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14572 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 13382         1384067269027 Structure
(_unit VHDL (sr_16_0_slice_56 0 14591 (structure 0 14624 ))
	(_version va7)
	(_time 1384067269028 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code adaeadfbfbf9afbefefbbbf4aaaeada8fbaaaeabfe)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269021)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40037
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14660 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14660 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14660 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14660 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14661 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 14650 (_entity (_out ))))
			)
		)
		(lut40024
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14656 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14656 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14656 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14656 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14657 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 14642 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 14642 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 14642 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 14643 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 14643 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 14643 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 14644 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 14647 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 14653 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14653 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_data_0_sqmuxa 0 14664 (_component lut40037 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40037)
		)
	)
	(_instantiation DRIVEGND 0 14666 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_state_RNIEM99_0 0 14668 (_component lut40024 )
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40024)
		)
	)
	(_instantiation SR_16_0_s_en 0 14670 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 14673 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 14675 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_block WireDelay 0 14679 
		(_object
			(_process
				(line__14681(_architecture 0 0 14681 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__14682(_architecture 1 0 14682 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__14683(_architecture 2 0 14683 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__14684(_architecture 3 0 14684 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__14685(_architecture 4 0 14685 (_procedure_call (_simple)(_target(13))(_sensitivity(4)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 14689 
		(_object
			(_process
				(line__14691(_architecture 5 0 14691 (_procedure_call (_simple)(_target(12))(_sensitivity(11)))))
				(line__14692(_architecture 6 0 14692 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 14594 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 14595 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 14596 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 14597 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 14597 (_entity (_string \"SR_16_0_SLICE_56"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14599 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14600 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14601 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14602 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 14603 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14604 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14605 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14606 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14607 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14608 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14609 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14610 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14611 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14612 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14613 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14614 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 14616 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 14616 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 14616 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 14617 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14617 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 14617 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 14618 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 14618 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14627 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14628 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14629 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14630 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 14631 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14632 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 14633 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 14634 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 14635 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 14636 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 14638 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 14639 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 14640 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 14697 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14698 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 14699 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14700 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 14701 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14702 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 14704 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 14705 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 14706 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 14707 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 7 0 14695 (_process (_simple)(_target(5)(6)(7))(_sensitivity(8)(9)(10)(12)(14)(15)(16)(17))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(12358 )
		(12369 )
		(12614 )
	)
	(_model . Structure 8 -1
	)
)
I 000050 55 2559          1384067269036 Structure
(_unit VHDL (lut40038 0 14784 (structure 0 14792 ))
	(_version va7)
	(_time 1384067269037 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code adaffdfbfcfbfdbea8acbdf2fcaeaeaea5abfeaaa8)
	(_entity
		(_time 1384067269033)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 14794 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1110010011100100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1110010011100100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14785 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14785 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14785 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14785 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14786 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 2559          1384067269042 Structure
(_unit VHDL (lut40039 0 14805 (structure 0 14813 ))
	(_version va7)
	(_time 1384067269043 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code bdbfede8ecebedaeb8bcade2ecbebebeb4bbeebab8)
	(_entity
		(_time 1384067269040)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 14815 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1110111011101110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1110111011101110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14806 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14806 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14806 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14806 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14807 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 1907          1384067269049 Structure
(_unit VHDL (selmux2 0 14826 (structure 0 14834 ))
	(_version va7)
	(_time 1384067269050 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code bdbebde9eceabaabe8bba8e6e4bebfbabebbb8bbee)
	(_entity
		(_time 1384067269046)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.mux21
			(_object
				(_port (_internal d0 ~extieee.std_logic_1164.STD_LOGIC 1 1034 (_entity (_in ((i 1))))))
				(_port (_internal d1 ~extieee.std_logic_1164.STD_LOGIC 1 1035 (_entity (_in ((i 1))))))
				(_port (_internal sd ~extieee.std_logic_1164.STD_LOGIC 1 1036 (_entity (_in ((i 1))))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 1037 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST1 0 14836 (_component .machxo2.components.mux21 )
		(_port
			((d0)(D0))
			((d1)(D1))
			((sd)(SD))
			((z)(Z))
		)
		(_use (_entity machxo2 mux21)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sd)(sd))
				((z)(z))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 14827 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 14827 (_entity (_in ))))
		(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 14827 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14828 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 9485          1384067269056 Structure
(_unit VHDL (sr_16_0_s_out_1_1_10_slice_57 0 14846 (structure 0 14875 ))
	(_version va7)
	(_time 1384067269057 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code cccfcc989d98cedfc5ceda95cbcfccc99acbcfc99a)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269053)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40038
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14894 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14894 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14894 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14894 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14895 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 14891 (_entity (_out ))))
			)
		)
		(lut40039
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14898 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14898 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14898 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14898 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14899 (_entity (_out ))))
			)
		)
		(selmux2
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 14902 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 14902 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 14902 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14903 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_10_SLICE_57_K1 0 14906 (_component lut40038 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(SR_16_0_s_out_1_1_10_SLICE_57_SR_16_0_s_out_1_1_10_SLICE_57_K1_H1))
		)
		(_use (_entity . lut40038)
		)
	)
	(_instantiation DRIVEGND 0 14910 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_10_GATE 0 14912 (_component lut40039 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(SR_16_0_s_out_1_1_10_SLICE_57_SR_16_0_s_out_1_1_10_GATE_H0))
		)
		(_use (_entity . lut40039)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_10_SLICE_57_K0K1MUX 0 14915 (_component selmux2 )
		(_port
			((D0)(SR_16_0_s_out_1_1_10_SLICE_57_SR_16_0_s_out_1_1_10_GATE_H0))
			((D1)(SR_16_0_s_out_1_1_10_SLICE_57_SR_16_0_s_out_1_1_10_SLICE_57_K1_H1))
			((SD)(M0_ipd))
			((Z)(OFX0_out))
		)
		(_use (_entity . selmux2)
		)
	)
	(_block WireDelay 0 14921 
		(_object
			(_process
				(line__14923(_architecture 0 0 14923 (_procedure_call (_simple)(_target(7))(_sensitivity(0)))))
				(line__14924(_architecture 1 0 14924 (_procedure_call (_simple)(_target(8))(_sensitivity(1)))))
				(line__14925(_architecture 2 0 14925 (_procedure_call (_simple)(_target(9))(_sensitivity(2)))))
				(line__14926(_architecture 3 0 14926 (_procedure_call (_simple)(_target(10))(_sensitivity(3)))))
				(line__14927(_architecture 4 0 14927 (_procedure_call (_simple)(_target(11))(_sensitivity(4)))))
				(line__14928(_architecture 5 0 14928 (_procedure_call (_simple)(_target(12))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 14849 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 14850 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 14851 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 14852 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 14852 (_entity (_string \"SR_16_0_s_out_1_1_10_SLICE_57"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14854 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14855 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14856 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14857 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14858 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14859 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14860 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14861 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14862 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14863 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14864 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_M0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14865 (_entity (((ns 0))((ns 0))))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 14867 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 14867 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 14867 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 14868 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 14868 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 14868 (_entity (_in ))))
		(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 14869 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14878 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14879 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14880 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14881 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14882 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14883 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal OFX0_out ~extieee.std_logic_1164.STD_LOGIC 0 14884 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 14886 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_s_out_1_1_10_SLICE_57_SR_16_0_s_out_1_1_10_SLICE_57_K1_H1 ~extieee.std_logic_1164.STD_LOGIC 0 14888 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_s_out_1_1_10_SLICE_57_SR_16_0_s_out_1_1_10_GATE_H0 ~extieee.std_logic_1164.STD_LOGIC 0 14889 (_architecture (_uni ))))
		(_variable (_internal OFX0_zd ~extieee.std_logic_1164.STD_LOGIC 0 14933 (_process 0 ((i 1)))))
		(_variable (_internal OFX0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14934 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 14931 (_process (_simple)(_target(6))(_sensitivity(7)(8)(9)(10)(11)(12)(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(811091535 )
	)
	(_model . Structure 7 -1
	)
)
I 000050 55 2559          1384067269065 Structure
(_unit VHDL (lut40040 0 14978 (structure 0 14986 ))
	(_version va7)
	(_time 1384067269066 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code ccce9c989a9a9cdfc9cddc939dcfc8cfccca9fcbc9)
	(_entity
		(_time 1384067269062)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 14988 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1100101011001010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1100101011001010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14979 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14979 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14979 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14979 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14980 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 10043         1384067269074 Structure
(_unit VHDL (sr_16_0_s_out_1_1_15_slice_58 0 14999 (structure 0 15030 ))
	(_version va7)
	(_time 1384067269075 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code dcdfdc8f8d88decfd5d7ca85dbdfdcd98adbdfd98a)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269071)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40038
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15050 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15050 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15050 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15050 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15051 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 15047 (_entity (_out ))))
			)
		)
		(lut40040
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15058 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15058 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15058 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15058 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15059 (_entity (_out ))))
			)
		)
		(selmux2
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 15054 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 15054 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 15054 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15055 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_15_SLICE_58_K1 0 15062 (_component lut40038 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(SR_16_0_s_out_1_1_15_SLICE_58_SR_16_0_s_out_1_1_15_SLICE_58_K1_H1))
		)
		(_use (_entity . lut40038)
		)
	)
	(_instantiation DRIVEGND 0 15066 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_15_GATE 0 15068 (_component lut40040 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(SR_16_0_s_out_1_1_15_SLICE_58_SR_16_0_s_out_1_1_15_GATE_H0))
		)
		(_use (_entity . lut40040)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_15_SLICE_58_K0K1MUX 0 15071 (_component selmux2 )
		(_port
			((D0)(SR_16_0_s_out_1_1_15_SLICE_58_SR_16_0_s_out_1_1_15_GATE_H0))
			((D1)(SR_16_0_s_out_1_1_15_SLICE_58_SR_16_0_s_out_1_1_15_SLICE_58_K1_H1))
			((SD)(M0_ipd))
			((Z)(OFX0_out))
		)
		(_use (_entity . selmux2)
		)
	)
	(_block WireDelay 0 15077 
		(_object
			(_process
				(line__15079(_architecture 0 0 15079 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__15080(_architecture 1 0 15080 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__15081(_architecture 2 0 15081 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__15082(_architecture 3 0 15082 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__15083(_architecture 4 0 15083 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__15084(_architecture 5 0 15084 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
				(line__15085(_architecture 6 0 15085 (_procedure_call (_simple)(_target(14))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 15002 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 15003 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 15004 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 15005 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 15005 (_entity (_string \"SR_16_0_s_out_1_1_15_SLICE_58"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15007 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15008 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15009 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15010 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15011 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15012 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15013 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15014 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15015 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15016 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15017 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15018 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15019 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_M0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15020 (_entity (((ns 0))((ns 0))))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 15022 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 15022 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 15022 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 15023 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 15023 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 15023 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 15024 (_entity (_in ))))
		(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 15024 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15033 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15034 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15035 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15036 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15037 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15038 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15039 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal OFX0_out ~extieee.std_logic_1164.STD_LOGIC 0 15040 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 15042 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_s_out_1_1_15_SLICE_58_SR_16_0_s_out_1_1_15_SLICE_58_K1_H1 ~extieee.std_logic_1164.STD_LOGIC 0 15044 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_s_out_1_1_15_SLICE_58_SR_16_0_s_out_1_1_15_GATE_H0 ~extieee.std_logic_1164.STD_LOGIC 0 15045 (_architecture (_uni ))))
		(_variable (_internal OFX0_zd ~extieee.std_logic_1164.STD_LOGIC 0 15090 (_process 0 ((i 1)))))
		(_variable (_internal OFX0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15091 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 7 0 15088 (_process (_simple)(_target(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(811091535 )
	)
	(_model . Structure 8 -1
	)
)
I 000050 55 10026         1384067269085 Structure
(_unit VHDL (sr_16_0_s_out_1_1_6_slice_59 0 15138 (structure 0 15169 ))
	(_version va7)
	(_time 1384067269086 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code dcdfdc8f8d88decfd5d7ca85dbdfdcd98adbdfd98a)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269079)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40038
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15189 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15189 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15189 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15189 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15190 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 15186 (_entity (_out ))))
			)
		)
		(lut40040
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15197 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15197 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15197 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15197 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15198 (_entity (_out ))))
			)
		)
		(selmux2
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 15193 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 15193 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 15193 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15194 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_6_SLICE_59_K1 0 15201 (_component lut40038 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(SR_16_0_s_out_1_1_6_SLICE_59_SR_16_0_s_out_1_1_6_SLICE_59_K1_H1))
		)
		(_use (_entity . lut40038)
		)
	)
	(_instantiation DRIVEGND 0 15205 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_6_GATE 0 15207 (_component lut40040 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(SR_16_0_s_out_1_1_6_SLICE_59_SR_16_0_s_out_1_1_6_GATE_H0))
		)
		(_use (_entity . lut40040)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_6_SLICE_59_K0K1MUX 0 15210 (_component selmux2 )
		(_port
			((D0)(SR_16_0_s_out_1_1_6_SLICE_59_SR_16_0_s_out_1_1_6_GATE_H0))
			((D1)(SR_16_0_s_out_1_1_6_SLICE_59_SR_16_0_s_out_1_1_6_SLICE_59_K1_H1))
			((SD)(M0_ipd))
			((Z)(OFX0_out))
		)
		(_use (_entity . selmux2)
		)
	)
	(_block WireDelay 0 15216 
		(_object
			(_process
				(line__15218(_architecture 0 0 15218 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__15219(_architecture 1 0 15219 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__15220(_architecture 2 0 15220 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__15221(_architecture 3 0 15221 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__15222(_architecture 4 0 15222 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__15223(_architecture 5 0 15223 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
				(line__15224(_architecture 6 0 15224 (_procedure_call (_simple)(_target(14))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 15141 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 15142 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 15143 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 15144 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 15144 (_entity (_string \"SR_16_0_s_out_1_1_6_SLICE_59"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15146 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15147 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15148 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15149 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15150 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15151 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15152 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15153 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15154 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15155 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15156 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15157 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15158 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_M0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15159 (_entity (((ns 0))((ns 0))))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 15161 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 15161 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 15161 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 15162 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 15162 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 15162 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 15163 (_entity (_in ))))
		(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 15163 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15172 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15173 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15174 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15175 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15176 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15177 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15178 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal OFX0_out ~extieee.std_logic_1164.STD_LOGIC 0 15179 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 15181 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_s_out_1_1_6_SLICE_59_SR_16_0_s_out_1_1_6_SLICE_59_K1_H1 ~extieee.std_logic_1164.STD_LOGIC 0 15183 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_s_out_1_1_6_SLICE_59_SR_16_0_s_out_1_1_6_GATE_H0 ~extieee.std_logic_1164.STD_LOGIC 0 15184 (_architecture (_uni ))))
		(_variable (_internal OFX0_zd ~extieee.std_logic_1164.STD_LOGIC 0 15229 (_process 0 ((i 1)))))
		(_variable (_internal OFX0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15230 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 7 0 15227 (_process (_simple)(_target(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(811091535 )
	)
	(_model . Structure 8 -1
	)
)
I 000050 55 10026         1384067269096 Structure
(_unit VHDL (sr_16_0_s_out_1_1_3_slice_60 0 15277 (structure 0 15308 ))
	(_version va7)
	(_time 1384067269097 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code ecefecbebdb8eeffe5e7fab5ebefece9baebefe9ba)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269091)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40038
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15328 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15328 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15328 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15328 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15329 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 15325 (_entity (_out ))))
			)
		)
		(lut40040
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15336 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15336 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15336 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15336 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15337 (_entity (_out ))))
			)
		)
		(selmux2
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 15332 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 15332 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 15332 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15333 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_3_SLICE_60_K1 0 15340 (_component lut40038 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(SR_16_0_s_out_1_1_3_SLICE_60_SR_16_0_s_out_1_1_3_SLICE_60_K1_H1))
		)
		(_use (_entity . lut40038)
		)
	)
	(_instantiation DRIVEGND 0 15344 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_3_GATE 0 15346 (_component lut40040 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(SR_16_0_s_out_1_1_3_SLICE_60_SR_16_0_s_out_1_1_3_GATE_H0))
		)
		(_use (_entity . lut40040)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_3_SLICE_60_K0K1MUX 0 15349 (_component selmux2 )
		(_port
			((D0)(SR_16_0_s_out_1_1_3_SLICE_60_SR_16_0_s_out_1_1_3_GATE_H0))
			((D1)(SR_16_0_s_out_1_1_3_SLICE_60_SR_16_0_s_out_1_1_3_SLICE_60_K1_H1))
			((SD)(M0_ipd))
			((Z)(OFX0_out))
		)
		(_use (_entity . selmux2)
		)
	)
	(_block WireDelay 0 15355 
		(_object
			(_process
				(line__15357(_architecture 0 0 15357 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__15358(_architecture 1 0 15358 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__15359(_architecture 2 0 15359 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__15360(_architecture 3 0 15360 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__15361(_architecture 4 0 15361 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__15362(_architecture 5 0 15362 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
				(line__15363(_architecture 6 0 15363 (_procedure_call (_simple)(_target(14))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 15280 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 15281 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 15282 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 15283 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 15283 (_entity (_string \"SR_16_0_s_out_1_1_3_SLICE_60"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15285 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15286 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15287 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15288 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15289 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15290 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15291 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15292 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15293 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15294 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15295 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15296 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15297 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_M0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15298 (_entity (((ns 0))((ns 0))))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 15300 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 15300 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 15300 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 15301 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 15301 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 15301 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 15302 (_entity (_in ))))
		(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 15302 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15311 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15312 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15313 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15314 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15315 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15316 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15317 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal OFX0_out ~extieee.std_logic_1164.STD_LOGIC 0 15318 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 15320 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_s_out_1_1_3_SLICE_60_SR_16_0_s_out_1_1_3_SLICE_60_K1_H1 ~extieee.std_logic_1164.STD_LOGIC 0 15322 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_s_out_1_1_3_SLICE_60_SR_16_0_s_out_1_1_3_GATE_H0 ~extieee.std_logic_1164.STD_LOGIC 0 15323 (_architecture (_uni ))))
		(_variable (_internal OFX0_zd ~extieee.std_logic_1164.STD_LOGIC 0 15368 (_process 0 ((i 1)))))
		(_variable (_internal OFX0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15369 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 7 0 15366 (_process (_simple)(_target(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(811091535 )
	)
	(_model . Structure 8 -1
	)
)
I 000050 55 2559          1384067269105 Structure
(_unit VHDL (lut40041 0 15416 (structure 0 15424 ))
	(_version va7)
	(_time 1384067269106 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code fbf9abaaacadabe8fefaeba4aaf8fff8fafda8fcfe)
	(_entity
		(_time 1384067269102)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 15426 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1110110010100000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1110110010100000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15417 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15417 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15417 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15417 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15418 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 2559          1384067269111 Structure
(_unit VHDL (lut40042 0 15437 (structure 0 15445 ))
	(_version va7)
	(_time 1384067269112 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code fbf9abaaacadabe8fefaeba4aaf8fff8f9fda8fcfe)
	(_entity
		(_time 1384067269109)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 15447 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1101110111011101"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1101110111011101"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15438 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15438 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15438 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15438 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15439 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 8739          1384067269117 Structure
(_unit VHDL (sr_16_0_slice_61 0 15458 (structure 0 15487 ))
	(_version va7)
	(_time 1384067269118 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code fbf8fbaaabaff9e8fdaaeda2fcf8fbfeadfcf8fda8)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269115)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40041
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15504 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15504 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15504 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15504 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15505 (_entity (_out ))))
			)
		)
		(lut40042
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15508 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15508 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15508 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15508 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15509 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 15501 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_next_state_0_o3_4 0 15512 (_component lut40041 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40041)
		)
	)
	(_instantiation SR_16_0_next_state_0_o3_RNIOPGI_4 0 15514 (_component lut40042 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40042)
		)
	)
	(_instantiation DRIVEGND 0 15516 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 15520 
		(_object
			(_process
				(line__15522(_architecture 0 0 15522 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__15523(_architecture 1 0 15523 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__15524(_architecture 2 0 15524 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__15525(_architecture 3 0 15525 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__15526(_architecture 4 0 15526 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__15527(_architecture 5 0 15527 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 15461 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 15462 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 15463 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 15464 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 15464 (_entity (_string \"SR_16_0_SLICE_61"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15466 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15467 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15468 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15469 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15470 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15471 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15472 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15473 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15474 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15475 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15476 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15477 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 15479 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 15479 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 15479 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 15480 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 15480 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 15480 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 15481 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 15481 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15490 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15491 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15492 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15493 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15494 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15495 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 15496 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 15497 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 15499 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 15532 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15533 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 15534 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15535 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 15530 (_process (_simple)(_target(6)(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 7 -1
	)
)
I 000050 55 9530          1384067269129 Structure
(_unit VHDL (sr_16_0_slice_62 0 15584 (structure 0 15618 ))
	(_version va7)
	(_time 1384067269130 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 0b080c0c5b5f0918020c1d520c080b0e5d0c080d58)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269126)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40023
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15633 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15633 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15633 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15633 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15634 (_entity (_out ))))
			)
		)
		(lut40027
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15637 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15637 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15637 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15637 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15638 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_state_next6lto30_i_a2_22 0 15641 (_component lut40023 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40023)
		)
	)
	(_instantiation SR_16_0_shift_state_next6lto30_i_a2_28 0 15643 (_component lut40027 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40027)
		)
	)
	(_block WireDelay 0 15647 
		(_object
			(_process
				(line__15649(_architecture 0 0 15649 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__15650(_architecture 1 0 15650 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__15651(_architecture 2 0 15651 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__15652(_architecture 3 0 15652 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__15653(_architecture 4 0 15653 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__15654(_architecture 5 0 15654 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__15655(_architecture 6 0 15655 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__15656(_architecture 7 0 15656 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 15587 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 15588 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 15589 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 15590 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 15590 (_entity (_string \"SR_16_0_SLICE_62"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15592 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15593 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15594 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15595 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15596 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15597 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15598 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15599 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15600 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15601 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15602 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15603 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15604 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15605 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15606 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15607 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 15609 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 15609 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 15609 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 15610 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 15610 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 15610 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 15611 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 15611 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 15611 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 15612 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15621 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15622 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15623 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15624 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15625 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15626 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15627 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15628 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 15629 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 15630 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 15661 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15662 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 15663 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15664 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 15659 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
I 000050 55 2559          1384067269138 Structure
(_unit VHDL (lut40043 0 15719 (structure 0 15727 ))
	(_version va7)
	(_time 1384067269139 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 1a184d1c4e4c4a091f1b0a454b191e19191c491d1f)
	(_entity
		(_time 1384067269135)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 15729 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000100000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000100000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15720 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15720 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15720 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15720 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15721 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 9530          1384067269147 Structure
(_unit VHDL (sr_16_0_slice_63 0 15740 (structure 0 15774 ))
	(_version va7)
	(_time 1384067269148 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 1a191d1c494e1809131d0c431d191a1f4c1d191c49)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269142)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40023
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15789 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15789 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15789 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15789 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15790 (_entity (_out ))))
			)
		)
		(lut40043
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15793 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15793 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15793 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15793 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15794 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_state_next6lto30_i_a2_16 0 15797 (_component lut40023 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40023)
		)
	)
	(_instantiation SR_16_0_shift_state_next6lto30_i_a2_23 0 15799 (_component lut40043 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40043)
		)
	)
	(_block WireDelay 0 15803 
		(_object
			(_process
				(line__15805(_architecture 0 0 15805 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__15806(_architecture 1 0 15806 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__15807(_architecture 2 0 15807 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__15808(_architecture 3 0 15808 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__15809(_architecture 4 0 15809 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__15810(_architecture 5 0 15810 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__15811(_architecture 6 0 15811 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__15812(_architecture 7 0 15812 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 15743 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 15744 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 15745 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 15746 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 15746 (_entity (_string \"SR_16_0_SLICE_63"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15748 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15749 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15750 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15751 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15752 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15753 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15754 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15755 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15756 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15757 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15758 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15759 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15760 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15761 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15762 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15763 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 15765 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 15765 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 15765 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 15766 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 15766 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 15766 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 15767 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 15767 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 15767 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 15768 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15777 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15778 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15779 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15780 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15781 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15782 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15783 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15784 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 15785 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 15786 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 15817 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15818 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 15819 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15820 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 15815 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
I 000050 55 2559          1384067269156 Structure
(_unit VHDL (lut40044 0 15875 (structure 0 15883 ))
	(_version va7)
	(_time 1384067269157 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 2a287d2f7e7c7a392f2b3a757b292e292e2c792d2f)
	(_entity
		(_time 1384067269153)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 15885 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000001000000010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000001000000010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15876 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15876 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15876 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15876 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15877 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 2559          1384067269162 Structure
(_unit VHDL (lut40045 0 15896 (structure 0 15904 ))
	(_version va7)
	(_time 1384067269163 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 2a287d2f7e7c7a392f2b3a757b292e292f2c792d2f)
	(_entity
		(_time 1384067269160)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 15906 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1010101110101011"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1010101110101011"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15897 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15897 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15897 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15897 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15898 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 8732          1384067269172 Structure
(_unit VHDL (sr_16_0_slice_64 0 15917 (structure 0 15946 ))
	(_version va7)
	(_time 1384067269173 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 3a393d3e696e38293c6b2c633d393a3f6c3d393c69)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269166)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40044
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15963 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15963 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15963 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15963 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15964 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 15960 (_entity (_out ))))
			)
		)
		(lut40045
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15967 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15967 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15967 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15967 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15968 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_un1_spi_packet_1 0 15971 (_component lut40044 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40044)
		)
	)
	(_instantiation DRIVEGND 0 15973 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_un8_spi_packet_i_89 0 15975 (_component lut40045 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40045)
		)
	)
	(_block WireDelay 0 15979 
		(_object
			(_process
				(line__15981(_architecture 0 0 15981 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__15982(_architecture 1 0 15982 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__15983(_architecture 2 0 15983 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__15984(_architecture 3 0 15984 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__15985(_architecture 4 0 15985 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__15986(_architecture 5 0 15986 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 15920 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 15921 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 15922 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 15923 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 15923 (_entity (_string \"SR_16_0_SLICE_64"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15925 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15926 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15927 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15928 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15929 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15930 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15931 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15932 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15933 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15934 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15935 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15936 (_entity (((ns 0))((ns 0))))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 15938 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 15938 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 15938 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 15939 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 15939 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 15939 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 15940 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 15940 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15949 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15950 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15951 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15952 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15953 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15954 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 15955 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 15956 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 15958 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 15991 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15992 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 15993 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15994 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 15989 (_process (_simple)(_target(6)(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 7 -1
	)
)
I 000050 55 2559          1384067269181 Structure
(_unit VHDL (lut40046 0 16043 (structure 0 16051 ))
	(_version va7)
	(_time 1384067269182 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 494b1e4a451f195a4c485916184a4d4a4f4f1a4e4c)
	(_entity
		(_time 1384067269178)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 16053 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0101011101010101"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0101011101010101"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16044 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16044 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 16044 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16044 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16045 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 17453         1384067269197 Structure
(_unit VHDL (sr_16_0_slice_65 0 16064 (structure 0 16114 ))
	(_version va7)
	(_time 1384067269198 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 595a5e5b520d5b4a585b5f551f06085c0f5e5a5f0a5f50)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269189)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40044
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16152 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16152 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 16152 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16152 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16153 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 16141 (_entity (_out ))))
			)
		)
		(lut40046
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16156 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16156 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 16156 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16156 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16157 (_entity (_out ))))
			)
		)
		(vmuxregsre0026
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 16147 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 16147 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 16147 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 16148 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 16148 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 16148 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 16149 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 16138 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 16144 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16144 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_current_state_ns_i_a3_1_4 0 16160 (_component lut40044 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40044)
		)
	)
	(_instantiation DRIVEGND 0 16162 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_rst_counter_0_sqmuxa_i 0 16164 (_component lut40046 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40046)
		)
	)
	(_instantiation SR_16_0_rst_count 0 16166 (_component vmuxregsre0026 )
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0026)
		)
	)
	(_instantiation DRIVEVCC 0 16169 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 16171 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_block WireDelay 0 16175 
		(_object
			(_process
				(line__16177(_architecture 0 0 16177 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__16178(_architecture 1 0 16178 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__16179(_architecture 2 0 16179 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__16180(_architecture 3 0 16180 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__16181(_architecture 4 0 16181 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__16182(_architecture 5 0 16182 (_procedure_call (_simple)(_target(18))(_sensitivity(5)))))
				(line__16183(_architecture 6 0 16183 (_procedure_call (_simple)(_target(19))(_sensitivity(6)))))
				(line__16184(_architecture 7 0 16184 (_procedure_call (_simple)(_target(20))(_sensitivity(7)))))
				(line__16185(_architecture 8 0 16185 (_procedure_call (_simple)(_target(22))(_sensitivity(8)))))
				(line__16186(_architecture 9 0 16186 (_procedure_call (_simple)(_target(24))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 16190 
		(_object
			(_process
				(line__16192(_architecture 10 0 16192 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__16193(_architecture 11 0 16193 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__16194(_architecture 12 0 16194 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 16067 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 16068 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 16069 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 16070 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 16070 (_entity (_string \"SR_16_0_SLICE_65"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16072 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16073 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16074 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16075 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16076 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16077 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16078 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16079 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 16080 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 16081 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16082 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16083 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16084 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16085 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16086 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16087 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16088 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16089 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 16090 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16091 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16092 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 16093 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16094 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16095 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 16096 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 16097 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16098 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16099 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 16100 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16101 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16102 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 16104 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 16104 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 16104 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 16105 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 16105 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 16105 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 16106 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 16106 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 16106 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16107 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 16107 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 16107 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 16108 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16117 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16118 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16119 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16120 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16121 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16122 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16123 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16124 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_dly ~extieee.std_logic_1164.STD_LOGIC 0 16125 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16126 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 16127 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16128 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 16129 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 16130 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 16131 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 16132 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 16134 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 16135 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 16136 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 16199 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16200 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 16201 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16202 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 16203 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16204 (_process 0 )))
		(_variable (_internal tviol_M0_CLK ~extieee.std_logic_1164.X01 0 16206 (_process 0 ((i 2)))))
		(_variable (_internal M0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 16207 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 16208 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 16209 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 16210 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 16211 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 16212 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 16213 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 16197 (_process (_simple)(_target(10)(11)(12))(_sensitivity(13)(14)(15)(16)(17)(18)(19)(21)(23)(25)(26)(27)(28))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(12365 )
		(4934723 )
		(5395276 )
		(12358 )
		(12369 )
		(12614 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 2559          1384067269210 Structure
(_unit VHDL (lut40047 0 16332 (structure 0 16340 ))
	(_version va7)
	(_time 1384067269211 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 595b0e5b550f094a5c584906085a5d5a5e5f0a5e5c)
	(_entity
		(_time 1384067269206)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 16342 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111110011111110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111110011111110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16333 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16333 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 16333 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16333 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16334 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 8741          1384067269221 Structure
(_unit VHDL (sr_16_0_slice_66 0 16353 (structure 0 16382 ))
	(_version va7)
	(_time 1384067269222 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 686b6f69623c6a7b6e397e316f6b686d3e6f6b6e3b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269217)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40022
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16399 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16399 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 16399 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16399 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16400 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 16396 (_entity (_out ))))
			)
		)
		(lut40047
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16403 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16403 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 16403 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16403 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16404 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_un8_spi_packet_i_a2_83 0 16407 (_component lut40022 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40022)
		)
	)
	(_instantiation DRIVEGND 0 16409 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_current_state_ns_i_1_4 0 16411 (_component lut40047 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40047)
		)
	)
	(_block WireDelay 0 16415 
		(_object
			(_process
				(line__16417(_architecture 0 0 16417 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__16418(_architecture 1 0 16418 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__16419(_architecture 2 0 16419 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__16420(_architecture 3 0 16420 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__16421(_architecture 4 0 16421 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__16422(_architecture 5 0 16422 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 16356 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 16357 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 16358 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 16359 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 16359 (_entity (_string \"SR_16_0_SLICE_66"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16361 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16362 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16363 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16364 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16365 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16366 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16367 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16368 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16369 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16370 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16371 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16372 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 16374 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 16374 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 16374 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 16375 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 16375 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 16375 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 16376 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 16376 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16385 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16386 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16387 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16388 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16389 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16390 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 16391 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 16392 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 16394 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 16427 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16428 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 16429 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16430 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 16425 (_process (_simple)(_target(6)(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 7 -1
	)
)
I 000050 55 9062          1384067269236 Structure
(_unit VHDL (sr_16_0_slice_67 0 16479 (structure 0 16513 ))
	(_version va7)
	(_time 1384067269237 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 787b7f78722c7a6b717b6e217f7b787d2e7f7b7e2b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269227)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40023
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16528 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16528 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 16528 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16528 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16529 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_state_next6lto30_i_a2_20 0 16532 (_component lut40023 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40023)
		)
	)
	(_instantiation SR_16_0_shift_state_next6lto30_i_a2_21 0 16534 (_component lut40023 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40023)
		)
	)
	(_block WireDelay 0 16538 
		(_object
			(_process
				(line__16540(_architecture 0 0 16540 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__16541(_architecture 1 0 16541 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__16542(_architecture 2 0 16542 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__16543(_architecture 3 0 16543 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__16544(_architecture 4 0 16544 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__16545(_architecture 5 0 16545 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__16546(_architecture 6 0 16546 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__16547(_architecture 7 0 16547 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 16482 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 16483 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 16484 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 16485 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 16485 (_entity (_string \"SR_16_0_SLICE_67"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16487 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16488 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16489 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16490 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16491 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16492 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16493 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16494 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16495 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16496 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16497 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16498 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16499 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16500 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16501 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16502 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 16504 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 16504 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 16504 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 16505 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 16505 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 16505 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 16506 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 16506 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 16506 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 16507 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16516 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16517 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16518 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16519 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16520 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16521 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16522 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16523 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 16524 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 16525 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 16552 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16553 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 16554 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16555 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 16550 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
I 000050 55 9062          1384067269248 Structure
(_unit VHDL (sr_16_0_slice_68 0 16610 (structure 0 16644 ))
	(_version va7)
	(_time 1384067269249 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 888b8f8782dc8a9b818b9ed18f8b888dde8f8b8edb)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269243)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40023
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16659 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16659 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 16659 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16659 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16660 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_state_next6lto30_i_a2_17 0 16663 (_component lut40023 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40023)
		)
	)
	(_instantiation SR_16_0_shift_state_next6lto30_i_a2_18 0 16665 (_component lut40023 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40023)
		)
	)
	(_block WireDelay 0 16669 
		(_object
			(_process
				(line__16671(_architecture 0 0 16671 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__16672(_architecture 1 0 16672 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__16673(_architecture 2 0 16673 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__16674(_architecture 3 0 16674 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__16675(_architecture 4 0 16675 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__16676(_architecture 5 0 16676 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__16677(_architecture 6 0 16677 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__16678(_architecture 7 0 16678 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 16613 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 16614 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 16615 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 16616 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 16616 (_entity (_string \"SR_16_0_SLICE_68"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16618 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16619 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16620 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16621 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16622 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16623 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16624 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16625 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16626 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16627 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16628 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16629 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16630 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16631 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16632 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16633 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 16635 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 16635 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 16635 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 16636 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 16636 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 16636 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 16637 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 16637 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 16637 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 16638 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16647 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16648 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16649 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16650 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16651 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16652 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16653 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16654 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 16655 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 16656 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 16683 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16684 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 16685 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16686 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 16681 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
I 000050 55 1684          1384067269260 Structure
(_unit VHDL (xo2iobuf 0 16741 (structure 0 16748 ))
	(_version va7)
	(_time 1384067269261 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 97949b98c6c5c1819f91d1cdc490929191909f91c1)
	(_entity
		(_time 1384067269253)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.obzpd
			(_object
				(_port (_internal i ~extieee.std_logic_1164.STD_LOGIC 1 1665 (_entity (_in ((i 1))))))
				(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 1 1666 (_entity (_in ((i 1))))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 1 1667 (_entity (_out ))))
			)
		)
	)
	(_instantiation INST5 0 16750 (_component .machxo2.components.obzpd )
		(_port
			((i)(I))
			((t)(T))
			((o)(PAD))
		)
		(_use (_entity machxo2 obzpd)
			(_port
				((i)(i))
				((t)(t))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 16742 (_entity (_in ))))
		(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 16742 (_entity (_in ))))
		(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 16742 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 4657          1384067269269 Structure
(_unit VHDL (sclkb 0 16760 (structure 0 16777 ))
	(_version va7)
	(_time 1384067269270 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 9794909893c09081c19785ccc5919491c491c59195)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269265)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 16788 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 16788 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 16788 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 16785 (_entity (_out ))))
			)
		)
	)
	(_instantiation sclk_pad 0 16791 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(sclkS_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 16793 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 16797 
		(_object
			(_process
				(line__16799(_architecture 0 0 16799 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 16763 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 16764 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 16765 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 16766 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 16766 (_entity (_string \"sclkB"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 16768 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_sclkS ~extvital2000.VITAL_Timing.VitalDelayType01 0 16769 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 16771 (_entity (_in ))))
		(_port (_internal sclkS ~extieee.std_logic_1164.STD_LOGIC 0 16771 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16780 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal sclkS_out ~extieee.std_logic_1164.STD_LOGIC 0 16781 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 16783 (_architecture (_uni ))))
		(_variable (_internal sclkS_zd ~extieee.std_logic_1164.STD_LOGIC 0 16803 (_process 0 ((i 1)))))
		(_variable (_internal sclkS_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16804 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 16802 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1802265459 83 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 1482          1384067269280 Structure
(_unit VHDL (xo2iobuf0048 0 16833 (structure 0 16840 ))
	(_version va7)
	(_time 1384067269281 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code a7a4abf0f6f5f1b1afa1e1fdf4a0a2a1a1a4a7a4a7)
	(_entity
		(_time 1384067269277)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.ibpd
			(_object
				(_port (_internal i ~extieee.std_logic_1164.STD_LOGIC 1 1626 (_entity (_in ((i 1))))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 1 1627 (_entity (_out ))))
			)
		)
	)
	(_instantiation INST1 0 16842 (_component .machxo2.components.ibpd )
		(_port
			((i)(PAD))
			((o)(Z))
		)
		(_use (_entity machxo2 ibpd)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16834 (_entity (_out ))))
		(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 16834 (_entity (_in ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 5170          1384067269287 Structure
(_unit VHDL (clkb 0 16852 (structure 0 16872 ))
	(_version va7)
	(_time 1384067269288 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code a7a5a0f0f3f0a1b1a0a0b4fda5a1f5a1a5a1a4a1f4)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269284)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0048
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16879 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 16879 (_entity (_in ))))
			)
		)
	)
	(_instantiation clk_pad 0 16882 (_component xo2iobuf0048 )
		(_port
			((Z)(PADDI_out))
			((PAD)(clkS_ipd))
		)
		(_use (_entity . xo2iobuf0048)
		)
	)
	(_block WireDelay 0 16886 
		(_object
			(_process
				(line__16888(_architecture 0 0 16888 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 16855 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 16856 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 16857 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 16858 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 16858 (_entity (_string \"clkB"\))))
		(_generic (_internal tipd_clkS ~extvital2000.VITAL_Timing.VitalDelayType01 0 16860 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_clkS_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 16861 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_clkS ~extvital2000.VITAL_Timing.VitalDelayType 0 16862 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_clkS_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16863 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_clkS_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16864 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 16866 (_entity (_out )(_param_out))))
		(_port (_internal clkS ~extieee.std_logic_1164.STD_LOGIC 0 16866 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 16875 (_architecture (_uni ((i 1))))))
		(_signal (_internal clkS_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16876 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 16892 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16893 (_process 0 )))
		(_variable (_internal tviol_clkS_clkS ~extieee.std_logic_1164.X01 0 16895 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_clkS ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 16896 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 16891 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1399549027 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 4665          1384067269301 Structure
(_unit VHDL (leds_7_b 0 16936 (structure 0 16953 ))
	(_version va7)
	(_time 1384067269302 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code b6b4e1e2b5e1e6a1b1b5f0e9e0b3e0b0b4b0e5b0b3)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269296)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 16964 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 16964 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 16964 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 16961 (_entity (_out ))))
			)
		)
	)
	(_instantiation leds_pad_7 0 16967 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds7_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 16969 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 16973 
		(_object
			(_process
				(line__16975(_architecture 0 0 16975 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 16939 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 16940 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 16941 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 16942 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 16942 (_entity (_string \"leds_7_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 16944 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_leds7 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16945 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 16947 (_entity (_in ))))
		(_port (_internal leds7 ~extieee.std_logic_1164.STD_LOGIC 0 16947 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16956 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal leds7_out ~extieee.std_logic_1164.STD_LOGIC 0 16957 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 16959 (_architecture (_uni ))))
		(_variable (_internal leds7_zd ~extieee.std_logic_1164.STD_LOGIC 0 16979 (_process 0 ((i 1)))))
		(_variable (_internal leds7_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16980 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 16978 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1935959404 55 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 4665          1384067269312 Structure
(_unit VHDL (leds_6_b 0 17009 (structure 0 17026 ))
	(_version va7)
	(_time 1384067269313 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code c6c49193c59196d1c1c5809991c390c0c4c095c0c3)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269307)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 17037 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 17037 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 17037 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 17034 (_entity (_out ))))
			)
		)
	)
	(_instantiation leds_pad_6 0 17040 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds6_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 17042 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 17046 
		(_object
			(_process
				(line__17048(_architecture 0 0 17048 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 17012 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 17013 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 17014 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 17015 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 17015 (_entity (_string \"leds_6_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 17017 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_leds6 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17018 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 17020 (_entity (_in ))))
		(_port (_internal leds6 ~extieee.std_logic_1164.STD_LOGIC 0 17020 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17029 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal leds6_out ~extieee.std_logic_1164.STD_LOGIC 0 17030 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 17032 (_architecture (_uni ))))
		(_variable (_internal leds6_zd ~extieee.std_logic_1164.STD_LOGIC 0 17052 (_process 0 ((i 1)))))
		(_variable (_internal leds6_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17053 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 17051 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1935959404 54 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 4665          1384067269326 Structure
(_unit VHDL (leds_5_b 0 17082 (structure 0 17099 ))
	(_version va7)
	(_time 1384067269327 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code d6d48184d58186c1d1d5908982d380d0d4d085d0d3)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269319)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 17110 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 17110 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 17110 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 17107 (_entity (_out ))))
			)
		)
	)
	(_instantiation leds_pad_5 0 17113 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds5_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 17115 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 17119 
		(_object
			(_process
				(line__17121(_architecture 0 0 17121 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 17085 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 17086 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 17087 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 17088 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 17088 (_entity (_string \"leds_5_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 17090 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_leds5 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17091 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 17093 (_entity (_in ))))
		(_port (_internal leds5 ~extieee.std_logic_1164.STD_LOGIC 0 17093 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17102 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal leds5_out ~extieee.std_logic_1164.STD_LOGIC 0 17103 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 17105 (_architecture (_uni ))))
		(_variable (_internal leds5_zd ~extieee.std_logic_1164.STD_LOGIC 0 17125 (_process 0 ((i 1)))))
		(_variable (_internal leds5_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17126 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 17124 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1935959404 53 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 4665          1384067269335 Structure
(_unit VHDL (leds_4_b 0 17155 (structure 0 17172 ))
	(_version va7)
	(_time 1384067269336 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code d6d48184d58186c1d1d5908983d380d0d4d085d0d3)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269332)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 17183 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 17183 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 17183 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 17180 (_entity (_out ))))
			)
		)
	)
	(_instantiation leds_pad_4 0 17186 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds4_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 17188 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 17192 
		(_object
			(_process
				(line__17194(_architecture 0 0 17194 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 17158 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 17159 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 17160 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 17161 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 17161 (_entity (_string \"leds_4_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 17163 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_leds4 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17164 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 17166 (_entity (_in ))))
		(_port (_internal leds4 ~extieee.std_logic_1164.STD_LOGIC 0 17166 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17175 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal leds4_out ~extieee.std_logic_1164.STD_LOGIC 0 17176 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 17178 (_architecture (_uni ))))
		(_variable (_internal leds4_zd ~extieee.std_logic_1164.STD_LOGIC 0 17198 (_process 0 ((i 1)))))
		(_variable (_internal leds4_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17199 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 17197 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1935959404 52 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 4665          1384067269343 Structure
(_unit VHDL (leds_3_b 0 17228 (structure 0 17245 ))
	(_version va7)
	(_time 1384067269344 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code e5e7b2b6e5b2b5f2e2e6a3bab7e0b3e3e7e3b6e3e0)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269340)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 17256 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 17256 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 17256 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 17253 (_entity (_out ))))
			)
		)
	)
	(_instantiation leds_pad_3 0 17259 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds3_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 17261 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 17265 
		(_object
			(_process
				(line__17267(_architecture 0 0 17267 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 17231 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 17232 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 17233 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 17234 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 17234 (_entity (_string \"leds_3_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 17236 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_leds3 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17237 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 17239 (_entity (_in ))))
		(_port (_internal leds3 ~extieee.std_logic_1164.STD_LOGIC 0 17239 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17248 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal leds3_out ~extieee.std_logic_1164.STD_LOGIC 0 17249 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 17251 (_architecture (_uni ))))
		(_variable (_internal leds3_zd ~extieee.std_logic_1164.STD_LOGIC 0 17271 (_process 0 ((i 1)))))
		(_variable (_internal leds3_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17272 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 17270 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1935959404 51 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 4665          1384067269357 Structure
(_unit VHDL (leds_2_b 0 17301 (structure 0 17318 ))
	(_version va7)
	(_time 1384067269358 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code f5f7a2a5f5a2a5e2f2f6b3aaa6f0a3f3f7f3a6f3f0)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269349)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 17329 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 17329 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 17329 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 17326 (_entity (_out ))))
			)
		)
	)
	(_instantiation leds_pad_2 0 17332 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds2_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 17334 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 17338 
		(_object
			(_process
				(line__17340(_architecture 0 0 17340 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 17304 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 17305 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 17306 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 17307 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 17307 (_entity (_string \"leds_2_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 17309 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_leds2 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17310 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 17312 (_entity (_in ))))
		(_port (_internal leds2 ~extieee.std_logic_1164.STD_LOGIC 0 17312 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17321 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal leds2_out ~extieee.std_logic_1164.STD_LOGIC 0 17322 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 17324 (_architecture (_uni ))))
		(_variable (_internal leds2_zd ~extieee.std_logic_1164.STD_LOGIC 0 17344 (_process 0 ((i 1)))))
		(_variable (_internal leds2_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17345 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 17343 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1935959404 50 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 4665          1384067269369 Structure
(_unit VHDL (leds_1_b 0 17374 (structure 0 17391 ))
	(_version va7)
	(_time 1384067269370 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 04065202055354130307425b540152020602570201)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269364)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 17402 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 17402 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 17402 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 17399 (_entity (_out ))))
			)
		)
	)
	(_instantiation leds_pad_1 0 17405 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds1_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 17407 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 17411 
		(_object
			(_process
				(line__17413(_architecture 0 0 17413 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 17377 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 17378 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 17379 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 17380 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 17380 (_entity (_string \"leds_1_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 17382 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_leds1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17383 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 17385 (_entity (_in ))))
		(_port (_internal leds1 ~extieee.std_logic_1164.STD_LOGIC 0 17385 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17394 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal leds1_out ~extieee.std_logic_1164.STD_LOGIC 0 17395 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 17397 (_architecture (_uni ))))
		(_variable (_internal leds1_zd ~extieee.std_logic_1164.STD_LOGIC 0 17417 (_process 0 ((i 1)))))
		(_variable (_internal leds1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17418 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 17416 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1935959404 49 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 4665          1384067269380 Structure
(_unit VHDL (leds_0_b 0 17447 (structure 0 17464 ))
	(_version va7)
	(_time 1384067269381 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 04065202055354130307425b550152020602570201)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269377)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 17475 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 17475 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 17475 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 17472 (_entity (_out ))))
			)
		)
	)
	(_instantiation leds_pad_0 0 17478 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds0_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 17480 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 17484 
		(_object
			(_process
				(line__17486(_architecture 0 0 17486 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 17450 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 17451 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 17452 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 17453 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 17453 (_entity (_string \"leds_0_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 17455 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_leds0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17456 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 17458 (_entity (_in ))))
		(_port (_internal leds0 ~extieee.std_logic_1164.STD_LOGIC 0 17458 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17467 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal leds0_out ~extieee.std_logic_1164.STD_LOGIC 0 17468 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 17470 (_architecture (_uni ))))
		(_variable (_internal leds0_zd ~extieee.std_logic_1164.STD_LOGIC 0 17490 (_process 0 ((i 1)))))
		(_variable (_internal leds0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17491 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 17489 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1935959404 48 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 4675          1384067269393 Structure
(_unit VHDL (uart_txb 0 17520 (structure 0 17537 ))
	(_version va7)
	(_time 1384067269394 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 14171413114242031417524f41131c121613111215)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269389)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 17548 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 17548 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 17548 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 17545 (_entity (_out ))))
			)
		)
	)
	(_instantiation uart_tx_pad 0 17551 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(uarttx_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 17553 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 17557 
		(_object
			(_process
				(line__17559(_architecture 0 0 17559 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 17523 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 17524 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 17525 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 17526 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 17526 (_entity (_string \"uart_txB"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 17528 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_uarttx ~extvital2000.VITAL_Timing.VitalDelayType01 0 17529 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 17531 (_entity (_in ))))
		(_port (_internal uarttx ~extieee.std_logic_1164.STD_LOGIC 0 17531 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17540 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal uarttx_out ~extieee.std_logic_1164.STD_LOGIC 0 17541 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 17543 (_architecture (_uni ))))
		(_variable (_internal uarttx_zd ~extieee.std_logic_1164.STD_LOGIC 0 17563 (_process 0 ((i 1)))))
		(_variable (_internal uarttx_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17564 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 17562 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1953653109 30836 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 4639          1384067269402 Structure
(_unit VHDL (s_enb 0 17593 (structure 0 17610 ))
	(_version va7)
	(_time 1384067269403 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 24272223767375327524367f762172222122712226)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269399)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 17621 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 17621 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 17621 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 17618 (_entity (_out ))))
			)
		)
	)
	(_instantiation s_en_pad 0 17624 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(sen_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 17626 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 17630 
		(_object
			(_process
				(line__17632(_architecture 0 0 17632 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 17596 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 17597 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 17598 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 17599 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 17599 (_entity (_string \"s_enB"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 17601 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_sen ~extvital2000.VITAL_Timing.VitalDelayType01 0 17602 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 17604 (_entity (_in ))))
		(_port (_internal sen ~extieee.std_logic_1164.STD_LOGIC 0 17604 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17613 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal sen_out ~extieee.std_logic_1164.STD_LOGIC 0 17614 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 17616 (_architecture (_uni ))))
		(_variable (_internal sen_zd ~extieee.std_logic_1164.STD_LOGIC 0 17636 (_process 0 ((i 1)))))
		(_variable (_internal sen_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17637 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 17635 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(7234931 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 4657          1384067269415 Structure
(_unit VHDL (mosib 0 17666 (structure 0 17683 ))
	(_version va7)
	(_time 1384067269416 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 33316236666564253e3321693635653430353a3531)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269409)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 17694 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 17694 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 17694 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 17691 (_entity (_out ))))
			)
		)
	)
	(_instantiation mosi_pad 0 17697 (_component xo2iobuf )
		(_port
			((I)(IOLDO_ipd))
			((T)(GNDI))
			((PAD)(mosiS_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 17699 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 17703 
		(_object
			(_process
				(line__17705(_architecture 0 0 17705 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 17669 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 17670 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 17671 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 17672 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 17672 (_entity (_string \"mosiB"\))))
		(_generic (_internal tipd_IOLDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 17674 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_IOLDO_mosiS ~extvital2000.VITAL_Timing.VitalDelayType01 0 17675 (_entity (((ns 0))((ns 0))))))
		(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 17677 (_entity (_in ))))
		(_port (_internal mosiS ~extieee.std_logic_1164.STD_LOGIC 0 17677 (_entity (_out )(_param_out))))
		(_signal (_internal IOLDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17686 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal mosiS_out ~extieee.std_logic_1164.STD_LOGIC 0 17687 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 17689 (_architecture (_uni ))))
		(_variable (_internal mosiS_zd ~extieee.std_logic_1164.STD_LOGIC 0 17709 (_process 0 ((i 1)))))
		(_variable (_internal mosiS_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17710 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 17708 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1769172845 83 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 2500          1384067269425 Structure
(_unit VHDL (mfflsre 0 17739 (structure 0 17747 ))
	(_version va7)
	(_time 1384067269426 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 333162363664612561362068603536356735353535)
	(_entity
		(_time 1384067269421)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.fd1p3jx
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1555 1 634 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 1 636 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 637 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 1 638 (_entity (_in ((i 1))))))
				(_port (_internal pd ~extieee.std_logic_1164.STD_LOGIC 1 639 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 640 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 17749 (_component .machxo2.components.fd1p3jx )
		(_generic
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d)(D0))
			((sp)(SP))
			((ck)(CK))
			((pd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fd1p3jx)
			(_generic
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d)(d))
				((sp)(sp))
				((pd)(pd))
				((ck)(ck))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 17740 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 17740 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 17740 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 17741 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 17741 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1555 (machxo2 components ~STRING~1555)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 10234         1384067269439 Structure
(_unit VHDL (mosi_mgiol 0 17760 (structure 0 17790 ))
	(_version va7)
	(_time 1384067269440 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 43411241161514551b460519464544454a45154510)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269430)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(mfflsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 17810 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 17810 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 17810 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 17811 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 17811 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 17804 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 17807 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 17807 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_s_outio 0 17814 (_component mfflsre )
		(_port
			((D0)(OPOS_dly))
			((SP)(VCCI))
			((CK)(CLKS_NOTIN))
			((LSR)(LSR_dly))
			((Q)(IOLDO_out))
		)
		(_use (_entity . mfflsre)
		)
	)
	(_instantiation DRIVEVCC 0 17817 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLKS_INVERTERIN 0 17819 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLKS_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_block WireDelay 0 17823 
		(_object
			(_process
				(line__17825(_architecture 0 0 17825 (_procedure_call (_simple)(_target(5))(_sensitivity(1)))))
				(line__17826(_architecture 1 0 17826 (_procedure_call (_simple)(_target(7))(_sensitivity(2)))))
				(line__17827(_architecture 2 0 17827 (_procedure_call (_simple)(_target(9))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 17831 
		(_object
			(_process
				(line__17833(_architecture 3 0 17833 (_procedure_call (_simple)(_target(6))(_sensitivity(5)))))
				(line__17834(_architecture 4 0 17834 (_procedure_call (_simple)(_target(8))(_sensitivity(7)))))
				(line__17835(_architecture 5 0 17835 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 17763 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 17764 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 17765 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 17766 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 17766 (_entity (_string \"mosi_MGIOL"\))))
		(_generic (_internal tipd_OPOS ~extvital2000.VITAL_Timing.VitalDelayType01 0 17768 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 17769 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 17770 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_IOLDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 17771 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 17772 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17773 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17774 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 17775 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_OPOS_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 17776 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_OPOS_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17777 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_OPOS_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17778 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 17779 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17780 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17781 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 17783 (_entity (_out )(_param_out))))
		(_port (_internal OPOS ~extieee.std_logic_1164.STD_LOGIC 0 17783 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 17783 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17784 (_entity (_in ))))
		(_signal (_internal IOLDO_out ~extieee.std_logic_1164.STD_LOGIC 0 17793 (_architecture (_uni ((i 1))))))
		(_signal (_internal OPOS_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17794 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal OPOS_dly ~extieee.std_logic_1164.STD_LOGIC 0 17795 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17796 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 17797 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17798 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 17799 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 17801 (_architecture (_uni ))))
		(_signal (_internal CLKS_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 17802 (_architecture (_uni ))))
		(_variable (_internal IOLDO_zd ~extieee.std_logic_1164.STD_LOGIC 0 17839 (_process 0 ((i 1)))))
		(_variable (_internal IOLDO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17840 (_process 0 )))
		(_variable (_internal tviol_OPOS_CLK ~extieee.std_logic_1164.X01 0 17842 (_process 0 ((i 2)))))
		(_variable (_internal OPOS_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 17843 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 17844 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 17845 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 17846 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 17847 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 17838 (_process (_simple)(_target(0))(_sensitivity(4)(6)(8)(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1397706831 )
		(4934723 )
		(5395276 )
		(1145851721 79 )
	)
	(_model . Structure 7 -1
	)
)
I 000050 55 5170          1384067269449 Structure
(_unit VHDL (rstb 0 17923 (structure 0 17943 ))
	(_version va7)
	(_time 1384067269450 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 525155505304024455544009005556545055505551)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269446)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0048
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 17950 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 17950 (_entity (_in ))))
			)
		)
	)
	(_instantiation rst_pad 0 17953 (_component xo2iobuf0048 )
		(_port
			((Z)(PADDI_out))
			((PAD)(rstS_ipd))
		)
		(_use (_entity . xo2iobuf0048)
		)
	)
	(_block WireDelay 0 17957 
		(_object
			(_process
				(line__17959(_architecture 0 0 17959 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 17926 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 17927 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 17928 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 17929 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 17929 (_entity (_string \"rstB"\))))
		(_generic (_internal tipd_rstS ~extvital2000.VITAL_Timing.VitalDelayType01 0 17931 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_rstS_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 17932 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_rstS ~extvital2000.VITAL_Timing.VitalDelayType 0 17933 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_rstS_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17934 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_rstS_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17935 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 17937 (_entity (_out )(_param_out))))
		(_port (_internal rstS ~extieee.std_logic_1164.STD_LOGIC 0 17937 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 17946 (_architecture (_uni ((i 1))))))
		(_signal (_internal rstS_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17947 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 17963 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17964 (_process 0 )))
		(_variable (_internal tviol_rstS_rstS ~extieee.std_logic_1164.X01 0 17966 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_rstS ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 17967 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 17962 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1400140658 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 1830          1384067269460 Structure
(_unit VHDL (gsr5mode 0 18007 (structure 0 18014 ))
	(_version va7)
	(_time 1384067269461 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 525050505304044156571608555456545754555551)
	(_entity
		(_time 1384067269457)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 943 (_entity (_in ((i 1))))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 944 (_entity (_out ((i 1))))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_internal gsr ~extieee.std_logic_1164.STD_LOGIC 1 930 (_entity (_in ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 18017 (_component .machxo2.components.inv )
		(_port
			((a)(GSRP))
			((z)(GSRMODE))
		)
		(_use (_entity machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_instantiation INST20 0 18019 (_component .machxo2.components.gsr )
		(_port
			((gsr)(GSRMODE))
		)
		(_use (_entity machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_object
		(_port (_internal GSRP ~extieee.std_logic_1164.STD_LOGIC 0 18008 (_entity (_in ))))
		(_signal (_internal GSRMODE ~extieee.std_logic_1164.STD_LOGIC 0 18015 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 2737          1384067269468 Structure
(_unit VHDL (gsr_instb 0 18029 (structure 0 18045 ))
	(_version va7)
	(_time 1384067269469 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 626060636334347737607b38666561656664606465)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269464)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(GSR5MODE
			(_object
				(_port (_internal GSRP ~extieee.std_logic_1164.STD_LOGIC 0 18051 (_entity (_in ))))
			)
		)
	)
	(_instantiation GSR_INST_GSRMODE 0 18054 (_component GSR5MODE )
		(_port
			((GSRP)(GSRNET_ipd))
		)
		(_use (_entity . GSR5MODE)
		)
	)
	(_block WireDelay 0 18058 
		(_object
			(_process
				(line__18060(_architecture 0 0 18060 (_procedure_call (_simple)(_target(1))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 18032 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 18033 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 18034 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 18035 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 18035 (_entity (_string \"GSR_INSTB"\))))
		(_generic (_internal tipd_GSRNET ~extvital2000.VITAL_Timing.VitalDelayType01 0 18037 (_entity (((ns 0))((ns 0))))))
		(_port (_internal GSRNET ~extieee.std_logic_1164.STD_LOGIC 0 18039 (_entity (_in ))))
		(_signal (_internal GSRNET_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18048 (_architecture (_uni ((i 1)))(_param_out))))
		(_process
			(VitalBehavior(_architecture 1 0 18063 (_process (_simple)(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 133246        1384067269527 Structure
(_unit VHDL (ap1220_controller_top 0 18084 (structure 0 18094 ))
	(_version va7)
	(_time 1384067269528 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code a0a2a4f6a0f2f5b3a2a7aaa5b0f9a7a6a3a6f6a6f5a7a4)
	(_entity
		(_time 1384067269473)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_component
		(SLICE_0
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18336 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18336 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18336 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18337 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18337 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18337 (_entity (_in ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18338 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18338 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18338 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_1
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18341 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18341 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18341 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18342 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18342 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18342 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_2
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18345 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18345 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18345 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18346 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18346 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18346 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18347 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18347 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18347 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18348 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18348 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_3
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18351 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18351 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18351 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18352 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18352 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18352 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18353 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18353 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18353 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18354 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18354 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_4
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18357 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18357 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18357 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18358 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18358 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18358 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18359 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18359 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18359 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18360 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18360 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_5
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18363 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18363 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18363 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18364 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18364 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18364 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18365 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18365 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18365 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18366 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18366 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_6
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18369 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18369 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18369 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18370 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18370 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18370 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18371 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18371 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18371 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18372 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18372 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_7
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18375 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18375 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18375 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18376 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18376 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18376 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18377 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18377 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18377 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18378 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18378 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_8
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18381 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18381 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18381 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18382 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18382 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18382 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18383 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18383 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18383 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18384 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18384 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_9
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18387 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18387 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18387 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18388 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18388 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18388 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18389 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18389 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18389 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18390 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18390 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_10
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18393 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18393 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18393 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18394 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18394 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18394 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18395 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18395 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18395 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18396 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18396 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_11
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18399 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18399 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18399 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18400 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18400 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18400 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18401 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18401 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18401 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18402 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18402 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_12
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18405 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18405 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18405 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18406 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18406 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18406 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18407 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18407 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18407 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18408 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18408 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_13
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18411 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18411 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18411 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18412 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18412 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18412 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18413 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18413 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18413 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18414 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18414 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_14
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18417 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18417 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18417 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18418 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18418 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18418 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18419 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18419 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18419 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18420 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18420 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_15
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18423 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18423 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18423 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18424 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18424 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18424 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18425 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18425 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18425 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18426 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18426 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_16
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18429 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18429 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18429 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18430 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18430 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18430 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18431 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18431 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18431 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18432 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18432 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_17
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18435 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18435 (_entity (_out ))))
			)
		)
		(SLICE_18
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18438 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18438 (_entity (_in ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18438 (_entity (_out ))))
			)
		)
		(SLICE_19
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18441 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18441 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18441 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18442 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18442 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18442 (_entity (_out ))))
			)
		)
		(SLICE_20
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18445 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18445 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18445 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18446 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18446 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18446 (_entity (_out ))))
			)
		)
		(SLICE_21
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18449 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18449 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18449 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18450 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18450 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18450 (_entity (_out ))))
			)
		)
		(SLICE_22
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18453 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18453 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18453 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18454 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18454 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18454 (_entity (_out ))))
			)
		)
		(SLICE_23
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18457 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18457 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18457 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18458 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18458 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18458 (_entity (_out ))))
			)
		)
		(SLICE_24
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18461 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18461 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18461 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18462 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18462 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18462 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18463 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18463 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18463 (_entity (_out ))))
			)
		)
		(SLICE_25
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18466 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18466 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18466 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18467 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18467 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18467 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18468 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18468 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18468 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18469 (_entity (_out ))))
			)
		)
		(SLICE_26
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18472 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18472 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18472 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18473 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18473 (_entity (_out ))))
			)
		)
		(SLICE_27
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18476 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18476 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18476 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18477 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18477 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18477 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18478 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18478 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18478 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18479 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18479 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18479 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18480 (_entity (_out ))))
			)
		)
		(SLICE_28
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18483 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18483 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18483 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18484 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18484 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18484 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18485 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18485 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18485 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18486 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18486 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18486 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18487 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18487 (_entity (_out ))))
			)
		)
		(SLICE_29
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18490 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18490 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18490 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18491 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18491 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18491 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18492 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18492 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18492 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18493 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18493 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18493 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18494 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18494 (_entity (_out ))))
			)
		)
		(SLICE_30
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18497 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18497 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18497 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18498 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18498 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18498 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18499 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18499 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18499 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18500 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18500 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18500 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18501 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18501 (_entity (_out ))))
			)
		)
		(SLICE_31
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18504 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18504 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18504 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18505 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18505 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18505 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18506 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18506 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18506 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18507 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18507 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18507 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18508 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18508 (_entity (_out ))))
			)
		)
		(SLICE_32
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18511 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18511 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18511 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18512 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18512 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18512 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18513 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18513 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18513 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18514 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18514 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18514 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18515 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18515 (_entity (_out ))))
			)
		)
		(SLICE_33
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18518 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18518 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18518 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18519 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18519 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18519 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18520 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18520 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18520 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18521 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18521 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18521 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18522 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18522 (_entity (_out ))))
			)
		)
		(SLICE_34
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18525 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18525 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18525 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18526 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18526 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18526 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18527 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18527 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18527 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18528 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18528 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18528 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18529 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18529 (_entity (_out ))))
			)
		)
		(SLICE_35
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18532 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18532 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18532 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18533 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18533 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18533 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18534 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18534 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18534 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18535 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18535 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18535 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18536 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18536 (_entity (_out ))))
			)
		)
		(SLICE_36
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18539 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18539 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18539 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18540 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18540 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18540 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18541 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18541 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18541 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18542 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18542 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18542 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18543 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18543 (_entity (_out ))))
			)
		)
		(SLICE_37
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18546 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18546 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18546 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18547 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18547 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18547 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18548 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18548 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18548 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18549 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18549 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18549 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18550 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18550 (_entity (_out ))))
			)
		)
		(SLICE_38
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18553 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18553 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18553 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18554 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18554 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18554 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18555 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18555 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18555 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18556 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18556 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18556 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18557 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18557 (_entity (_out ))))
			)
		)
		(SLICE_39
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18560 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18560 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18560 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18561 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18561 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18561 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18562 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18562 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18562 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18563 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18563 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18563 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18564 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18564 (_entity (_out ))))
			)
		)
		(SLICE_40
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18567 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18567 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18567 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18568 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18568 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18568 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18569 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18569 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18569 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18570 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18570 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18570 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18571 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18571 (_entity (_out ))))
			)
		)
		(SLICE_41
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18574 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18574 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18574 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18575 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18575 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18575 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18576 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18576 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18576 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18577 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18577 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18577 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18578 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18578 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_42
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18581 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18581 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18581 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18582 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18582 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18582 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18583 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18583 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18583 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18584 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18584 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18584 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18585 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18585 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_43
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18588 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18588 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18588 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18589 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18589 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18589 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18590 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18590 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18590 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18591 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18591 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18591 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18592 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18592 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_44
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18595 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18595 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18595 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18596 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18596 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18596 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18597 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18597 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18597 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18598 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18598 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18598 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18599 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_45
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18602 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18602 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18602 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18603 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18603 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18603 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18604 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18604 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18604 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18605 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18605 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18605 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18606 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18606 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_46
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18609 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18609 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18609 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18610 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18610 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18610 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18611 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18611 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18611 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18612 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18612 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18612 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18613 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_47
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18616 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18616 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18616 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18617 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18617 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18617 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18618 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18618 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18618 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18619 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18619 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18619 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_49
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18622 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18622 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18622 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18623 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18623 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18623 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18624 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18624 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18624 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18625 (_entity (_out ))))
			)
		)
		(SLICE_50
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18628 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 18628 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 18628 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18629 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18629 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18629 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18630 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_51
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18633 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18633 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18633 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18634 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18634 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18634 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18635 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18635 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18635 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18636 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18636 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18636 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18637 (_entity (_out ))))
			)
		)
		(SLICE_52
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18640 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18640 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18640 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18641 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18641 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18641 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18642 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18642 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18642 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 18643 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18643 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18643 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18644 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18644 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18644 (_entity (_out ))))
			)
		)
		(SLICE_53
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18647 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18647 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18647 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18648 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18648 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18648 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18649 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18649 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18649 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18650 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 18650 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18650 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18651 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18651 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18651 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18652 (_entity (_out ))))
			)
		)
		(SLICE_54
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18655 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18655 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18655 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18656 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18656 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18656 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18657 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18657 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18657 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 18658 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18658 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18658 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18659 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18659 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18659 (_entity (_out ))))
			)
		)
		(SLICE_55
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18662 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18662 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18662 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18663 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18663 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18663 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18664 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 18664 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18664 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18665 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18665 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18665 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_56
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18668 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18668 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18668 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18669 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18669 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18669 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18670 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18670 (_entity (_out ))))
			)
		)
		(SR_16_0_s_out_1_1_10_SLICE_57
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18673 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18673 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18673 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18674 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18674 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 18674 (_entity (_in ))))
				(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 18675 (_entity (_out ))))
			)
		)
		(SR_16_0_s_out_1_1_15_SLICE_58
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18678 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18678 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18678 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18679 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18679 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18679 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 18680 (_entity (_in ))))
				(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 18680 (_entity (_out ))))
			)
		)
		(SR_16_0_s_out_1_1_6_SLICE_59
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18683 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18683 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18683 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18684 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18684 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18684 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 18685 (_entity (_in ))))
				(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 18685 (_entity (_out ))))
			)
		)
		(SR_16_0_s_out_1_1_3_SLICE_60
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18688 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18688 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18688 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18689 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18689 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18689 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 18690 (_entity (_in ))))
				(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 18690 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_61
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18693 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18693 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18693 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18694 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18694 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18694 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18695 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18695 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_62
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18698 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18698 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18698 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18699 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18699 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18699 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18700 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18700 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18700 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18701 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_63
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18704 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18704 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18704 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18705 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18705 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18705 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18706 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18706 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18706 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18707 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_64
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18710 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18710 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18710 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18711 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18711 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18711 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18712 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18712 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_65
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18715 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18715 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18715 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18716 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18716 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18716 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18717 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 18717 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 18717 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18718 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18718 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18718 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18719 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_66
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18722 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18722 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18722 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18723 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18723 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18723 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18724 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18724 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_67
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18727 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18727 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18727 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18728 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18728 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18728 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18729 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18729 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18729 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18730 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_68
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18733 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18733 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18733 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18734 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18734 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18734 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18735 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18735 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18735 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18736 (_entity (_out ))))
			)
		)
		(sclkB
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 18739 (_entity (_in ))))
				(_port (_internal sclkS ~extieee.std_logic_1164.STD_LOGIC 0 18739 (_entity (_out ))))
			)
		)
		(clkB
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 18742 (_entity (_out ))))
				(_port (_internal clkS ~extieee.std_logic_1164.STD_LOGIC 0 18742 (_entity (_in ))))
			)
		)
		(leds_7_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 18745 (_entity (_in ))))
				(_port (_internal leds7 ~extieee.std_logic_1164.STD_LOGIC 0 18745 (_entity (_out ))))
			)
		)
		(leds_6_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 18748 (_entity (_in ))))
				(_port (_internal leds6 ~extieee.std_logic_1164.STD_LOGIC 0 18748 (_entity (_out ))))
			)
		)
		(leds_5_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 18751 (_entity (_in ))))
				(_port (_internal leds5 ~extieee.std_logic_1164.STD_LOGIC 0 18751 (_entity (_out ))))
			)
		)
		(leds_4_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 18754 (_entity (_in ))))
				(_port (_internal leds4 ~extieee.std_logic_1164.STD_LOGIC 0 18754 (_entity (_out ))))
			)
		)
		(leds_3_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 18757 (_entity (_in ))))
				(_port (_internal leds3 ~extieee.std_logic_1164.STD_LOGIC 0 18757 (_entity (_out ))))
			)
		)
		(leds_2_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 18760 (_entity (_in ))))
				(_port (_internal leds2 ~extieee.std_logic_1164.STD_LOGIC 0 18760 (_entity (_out ))))
			)
		)
		(leds_1_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 18763 (_entity (_in ))))
				(_port (_internal leds1 ~extieee.std_logic_1164.STD_LOGIC 0 18763 (_entity (_out ))))
			)
		)
		(leds_0_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 18766 (_entity (_in ))))
				(_port (_internal leds0 ~extieee.std_logic_1164.STD_LOGIC 0 18766 (_entity (_out ))))
			)
		)
		(uart_txB
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 18769 (_entity (_in ))))
				(_port (_internal uarttx ~extieee.std_logic_1164.STD_LOGIC 0 18769 (_entity (_out ))))
			)
		)
		(s_enB
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 18772 (_entity (_in ))))
				(_port (_internal sen ~extieee.std_logic_1164.STD_LOGIC 0 18772 (_entity (_out ))))
			)
		)
		(mosiB
			(_object
				(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 18775 (_entity (_in ))))
				(_port (_internal mosiS ~extieee.std_logic_1164.STD_LOGIC 0 18775 (_entity (_out ))))
			)
		)
		(mosi_MGIOL
			(_object
				(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 18778 (_entity (_out ))))
				(_port (_internal OPOS ~extieee.std_logic_1164.STD_LOGIC 0 18778 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 18778 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18779 (_entity (_in ))))
			)
		)
		(rstB
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 18782 (_entity (_out ))))
				(_port (_internal rstS ~extieee.std_logic_1164.STD_LOGIC 0 18782 (_entity (_in ))))
			)
		)
		(GSR_INSTB
			(_object
				(_port (_internal GSRNET ~extieee.std_logic_1164.STD_LOGIC 0 18785 (_entity (_in ))))
			)
		)
		(.machxo2.components.vhi
			(_object
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 1462 (_entity (_out ((i 1))))))
			)
		)
		(.machxo2.components.pur
			(_object
				(_generic (_internal RST_PULSE ~extSTD.STANDARD.INTEGER 1 1352 (_entity -1 ((i 1)))))
				(_port (_internal pur ~extieee.std_logic_1164.STD_LOGIC 1 1354 (_entity (_in ((i 1))))))
			)
		)
	)
	(_instantiation SLICE_0I 0 18788 (_component SLICE_0 )
		(_port
			((B1)(count_32_bit_0))
			((A1)(N_83))
			((B0)(N_83))
			((DI1)(count_32_bit_s_0))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((F1)(count_32_bit_s_0))
			((Q1)(count_32_bit_0))
			((FCO)(count_32_bit_cry_0))
		)
		(_use (_entity . SLICE_0)
		)
	)
	(_instantiation SR_16_0_SLICE_1I 0 18792 (_component SR_16_0_SLICE_1 )
		(_port
			((A0)(SR_16_0_shift_count_i_31))
			((DI0)(SR_16_0_un2_shift_count_1))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_30))
			((F0)(SR_16_0_un2_shift_count_1))
			((Q0)(SR_16_0_shift_count_31))
		)
		(_use (_entity . SR_16_0_SLICE_1)
		)
	)
	(_instantiation SR_16_0_SLICE_2I 0 18796 (_component SR_16_0_SLICE_2 )
		(_port
			((A1)(SR_16_0_shift_count_30))
			((A0)(SR_16_0_shift_count_29))
			((DI1)(SR_16_0_un2_shift_count_2))
			((DI0)(SR_16_0_un2_shift_count_3))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_28))
			((F0)(SR_16_0_un2_shift_count_3))
			((Q0)(SR_16_0_shift_count_29))
			((F1)(SR_16_0_un2_shift_count_2))
			((Q1)(SR_16_0_shift_count_30))
			((FCO)(SR_16_0_un2_shift_count_cry_30))
		)
		(_use (_entity . SR_16_0_SLICE_2)
		)
	)
	(_instantiation SR_16_0_SLICE_3I 0 18803 (_component SR_16_0_SLICE_3 )
		(_port
			((A1)(SR_16_0_shift_count_28))
			((A0)(SR_16_0_shift_count_27))
			((DI1)(SR_16_0_un2_shift_count_4))
			((DI0)(SR_16_0_un2_shift_count_5))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_26))
			((F0)(SR_16_0_un2_shift_count_5))
			((Q0)(SR_16_0_shift_count_27))
			((F1)(SR_16_0_un2_shift_count_4))
			((Q1)(SR_16_0_shift_count_28))
			((FCO)(SR_16_0_un2_shift_count_cry_28))
		)
		(_use (_entity . SR_16_0_SLICE_3)
		)
	)
	(_instantiation SR_16_0_SLICE_4I 0 18810 (_component SR_16_0_SLICE_4 )
		(_port
			((A1)(SR_16_0_shift_count_26))
			((A0)(SR_16_0_shift_count_25))
			((DI1)(SR_16_0_un2_shift_count_6))
			((DI0)(SR_16_0_un2_shift_count_7))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_24))
			((F0)(SR_16_0_un2_shift_count_7))
			((Q0)(SR_16_0_shift_count_25))
			((F1)(SR_16_0_un2_shift_count_6))
			((Q1)(SR_16_0_shift_count_26))
			((FCO)(SR_16_0_un2_shift_count_cry_26))
		)
		(_use (_entity . SR_16_0_SLICE_4)
		)
	)
	(_instantiation SR_16_0_SLICE_5I 0 18817 (_component SR_16_0_SLICE_5 )
		(_port
			((A1)(SR_16_0_shift_count_24))
			((A0)(SR_16_0_shift_count_23))
			((DI1)(SR_16_0_un2_shift_count_8))
			((DI0)(SR_16_0_un2_shift_count_9))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_22))
			((F0)(SR_16_0_un2_shift_count_9))
			((Q0)(SR_16_0_shift_count_23))
			((F1)(SR_16_0_un2_shift_count_8))
			((Q1)(SR_16_0_shift_count_24))
			((FCO)(SR_16_0_un2_shift_count_cry_24))
		)
		(_use (_entity . SR_16_0_SLICE_5)
		)
	)
	(_instantiation SR_16_0_SLICE_6I 0 18824 (_component SR_16_0_SLICE_6 )
		(_port
			((A1)(SR_16_0_shift_count_22))
			((A0)(SR_16_0_shift_count_21))
			((DI1)(SR_16_0_un2_shift_count_10))
			((DI0)(SR_16_0_un2_shift_count_11))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_20))
			((F0)(SR_16_0_un2_shift_count_11))
			((Q0)(SR_16_0_shift_count_21))
			((F1)(SR_16_0_un2_shift_count_10))
			((Q1)(SR_16_0_shift_count_22))
			((FCO)(SR_16_0_un2_shift_count_cry_22))
		)
		(_use (_entity . SR_16_0_SLICE_6)
		)
	)
	(_instantiation SR_16_0_SLICE_7I 0 18832 (_component SR_16_0_SLICE_7 )
		(_port
			((A1)(SR_16_0_shift_count_20))
			((A0)(SR_16_0_shift_count_19))
			((DI1)(SR_16_0_un2_shift_count_12))
			((DI0)(SR_16_0_un2_shift_count_13))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_18))
			((F0)(SR_16_0_un2_shift_count_13))
			((Q0)(SR_16_0_shift_count_19))
			((F1)(SR_16_0_un2_shift_count_12))
			((Q1)(SR_16_0_shift_count_20))
			((FCO)(SR_16_0_un2_shift_count_cry_20))
		)
		(_use (_entity . SR_16_0_SLICE_7)
		)
	)
	(_instantiation SR_16_0_SLICE_8I 0 18840 (_component SR_16_0_SLICE_8 )
		(_port
			((A1)(SR_16_0_shift_count_18))
			((A0)(SR_16_0_shift_count_17))
			((DI1)(SR_16_0_un2_shift_count_14))
			((DI0)(SR_16_0_un2_shift_count_15))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_16))
			((F0)(SR_16_0_un2_shift_count_15))
			((Q0)(SR_16_0_shift_count_17))
			((F1)(SR_16_0_un2_shift_count_14))
			((Q1)(SR_16_0_shift_count_18))
			((FCO)(SR_16_0_un2_shift_count_cry_18))
		)
		(_use (_entity . SR_16_0_SLICE_8)
		)
	)
	(_instantiation SR_16_0_SLICE_9I 0 18848 (_component SR_16_0_SLICE_9 )
		(_port
			((A1)(SR_16_0_shift_count_16))
			((A0)(SR_16_0_shift_count_15))
			((DI1)(SR_16_0_un2_shift_count_16))
			((DI0)(SR_16_0_un2_shift_count_17))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_14))
			((F0)(SR_16_0_un2_shift_count_17))
			((Q0)(SR_16_0_shift_count_15))
			((F1)(SR_16_0_un2_shift_count_16))
			((Q1)(SR_16_0_shift_count_16))
			((FCO)(SR_16_0_un2_shift_count_cry_16))
		)
		(_use (_entity . SR_16_0_SLICE_9)
		)
	)
	(_instantiation SR_16_0_SLICE_10I 0 18856 (_component SR_16_0_SLICE_10 )
		(_port
			((A1)(SR_16_0_shift_count_14))
			((A0)(SR_16_0_shift_count_13))
			((DI1)(SR_16_0_un2_shift_count_18))
			((DI0)(SR_16_0_un2_shift_count_19))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_12))
			((F0)(SR_16_0_un2_shift_count_19))
			((Q0)(SR_16_0_shift_count_13))
			((F1)(SR_16_0_un2_shift_count_18))
			((Q1)(SR_16_0_shift_count_14))
			((FCO)(SR_16_0_un2_shift_count_cry_14))
		)
		(_use (_entity . SR_16_0_SLICE_10)
		)
	)
	(_instantiation SR_16_0_SLICE_11I 0 18864 (_component SR_16_0_SLICE_11 )
		(_port
			((A1)(SR_16_0_shift_count_12))
			((A0)(SR_16_0_shift_count_11))
			((DI1)(SR_16_0_un2_shift_count_20))
			((DI0)(SR_16_0_un2_shift_count_21))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_10))
			((F0)(SR_16_0_un2_shift_count_21))
			((Q0)(SR_16_0_shift_count_11))
			((F1)(SR_16_0_un2_shift_count_20))
			((Q1)(SR_16_0_shift_count_12))
			((FCO)(SR_16_0_un2_shift_count_cry_12))
		)
		(_use (_entity . SR_16_0_SLICE_11)
		)
	)
	(_instantiation SR_16_0_SLICE_12I 0 18872 (_component SR_16_0_SLICE_12 )
		(_port
			((A1)(SR_16_0_shift_count_10))
			((A0)(SR_16_0_shift_count_9))
			((DI1)(SR_16_0_un2_shift_count_22))
			((DI0)(SR_16_0_un2_shift_count_23))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_8))
			((F0)(SR_16_0_un2_shift_count_23))
			((Q0)(SR_16_0_shift_count_9))
			((F1)(SR_16_0_un2_shift_count_22))
			((Q1)(SR_16_0_shift_count_10))
			((FCO)(SR_16_0_un2_shift_count_cry_10))
		)
		(_use (_entity . SR_16_0_SLICE_12)
		)
	)
	(_instantiation SR_16_0_SLICE_13I 0 18880 (_component SR_16_0_SLICE_13 )
		(_port
			((A1)(SR_16_0_shift_count_8))
			((A0)(SR_16_0_shift_count_7))
			((DI1)(SR_16_0_un2_shift_count_24))
			((DI0)(SR_16_0_un2_shift_count_25))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_6))
			((F0)(SR_16_0_un2_shift_count_25))
			((Q0)(SR_16_0_shift_count_7))
			((F1)(SR_16_0_un2_shift_count_24))
			((Q1)(SR_16_0_shift_count_8))
			((FCO)(SR_16_0_un2_shift_count_cry_8))
		)
		(_use (_entity . SR_16_0_SLICE_13)
		)
	)
	(_instantiation SR_16_0_SLICE_14I 0 18888 (_component SR_16_0_SLICE_14 )
		(_port
			((A1)(SR_16_0_shift_count_6))
			((A0)(SR_16_0_shift_count_5))
			((DI1)(SR_16_0_un2_shift_count_26))
			((DI0)(SR_16_0_un2_shift_count_27))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_4))
			((F0)(SR_16_0_un2_shift_count_27))
			((Q0)(SR_16_0_shift_count_5))
			((F1)(SR_16_0_un2_shift_count_26))
			((Q1)(SR_16_0_shift_count_6))
			((FCO)(SR_16_0_un2_shift_count_cry_6))
		)
		(_use (_entity . SR_16_0_SLICE_14)
		)
	)
	(_instantiation SR_16_0_SLICE_15I 0 18896 (_component SR_16_0_SLICE_15 )
		(_port
			((A1)(SR_16_0_shift_count_4))
			((A0)(SR_16_0_shift_count_3))
			((DI1)(SR_16_0_un2_shift_count_28))
			((DI0)(SR_16_0_un2_shift_count_29))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_2))
			((F0)(SR_16_0_un2_shift_count_29))
			((Q0)(SR_16_0_shift_count_3))
			((F1)(SR_16_0_un2_shift_count_28))
			((Q1)(SR_16_0_shift_count_4))
			((FCO)(SR_16_0_un2_shift_count_cry_4))
		)
		(_use (_entity . SR_16_0_SLICE_15)
		)
	)
	(_instantiation SR_16_0_SLICE_16I 0 18904 (_component SR_16_0_SLICE_16 )
		(_port
			((A1)(SR_16_0_shift_count_2))
			((A0)(SR_16_0_shift_count_1))
			((DI1)(SR_16_0_un2_shift_count_30))
			((DI0)(SR_16_0_un2_shift_count_31))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_0))
			((F0)(SR_16_0_un2_shift_count_31))
			((Q0)(SR_16_0_shift_count_1))
			((F1)(SR_16_0_un2_shift_count_30))
			((Q1)(SR_16_0_shift_count_2))
			((FCO)(SR_16_0_un2_shift_count_cry_2))
		)
		(_use (_entity . SR_16_0_SLICE_16)
		)
	)
	(_instantiation SR_16_0_SLICE_17I 0 18912 (_component SR_16_0_SLICE_17 )
		(_port
			((A1)(SR_16_0_shift_count_0))
			((FCO)(SR_16_0_un2_shift_count_cry_0))
		)
		(_use (_entity . SR_16_0_SLICE_17)
		)
	)
	(_instantiation SLICE_18I 0 18914 (_component SLICE_18 )
		(_port
			((A0)(count_32_bit_30))
			((FCI)(un2_count_32_bit_0_data_tmp_14))
			((F1)(un2_count_32_bit_0_N_2))
		)
		(_use (_entity . SLICE_18)
		)
	)
	(_instantiation SLICE_19I 0 18917 (_component SLICE_19 )
		(_port
			((B1)(count_32_bit_29))
			((A1)(count_32_bit_28))
			((B0)(count_32_bit_27))
			((A0)(count_32_bit_26))
			((FCI)(un2_count_32_bit_0_data_tmp_12))
			((FCO)(un2_count_32_bit_0_data_tmp_14))
		)
		(_use (_entity . SLICE_19)
		)
	)
	(_instantiation SLICE_20I 0 18921 (_component SLICE_20 )
		(_port
			((B1)(count_32_bit_25))
			((A1)(count_32_bit_24))
			((B0)(count_32_bit_23))
			((A0)(count_32_bit_22))
			((FCI)(un2_count_32_bit_0_data_tmp_10))
			((FCO)(un2_count_32_bit_0_data_tmp_12))
		)
		(_use (_entity . SLICE_20)
		)
	)
	(_instantiation SLICE_21I 0 18925 (_component SLICE_21 )
		(_port
			((B1)(count_32_bit_21))
			((A1)(count_32_bit_20))
			((B0)(count_32_bit_19))
			((A0)(count_32_bit_18))
			((FCI)(un2_count_32_bit_0_data_tmp_8))
			((FCO)(un2_count_32_bit_0_data_tmp_10))
		)
		(_use (_entity . SLICE_21)
		)
	)
	(_instantiation SLICE_22I 0 18929 (_component SLICE_22 )
		(_port
			((B1)(count_32_bit_17))
			((A1)(count_32_bit_16))
			((B0)(count_32_bit_15))
			((A0)(count_32_bit_14))
			((FCI)(un2_count_32_bit_0_data_tmp_6))
			((FCO)(un2_count_32_bit_0_data_tmp_8))
		)
		(_use (_entity . SLICE_22)
		)
	)
	(_instantiation SLICE_23I 0 18933 (_component SLICE_23 )
		(_port
			((B1)(count_32_bit_13))
			((A1)(count_32_bit_12))
			((B0)(count_32_bit_11))
			((A0)(count_32_bit_10))
			((FCI)(un2_count_32_bit_0_data_tmp_4))
			((FCO)(un2_count_32_bit_0_data_tmp_6))
		)
		(_use (_entity . SLICE_23)
		)
	)
	(_instantiation SLICE_24I 0 18937 (_component SLICE_24 )
		(_port
			((C1)(idx_2))
			((B1)(count_32_bit_9))
			((A1)(count_32_bit_8))
			((D0)(un1_spi_packet_3))
			((C0)(count_32_bit_7))
			((B0)(count_32_bit_6))
			((A0)(un8_spi_packet_0_a2_92))
			((FCI)(un2_count_32_bit_0_data_tmp_2))
			((FCO)(un2_count_32_bit_0_data_tmp_4))
		)
		(_use (_entity . SLICE_24)
		)
	)
	(_instantiation SLICE_25I 0 18942 (_component SLICE_25 )
		(_port
			((D1)(idx_1))
			((C1)(idx_0))
			((B1)(count_32_bit_5))
			((A1)(count_32_bit_4))
			((D0)(un1_spi_packet_3))
			((C0)(count_32_bit_3))
			((B0)(count_32_bit_2))
			((A0)(N_127))
			((FCI)(un2_count_32_bit_0_data_tmp_0))
			((FCO)(un2_count_32_bit_0_data_tmp_2))
		)
		(_use (_entity . SLICE_25)
		)
	)
	(_instantiation SLICE_26I 0 18947 (_component SLICE_26 )
		(_port
			((D1)(idx_0))
			((C1)(count_32_bit_1))
			((B1)(count_32_bit_0))
			((A1)(un8_spi_packet_i_a2_83))
			((FCO)(un2_count_32_bit_0_data_tmp_0))
		)
		(_use (_entity . SLICE_26)
		)
	)
	(_instantiation SLICE_27I 0 18950 (_component SLICE_27 )
		(_port
			((B1)(count_32_bit_30))
			((A1)(N_83))
			((B0)(count_32_bit_29))
			((A0)(N_83))
			((DI1)(count_32_bit_s_30))
			((DI0)(count_32_bit_s_29))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((FCI)(count_32_bit_cry_28))
			((F0)(count_32_bit_s_29))
			((Q0)(count_32_bit_29))
			((F1)(count_32_bit_s_30))
			((Q1)(count_32_bit_30))
		)
		(_use (_entity . SLICE_27)
		)
	)
	(_instantiation SLICE_28I 0 18956 (_component SLICE_28 )
		(_port
			((B1)(count_32_bit_28))
			((A1)(N_83))
			((B0)(count_32_bit_27))
			((A0)(N_83))
			((DI1)(count_32_bit_s_28))
			((DI0)(count_32_bit_s_27))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((FCI)(count_32_bit_cry_26))
			((F0)(count_32_bit_s_27))
			((Q0)(count_32_bit_27))
			((F1)(count_32_bit_s_28))
			((Q1)(count_32_bit_28))
			((FCO)(count_32_bit_cry_28))
		)
		(_use (_entity . SLICE_28)
		)
	)
	(_instantiation SLICE_29I 0 18963 (_component SLICE_29 )
		(_port
			((B1)(count_32_bit_26))
			((A1)(N_83))
			((B0)(count_32_bit_25))
			((A0)(N_83))
			((DI1)(count_32_bit_s_26))
			((DI0)(count_32_bit_s_25))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((FCI)(count_32_bit_cry_24))
			((F0)(count_32_bit_s_25))
			((Q0)(count_32_bit_25))
			((F1)(count_32_bit_s_26))
			((Q1)(count_32_bit_26))
			((FCO)(count_32_bit_cry_26))
		)
		(_use (_entity . SLICE_29)
		)
	)
	(_instantiation SLICE_30I 0 18970 (_component SLICE_30 )
		(_port
			((B1)(count_32_bit_24))
			((A1)(N_83))
			((B0)(count_32_bit_23))
			((A0)(N_83))
			((DI1)(count_32_bit_s_24))
			((DI0)(count_32_bit_s_23))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((FCI)(count_32_bit_cry_22))
			((F0)(count_32_bit_s_23))
			((Q0)(count_32_bit_23))
			((F1)(count_32_bit_s_24))
			((Q1)(count_32_bit_24))
			((FCO)(count_32_bit_cry_24))
		)
		(_use (_entity . SLICE_30)
		)
	)
	(_instantiation SLICE_31I 0 18977 (_component SLICE_31 )
		(_port
			((B1)(count_32_bit_22))
			((A1)(N_83))
			((B0)(count_32_bit_21))
			((A0)(N_83))
			((DI1)(count_32_bit_s_22))
			((DI0)(count_32_bit_s_21))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((FCI)(count_32_bit_cry_20))
			((F0)(count_32_bit_s_21))
			((Q0)(count_32_bit_21))
			((F1)(count_32_bit_s_22))
			((Q1)(count_32_bit_22))
			((FCO)(count_32_bit_cry_22))
		)
		(_use (_entity . SLICE_31)
		)
	)
	(_instantiation SLICE_32I 0 18984 (_component SLICE_32 )
		(_port
			((B1)(count_32_bit_20))
			((A1)(N_83))
			((B0)(count_32_bit_19))
			((A0)(N_83))
			((DI1)(count_32_bit_s_20))
			((DI0)(count_32_bit_s_19))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((FCI)(count_32_bit_cry_18))
			((F0)(count_32_bit_s_19))
			((Q0)(count_32_bit_19))
			((F1)(count_32_bit_s_20))
			((Q1)(count_32_bit_20))
			((FCO)(count_32_bit_cry_20))
		)
		(_use (_entity . SLICE_32)
		)
	)
	(_instantiation SLICE_33I 0 18991 (_component SLICE_33 )
		(_port
			((B1)(count_32_bit_18))
			((A1)(N_83))
			((B0)(count_32_bit_17))
			((A0)(N_83))
			((DI1)(count_32_bit_s_18))
			((DI0)(count_32_bit_s_17))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((FCI)(count_32_bit_cry_16))
			((F0)(count_32_bit_s_17))
			((Q0)(count_32_bit_17))
			((F1)(count_32_bit_s_18))
			((Q1)(count_32_bit_18))
			((FCO)(count_32_bit_cry_18))
		)
		(_use (_entity . SLICE_33)
		)
	)
	(_instantiation SLICE_34I 0 18998 (_component SLICE_34 )
		(_port
			((B1)(count_32_bit_16))
			((A1)(N_83))
			((B0)(count_32_bit_15))
			((A0)(N_83))
			((DI1)(count_32_bit_s_16))
			((DI0)(count_32_bit_s_15))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((FCI)(count_32_bit_cry_14))
			((F0)(count_32_bit_s_15))
			((Q0)(count_32_bit_15))
			((F1)(count_32_bit_s_16))
			((Q1)(count_32_bit_16))
			((FCO)(count_32_bit_cry_16))
		)
		(_use (_entity . SLICE_34)
		)
	)
	(_instantiation SLICE_35I 0 19005 (_component SLICE_35 )
		(_port
			((B1)(count_32_bit_14))
			((A1)(N_83))
			((B0)(count_32_bit_13))
			((A0)(N_83))
			((DI1)(count_32_bit_s_14))
			((DI0)(count_32_bit_s_13))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((FCI)(count_32_bit_cry_12))
			((F0)(count_32_bit_s_13))
			((Q0)(count_32_bit_13))
			((F1)(count_32_bit_s_14))
			((Q1)(count_32_bit_14))
			((FCO)(count_32_bit_cry_14))
		)
		(_use (_entity . SLICE_35)
		)
	)
	(_instantiation SLICE_36I 0 19012 (_component SLICE_36 )
		(_port
			((B1)(count_32_bit_12))
			((A1)(N_83))
			((B0)(count_32_bit_11))
			((A0)(N_83))
			((DI1)(count_32_bit_s_12))
			((DI0)(count_32_bit_s_11))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((FCI)(count_32_bit_cry_10))
			((F0)(count_32_bit_s_11))
			((Q0)(count_32_bit_11))
			((F1)(count_32_bit_s_12))
			((Q1)(count_32_bit_12))
			((FCO)(count_32_bit_cry_12))
		)
		(_use (_entity . SLICE_36)
		)
	)
	(_instantiation SLICE_37I 0 19019 (_component SLICE_37 )
		(_port
			((B1)(count_32_bit_10))
			((A1)(N_83))
			((B0)(count_32_bit_9))
			((A0)(N_83))
			((DI1)(count_32_bit_s_10))
			((DI0)(count_32_bit_s_9))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((FCI)(count_32_bit_cry_8))
			((F0)(count_32_bit_s_9))
			((Q0)(count_32_bit_9))
			((F1)(count_32_bit_s_10))
			((Q1)(count_32_bit_10))
			((FCO)(count_32_bit_cry_10))
		)
		(_use (_entity . SLICE_37)
		)
	)
	(_instantiation SLICE_38I 0 19026 (_component SLICE_38 )
		(_port
			((B1)(count_32_bit_8))
			((A1)(N_83))
			((B0)(count_32_bit_7))
			((A0)(N_83))
			((DI1)(count_32_bit_s_8))
			((DI0)(count_32_bit_s_7))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((FCI)(count_32_bit_cry_6))
			((F0)(count_32_bit_s_7))
			((Q0)(count_32_bit_7))
			((F1)(count_32_bit_s_8))
			((Q1)(count_32_bit_8))
			((FCO)(count_32_bit_cry_8))
		)
		(_use (_entity . SLICE_38)
		)
	)
	(_instantiation SLICE_39I 0 19032 (_component SLICE_39 )
		(_port
			((B1)(count_32_bit_6))
			((A1)(N_83))
			((B0)(count_32_bit_5))
			((A0)(N_83))
			((DI1)(count_32_bit_s_6))
			((DI0)(count_32_bit_s_5))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((FCI)(count_32_bit_cry_4))
			((F0)(count_32_bit_s_5))
			((Q0)(count_32_bit_5))
			((F1)(count_32_bit_s_6))
			((Q1)(count_32_bit_6))
			((FCO)(count_32_bit_cry_6))
		)
		(_use (_entity . SLICE_39)
		)
	)
	(_instantiation SLICE_40I 0 19038 (_component SLICE_40 )
		(_port
			((B1)(count_32_bit_4))
			((A1)(N_83))
			((B0)(count_32_bit_3))
			((A0)(N_83))
			((DI1)(count_32_bit_s_4))
			((DI0)(count_32_bit_s_3))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((FCI)(count_32_bit_cry_2))
			((F0)(count_32_bit_s_3))
			((Q0)(count_32_bit_3))
			((F1)(count_32_bit_s_4))
			((Q1)(count_32_bit_4))
			((FCO)(count_32_bit_cry_4))
		)
		(_use (_entity . SLICE_40)
		)
	)
	(_instantiation SLICE_41I 0 19044 (_component SLICE_41 )
		(_port
			((B1)(count_32_bit_2))
			((A1)(N_83))
			((B0)(count_32_bit_1))
			((A0)(N_83))
			((DI1)(count_32_bit_s_2))
			((DI0)(count_32_bit_s_1))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((FCI)(count_32_bit_cry_0))
			((F0)(count_32_bit_s_1))
			((Q0)(count_32_bit_1))
			((F1)(count_32_bit_s_2))
			((Q1)(count_32_bit_2))
			((FCO)(count_32_bit_cry_2))
		)
		(_use (_entity . SLICE_41)
		)
	)
	(_instantiation SR_16_0_SLICE_42I 0 19050 (_component SR_16_0_SLICE_42 )
		(_port
			((C1)(idx_2))
			((B1)(idx_1))
			((A1)(idx_0))
			((C0)(idx_0))
			((B0)(idx_1))
			((A0)(idx_2))
			((DI1)(SR_16_0_N_72_i))
			((DI0)(SR_16_0_N_86_i))
			((CE)(SR_16_0_data_0_sqmuxa))
			((CLK)(clk_c))
			((F0)(SR_16_0_N_86_i))
			((Q0)(SR_16_0_data_0))
			((F1)(SR_16_0_N_72_i))
			((Q1)(SR_16_0_data_1))
		)
		(_use (_entity . SR_16_0_SLICE_42)
		)
	)
	(_instantiation SR_16_0_SLICE_43I 0 19055 (_component SR_16_0_SLICE_43 )
		(_port
			((C1)(idx_2))
			((B1)(idx_1))
			((A1)(idx_0))
			((C0)(idx_1))
			((B0)(idx_2))
			((A0)(idx_0))
			((DI1)(SR_16_0_N_116_i))
			((DI0)(SR_16_0_N_117_i))
			((CE)(SR_16_0_data_0_sqmuxa))
			((CLK)(clk_c))
			((F0)(SR_16_0_N_117_i))
			((Q0)(SR_16_0_data_2))
			((F1)(SR_16_0_N_116_i))
			((Q1)(SR_16_0_data_3))
		)
		(_use (_entity . SR_16_0_SLICE_43)
		)
	)
	(_instantiation SR_16_0_SLICE_44I 0 19060 (_component SR_16_0_SLICE_44 )
		(_port
			((B1)(idx_1))
			((A1)(idx_2))
			((C0)(idx_2))
			((B0)(idx_1))
			((A0)(idx_0))
			((DI1)(SR_16_0_N_109_i))
			((DI0)(SR_16_0_current_state_ns_i_o3_2))
			((CE)(SR_16_0_data_0_sqmuxa))
			((CLK)(clk_c))
			((F0)(SR_16_0_current_state_ns_i_o3_2))
			((Q0)(SR_16_0_data_4))
			((F1)(SR_16_0_N_109_i))
			((Q1)(SR_16_0_data_5))
		)
		(_use (_entity . SR_16_0_SLICE_44)
		)
	)
	(_instantiation SR_16_0_SLICE_45I 0 19066 (_component SR_16_0_SLICE_45 )
		(_port
			((C1)(idx_1))
			((B1)(idx_2))
			((A1)(idx_0))
			((C0)(idx_2))
			((B0)(idx_1))
			((A0)(idx_0))
			((DI1)(SR_16_0_data_RNO_8))
			((DI0)(SR_16_0_N_66_i))
			((CE)(SR_16_0_data_0_sqmuxa))
			((CLK)(clk_c))
			((F0)(SR_16_0_N_66_i))
			((Q0)(SR_16_0_data_6))
			((F1)(SR_16_0_data_RNO_8))
			((Q1)(SR_16_0_data_8))
		)
		(_use (_entity . SR_16_0_SLICE_45)
		)
	)
	(_instantiation SR_16_0_SLICE_46I 0 19071 (_component SR_16_0_SLICE_46 )
		(_port
			((C1)(idx_0))
			((B1)(idx_2))
			((A1)(idx_1))
			((B0)(idx_2))
			((A0)(idx_1))
			((DI1)(SR_16_0_N_95_i))
			((DI0)(un8_spi_packet_0_a2_92))
			((CE)(SR_16_0_data_0_sqmuxa))
			((CLK)(clk_c))
			((F0)(un8_spi_packet_0_a2_92))
			((Q0)(SR_16_0_data_10))
			((F1)(SR_16_0_N_95_i))
			((Q1)(SR_16_0_data_12))
		)
		(_use (_entity . SR_16_0_SLICE_46)
		)
	)
	(_instantiation SR_16_0_SLICE_47I 0 19077 (_component SR_16_0_SLICE_47 )
		(_port
			((B1)(idx_2))
			((A1)(idx_0))
			((B0)(idx_2))
			((A0)(idx_0))
			((DI1)(SR_16_0_un8_spi_packet_a3_76))
			((DI0)(SR_16_0_un8_spi_packet_a3_75))
			((CE)(SR_16_0_data_0_sqmuxa))
			((CLK)(clk_c))
			((F0)(SR_16_0_un8_spi_packet_a3_75))
			((Q0)(SR_16_0_data_13))
			((F1)(SR_16_0_un8_spi_packet_a3_76))
			((Q1)(SR_16_0_data_14))
		)
		(_use (_entity . SR_16_0_SLICE_47)
		)
	)
	(_instantiation SR_16_0_SLICE_49I 0 19084 (_component SR_16_0_SLICE_49 )
		(_port
			((D1)(SR_16_0_shift_count_19))
			((C1)(SR_16_0_shift_count_18))
			((B1)(SR_16_0_shift_count_17))
			((A1)(SR_16_0_shift_count_0))
			((A0)(SR_16_0_shift_count_0))
			((DI0)(SR_16_0_shift_count_i_0))
			((CLK)(clk_c))
			((F0)(SR_16_0_shift_count_i_0))
			((Q0)(SR_16_0_shift_count_0))
			((F1)(SR_16_0_shift_state_next6lto30_i_a2_19))
		)
		(_use (_entity . SR_16_0_SLICE_49)
		)
	)
	(_instantiation SLICE_50I 0 19091 (_component SLICE_50 )
		(_port
			((A0)(SR_16_0_shift_count_31))
			((M0)(SR_16_0_shift_state_next_0))
			((LSR)(rst_c))
			((CLK)(clk_c))
			((F0)(SR_16_0_shift_count_i_31))
			((Q0)(SR_16_0_shift_state_0))
			((F1)(GNDS))
		)
		(_use (_entity . SLICE_50)
		)
	)
	(_instantiation SR_16_0_SLICE_51I 0 19095 (_component SR_16_0_SLICE_51 )
		(_port
			((D1)(SR_16_0_shift_state_next6lto30_i_a2_28))
			((C1)(SR_16_0_shift_state_next6lto30_i_a2_23))
			((B1)(SR_16_0_shift_state_next6lto30_i_a2_18))
			((A1)(SR_16_0_shift_state_next6lto30_i_a2_17))
			((D0)(current_state_2))
			((C0)(SR_16_0_shift_state_0))
			((B0)(SR_16_0_shift_count_31))
			((A0)(SR_16_0_N_59))
			((DI0)(SR_16_0_shift_state_next_4_0))
			((CLK)(clk_c))
			((F0)(SR_16_0_shift_state_next_4_0))
			((Q0)(SR_16_0_shift_state_next_0))
			((F1)(SR_16_0_N_59))
		)
		(_use (_entity . SR_16_0_SLICE_51)
		)
	)
	(_instantiation SLICE_52I 0 19105 (_component SLICE_52 )
		(_port
			((C1)(s_en_c))
			((B1)(current_state_2))
			((A1)(current_state_1))
			((D0)(un2_count_32_bit_0_N_2))
			((C0)(current_state_3))
			((B0)(SR_16_0_current_state_ns_i_1_4))
			((A0)(SR_16_0_N_101))
			((DI1)(current_state_ns_3))
			((DI0)(N_61_i))
			((LSR)(rst_c))
			((CLK)(clk_c))
			((F0)(N_61_i))
			((Q0)(current_state_0))
			((F1)(current_state_ns_3))
			((Q1)(current_state_1))
		)
		(_use (_entity . SLICE_52)
		)
	)
	(_instantiation SLICE_53I 0 19112 (_component SLICE_53 )
		(_port
			((D1)(SR_16_0_next_state_4))
			((C1)(idx_0))
			((B1)(current_state_0))
			((A1)(un8_spi_packet_i_a2_83))
			((D0)(idx_0))
			((C0)(idx_1))
			((B0)(idx_2))
			((A0)(current_state_0))
			((DI1)(current_state_ns_1))
			((DI0)(N_58_i))
			((LSR)(rst_c))
			((CLK)(clk_c))
			((F0)(N_58_i))
			((Q0)(current_state_2))
			((F1)(current_state_ns_1))
			((Q1)(current_state_3))
		)
		(_use (_entity . SLICE_53)
		)
	)
	(_instantiation SLICE_54I 0 19118 (_component SLICE_54 )
		(_port
			((D1)(current_state_3))
			((C1)(idx_0))
			((B1)(un2_count_32_bit_0_N_2))
			((A1)(idx_1))
			((C0)(un2_count_32_bit_0_N_2))
			((B0)(idx_0))
			((A0)(current_state_3))
			((DI1)(N_91_i_i))
			((DI0)(N_90_i_i))
			((LSR)(rst_c))
			((CLK)(clk_c))
			((F0)(N_90_i_i))
			((Q0)(idx_0))
			((F1)(N_91_i_i))
			((Q1)(idx_1))
		)
		(_use (_entity . SLICE_54)
		)
	)
	(_instantiation SLICE_55I 0 19123 (_component SLICE_55 )
		(_port
			((C1)(un2_count_32_bit_0_N_2))
			((B1)(idx_0))
			((A1)(current_state_3))
			((C0)(idx_2))
			((B0)(idx_1))
			((A0)(SR_16_0_N_85))
			((DI0)(idx_2_2))
			((LSR)(rst_c))
			((CLK)(clk_c))
			((F0)(idx_2_2))
			((Q0)(idx_2))
			((F1)(SR_16_0_N_85))
		)
		(_use (_entity . SLICE_55)
		)
	)
	(_instantiation SR_16_0_SLICE_56I 0 19128 (_component SR_16_0_SLICE_56 )
		(_port
			((B1)(current_state_2))
			((A1)(SR_16_0_shift_state_0))
			((A0)(SR_16_0_shift_state_0))
			((DI0)(SR_16_0_shift_state_i_0))
			((CLK)(clk_c))
			((F0)(SR_16_0_shift_state_i_0))
			((Q0)(s_en_c))
			((F1)(SR_16_0_data_0_sqmuxa))
		)
		(_use (_entity . SR_16_0_SLICE_56)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_10_SLICE_57I 0 19133 (_component SR_16_0_s_out_1_1_10_SLICE_57 )
		(_port
			((C1)(SR_16_0_data_13))
			((B1)(SR_16_0_data_5))
			((A1)(SR_16_0_shift_count_3))
			((B0)(SR_16_0_shift_count_3))
			((A0)(SR_16_0_data_1))
			((M0)(SR_16_0_shift_count_2))
			((OFX0)(SR_16_0_N_147))
		)
		(_use (_entity . SR_16_0_s_out_1_1_10_SLICE_57)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_15_SLICE_58I 0 19138 (_component SR_16_0_s_out_1_1_15_SLICE_58 )
		(_port
			((C1)(SR_16_0_data_3))
			((B1)(SR_16_0_N_147))
			((A1)(SR_16_0_shift_count_1))
			((C0)(SR_16_0_shift_count_1))
			((B0)(SR_16_0_N_143))
			((A0)(SR_16_0_N_140))
			((M0)(SR_16_0_shift_count_0))
			((OFX0)(SR_16_0_s_out_1_1))
		)
		(_use (_entity . SR_16_0_s_out_1_1_15_SLICE_58)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_6_SLICE_59I 0 19143 (_component SR_16_0_s_out_1_1_6_SLICE_59 )
		(_port
			((C1)(SR_16_0_data_14))
			((B1)(SR_16_0_data_6))
			((A1)(SR_16_0_shift_count_3))
			((C0)(SR_16_0_shift_count_3))
			((B0)(SR_16_0_data_10))
			((A0)(SR_16_0_data_2))
			((M0)(SR_16_0_shift_count_2))
			((OFX0)(SR_16_0_N_143))
		)
		(_use (_entity . SR_16_0_s_out_1_1_6_SLICE_59)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_3_SLICE_60I 0 19148 (_component SR_16_0_s_out_1_1_3_SLICE_60 )
		(_port
			((C1)(SR_16_0_data_12))
			((B1)(SR_16_0_data_4))
			((A1)(SR_16_0_shift_count_3))
			((C0)(SR_16_0_shift_count_3))
			((B0)(SR_16_0_data_8))
			((A0)(SR_16_0_data_0))
			((M0)(SR_16_0_shift_count_2))
			((OFX0)(SR_16_0_N_140))
		)
		(_use (_entity . SR_16_0_s_out_1_1_3_SLICE_60)
		)
	)
	(_instantiation SR_16_0_SLICE_61I 0 19153 (_component SR_16_0_SLICE_61 )
		(_port
			((D1)(un2_count_32_bit_0_N_2))
			((C1)(s_en_c))
			((B1)(current_state_3))
			((A1)(current_state_1))
			((B0)(SR_16_0_next_state_4))
			((A0)(N_83))
			((F0)(count_32_bite))
			((F1)(SR_16_0_next_state_4))
		)
		(_use (_entity . SR_16_0_SLICE_61)
		)
	)
	(_instantiation SR_16_0_SLICE_62I 0 19157 (_component SR_16_0_SLICE_62 )
		(_port
			((D1)(SR_16_0_shift_count_29))
			((C1)(SR_16_0_shift_count_28))
			((B1)(SR_16_0_shift_count_2))
			((A1)(SR_16_0_shift_count_1))
			((D0)(SR_16_0_shift_state_next6lto30_i_a2_22))
			((C0)(SR_16_0_shift_state_next6lto30_i_a2_21))
			((B0)(SR_16_0_shift_state_next6lto30_i_a2_20))
			((A0)(SR_16_0_shift_state_next6lto30_i_a2_19))
			((F0)(SR_16_0_shift_state_next6lto30_i_a2_28))
			((F1)(SR_16_0_shift_state_next6lto30_i_a2_22))
		)
		(_use (_entity . SR_16_0_SLICE_62)
		)
	)
	(_instantiation SR_16_0_SLICE_63I 0 19166 (_component SR_16_0_SLICE_63 )
		(_port
			((D1)(SR_16_0_shift_count_8))
			((C1)(SR_16_0_shift_count_7))
			((B1)(SR_16_0_shift_count_6))
			((A1)(SR_16_0_shift_count_5))
			((D0)(SR_16_0_shift_state_next6lto30_i_a2_16))
			((C0)(SR_16_0_shift_count_30))
			((B0)(SR_16_0_shift_count_4))
			((A0)(SR_16_0_shift_count_3))
			((F0)(SR_16_0_shift_state_next6lto30_i_a2_23))
			((F1)(SR_16_0_shift_state_next6lto30_i_a2_16))
		)
		(_use (_entity . SR_16_0_SLICE_63)
		)
	)
	(_instantiation SR_16_0_SLICE_64I 0 19174 (_component SR_16_0_SLICE_64 )
		(_port
			((C1)(idx_2))
			((B1)(idx_1))
			((A1)(idx_0))
			((C0)(idx_0))
			((B0)(idx_2))
			((A0)(idx_1))
			((F0)(N_127))
			((F1)(un1_spi_packet_3))
		)
		(_use (_entity . SR_16_0_SLICE_64)
		)
	)
	(_instantiation SR_16_0_SLICE_65I 0 19177 (_component SR_16_0_SLICE_65 )
		(_port
			((C1)(idx_1))
			((B1)(idx_0))
			((A1)(current_state_0))
			((D0)(idx_2))
			((C0)(idx_1))
			((B0)(idx_0))
			((A0)(current_state_0))
			((M0)(current_state_2))
			((LSR)(SR_16_0_shift_state_0))
			((CLK)(clk_c))
			((F0)(N_83))
			((Q0)(SR_16_0_rst_count))
			((F1)(SR_16_0_N_101))
		)
		(_use (_entity . SR_16_0_SLICE_65)
		)
	)
	(_instantiation SR_16_0_SLICE_66I 0 19182 (_component SR_16_0_SLICE_66 )
		(_port
			((B1)(idx_2))
			((A1)(idx_1))
			((D0)(idx_2))
			((C0)(current_state_2))
			((B0)(current_state_1))
			((A0)(current_state_0))
			((F0)(SR_16_0_current_state_ns_i_1_4))
			((F1)(un8_spi_packet_i_a2_83))
		)
		(_use (_entity . SR_16_0_SLICE_66)
		)
	)
	(_instantiation SR_16_0_SLICE_67I 0 19186 (_component SR_16_0_SLICE_67 )
		(_port
			((D1)(SR_16_0_shift_count_23))
			((C1)(SR_16_0_shift_count_22))
			((B1)(SR_16_0_shift_count_21))
			((A1)(SR_16_0_shift_count_20))
			((D0)(SR_16_0_shift_count_27))
			((C0)(SR_16_0_shift_count_26))
			((B0)(SR_16_0_shift_count_25))
			((A0)(SR_16_0_shift_count_24))
			((F0)(SR_16_0_shift_state_next6lto30_i_a2_21))
			((F1)(SR_16_0_shift_state_next6lto30_i_a2_20))
		)
		(_use (_entity . SR_16_0_SLICE_67)
		)
	)
	(_instantiation SR_16_0_SLICE_68I 0 19193 (_component SR_16_0_SLICE_68 )
		(_port
			((D1)(SR_16_0_shift_count_12))
			((C1)(SR_16_0_shift_count_11))
			((B1)(SR_16_0_shift_count_10))
			((A1)(SR_16_0_shift_count_9))
			((D0)(SR_16_0_shift_count_16))
			((C0)(SR_16_0_shift_count_15))
			((B0)(SR_16_0_shift_count_14))
			((A0)(SR_16_0_shift_count_13))
			((F0)(SR_16_0_shift_state_next6lto30_i_a2_18))
			((F1)(SR_16_0_shift_state_next6lto30_i_a2_17))
		)
		(_use (_entity . SR_16_0_SLICE_68)
		)
	)
	(_instantiation sclkI 0 19200 (_component sclkB )
		(_port
			((PADDO)(clk_c))
			((sclkS)(sclk))
		)
		(_use (_entity . sclkB)
		)
	)
	(_instantiation clkI 0 19202 (_component clkB )
		(_port
			((PADDI)(clk_c))
			((clkS)(clk))
		)
		(_use (_entity . clkB)
		)
	)
	(_instantiation leds_7_I 0 19204 (_component leds_7_B )
		(_port
			((PADDO)(GNDS))
			((leds7)(leds(7)))
		)
		(_use (_entity . leds_7_B)
		)
	)
	(_instantiation leds_6_I 0 19206 (_component leds_6_B )
		(_port
			((PADDO)(GNDS))
			((leds6)(leds(6)))
		)
		(_use (_entity . leds_6_B)
		)
	)
	(_instantiation leds_5_I 0 19208 (_component leds_5_B )
		(_port
			((PADDO)(GNDS))
			((leds5)(leds(5)))
		)
		(_use (_entity . leds_5_B)
		)
	)
	(_instantiation leds_4_I 0 19210 (_component leds_4_B )
		(_port
			((PADDO)(GNDS))
			((leds4)(leds(4)))
		)
		(_use (_entity . leds_4_B)
		)
	)
	(_instantiation leds_3_I 0 19212 (_component leds_3_B )
		(_port
			((PADDO)(GNDS))
			((leds3)(leds(3)))
		)
		(_use (_entity . leds_3_B)
		)
	)
	(_instantiation leds_2_I 0 19214 (_component leds_2_B )
		(_port
			((PADDO)(GNDS))
			((leds2)(leds(2)))
		)
		(_use (_entity . leds_2_B)
		)
	)
	(_instantiation leds_1_I 0 19216 (_component leds_1_B )
		(_port
			((PADDO)(GNDS))
			((leds1)(leds(1)))
		)
		(_use (_entity . leds_1_B)
		)
	)
	(_instantiation leds_0_I 0 19218 (_component leds_0_B )
		(_port
			((PADDO)(GNDS))
			((leds0)(leds(0)))
		)
		(_use (_entity . leds_0_B)
		)
	)
	(_instantiation uart_txI 0 19220 (_component uart_txB )
		(_port
			((PADDO)(GNDS))
			((uarttx)(uart_tx))
		)
		(_use (_entity . uart_txB)
		)
	)
	(_instantiation s_enI 0 19222 (_component s_enB )
		(_port
			((PADDO)(s_en_c))
			((sen)(s_en))
		)
		(_use (_entity . s_enB)
		)
	)
	(_instantiation mosiI 0 19224 (_component mosiB )
		(_port
			((IOLDO)(mosi_c))
			((mosiS)(mosi))
		)
		(_use (_entity . mosiB)
		)
	)
	(_instantiation mosi_MGIOLI 0 19226 (_component mosi_MGIOL )
		(_port
			((IOLDO)(mosi_c))
			((OPOS)(SR_16_0_shift_state_i_0))
			((LSR)(SR_16_0_s_out_1_1))
			((CLK)(clk_c))
		)
		(_use (_entity . mosi_MGIOL)
		)
	)
	(_instantiation rstI 0 19229 (_component rstB )
		(_port
			((PADDI)(rst_c))
			((rstS)(rst))
		)
		(_use (_entity . rstB)
		)
	)
	(_instantiation GSR_INST 0 19231 (_component GSR_INSTB )
		(_port
			((GSRNET)(SR_16_0_rst_count))
		)
		(_use (_entity . GSR_INSTB)
		)
	)
	(_instantiation VHI_INST 0 19233 (_component .machxo2.components.vhi )
		(_port
			((z)(VCCI))
		)
		(_use (_entity machxo2 vhi)
		)
	)
	(_instantiation PUR_INST 0 19235 (_component .machxo2.components.pur )
		(_port
			((pur)(VCCI))
		)
		(_use (_entity machxo2 pur)
			(_port
				((pur)(pur))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 18085 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 18085 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 18085 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 18086 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 18086 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 18086 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 18087 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18087 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18088 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18088 (_entity (_out ))))
		(_signal (_internal count_32_bit_0 ~extieee.std_logic_1164.STD_LOGIC 0 18095 (_architecture (_uni ))))
		(_signal (_internal N_83 ~extieee.std_logic_1164.STD_LOGIC 0 18096 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_0 ~extieee.std_logic_1164.STD_LOGIC 0 18097 (_architecture (_uni ))))
		(_signal (_internal count_32_bite ~extieee.std_logic_1164.STD_LOGIC 0 18098 (_architecture (_uni ))))
		(_signal (_internal clk_c ~extieee.std_logic_1164.STD_LOGIC 0 18099 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_cry_0 ~extieee.std_logic_1164.STD_LOGIC 0 18100 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_i_31 ~extieee.std_logic_1164.STD_LOGIC 0 18101 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_1 ~extieee.std_logic_1164.STD_LOGIC 0 18102 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_30 ~extieee.std_logic_1164.STD_LOGIC 0 18103 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_31 ~extieee.std_logic_1164.STD_LOGIC 0 18104 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_30 ~extieee.std_logic_1164.STD_LOGIC 0 18105 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_29 ~extieee.std_logic_1164.STD_LOGIC 0 18106 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_2 ~extieee.std_logic_1164.STD_LOGIC 0 18107 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_3 ~extieee.std_logic_1164.STD_LOGIC 0 18108 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_28 ~extieee.std_logic_1164.STD_LOGIC 0 18109 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_28 ~extieee.std_logic_1164.STD_LOGIC 0 18110 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_27 ~extieee.std_logic_1164.STD_LOGIC 0 18111 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_4 ~extieee.std_logic_1164.STD_LOGIC 0 18112 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_5 ~extieee.std_logic_1164.STD_LOGIC 0 18113 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_26 ~extieee.std_logic_1164.STD_LOGIC 0 18114 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_26 ~extieee.std_logic_1164.STD_LOGIC 0 18115 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_25 ~extieee.std_logic_1164.STD_LOGIC 0 18116 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_6 ~extieee.std_logic_1164.STD_LOGIC 0 18117 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_7 ~extieee.std_logic_1164.STD_LOGIC 0 18118 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_24 ~extieee.std_logic_1164.STD_LOGIC 0 18119 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_24 ~extieee.std_logic_1164.STD_LOGIC 0 18120 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_23 ~extieee.std_logic_1164.STD_LOGIC 0 18121 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_8 ~extieee.std_logic_1164.STD_LOGIC 0 18122 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_9 ~extieee.std_logic_1164.STD_LOGIC 0 18123 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_22 ~extieee.std_logic_1164.STD_LOGIC 0 18124 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_22 ~extieee.std_logic_1164.STD_LOGIC 0 18125 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_21 ~extieee.std_logic_1164.STD_LOGIC 0 18126 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_10 ~extieee.std_logic_1164.STD_LOGIC 0 18127 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_11 ~extieee.std_logic_1164.STD_LOGIC 0 18128 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_20 ~extieee.std_logic_1164.STD_LOGIC 0 18129 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_20 ~extieee.std_logic_1164.STD_LOGIC 0 18130 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_19 ~extieee.std_logic_1164.STD_LOGIC 0 18131 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_12 ~extieee.std_logic_1164.STD_LOGIC 0 18132 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_13 ~extieee.std_logic_1164.STD_LOGIC 0 18133 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_18 ~extieee.std_logic_1164.STD_LOGIC 0 18134 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_18 ~extieee.std_logic_1164.STD_LOGIC 0 18135 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_17 ~extieee.std_logic_1164.STD_LOGIC 0 18136 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_14 ~extieee.std_logic_1164.STD_LOGIC 0 18137 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_15 ~extieee.std_logic_1164.STD_LOGIC 0 18138 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_16 ~extieee.std_logic_1164.STD_LOGIC 0 18139 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_16 ~extieee.std_logic_1164.STD_LOGIC 0 18140 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_15 ~extieee.std_logic_1164.STD_LOGIC 0 18141 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_16 ~extieee.std_logic_1164.STD_LOGIC 0 18142 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_17 ~extieee.std_logic_1164.STD_LOGIC 0 18143 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_14 ~extieee.std_logic_1164.STD_LOGIC 0 18144 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_14 ~extieee.std_logic_1164.STD_LOGIC 0 18145 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_13 ~extieee.std_logic_1164.STD_LOGIC 0 18146 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_18 ~extieee.std_logic_1164.STD_LOGIC 0 18147 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_19 ~extieee.std_logic_1164.STD_LOGIC 0 18148 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_12 ~extieee.std_logic_1164.STD_LOGIC 0 18149 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_12 ~extieee.std_logic_1164.STD_LOGIC 0 18150 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_11 ~extieee.std_logic_1164.STD_LOGIC 0 18151 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_20 ~extieee.std_logic_1164.STD_LOGIC 0 18152 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_21 ~extieee.std_logic_1164.STD_LOGIC 0 18153 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_10 ~extieee.std_logic_1164.STD_LOGIC 0 18154 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_10 ~extieee.std_logic_1164.STD_LOGIC 0 18155 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_9 ~extieee.std_logic_1164.STD_LOGIC 0 18156 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_22 ~extieee.std_logic_1164.STD_LOGIC 0 18157 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_23 ~extieee.std_logic_1164.STD_LOGIC 0 18158 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_8 ~extieee.std_logic_1164.STD_LOGIC 0 18159 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_8 ~extieee.std_logic_1164.STD_LOGIC 0 18160 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_7 ~extieee.std_logic_1164.STD_LOGIC 0 18161 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_24 ~extieee.std_logic_1164.STD_LOGIC 0 18162 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_25 ~extieee.std_logic_1164.STD_LOGIC 0 18163 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_6 ~extieee.std_logic_1164.STD_LOGIC 0 18164 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_6 ~extieee.std_logic_1164.STD_LOGIC 0 18165 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_5 ~extieee.std_logic_1164.STD_LOGIC 0 18166 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_26 ~extieee.std_logic_1164.STD_LOGIC 0 18167 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_27 ~extieee.std_logic_1164.STD_LOGIC 0 18168 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_4 ~extieee.std_logic_1164.STD_LOGIC 0 18169 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_4 ~extieee.std_logic_1164.STD_LOGIC 0 18170 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_3 ~extieee.std_logic_1164.STD_LOGIC 0 18171 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_28 ~extieee.std_logic_1164.STD_LOGIC 0 18172 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_29 ~extieee.std_logic_1164.STD_LOGIC 0 18173 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_2 ~extieee.std_logic_1164.STD_LOGIC 0 18174 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_2 ~extieee.std_logic_1164.STD_LOGIC 0 18175 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_1 ~extieee.std_logic_1164.STD_LOGIC 0 18176 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_30 ~extieee.std_logic_1164.STD_LOGIC 0 18177 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_31 ~extieee.std_logic_1164.STD_LOGIC 0 18178 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_0 ~extieee.std_logic_1164.STD_LOGIC 0 18179 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_0 ~extieee.std_logic_1164.STD_LOGIC 0 18180 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_30 ~extieee.std_logic_1164.STD_LOGIC 0 18181 (_architecture (_uni ))))
		(_signal (_internal un2_count_32_bit_0_data_tmp_14 ~extieee.std_logic_1164.STD_LOGIC 0 18182 (_architecture (_uni ))))
		(_signal (_internal un2_count_32_bit_0_N_2 ~extieee.std_logic_1164.STD_LOGIC 0 18183 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_29 ~extieee.std_logic_1164.STD_LOGIC 0 18184 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_28 ~extieee.std_logic_1164.STD_LOGIC 0 18185 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_27 ~extieee.std_logic_1164.STD_LOGIC 0 18186 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_26 ~extieee.std_logic_1164.STD_LOGIC 0 18187 (_architecture (_uni ))))
		(_signal (_internal un2_count_32_bit_0_data_tmp_12 ~extieee.std_logic_1164.STD_LOGIC 0 18188 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_25 ~extieee.std_logic_1164.STD_LOGIC 0 18189 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_24 ~extieee.std_logic_1164.STD_LOGIC 0 18190 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_23 ~extieee.std_logic_1164.STD_LOGIC 0 18191 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_22 ~extieee.std_logic_1164.STD_LOGIC 0 18192 (_architecture (_uni ))))
		(_signal (_internal un2_count_32_bit_0_data_tmp_10 ~extieee.std_logic_1164.STD_LOGIC 0 18193 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_21 ~extieee.std_logic_1164.STD_LOGIC 0 18194 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_20 ~extieee.std_logic_1164.STD_LOGIC 0 18195 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_19 ~extieee.std_logic_1164.STD_LOGIC 0 18196 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_18 ~extieee.std_logic_1164.STD_LOGIC 0 18197 (_architecture (_uni ))))
		(_signal (_internal un2_count_32_bit_0_data_tmp_8 ~extieee.std_logic_1164.STD_LOGIC 0 18198 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_17 ~extieee.std_logic_1164.STD_LOGIC 0 18199 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_16 ~extieee.std_logic_1164.STD_LOGIC 0 18200 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_15 ~extieee.std_logic_1164.STD_LOGIC 0 18201 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_14 ~extieee.std_logic_1164.STD_LOGIC 0 18202 (_architecture (_uni ))))
		(_signal (_internal un2_count_32_bit_0_data_tmp_6 ~extieee.std_logic_1164.STD_LOGIC 0 18203 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_13 ~extieee.std_logic_1164.STD_LOGIC 0 18204 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_12 ~extieee.std_logic_1164.STD_LOGIC 0 18205 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_11 ~extieee.std_logic_1164.STD_LOGIC 0 18206 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_10 ~extieee.std_logic_1164.STD_LOGIC 0 18207 (_architecture (_uni ))))
		(_signal (_internal un2_count_32_bit_0_data_tmp_4 ~extieee.std_logic_1164.STD_LOGIC 0 18208 (_architecture (_uni ))))
		(_signal (_internal idx_2 ~extieee.std_logic_1164.STD_LOGIC 0 18209 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_9 ~extieee.std_logic_1164.STD_LOGIC 0 18210 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_8 ~extieee.std_logic_1164.STD_LOGIC 0 18211 (_architecture (_uni ))))
		(_signal (_internal un1_spi_packet_3 ~extieee.std_logic_1164.STD_LOGIC 0 18212 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_7 ~extieee.std_logic_1164.STD_LOGIC 0 18213 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_6 ~extieee.std_logic_1164.STD_LOGIC 0 18214 (_architecture (_uni ))))
		(_signal (_internal un8_spi_packet_0_a2_92 ~extieee.std_logic_1164.STD_LOGIC 0 18215 (_architecture (_uni ))))
		(_signal (_internal un2_count_32_bit_0_data_tmp_2 ~extieee.std_logic_1164.STD_LOGIC 0 18216 (_architecture (_uni ))))
		(_signal (_internal idx_1 ~extieee.std_logic_1164.STD_LOGIC 0 18217 (_architecture (_uni ))))
		(_signal (_internal idx_0 ~extieee.std_logic_1164.STD_LOGIC 0 18218 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_5 ~extieee.std_logic_1164.STD_LOGIC 0 18219 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_4 ~extieee.std_logic_1164.STD_LOGIC 0 18220 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_3 ~extieee.std_logic_1164.STD_LOGIC 0 18221 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_2 ~extieee.std_logic_1164.STD_LOGIC 0 18222 (_architecture (_uni ))))
		(_signal (_internal N_127 ~extieee.std_logic_1164.STD_LOGIC 0 18223 (_architecture (_uni ))))
		(_signal (_internal un2_count_32_bit_0_data_tmp_0 ~extieee.std_logic_1164.STD_LOGIC 0 18224 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_1 ~extieee.std_logic_1164.STD_LOGIC 0 18225 (_architecture (_uni ))))
		(_signal (_internal un8_spi_packet_i_a2_83 ~extieee.std_logic_1164.STD_LOGIC 0 18226 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_30 ~extieee.std_logic_1164.STD_LOGIC 0 18227 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_29 ~extieee.std_logic_1164.STD_LOGIC 0 18228 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_cry_28 ~extieee.std_logic_1164.STD_LOGIC 0 18229 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_28 ~extieee.std_logic_1164.STD_LOGIC 0 18230 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_27 ~extieee.std_logic_1164.STD_LOGIC 0 18231 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_cry_26 ~extieee.std_logic_1164.STD_LOGIC 0 18232 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_26 ~extieee.std_logic_1164.STD_LOGIC 0 18233 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_25 ~extieee.std_logic_1164.STD_LOGIC 0 18234 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_cry_24 ~extieee.std_logic_1164.STD_LOGIC 0 18235 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_24 ~extieee.std_logic_1164.STD_LOGIC 0 18236 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_23 ~extieee.std_logic_1164.STD_LOGIC 0 18237 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_cry_22 ~extieee.std_logic_1164.STD_LOGIC 0 18238 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_22 ~extieee.std_logic_1164.STD_LOGIC 0 18239 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_21 ~extieee.std_logic_1164.STD_LOGIC 0 18240 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_cry_20 ~extieee.std_logic_1164.STD_LOGIC 0 18241 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_20 ~extieee.std_logic_1164.STD_LOGIC 0 18242 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_19 ~extieee.std_logic_1164.STD_LOGIC 0 18243 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_cry_18 ~extieee.std_logic_1164.STD_LOGIC 0 18244 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_18 ~extieee.std_logic_1164.STD_LOGIC 0 18245 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_17 ~extieee.std_logic_1164.STD_LOGIC 0 18246 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_cry_16 ~extieee.std_logic_1164.STD_LOGIC 0 18247 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_16 ~extieee.std_logic_1164.STD_LOGIC 0 18248 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_15 ~extieee.std_logic_1164.STD_LOGIC 0 18249 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_cry_14 ~extieee.std_logic_1164.STD_LOGIC 0 18250 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_14 ~extieee.std_logic_1164.STD_LOGIC 0 18251 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_13 ~extieee.std_logic_1164.STD_LOGIC 0 18252 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_cry_12 ~extieee.std_logic_1164.STD_LOGIC 0 18253 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_12 ~extieee.std_logic_1164.STD_LOGIC 0 18254 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_11 ~extieee.std_logic_1164.STD_LOGIC 0 18255 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_cry_10 ~extieee.std_logic_1164.STD_LOGIC 0 18256 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_10 ~extieee.std_logic_1164.STD_LOGIC 0 18257 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_9 ~extieee.std_logic_1164.STD_LOGIC 0 18258 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_cry_8 ~extieee.std_logic_1164.STD_LOGIC 0 18259 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_8 ~extieee.std_logic_1164.STD_LOGIC 0 18260 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_7 ~extieee.std_logic_1164.STD_LOGIC 0 18261 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_cry_6 ~extieee.std_logic_1164.STD_LOGIC 0 18262 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_6 ~extieee.std_logic_1164.STD_LOGIC 0 18263 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_5 ~extieee.std_logic_1164.STD_LOGIC 0 18264 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_cry_4 ~extieee.std_logic_1164.STD_LOGIC 0 18265 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_4 ~extieee.std_logic_1164.STD_LOGIC 0 18266 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_3 ~extieee.std_logic_1164.STD_LOGIC 0 18267 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_cry_2 ~extieee.std_logic_1164.STD_LOGIC 0 18268 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_2 ~extieee.std_logic_1164.STD_LOGIC 0 18269 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_1 ~extieee.std_logic_1164.STD_LOGIC 0 18270 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_N_72_i ~extieee.std_logic_1164.STD_LOGIC 0 18271 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_N_86_i ~extieee.std_logic_1164.STD_LOGIC 0 18272 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_0_sqmuxa ~extieee.std_logic_1164.STD_LOGIC 0 18273 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_0 ~extieee.std_logic_1164.STD_LOGIC 0 18274 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_1 ~extieee.std_logic_1164.STD_LOGIC 0 18275 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_N_116_i ~extieee.std_logic_1164.STD_LOGIC 0 18276 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_N_117_i ~extieee.std_logic_1164.STD_LOGIC 0 18277 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_2 ~extieee.std_logic_1164.STD_LOGIC 0 18278 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_3 ~extieee.std_logic_1164.STD_LOGIC 0 18279 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_N_109_i ~extieee.std_logic_1164.STD_LOGIC 0 18280 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_current_state_ns_i_o3_2 ~extieee.std_logic_1164.STD_LOGIC 0 18281 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_4 ~extieee.std_logic_1164.STD_LOGIC 0 18282 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_5 ~extieee.std_logic_1164.STD_LOGIC 0 18283 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_RNO_8 ~extieee.std_logic_1164.STD_LOGIC 0 18284 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_N_66_i ~extieee.std_logic_1164.STD_LOGIC 0 18285 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_6 ~extieee.std_logic_1164.STD_LOGIC 0 18286 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_8 ~extieee.std_logic_1164.STD_LOGIC 0 18287 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_N_95_i ~extieee.std_logic_1164.STD_LOGIC 0 18288 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_10 ~extieee.std_logic_1164.STD_LOGIC 0 18289 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_12 ~extieee.std_logic_1164.STD_LOGIC 0 18290 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un8_spi_packet_a3_76 ~extieee.std_logic_1164.STD_LOGIC 0 18291 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un8_spi_packet_a3_75 ~extieee.std_logic_1164.STD_LOGIC 0 18292 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_13 ~extieee.std_logic_1164.STD_LOGIC 0 18293 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_14 ~extieee.std_logic_1164.STD_LOGIC 0 18294 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_i_0 ~extieee.std_logic_1164.STD_LOGIC 0 18295 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_state_next6lto30_i_a2_19 ~extieee.std_logic_1164.STD_LOGIC 0 18296 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_state_next_0 ~extieee.std_logic_1164.STD_LOGIC 0 18297 (_architecture (_uni ))))
		(_signal (_internal rst_c ~extieee.std_logic_1164.STD_LOGIC 0 18298 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_state_0 ~extieee.std_logic_1164.STD_LOGIC 0 18299 (_architecture (_uni ))))
		(_signal (_internal GNDS ~extieee.std_logic_1164.STD_LOGIC 0 18300 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_state_next6lto30_i_a2_28 ~extieee.std_logic_1164.STD_LOGIC 0 18301 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_state_next6lto30_i_a2_23 ~extieee.std_logic_1164.STD_LOGIC 0 18302 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_state_next6lto30_i_a2_18 ~extieee.std_logic_1164.STD_LOGIC 0 18303 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_state_next6lto30_i_a2_17 ~extieee.std_logic_1164.STD_LOGIC 0 18304 (_architecture (_uni ))))
		(_signal (_internal current_state_2 ~extieee.std_logic_1164.STD_LOGIC 0 18305 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_N_59 ~extieee.std_logic_1164.STD_LOGIC 0 18306 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_state_next_4_0 ~extieee.std_logic_1164.STD_LOGIC 0 18307 (_architecture (_uni ))))
		(_signal (_internal s_en_c ~extieee.std_logic_1164.STD_LOGIC 0 18308 (_architecture (_uni ))))
		(_signal (_internal current_state_1 ~extieee.std_logic_1164.STD_LOGIC 0 18309 (_architecture (_uni ))))
		(_signal (_internal current_state_3 ~extieee.std_logic_1164.STD_LOGIC 0 18310 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_current_state_ns_i_1_4 ~extieee.std_logic_1164.STD_LOGIC 0 18311 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_N_101 ~extieee.std_logic_1164.STD_LOGIC 0 18312 (_architecture (_uni ))))
		(_signal (_internal current_state_ns_3 ~extieee.std_logic_1164.STD_LOGIC 0 18313 (_architecture (_uni ))))
		(_signal (_internal N_61_i ~extieee.std_logic_1164.STD_LOGIC 0 18314 (_architecture (_uni ))))
		(_signal (_internal current_state_0 ~extieee.std_logic_1164.STD_LOGIC 0 18315 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_next_state_4 ~extieee.std_logic_1164.STD_LOGIC 0 18316 (_architecture (_uni ))))
		(_signal (_internal current_state_ns_1 ~extieee.std_logic_1164.STD_LOGIC 0 18317 (_architecture (_uni ))))
		(_signal (_internal N_58_i ~extieee.std_logic_1164.STD_LOGIC 0 18318 (_architecture (_uni ))))
		(_signal (_internal N_91_i_i ~extieee.std_logic_1164.STD_LOGIC 0 18319 (_architecture (_uni ))))
		(_signal (_internal N_90_i_i ~extieee.std_logic_1164.STD_LOGIC 0 18320 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_N_85 ~extieee.std_logic_1164.STD_LOGIC 0 18321 (_architecture (_uni ))))
		(_signal (_internal idx_2_2 ~extieee.std_logic_1164.STD_LOGIC 0 18322 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_state_i_0 ~extieee.std_logic_1164.STD_LOGIC 0 18323 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_N_147 ~extieee.std_logic_1164.STD_LOGIC 0 18324 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_N_143 ~extieee.std_logic_1164.STD_LOGIC 0 18325 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_N_140 ~extieee.std_logic_1164.STD_LOGIC 0 18326 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_s_out_1_1 ~extieee.std_logic_1164.STD_LOGIC 0 18327 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_state_next6lto30_i_a2_22 ~extieee.std_logic_1164.STD_LOGIC 0 18328 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_state_next6lto30_i_a2_21 ~extieee.std_logic_1164.STD_LOGIC 0 18329 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_state_next6lto30_i_a2_20 ~extieee.std_logic_1164.STD_LOGIC 0 18330 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_state_next6lto30_i_a2_16 ~extieee.std_logic_1164.STD_LOGIC 0 18331 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_rst_count ~extieee.std_logic_1164.STD_LOGIC 0 18332 (_architecture (_uni ))))
		(_signal (_internal mosi_c ~extieee.std_logic_1164.STD_LOGIC 0 18333 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 18334 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
)
I 000032 55 411 0 structure_con
(_configuration VHDL (structure_con 0 19242 (AP1220_controller_top))
	(_version va7)
	(_time 1384067269543 2013.11.09 23:07:49)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code b0b3b6e5b4e6e6a7b5b3a3ebe5b7b5b7b2b6b5b5e6)
	(_architecture Structure
	)
)
I 000056 55 3455          1384067270266 TB_ARCHITECTURE
(_unit VHDL (ap1220_controller_top_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1384067270267 2013.11.09 23:07:50)
	(_source (\./../src/ap1220_controller_top_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7e7c777e2b2c2b6d78786c212f7b28787d7828782b)
	(_entity
		(_time 1384067270251)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(AP1220_controller_top
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 43 (_component AP1220_controller_top )
		(_port
			((clk)(clk))
			((rst)(rst))
			((sclk)(sclk))
			((miso)(miso))
			((mosi)(mosi))
			((s_en)(s_en))
			((uart_rx)(uart_rx))
			((uart_tx)(uart_tx))
			((leds)(leds))
		)
		(_use (_entity . AP1220_controller_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 3))))))
		(_signal (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~132 0 35 (_architecture (_uni ))))
		(_constant (_internal PERIOD ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4639833516098453504)))))
		(_process
			(line__57(_architecture 0 0 57 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(STIMULI(_architecture 1 0 60 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000054 55 468 0 testbench_for_ap1220_controller_top
(_configuration VHDL (testbench_for_ap1220_controller_top 0 72 (ap1220_controller_top_tb))
	(_version va7)
	(_time 1384067270271 2013.11.09 23:07:50)
	(_source (\./../src/ap1220_controller_top_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7e7d727f2e2829697a7f6c242a782b787d78767b28)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . AP1220_controller_top behavioral
			)
		)
	)
)
I 000050 55 2873          1384067336860 Structure
(_unit VHDL (vmuxregsre 0 17 (structure 0 26 ))
	(_version va7)
	(_time 1384067336861 2013.11.09 23:08:56)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code a3a0f6f4f4f5f2b4aaa7b1f9f7a5a4a4a0a4a1a5a6)
	(_entity
		(_time 1384067268117)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.fl1p3dx
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1571 1 798 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d0 ~extieee.std_logic_1164.STD_LOGIC 1 800 (_entity (_in ((i 1))))))
				(_port (_internal d1 ~extieee.std_logic_1164.STD_LOGIC 1 801 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 802 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 1 803 (_entity (_in ((i 1))))))
				(_port (_internal sd ~extieee.std_logic_1164.STD_LOGIC 1 804 (_entity (_in ((i 1))))))
				(_port (_internal cd ~extieee.std_logic_1164.STD_LOGIC 1 805 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 806 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 28 (_component .machxo2.components.fl1p3dx )
		(_generic
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fl1p3dx)
			(_generic
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1571 (machxo2 components ~STRING~1571)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 1213          1384067336870 Structure
(_unit VHDL (vcc 0 39 (structure 0 46 ))
	(_version va7)
	(_time 1384067336871 2013.11.09 23:08:56)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code b2b1e7e6b3e5e5a5b5b4a1e8e0b5b4b4b1b4b1b5b4)
	(_entity
		(_time 1384067268126)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.vhi
			(_object
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 1462 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST1 0 48 (_component .machxo2.components.vhi )
		(_port
			((z)(PWR1))
		)
		(_use (_entity machxo2 vhi)
		)
	)
	(_object
		(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 1213          1384067336879 Structure
(_unit VHDL (gnd 0 58 (structure 0 65 ))
	(_version va7)
	(_time 1384067336880 2013.11.09 23:08:56)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code b2b0e6e6e5e5e2a4b4b4f7e8e7b4b5b4e7b4b6b4b5)
	(_entity
		(_time 1384067268132)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.vlo
			(_object
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 1468 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST1 0 67 (_component .machxo2.components.vlo )
		(_port
			((z)(PWR0))
		)
		(_use (_entity machxo2 vlo)
		)
	)
	(_object
		(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 4621          1384067336889 Structure
(_unit VHDL (ccu2b0 0 77 (structure 0 87 ))
	(_version va7)
	(_time 1384067336890 2013.11.09 23:08:56)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code c2c09297c39493d1c1c2d09d93c4c1c4c1c5c7c1c0)
	(_entity
		(_time 1384067268138)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 89 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0011000000001010"\))
			((init1)(_string \"1111000000001000"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0011000000001010"\))
				((init1)(_string \"1111000000001000"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 14317         1384067336905 Structure
(_unit VHDL (slice_0 0 102 (structure 0 142 ))
	(_version va7)
	(_time 1384067336906 2013.11.09 23:08:56)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code d1d2818383868cc78682c488d6d2d1d6d2d782d7d8)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268144)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 166 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_out ))))
			)
		)
		(ccu2B0
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_0 0 178 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 181 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 183 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_cry_0_0 0 185 (_component ccu2B0 )
		(_port
			((A0)(GNDI))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(GNDI))
			((S0)(_open))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu2B0)
		)
	)
	(_block WireDelay 0 191 
		(_object
			(_process
				(line__193(_architecture 0 0 193 (_procedure_call (_simple)(_target(9))(_sensitivity(0)))))
				(line__194(_architecture 1 0 194 (_procedure_call (_simple)(_target(10))(_sensitivity(1)))))
				(line__195(_architecture 2 0 195 (_procedure_call (_simple)(_target(11))(_sensitivity(2)))))
				(line__196(_architecture 3 0 196 (_procedure_call (_simple)(_target(12))(_sensitivity(3)))))
				(line__197(_architecture 4 0 197 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__198(_architecture 5 0 198 (_procedure_call (_simple)(_target(16))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 202 
		(_object
			(_process
				(line__204(_architecture 6 0 204 (_procedure_call (_simple)(_target(13))(_sensitivity(12)))))
				(line__205(_architecture 7 0 205 (_procedure_call (_simple)(_target(15))(_sensitivity(14)))))
				(line__206(_architecture 8 0 206 (_procedure_call (_simple)(_target(17))(_sensitivity(16)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 105 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 106 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 107 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 108 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 108 (_entity (_string \"SLICE_0"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 110 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 111 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 112 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 113 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 114 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 115 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 116 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 117 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 118 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 119 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 120 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 121 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 122 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 123 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 124 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 125 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 126 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 127 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 128 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 129 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 130 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 131 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 132 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_in ))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 145 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 146 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 147 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 148 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 149 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 150 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 158 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 159 (_architecture (_uni ))))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 211 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 212 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 213 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 214 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 215 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 216 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 218 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 219 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 220 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 221 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 222 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 223 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 209 (_process (_simple)(_target(6)(7)(8))(_sensitivity(9)(10)(11)(13)(15)(17)(18)(19)(20))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(17731 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 2885          1384067336921 Structure
(_unit VHDL (vmuxregsre0001 0 327 (structure 0 336 ))
	(_version va7)
	(_time 1384067336922 2013.11.09 23:08:56)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code e1e2b4b2b4b7b0f6e8e5f3bbb5e7e6e6e2e6e3e7e4)
	(_entity
		(_time 1384067268153)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.fl1p3dx
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1571 1 798 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d0 ~extieee.std_logic_1164.STD_LOGIC 1 800 (_entity (_in ((i 1))))))
				(_port (_internal d1 ~extieee.std_logic_1164.STD_LOGIC 1 801 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 802 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 1 803 (_entity (_in ((i 1))))))
				(_port (_internal sd ~extieee.std_logic_1164.STD_LOGIC 1 804 (_entity (_in ((i 1))))))
				(_port (_internal cd ~extieee.std_logic_1164.STD_LOGIC 1 805 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 806 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 338 (_component .machxo2.components.fl1p3dx )
		(_generic
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fl1p3dx)
			(_generic
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 328 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 328 (_entity (_in ))))
		(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 328 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 329 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 329 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 329 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 330 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1571 (machxo2 components ~STRING~1571)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 1446          1384067336930 Structure
(_unit VHDL (inverter 0 349 (structure 0 356 ))
	(_version va7)
	(_time 1384067336931 2013.11.09 23:08:56)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code e1e3bbb2b5b7b3f7e5e6f3bab4e7e4e6e3e7e8e7b4)
	(_entity
		(_time 1384067268159)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 943 (_entity (_in ((i 1))))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 944 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST1 0 358 (_component .machxo2.components.inv )
		(_port
			((a)(I))
			((z)(Z))
		)
		(_use (_entity machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_object
		(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 350 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 350 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 4638          1384067336939 Structure
(_unit VHDL (ccu20002 0 368 (structure 0 378 ))
	(_version va7)
	(_time 1384067336940 2013.11.09 23:08:56)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code f1f3a1a1f3a7a0e2f2f4e1aea0f2f1f2f3f7f2f7f2)
	(_entity
		(_time 1384067268165)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 380 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0011000000001010"\))
			((init1)(_string \"0011000000001010"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0011000000001010"\))
				((init1)(_string \"0011000000001010"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 369 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 369 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 369 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 370 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 370 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 370 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 371 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 371 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 371 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 372 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 372 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 372 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 12293         1384067336954 Structure
(_unit VHDL (sr_16_0_slice_1 0 393 (structure 0 423 ))
	(_version va7)
	(_time 1384067336955 2013.11.09 23:08:56)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 000357070254021350511659070300055607030653)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268171)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 445 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 445 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 445 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 446 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 446 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 446 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 447 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 439 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 450 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 450 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 442 (_entity (_out ))))
			)
		)
		(ccu20002
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 453 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 453 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 453 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 454 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 454 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 454 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 455 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 455 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 455 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 456 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 456 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 456 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_31 0 459 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 462 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 464 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 466 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_s_31_0 0 468 (_component ccu20002 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(_open))
			((CO1)(_open))
		)
		(_use (_entity . ccu20002)
		)
	)
	(_block WireDelay 0 474 
		(_object
			(_process
				(line__476(_architecture 0 0 476 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__477(_architecture 1 0 477 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__478(_architecture 2 0 478 (_procedure_call (_simple)(_target(9))(_sensitivity(2)))))
				(line__479(_architecture 3 0 479 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 483 
		(_object
			(_process
				(line__485(_architecture 4 0 485 (_procedure_call (_simple)(_target(8))(_sensitivity(7)))))
				(line__486(_architecture 5 0 486 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 396 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 397 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 398 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 399 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 399 (_entity (_string \"SR_16_0_SLICE_1"\))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 401 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 402 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 403 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 404 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 405 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 406 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 407 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 408 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 409 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 410 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 411 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 412 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 413 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 414 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 416 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 416 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 416 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 417 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 417 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 417 (_entity (_out )(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 426 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 427 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 428 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 429 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 430 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 431 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 432 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 433 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 435 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 436 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 437 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 490 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 491 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 492 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 493 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 495 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 496 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 497 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 498 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 489 (_process (_simple)(_target(4)(5))(_sensitivity(6)(8)(10)(11)(12)(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(12358 )
		(12369 )
	)
	(_model . Structure 7 -1
	)
)
I 000050 55 4638          1384067336970 Structure
(_unit VHDL (ccu20003 0 567 (structure 0 577 ))
	(_version va7)
	(_time 1384067336971 2013.11.09 23:08:56)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 10124717134641031315004f411310131316131613)
	(_entity
		(_time 1384067268177)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 579 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0101000000000001"\))
			((init1)(_string \"0000000000000001"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0101000000000001"\))
				((init1)(_string \"0000000000000001"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 568 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 568 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 568 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 569 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 569 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 569 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 570 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 570 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 570 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 571 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 571 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 571 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 16309         1384067336988 Structure
(_unit VHDL (sr_16_0_slice_2 0 592 (structure 0 636 ))
	(_version va7)
	(_time 1384067336989 2013.11.09 23:08:56)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 1f1c48194b4b1d0c1e1d191e59404e1a49181c194c1916)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268183)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 664 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 664 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 664 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 665 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 665 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 665 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 666 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 658 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 669 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 669 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 661 (_entity (_out ))))
			)
		)
		(ccu20003
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 672 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 672 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 672 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 673 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 673 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 673 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 674 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 674 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 674 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 675 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 675 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 675 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_30 0 678 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 681 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 683 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 685 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_29 0 687 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_29_0 0 690 (_component ccu20003 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20003)
		)
	)
	(_block WireDelay 0 696 
		(_object
			(_process
				(line__698(_architecture 0 0 698 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__699(_architecture 1 0 699 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__700(_architecture 2 0 700 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__701(_architecture 3 0 701 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__702(_architecture 4 0 702 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__703(_architecture 5 0 703 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 707 
		(_object
			(_process
				(line__709(_architecture 6 0 709 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__710(_architecture 7 0 710 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__711(_architecture 8 0 711 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 595 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 596 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 597 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 598 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 598 (_entity (_string \"SR_16_0_SLICE_2"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 600 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 601 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 602 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 603 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 604 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 605 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 606 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 607 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 608 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 609 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 610 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 611 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 612 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 613 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 614 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 615 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 616 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 617 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 618 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 619 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 620 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 621 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 622 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 623 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 624 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 625 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 627 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 627 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 627 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 628 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 628 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 628 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 629 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 629 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 629 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 630 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 630 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 639 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 640 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 641 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 642 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 643 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 644 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 645 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 646 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 647 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 648 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 649 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 650 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 651 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 652 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 654 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 655 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 656 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 716 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 717 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 718 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 719 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 720 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 721 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 722 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 723 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 724 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 725 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 727 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 728 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 729 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 730 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 731 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 732 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 714 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 4638          1384067337001 Structure
(_unit VHDL (ccu20004 0 855 (structure 0 865 ))
	(_version va7)
	(_time 1384067337002 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 2f2d782b7a797e3c2c2a3f707e2c2f2c2b292c292c)
	(_entity
		(_time 1384067268189)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 867 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0101000000000001"\))
			((init1)(_string \"0101000000000001"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0101000000000001"\))
				((init1)(_string \"0101000000000001"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 856 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 856 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 856 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 857 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 857 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 857 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 858 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 858 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 858 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 859 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 859 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 859 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 16326         1384067337019 Structure
(_unit VHDL (sr_16_0_slice_3 0 880 (structure 0 924 ))
	(_version va7)
	(_time 1384067337020 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 3f3c683b6b6b3d2c3e3d393e79606e3a69383c396c3936)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268195)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 952 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 952 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 952 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 953 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 953 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 953 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 954 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 946 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 957 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 957 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 949 (_entity (_out ))))
			)
		)
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 960 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 960 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 960 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 961 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 961 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 961 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 962 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 962 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 962 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 963 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 963 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 963 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_28 0 966 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 969 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 971 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 973 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_27 0 975 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_27_0 0 978 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 984 
		(_object
			(_process
				(line__986(_architecture 0 0 986 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__987(_architecture 1 0 987 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__988(_architecture 2 0 988 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__989(_architecture 3 0 989 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__990(_architecture 4 0 990 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__991(_architecture 5 0 991 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 995 
		(_object
			(_process
				(line__997(_architecture 6 0 997 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__998(_architecture 7 0 998 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__999(_architecture 8 0 999 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 883 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 884 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 885 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 886 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 886 (_entity (_string \"SR_16_0_SLICE_3"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 888 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 889 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 890 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 891 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 892 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 893 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 894 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 895 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 896 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 897 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 898 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 899 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 900 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 901 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 902 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 903 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 904 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 905 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 906 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 907 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 908 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 909 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 910 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 911 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 912 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 913 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 915 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 915 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 915 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 916 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 916 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 916 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 917 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 917 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 917 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 918 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 918 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 927 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 928 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 929 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 930 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 931 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 932 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 933 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 934 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 935 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 936 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 937 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 938 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 939 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 940 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 942 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 943 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 944 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1004 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1005 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1006 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1007 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1008 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1009 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1010 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1011 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1012 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1013 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 1015 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1016 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 1017 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1018 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 1019 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 1020 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 1002 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 16436         1384067337043 Structure
(_unit VHDL (sr_16_0_slice_4 0 1143 (structure 0 1187 ))
	(_version va7)
	(_time 1384067337044 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 5e5d095c090a5c4d5f5c585f18010f5b08595d580d5857)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268206)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1215 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1215 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 1215 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 1216 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 1216 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 1216 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 1217 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 1209 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 1220 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 1220 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 1212 (_entity (_out ))))
			)
		)
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1223 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1223 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1223 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1224 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1224 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1224 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1225 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1225 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1225 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1226 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1226 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1226 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_26 0 1229 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 1232 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 1234 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 1236 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_25 0 1238 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_25_0 0 1241 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 1247 
		(_object
			(_process
				(line__1249(_architecture 0 0 1249 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__1250(_architecture 1 0 1250 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__1251(_architecture 2 0 1251 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__1252(_architecture 3 0 1252 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__1253(_architecture 4 0 1253 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__1254(_architecture 5 0 1254 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 1258 
		(_object
			(_process
				(line__1260(_architecture 6 0 1260 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__1261(_architecture 7 0 1261 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__1262(_architecture 8 0 1262 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 1146 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 1147 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 1148 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 1149 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 1149 (_entity (_string \"SR_16_0_SLICE_4"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1151 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1152 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1153 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1154 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 1155 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 1156 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1157 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1158 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1159 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1160 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1161 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1162 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1163 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1164 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1165 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1166 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1167 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1168 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1169 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1170 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1171 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1172 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1173 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1174 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1175 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1176 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1178 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1178 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 1178 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 1179 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 1179 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 1179 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 1180 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 1180 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 1180 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 1181 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 1181 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1190 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1191 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1192 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 1193 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1194 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 1195 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1196 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 1197 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1198 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 1199 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 1200 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 1201 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 1202 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 1203 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 1205 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 1206 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1207 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1267 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1268 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1269 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1270 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1271 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1272 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1273 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1274 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1275 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1276 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 1278 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1279 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 1280 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1281 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 1282 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 1283 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 1265 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 16436         1384067337065 Structure
(_unit VHDL (sr_16_0_slice_5 0 1406 (structure 0 1450 ))
	(_version va7)
	(_time 1384067337066 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 6d6e3a6c3b396f7e6c6f6b6c2b323c683b6a6e6b3e6b64)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268218)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1478 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1478 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 1478 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 1479 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 1479 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 1479 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 1480 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 1472 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 1483 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 1483 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 1475 (_entity (_out ))))
			)
		)
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1486 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1486 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1486 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1487 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1487 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1487 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1488 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1488 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1488 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1489 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1489 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1489 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_24 0 1492 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 1495 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 1497 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 1499 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_23 0 1501 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_23_0 0 1504 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 1510 
		(_object
			(_process
				(line__1512(_architecture 0 0 1512 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__1513(_architecture 1 0 1513 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__1514(_architecture 2 0 1514 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__1515(_architecture 3 0 1515 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__1516(_architecture 4 0 1516 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__1517(_architecture 5 0 1517 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 1521 
		(_object
			(_process
				(line__1523(_architecture 6 0 1523 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__1524(_architecture 7 0 1524 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__1525(_architecture 8 0 1525 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 1409 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 1410 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 1411 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 1412 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 1412 (_entity (_string \"SR_16_0_SLICE_5"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1414 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1415 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1416 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1417 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 1418 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 1419 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1420 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1421 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1422 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1423 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1424 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1425 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1426 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1427 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1428 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1429 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1430 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1431 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1432 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1433 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1434 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1435 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1436 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1437 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1438 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1439 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1441 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1441 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 1441 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 1442 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 1442 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 1442 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 1443 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 1443 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 1443 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 1444 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 1444 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1453 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1454 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1455 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 1456 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1457 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 1458 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1459 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 1460 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1461 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 1462 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 1463 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 1464 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 1465 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 1466 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 1468 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 1469 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1470 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1530 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1531 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1532 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1533 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1534 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1535 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1536 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1537 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1538 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1539 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 1541 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1542 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 1543 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1544 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 1545 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 1546 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 1528 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 16436         1384067337088 Structure
(_unit VHDL (sr_16_0_slice_6 0 1669 (structure 0 1713 ))
	(_version va7)
	(_time 1384067337089 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 8d8eda82dbd98f9e8c8f8b8ccbd2dc88db8a8e8bde8b84)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268229)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1741 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1741 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 1741 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 1742 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 1742 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 1742 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 1743 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 1735 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 1746 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 1746 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 1738 (_entity (_out ))))
			)
		)
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1749 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1749 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1749 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1750 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1750 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1750 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1751 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1751 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1751 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1752 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1752 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1752 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_22 0 1755 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 1758 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 1760 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 1762 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_21 0 1764 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_21_0 0 1767 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 1773 
		(_object
			(_process
				(line__1775(_architecture 0 0 1775 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__1776(_architecture 1 0 1776 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__1777(_architecture 2 0 1777 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__1778(_architecture 3 0 1778 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__1779(_architecture 4 0 1779 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__1780(_architecture 5 0 1780 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 1784 
		(_object
			(_process
				(line__1786(_architecture 6 0 1786 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__1787(_architecture 7 0 1787 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__1788(_architecture 8 0 1788 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 1672 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 1673 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 1674 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 1675 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 1675 (_entity (_string \"SR_16_0_SLICE_6"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1677 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1678 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1679 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1680 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 1681 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 1682 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1683 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1684 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1685 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1686 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1687 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1688 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1689 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1690 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1691 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1692 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1693 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1694 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1695 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1696 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1697 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1698 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1699 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1700 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1701 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1702 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1704 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1704 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 1704 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 1705 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 1705 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 1705 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 1706 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 1706 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 1706 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 1707 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 1707 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1716 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1717 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1718 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 1719 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1720 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 1721 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1722 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 1723 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1724 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 1725 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 1726 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 1727 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 1728 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 1729 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 1731 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 1732 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1733 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1793 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1794 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1795 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1796 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1797 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1798 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1799 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1800 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1801 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1802 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 1804 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1805 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 1806 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1807 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 1808 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 1809 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 1791 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 16436         1384067337111 Structure
(_unit VHDL (sr_16_0_slice_7 0 1932 (structure 0 1976 ))
	(_version va7)
	(_time 1384067337112 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 9c9fcb92cdc89e8f9d9e9a9ddac3cd99ca9b9f9acf9a95)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268241)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2004 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2004 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 2004 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 2005 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 2005 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 2005 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 2006 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 1998 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 2009 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 2009 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 2001 (_entity (_out ))))
			)
		)
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2012 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2012 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2012 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2013 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2013 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2013 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2014 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2014 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 2014 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 2015 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 2015 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 2015 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_20 0 2018 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 2021 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 2023 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 2025 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_19 0 2027 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_19_0 0 2030 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 2036 
		(_object
			(_process
				(line__2038(_architecture 0 0 2038 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__2039(_architecture 1 0 2039 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__2040(_architecture 2 0 2040 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__2041(_architecture 3 0 2041 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__2042(_architecture 4 0 2042 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__2043(_architecture 5 0 2043 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 2047 
		(_object
			(_process
				(line__2049(_architecture 6 0 2049 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__2050(_architecture 7 0 2050 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__2051(_architecture 8 0 2051 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 1935 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 1936 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 1937 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 1938 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 1938 (_entity (_string \"SR_16_0_SLICE_7"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1940 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1941 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1942 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1943 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 1944 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 1945 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1946 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1947 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1948 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1949 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1950 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1951 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1952 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1953 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1954 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1955 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1956 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1957 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1958 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1959 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1960 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1961 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1962 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1963 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1964 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1965 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1967 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1967 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 1967 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 1968 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 1968 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 1968 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 1969 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 1969 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 1969 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 1970 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 1970 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1979 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1980 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1981 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 1982 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1983 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 1984 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1985 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 1986 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1987 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 1988 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 1989 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 1990 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 1991 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 1992 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 1994 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 1995 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1996 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2057 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2059 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2060 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2061 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2062 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2063 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 2064 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2065 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 2067 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2068 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 2069 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2070 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 2071 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 2072 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 2054 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 16436         1384067337135 Structure
(_unit VHDL (sr_16_0_slice_8 0 2195 (structure 0 2239 ))
	(_version va7)
	(_time 1384067337136 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code bbb8eceeebefb9a8bab9bdbafde4eabeedbcb8bde8bdb2)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268257)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2267 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2267 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 2267 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 2268 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 2268 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 2268 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 2269 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 2261 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 2272 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 2272 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 2264 (_entity (_out ))))
			)
		)
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2275 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2275 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2275 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2276 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2276 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2276 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2277 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2277 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 2277 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 2278 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 2278 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 2278 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_18 0 2281 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 2284 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 2286 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 2288 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_17 0 2290 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_17_0 0 2293 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 2299 
		(_object
			(_process
				(line__2301(_architecture 0 0 2301 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__2302(_architecture 1 0 2302 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__2303(_architecture 2 0 2303 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__2304(_architecture 3 0 2304 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__2305(_architecture 4 0 2305 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__2306(_architecture 5 0 2306 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 2310 
		(_object
			(_process
				(line__2312(_architecture 6 0 2312 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__2313(_architecture 7 0 2313 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__2314(_architecture 8 0 2314 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 2198 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 2199 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 2200 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 2201 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 2201 (_entity (_string \"SR_16_0_SLICE_8"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2203 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2204 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2205 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2206 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 2207 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 2208 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2209 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2210 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2211 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2212 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2213 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2214 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2215 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2216 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2217 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2218 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2219 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2220 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2221 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2222 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2223 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2224 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2225 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2226 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2227 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2228 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2230 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2230 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 2230 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 2231 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2231 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 2231 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 2232 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 2232 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 2232 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 2233 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 2233 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2242 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2243 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2244 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 2245 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2246 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 2247 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2248 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 2249 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2250 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 2251 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 2252 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 2253 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 2254 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 2255 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 2257 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 2258 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 2259 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2319 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2320 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2321 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2322 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2323 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2324 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2325 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2326 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 2327 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2328 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 2330 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2331 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 2332 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2333 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 2334 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 2335 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 2317 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 16436         1384067337156 Structure
(_unit VHDL (sr_16_0_slice_9 0 2458 (structure 0 2502 ))
	(_version va7)
	(_time 1384067337157 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code cbc89c9f9b9fc9d8cac9cdca8d949ace9dccc8cd98cdc2)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268272)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2530 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2530 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 2530 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 2531 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 2531 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 2531 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 2532 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 2524 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 2535 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 2535 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 2527 (_entity (_out ))))
			)
		)
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2538 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2538 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2538 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2539 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2539 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2539 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2540 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2540 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 2540 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 2541 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 2541 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 2541 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_16 0 2544 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 2547 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 2549 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 2551 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_15 0 2553 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_15_0 0 2556 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 2562 
		(_object
			(_process
				(line__2564(_architecture 0 0 2564 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__2565(_architecture 1 0 2565 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__2566(_architecture 2 0 2566 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__2567(_architecture 3 0 2567 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__2568(_architecture 4 0 2568 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__2569(_architecture 5 0 2569 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 2573 
		(_object
			(_process
				(line__2575(_architecture 6 0 2575 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__2576(_architecture 7 0 2576 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__2577(_architecture 8 0 2577 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 2461 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 2462 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 2463 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 2464 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 2464 (_entity (_string \"SR_16_0_SLICE_9"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2466 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2467 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2468 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2469 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 2470 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 2471 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2472 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2473 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2474 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2475 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2476 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2477 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2478 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2479 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2480 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2481 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2482 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2483 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2484 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2485 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2486 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2487 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2488 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2489 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2490 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2491 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2493 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2493 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 2493 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 2494 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2494 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 2494 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 2495 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 2495 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 2495 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 2496 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 2496 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2505 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2506 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2507 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 2508 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2509 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 2510 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2511 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 2512 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2513 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 2514 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 2515 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 2516 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 2517 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 2518 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 2520 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 2521 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 2522 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2582 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2583 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2584 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2585 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2586 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2587 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2588 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2589 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 2590 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2591 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 2593 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2594 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 2595 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2596 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 2597 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 2598 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 2580 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 16438         1384067337179 Structure
(_unit VHDL (sr_16_0_slice_10 0 2721 (structure 0 2765 ))
	(_version va7)
	(_time 1384067337180 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code dbd88c888b8fd9c8dad9ddda9d848ade8ddcd8dd88ddd2)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268291)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2793 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2793 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 2793 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 2794 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 2794 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 2794 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 2795 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 2787 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 2798 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 2798 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 2790 (_entity (_out ))))
			)
		)
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2801 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2801 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2801 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2802 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2802 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2802 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2803 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2803 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 2803 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 2804 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 2804 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 2804 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_14 0 2807 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 2810 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 2812 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 2814 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_13 0 2816 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_13_0 0 2819 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 2825 
		(_object
			(_process
				(line__2827(_architecture 0 0 2827 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__2828(_architecture 1 0 2828 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__2829(_architecture 2 0 2829 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__2830(_architecture 3 0 2830 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__2831(_architecture 4 0 2831 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__2832(_architecture 5 0 2832 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 2836 
		(_object
			(_process
				(line__2838(_architecture 6 0 2838 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__2839(_architecture 7 0 2839 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__2840(_architecture 8 0 2840 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 2724 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 2725 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 2726 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 2727 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 2727 (_entity (_string \"SR_16_0_SLICE_10"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2729 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2730 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2731 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2732 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 2733 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 2734 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2735 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2736 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2737 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2738 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2739 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2740 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2741 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2742 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2743 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2744 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2745 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2746 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2747 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2748 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2749 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2750 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2751 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2752 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2753 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2754 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2756 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2756 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 2756 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 2757 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2757 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 2757 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 2758 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 2758 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 2758 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 2759 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 2759 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2768 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2769 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2770 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 2771 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2772 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 2773 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2774 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 2775 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2776 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 2777 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 2778 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 2779 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 2780 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 2781 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 2783 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 2784 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 2785 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2845 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2846 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2847 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2848 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2849 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2850 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2851 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2852 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 2853 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2854 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 2856 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2857 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 2858 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2859 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 2860 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 2861 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 2843 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 16438         1384067337196 Structure
(_unit VHDL (sr_16_0_slice_11 0 2984 (structure 0 3028 ))
	(_version va7)
	(_time 1384067337197 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code faf9adaba9aef8e9fbf8fcfbbca5abffacfdf9fca9fcf3)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268304)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3056 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3056 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 3056 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 3057 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 3057 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 3057 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 3058 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 3050 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 3061 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 3061 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 3053 (_entity (_out ))))
			)
		)
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3064 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 3064 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3064 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3065 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3065 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 3065 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3066 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3066 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 3066 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 3067 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 3067 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 3067 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_12 0 3070 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 3073 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 3075 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 3077 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_11 0 3079 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_11_0 0 3082 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 3088 
		(_object
			(_process
				(line__3090(_architecture 0 0 3090 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__3091(_architecture 1 0 3091 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__3092(_architecture 2 0 3092 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__3093(_architecture 3 0 3093 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__3094(_architecture 4 0 3094 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__3095(_architecture 5 0 3095 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 3099 
		(_object
			(_process
				(line__3101(_architecture 6 0 3101 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__3102(_architecture 7 0 3102 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__3103(_architecture 8 0 3103 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 2987 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 2988 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 2989 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 2990 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 2990 (_entity (_string \"SR_16_0_SLICE_11"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2992 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2993 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2994 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2995 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 2996 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 2997 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2998 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2999 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3000 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3001 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3002 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3003 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3004 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3005 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3006 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3007 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3008 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3009 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3010 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3011 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3012 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3013 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3014 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3015 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3016 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3017 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3019 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3019 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 3019 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 3020 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 3020 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 3020 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 3021 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 3021 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 3021 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 3022 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 3022 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3031 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3032 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3033 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 3034 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3035 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 3036 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3037 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 3038 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3039 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 3040 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 3041 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 3042 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 3043 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 3044 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 3046 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 3047 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 3048 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3108 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3109 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3110 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3111 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3112 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3113 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3114 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3115 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 3116 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3117 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 3119 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3120 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 3121 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3122 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 3123 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 3124 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 3106 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 16436         1384067337219 Structure
(_unit VHDL (sr_16_0_slice_12 0 3247 (structure 0 3291 ))
	(_version va7)
	(_time 1384067337220 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 090a5f0e025d0b1a080b0f084f56580c5f0e0a0f5a0f00)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268319)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3319 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3319 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 3319 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 3320 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 3320 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 3320 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 3321 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 3313 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 3324 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 3324 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 3316 (_entity (_out ))))
			)
		)
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3327 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 3327 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3327 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3328 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3328 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 3328 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3329 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3329 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 3329 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 3330 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 3330 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 3330 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_10 0 3333 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 3336 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 3338 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 3340 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_9 0 3342 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_9_0 0 3345 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 3351 
		(_object
			(_process
				(line__3353(_architecture 0 0 3353 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__3354(_architecture 1 0 3354 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__3355(_architecture 2 0 3355 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__3356(_architecture 3 0 3356 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__3357(_architecture 4 0 3357 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__3358(_architecture 5 0 3358 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 3362 
		(_object
			(_process
				(line__3364(_architecture 6 0 3364 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__3365(_architecture 7 0 3365 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__3366(_architecture 8 0 3366 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 3250 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 3251 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 3252 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 3253 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 3253 (_entity (_string \"SR_16_0_SLICE_12"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3255 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3256 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3257 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3258 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 3259 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 3260 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3261 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3262 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3263 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3264 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3265 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3266 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3267 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3268 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3269 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3270 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3271 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3272 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3273 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3274 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3275 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3276 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3277 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3278 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3279 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3280 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3282 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3282 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 3282 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 3283 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 3283 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 3283 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 3284 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 3284 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 3284 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 3285 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 3285 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3294 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3295 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3296 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 3297 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3298 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 3299 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3300 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 3301 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3302 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 3303 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 3304 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 3305 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 3306 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 3307 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 3309 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 3310 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 3311 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3371 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3372 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3373 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3374 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3375 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3376 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3377 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3378 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 3379 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3380 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 3382 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3383 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 3384 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3385 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 3386 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 3387 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 3369 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 16435         1384067337241 Structure
(_unit VHDL (sr_16_0_slice_13 0 3510 (structure 0 3554 ))
	(_version va7)
	(_time 1384067337242 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 191a4f1f124d1b0a181b1f185f46481c4f1e1a1f4a1f10)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268330)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3582 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3582 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 3582 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 3583 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 3583 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 3583 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 3584 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 3576 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 3587 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 3587 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 3579 (_entity (_out ))))
			)
		)
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3590 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 3590 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3590 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3591 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3591 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 3591 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3592 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3592 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 3592 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 3593 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 3593 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 3593 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_8 0 3596 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 3599 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 3601 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 3603 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_7 0 3605 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_7_0 0 3608 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 3614 
		(_object
			(_process
				(line__3616(_architecture 0 0 3616 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__3617(_architecture 1 0 3617 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__3618(_architecture 2 0 3618 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__3619(_architecture 3 0 3619 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__3620(_architecture 4 0 3620 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__3621(_architecture 5 0 3621 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 3625 
		(_object
			(_process
				(line__3627(_architecture 6 0 3627 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__3628(_architecture 7 0 3628 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__3629(_architecture 8 0 3629 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 3513 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 3514 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 3515 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 3516 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 3516 (_entity (_string \"SR_16_0_SLICE_13"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3518 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3519 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3520 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3521 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 3522 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 3523 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3524 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3525 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3526 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3527 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3528 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3529 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3530 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3531 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3532 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3533 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3534 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3535 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3536 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3537 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3538 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3539 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3540 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3541 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3542 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3543 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3545 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3545 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 3545 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 3546 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 3546 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 3546 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 3547 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 3547 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 3547 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 3548 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 3548 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3557 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3558 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3559 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 3560 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3561 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 3562 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3563 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 3564 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3565 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 3566 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 3567 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 3568 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 3569 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 3570 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 3572 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 3573 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 3574 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3634 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3635 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3636 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3637 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3638 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3639 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3640 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3641 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 3642 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3643 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 3645 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3646 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 3647 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3648 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 3649 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 3650 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 3632 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 16435         1384067337259 Structure
(_unit VHDL (sr_16_0_slice_14 0 3773 (structure 0 3817 ))
	(_version va7)
	(_time 1384067337260 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 383b6e3c326c3a2b393a3e397e67693d6e3f3b3e6b3e31)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268340)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3845 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3845 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 3845 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 3846 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 3846 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 3846 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 3847 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 3839 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 3850 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 3850 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 3842 (_entity (_out ))))
			)
		)
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3853 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 3853 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3853 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3854 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3854 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 3854 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3855 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3855 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 3855 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 3856 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 3856 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 3856 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_6 0 3859 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 3862 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 3864 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 3866 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_5 0 3868 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_5_0 0 3871 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 3877 
		(_object
			(_process
				(line__3879(_architecture 0 0 3879 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__3880(_architecture 1 0 3880 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__3881(_architecture 2 0 3881 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__3882(_architecture 3 0 3882 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__3883(_architecture 4 0 3883 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__3884(_architecture 5 0 3884 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 3888 
		(_object
			(_process
				(line__3890(_architecture 6 0 3890 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__3891(_architecture 7 0 3891 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__3892(_architecture 8 0 3892 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 3776 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 3777 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 3778 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 3779 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 3779 (_entity (_string \"SR_16_0_SLICE_14"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3781 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3782 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3783 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3784 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 3785 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 3786 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3787 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3788 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3789 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3790 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3791 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3792 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3793 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3794 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3795 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3796 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3797 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3798 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3799 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3800 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3801 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3802 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3803 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3804 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3805 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3806 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3808 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3808 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 3808 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 3809 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 3809 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 3809 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 3810 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 3810 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 3810 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 3811 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 3811 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3820 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3821 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3822 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 3823 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3824 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 3825 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3826 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 3827 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3828 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 3829 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 3830 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 3831 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 3832 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 3833 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 3835 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 3836 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 3837 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3897 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3898 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3899 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3900 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3901 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3902 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3903 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3904 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 3905 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3906 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 3908 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3909 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 3910 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3911 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 3912 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 3913 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 3895 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 2895          1384067337276 Structure
(_unit VHDL (vmuxregsre0005 0 4036 (structure 0 4045 ))
	(_version va7)
	(_time 1384067337277 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 484b1b4a141e195f414c5a121c4e4f4f4b4f4a4e4d)
	(_entity
		(_time 1384067268349)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.fl1p3bx
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1570 1 785 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d0 ~extieee.std_logic_1164.STD_LOGIC 1 787 (_entity (_in ((i 1))))))
				(_port (_internal d1 ~extieee.std_logic_1164.STD_LOGIC 1 788 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 789 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 1 790 (_entity (_in ((i 1))))))
				(_port (_internal sd ~extieee.std_logic_1164.STD_LOGIC 1 791 (_entity (_in ((i 1))))))
				(_port (_internal pd ~extieee.std_logic_1164.STD_LOGIC 1 792 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 793 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 4047 (_component .machxo2.components.fl1p3bx )
		(_generic
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((pd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fl1p3bx)
			(_generic
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((pd)(pd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4037 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4037 (_entity (_in ))))
		(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 4037 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 4038 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 4038 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 4038 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 4039 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1570 (machxo2 components ~STRING~1570)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 17081         1384067337296 Structure
(_unit VHDL (sr_16_0_slice_15 0 4058 (structure 0 4102 ))
	(_version va7)
	(_time 1384067337297 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 57540155520355445655515b110806520150545104515e)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268356)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4130 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4130 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 4130 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 4131 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 4131 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 4131 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 4132 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 4124 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 4135 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 4135 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 4127 (_entity (_out ))))
			)
		)
		(vmuxregsre0005
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4144 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4144 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 4144 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 4145 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 4145 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 4145 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 4146 (_entity (_out ))))
			)
		)
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4138 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4138 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4138 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4139 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4139 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4139 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4140 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4140 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4140 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4141 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4141 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4141 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_4 0 4149 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 4152 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 4154 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 4156 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_3 0 4158 (_component vmuxregsre0005 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0005)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_3_0 0 4161 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 4167 
		(_object
			(_process
				(line__4169(_architecture 0 0 4169 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__4170(_architecture 1 0 4170 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__4171(_architecture 2 0 4171 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__4172(_architecture 3 0 4172 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__4173(_architecture 4 0 4173 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__4174(_architecture 5 0 4174 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 4178 
		(_object
			(_process
				(line__4180(_architecture 6 0 4180 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__4181(_architecture 7 0 4181 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__4182(_architecture 8 0 4182 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4061 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4062 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4063 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4064 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4064 (_entity (_string \"SR_16_0_SLICE_15"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4066 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4067 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4068 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4069 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 4070 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 4071 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4072 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4073 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4074 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4075 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4076 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4077 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4078 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4079 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4080 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4081 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4082 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4083 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4084 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4085 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4086 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4087 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4088 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4089 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4090 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4091 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4093 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4093 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 4093 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 4094 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 4094 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 4094 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 4095 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 4095 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 4095 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 4096 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 4096 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4105 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4106 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4107 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 4108 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4109 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 4110 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4111 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 4112 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4113 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 4114 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 4115 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 4116 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 4117 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 4118 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 4120 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 4121 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 4122 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4187 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4188 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4189 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4190 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4191 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4192 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4193 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4194 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 4195 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4196 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 4198 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4199 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 4200 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4201 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 4202 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 4203 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 4185 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 16435         1384067337320 Structure
(_unit VHDL (sr_16_0_slice_16 0 4326 (structure 0 4370 ))
	(_version va7)
	(_time 1384067337321 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 676431666233657466656166213836623160646134616e)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268368)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0005
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4407 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4407 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 4407 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 4408 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 4408 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 4408 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 4409 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 4392 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 4398 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 4398 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 4395 (_entity (_out ))))
			)
		)
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4401 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4401 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4401 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4402 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4402 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4402 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4403 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4403 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4403 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4404 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4404 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4404 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_2 0 4412 (_component vmuxregsre0005 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0005)
		)
	)
	(_instantiation DRIVEVCC 0 4415 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 4417 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 4419 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_1 0 4421 (_component vmuxregsre0005 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0005)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_1_0 0 4424 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 4430 
		(_object
			(_process
				(line__4432(_architecture 0 0 4432 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__4433(_architecture 1 0 4433 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__4434(_architecture 2 0 4434 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__4435(_architecture 3 0 4435 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__4436(_architecture 4 0 4436 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__4437(_architecture 5 0 4437 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 4441 
		(_object
			(_process
				(line__4443(_architecture 6 0 4443 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__4444(_architecture 7 0 4444 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__4445(_architecture 8 0 4445 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4329 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4330 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4331 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4332 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4332 (_entity (_string \"SR_16_0_SLICE_16"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4334 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4335 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4336 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4337 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 4338 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 4339 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4340 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4341 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4342 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4343 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4344 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4345 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4346 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4347 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4348 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4349 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4350 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4351 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4352 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4353 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4354 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4355 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4356 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4357 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4358 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4359 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4361 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4361 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 4361 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 4362 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 4362 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 4362 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 4363 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 4363 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 4363 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 4364 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 4364 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4373 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4374 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4375 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 4376 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4377 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 4378 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4379 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 4380 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4381 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 4382 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 4383 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 4384 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 4385 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 4386 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 4388 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 4389 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 4390 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4450 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4451 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4452 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4453 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4454 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4455 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4456 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4457 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 4458 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4459 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 4461 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4462 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 4463 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4464 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 4465 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 4466 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 4448 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 4653          1384067337338 Structure
(_unit VHDL (ccu20006 0 4589 (structure 0 4599 ))
	(_version va7)
	(_time 1384067337339 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 8684d08883d0d795858396d9d78586858080858085)
	(_entity
		(_time 1384067268378)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 4601 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0011000000001010"\))
			((init1)(_string \"0101000000000001"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0011000000001010"\))
				((init1)(_string \"0101000000000001"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4590 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4590 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4590 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4591 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4591 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4591 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4592 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4592 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4592 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4593 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4593 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4593 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 5558          1384067337350 Structure
(_unit VHDL (sr_16_0_slice_17 0 4614 (structure 0 4631 ))
	(_version va7)
	(_time 1384067337351 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 8685d08982d2849583d490df81858683d0818580d5)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268384)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20006
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4642 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4642 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4642 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4643 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4643 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4643 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4644 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4644 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4644 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4645 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4645 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4645 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 4639 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_0_0 0 4648 (_component ccu20006 )
		(_port
			((A0)(GNDI))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(GNDI))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20006)
		)
	)
	(_instantiation DRIVEGND 0 4651 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 4655 
		(_object
			(_process
				(line__4657(_architecture 0 0 4657 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4617 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4618 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4619 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4620 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4620 (_entity (_string \"SR_16_0_SLICE_17"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4622 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4623 (_entity (((ns 0))((ns 0))))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4625 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 4625 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4634 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 4635 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 4637 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 4661 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4662 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 4660 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 4655          1384067337365 Structure
(_unit VHDL (ccu20007 0 4691 (structure 0 4701 ))
	(_version va7)
	(_time 1384067337366 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 9694c09993c0c785959386c9c79596959190959095)
	(_entity
		(_time 1384067268390)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 4703 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"YES"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0101000000000001"\))
			((init1)(_string \"0011000000001010"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"YES"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0101000000000001"\))
				((init1)(_string \"0011000000001010"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4692 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4692 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4692 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4693 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4693 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4693 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4694 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4694 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4694 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4695 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4695 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4695 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 6079          1384067337376 Structure
(_unit VHDL (slice_18 0 4716 (structure 0 4735 ))
	(_version va7)
	(_time 1384067337377 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code a5a6f3f2f3f2f8b3a3a1b0fca2a6a4a6ada2a6a3f6)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268396)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20007
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4747 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4747 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4747 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4748 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4748 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4748 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4749 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4749 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4749 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4750 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4750 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4750 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 4744 (_entity (_out ))))
			)
		)
	)
	(_instantiation un2_count_32_bit_0_I_93_0 0 4753 (_component ccu20007 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(F1_out))
			((CO1)(_open))
		)
		(_use (_entity . ccu20007)
		)
	)
	(_instantiation DRIVEGND 0 4757 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 4761 
		(_object
			(_process
				(line__4763(_architecture 0 0 4763 (_procedure_call (_simple)(_target(3))(_sensitivity(0)))))
				(line__4764(_architecture 1 0 4764 (_procedure_call (_simple)(_target(4))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4719 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4720 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4721 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4722 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4722 (_entity (_string \"SLICE_18"\))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4724 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 4725 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4726 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4727 (_entity (((ns 0))((ns 0))))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4729 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 4729 (_entity (_in ))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 4729 (_entity (_out )(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4738 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4739 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 4740 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 4742 (_architecture (_uni ))))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4768 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4769 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 2 0 4767 (_process (_simple)(_target(2))(_sensitivity(3)(4)(5))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12614 )
	)
	(_model . Structure 3 -1
	)
)
I 000050 55 4657          1384067337392 Structure
(_unit VHDL (ccu20008 0 4801 (structure 0 4811 ))
	(_version va7)
	(_time 1384067337393 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code b5b7e3e1b3e3e4a6b6b0a5eae4b6b5b6bdb3b6b3b6)
	(_entity
		(_time 1384067268402)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 4813 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"YES"\))
			((inject1_1)(_string \"YES"\))
			((init0)(_string \"0101000000000001"\))
			((init1)(_string \"0101000000000001"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"YES"\))
				((inject1_1)(_string \"YES"\))
				((init0)(_string \"0101000000000001"\))
				((init1)(_string \"0101000000000001"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4802 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4802 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4802 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4803 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4803 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4803 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4804 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4804 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4804 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4805 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4805 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4805 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 7732          1384067337407 Structure
(_unit VHDL (slice_19 0 4826 (structure 0 4852 ))
	(_version va7)
	(_time 1384067337408 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code c5c69390939298d3c0cbd09cc2c6c4c6ccc2c6c396)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268408)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20008
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4867 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4867 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4867 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4868 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4868 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4868 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4869 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4869 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4869 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4870 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4870 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4870 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 4864 (_entity (_out ))))
			)
		)
	)
	(_instantiation un2_count_32_bit_0_I_81_0 0 4873 (_component ccu20008 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20008)
		)
	)
	(_instantiation DRIVEGND 0 4877 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 4881 
		(_object
			(_process
				(line__4883(_architecture 0 0 4883 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__4884(_architecture 1 0 4884 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__4885(_architecture 2 0 4885 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
				(line__4886(_architecture 3 0 4886 (_procedure_call (_simple)(_target(9))(_sensitivity(3)))))
				(line__4887(_architecture 4 0 4887 (_procedure_call (_simple)(_target(10))(_sensitivity(4)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4829 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4830 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4831 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4832 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4832 (_entity (_string \"SLICE_19"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4834 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4835 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4836 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4837 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 4838 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4839 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4840 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4841 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4842 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4843 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4845 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4845 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4845 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4846 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 4846 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 4846 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4855 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4856 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4857 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4858 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4859 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 4860 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 4862 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 4891 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4892 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 5 0 4890 (_process (_simple)(_target(5))(_sensitivity(6)(7)(8)(9)(10)(11))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 6 -1
	)
)
I 000050 55 7732          1384067337428 Structure
(_unit VHDL (slice_20 0 4933 (structure 0 4959 ))
	(_version va7)
	(_time 1384067337429 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code d4d78286838389c2d1dac18dd3d7d6d7d4d3d7d287)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268416)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20008
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4974 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4974 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4974 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4975 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4975 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4975 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4976 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4976 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4976 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4977 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4977 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4977 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 4971 (_entity (_out ))))
			)
		)
	)
	(_instantiation un2_count_32_bit_0_I_69_0 0 4980 (_component ccu20008 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20008)
		)
	)
	(_instantiation DRIVEGND 0 4984 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 4988 
		(_object
			(_process
				(line__4990(_architecture 0 0 4990 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__4991(_architecture 1 0 4991 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__4992(_architecture 2 0 4992 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
				(line__4993(_architecture 3 0 4993 (_procedure_call (_simple)(_target(9))(_sensitivity(3)))))
				(line__4994(_architecture 4 0 4994 (_procedure_call (_simple)(_target(10))(_sensitivity(4)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4936 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4937 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4938 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4939 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4939 (_entity (_string \"SLICE_20"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4941 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4942 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4943 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4944 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 4945 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4946 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4947 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4948 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4949 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4950 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4952 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4952 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4952 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4953 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 4953 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 4953 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4962 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4963 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4964 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4965 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4966 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 4967 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 4969 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 4998 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4999 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 5 0 4997 (_process (_simple)(_target(5))(_sensitivity(6)(7)(8)(9)(10)(11))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 6 -1
	)
)
I 000050 55 7732          1384067337446 Structure
(_unit VHDL (slice_21 0 5040 (structure 0 5066 ))
	(_version va7)
	(_time 1384067337447 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code f3f0a5a3a3a4aee5f6fde6aaf4f0f1f0f2f4f0f5a0)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268425)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20008
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5081 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5081 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5081 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5082 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5082 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5082 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5083 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5083 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5083 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5084 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5084 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5084 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5078 (_entity (_out ))))
			)
		)
	)
	(_instantiation un2_count_32_bit_0_I_57_0 0 5087 (_component ccu20008 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20008)
		)
	)
	(_instantiation DRIVEGND 0 5091 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 5095 
		(_object
			(_process
				(line__5097(_architecture 0 0 5097 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__5098(_architecture 1 0 5098 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__5099(_architecture 2 0 5099 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
				(line__5100(_architecture 3 0 5100 (_procedure_call (_simple)(_target(9))(_sensitivity(3)))))
				(line__5101(_architecture 4 0 5101 (_procedure_call (_simple)(_target(10))(_sensitivity(4)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5043 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5044 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5045 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5046 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5046 (_entity (_string \"SLICE_21"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5048 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5049 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5050 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5051 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 5052 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5053 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5054 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5055 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5056 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5057 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5059 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5059 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5059 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5060 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 5060 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 5060 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5069 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5070 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5071 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5072 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5073 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 5074 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5076 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 5105 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5106 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 5 0 5104 (_process (_simple)(_target(5))(_sensitivity(6)(7)(8)(9)(10)(11))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 6 -1
	)
)
I 000050 55 7732          1384067337471 Structure
(_unit VHDL (slice_22 0 5147 (structure 0 5173 ))
	(_version va7)
	(_time 1384067337472 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 0300560553545e15060d165a040001000104000550)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268436)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20008
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5188 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5188 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5188 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5189 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5189 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5189 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5190 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5190 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5190 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5191 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5191 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5191 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5185 (_entity (_out ))))
			)
		)
	)
	(_instantiation un2_count_32_bit_0_I_45_0 0 5194 (_component ccu20008 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20008)
		)
	)
	(_instantiation DRIVEGND 0 5198 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 5202 
		(_object
			(_process
				(line__5204(_architecture 0 0 5204 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__5205(_architecture 1 0 5205 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__5206(_architecture 2 0 5206 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
				(line__5207(_architecture 3 0 5207 (_procedure_call (_simple)(_target(9))(_sensitivity(3)))))
				(line__5208(_architecture 4 0 5208 (_procedure_call (_simple)(_target(10))(_sensitivity(4)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5150 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5151 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5152 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5153 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5153 (_entity (_string \"SLICE_22"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5155 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5156 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5157 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5158 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 5159 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5160 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5161 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5162 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5163 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5164 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5166 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5166 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5166 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5167 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 5167 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 5167 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5176 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5177 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5178 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5179 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5180 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 5181 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5183 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 5212 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5213 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 5 0 5211 (_process (_simple)(_target(5))(_sensitivity(6)(7)(8)(9)(10)(11))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 6 -1
	)
)
I 000050 55 7732          1384067337488 Structure
(_unit VHDL (slice_23 0 5254 (structure 0 5280 ))
	(_version va7)
	(_time 1384067337489 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 1310461443444e05161d064a141011101014101540)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268446)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20008
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5295 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5295 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5295 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5296 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5296 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5296 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5297 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5297 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5297 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5298 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5298 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5298 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5292 (_entity (_out ))))
			)
		)
	)
	(_instantiation un2_count_32_bit_0_I_33_0 0 5301 (_component ccu20008 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20008)
		)
	)
	(_instantiation DRIVEGND 0 5305 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 5309 
		(_object
			(_process
				(line__5311(_architecture 0 0 5311 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__5312(_architecture 1 0 5312 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__5313(_architecture 2 0 5313 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
				(line__5314(_architecture 3 0 5314 (_procedure_call (_simple)(_target(9))(_sensitivity(3)))))
				(line__5315(_architecture 4 0 5315 (_procedure_call (_simple)(_target(10))(_sensitivity(4)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5257 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5258 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5259 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5260 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5260 (_entity (_string \"SLICE_23"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5262 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5263 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5264 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5265 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 5266 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5267 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5268 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5269 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5270 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5271 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5273 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5273 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5273 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5274 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 5274 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 5274 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5283 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5284 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5285 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5286 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5287 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 5288 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5290 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 5319 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5320 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 5 0 5318 (_process (_simple)(_target(5))(_sensitivity(6)(7)(8)(9)(10)(11))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 6 -1
	)
)
I 000050 55 4657          1384067337505 Structure
(_unit VHDL (ccu20009 0 5361 (structure 0 5371 ))
	(_version va7)
	(_time 1384067337506 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 22207726237473312127327d732122212b24212421)
	(_entity
		(_time 1384067268454)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 5373 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"YES"\))
			((inject1_1)(_string \"YES"\))
			((init0)(_string \"1001000000001001"\))
			((init1)(_string \"0101000000100001"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"YES"\))
				((inject1_1)(_string \"YES"\))
				((init0)(_string \"1001000000001001"\))
				((init1)(_string \"0101000000100001"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5362 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5362 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5362 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5363 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5363 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5363 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5364 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5364 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5364 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5365 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5365 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5365 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 9385          1384067337522 Structure
(_unit VHDL (slice_24 0 5386 (structure 0 5419 ))
	(_version va7)
	(_time 1384067337523 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 3231673763656f243662276b353130313635313461)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268460)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20009
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5437 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5437 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5437 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5438 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5438 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5438 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5439 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5439 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5439 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5440 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5440 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5440 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5434 (_entity (_out ))))
			)
		)
	)
	(_instantiation un2_count_32_bit_0_I_21_0 0 5443 (_component ccu20009 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(D0_ipd))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20009)
		)
	)
	(_instantiation DRIVEGND 0 5447 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 5451 
		(_object
			(_process
				(line__5453(_architecture 0 0 5453 (_procedure_call (_simple)(_target(9))(_sensitivity(0)))))
				(line__5454(_architecture 1 0 5454 (_procedure_call (_simple)(_target(10))(_sensitivity(1)))))
				(line__5455(_architecture 2 0 5455 (_procedure_call (_simple)(_target(11))(_sensitivity(2)))))
				(line__5456(_architecture 3 0 5456 (_procedure_call (_simple)(_target(12))(_sensitivity(3)))))
				(line__5457(_architecture 4 0 5457 (_procedure_call (_simple)(_target(13))(_sensitivity(4)))))
				(line__5458(_architecture 5 0 5458 (_procedure_call (_simple)(_target(14))(_sensitivity(5)))))
				(line__5459(_architecture 6 0 5459 (_procedure_call (_simple)(_target(15))(_sensitivity(6)))))
				(line__5460(_architecture 7 0 5460 (_procedure_call (_simple)(_target(16))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5389 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5390 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5391 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5392 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5392 (_entity (_string \"SLICE_24"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5394 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5395 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5396 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5397 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5398 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5399 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5400 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 5401 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5402 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5403 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5404 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5405 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5406 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5407 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5408 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5409 (_entity (((ns 0))((ns 0))))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5411 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5411 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5411 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5412 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5412 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5412 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5413 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 5413 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 5413 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5422 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5423 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5424 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5425 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5426 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5427 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5428 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5429 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 5430 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5432 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 5465 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5466 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 5463 (_process (_simple)(_target(8))(_sensitivity(9)(10)(11)(12)(13)(14)(15)(16)(17))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 9 -1
	)
)
I 000050 55 4657          1384067337539 Structure
(_unit VHDL (ccu20010 0 5516 (structure 0 5526 ))
	(_version va7)
	(_time 1384067337540 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 51530452530700425254410e005250525157525752)
	(_entity
		(_time 1384067268469)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 5528 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"YES"\))
			((inject1_1)(_string \"YES"\))
			((init0)(_string \"0001001001001000"\))
			((init1)(_string \"0010001000010100"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"YES"\))
				((inject1_1)(_string \"YES"\))
				((init0)(_string \"0001001001001000"\))
				((init1)(_string \"0010001000010100"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5517 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5517 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5517 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5518 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5518 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5518 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5519 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5519 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5519 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5520 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5520 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5520 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 9600          1384067337552 Structure
(_unit VHDL (slice_25 0 5541 (structure 0 5577 ))
	(_version va7)
	(_time 1384067337553 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 5152045203060c475a564408565253525456525702)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268475)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20010
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5592 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5592 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5592 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5593 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5593 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5593 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5594 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5594 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5594 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5595 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5595 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5595 (_entity (_out ))))
			)
		)
	)
	(_instantiation un2_count_32_bit_0_I_9_0 0 5598 (_component ccu20010 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(D0_ipd))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(D1_ipd))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20010)
		)
	)
	(_block WireDelay 0 5604 
		(_object
			(_process
				(line__5606(_architecture 0 0 5606 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__5607(_architecture 1 0 5607 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__5608(_architecture 2 0 5608 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__5609(_architecture 3 0 5609 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__5610(_architecture 4 0 5610 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__5611(_architecture 5 0 5611 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__5612(_architecture 6 0 5612 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__5613(_architecture 7 0 5613 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
				(line__5614(_architecture 8 0 5614 (_procedure_call (_simple)(_target(18))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5544 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5545 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5546 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5547 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5547 (_entity (_string \"SLICE_25"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5549 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5550 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5551 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5552 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5553 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5554 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5555 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5556 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 5557 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5558 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5559 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5560 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5561 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5562 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5563 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5564 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5565 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5566 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5568 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5568 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5568 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5569 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5569 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5569 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5570 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5570 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 5570 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 5571 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5580 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5581 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5582 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5583 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5584 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5585 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5586 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5587 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5588 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 5589 (_architecture (_uni ((i 1))))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 5619 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5620 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 5617 (_process (_simple)(_target(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 4655          1384067337570 Structure
(_unit VHDL (ccu20011 0 5673 (structure 0 5683 ))
	(_version va7)
	(_time 1384067337571 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 61633461633730726264713e306260626067626762)
	(_entity
		(_time 1384067268485)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 5685 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"YES"\))
			((init0)(_string \"0011000000001010"\))
			((init1)(_string \"0010000100000011"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"YES"\))
				((init0)(_string \"0011000000001010"\))
				((init1)(_string \"0010000100000011"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5674 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5674 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5674 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5675 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5675 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5675 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5676 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5676 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5676 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5677 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5677 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5677 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 7176          1384067337586 Structure
(_unit VHDL (slice_26 0 5698 (structure 0 5722 ))
	(_version va7)
	(_time 1384067337587 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 8083d58ed3d7dd96858795d98783828386878386d3)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268491)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20011
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5736 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5736 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5736 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5737 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5737 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5737 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5738 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5738 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5738 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5739 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5739 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5739 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5733 (_entity (_out ))))
			)
		)
	)
	(_instantiation un2_count_32_bit_0_I_1_0 0 5742 (_component ccu20011 )
		(_port
			((A0)(GNDI))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(D1_ipd))
			((CI)(GNDI))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20011)
		)
	)
	(_instantiation DRIVEGND 0 5746 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 5750 
		(_object
			(_process
				(line__5752(_architecture 0 0 5752 (_procedure_call (_simple)(_target(5))(_sensitivity(0)))))
				(line__5753(_architecture 1 0 5753 (_procedure_call (_simple)(_target(6))(_sensitivity(1)))))
				(line__5754(_architecture 2 0 5754 (_procedure_call (_simple)(_target(7))(_sensitivity(2)))))
				(line__5755(_architecture 3 0 5755 (_procedure_call (_simple)(_target(8))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5701 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5702 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5703 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5704 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5704 (_entity (_string \"SLICE_26"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5706 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5707 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5708 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5709 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5710 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5711 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5712 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5713 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5715 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5715 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5715 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5716 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 5716 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5725 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5726 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5727 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5728 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 5729 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5731 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 5759 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5760 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 4 0 5758 (_process (_simple)(_target(4))(_sensitivity(5)(6)(7)(8)(9))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 5 -1
	)
)
I 000050 55 4653          1384067337602 Structure
(_unit VHDL (ccu20012 0 5798 (structure 0 5808 ))
	(_version va7)
	(_time 1384067337603 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 8f8dda81dad9de9c8c8a9fd0de8c8e8c8d898c898c)
	(_entity
		(_time 1384067268501)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 5810 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"1111000000001000"\))
			((init1)(_string \"0101000000001000"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"1111000000001000"\))
				((init1)(_string \"0101000000001000"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5799 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5799 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5799 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5800 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5800 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5800 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5801 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5801 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5801 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5802 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5802 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5802 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 17576         1384067337617 Structure
(_unit VHDL (slice_27 0 5823 (structure 0 5874 ))
	(_version va7)
	(_time 1384067337618 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 9f9cca909ac8c2899c989b93d9c0cc9c98989c99cc9996)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268507)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5898 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5898 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 5898 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 5899 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 5899 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 5899 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 5900 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 5903 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5906 (_entity (_out ))))
			)
		)
		(ccu20012
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5909 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5909 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5909 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5910 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5910 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5910 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5911 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5911 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5911 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5912 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5912 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5912 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_30 0 5915 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 5918 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 5920 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_29 0 5922 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_cry_0_29 0 5925 (_component ccu20012 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(_open))
		)
		(_use (_entity . ccu20012)
		)
	)
	(_block WireDelay 0 5931 
		(_object
			(_process
				(line__5933(_architecture 0 0 5933 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__5934(_architecture 1 0 5934 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__5935(_architecture 2 0 5935 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__5936(_architecture 3 0 5936 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__5937(_architecture 4 0 5937 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__5938(_architecture 5 0 5938 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
				(line__5939(_architecture 6 0 5939 (_procedure_call (_simple)(_target(21))(_sensitivity(6)))))
				(line__5940(_architecture 7 0 5940 (_procedure_call (_simple)(_target(23))(_sensitivity(7)))))
				(line__5941(_architecture 8 0 5941 (_procedure_call (_simple)(_target(25))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 5945 
		(_object
			(_process
				(line__5947(_architecture 9 0 5947 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
				(line__5948(_architecture 10 0 5948 (_procedure_call (_simple)(_target(20))(_sensitivity(19)))))
				(line__5949(_architecture 11 0 5949 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
				(line__5950(_architecture 12 0 5950 (_procedure_call (_simple)(_target(24))(_sensitivity(23)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5826 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5827 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5828 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5829 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5829 (_entity (_string \"SLICE_27"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5831 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5832 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5833 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5834 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5835 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5836 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 5837 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 5838 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 5839 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5840 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5841 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5842 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5843 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5844 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5845 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5846 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5847 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5848 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5849 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5850 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5851 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5852 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5853 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5854 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5855 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5856 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5857 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5858 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5859 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5860 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5861 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5862 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5864 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5864 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5864 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5865 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 5865 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 5865 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 5866 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 5866 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 5866 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 5867 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 5867 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 5867 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 5868 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5877 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5878 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5879 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5880 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5881 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 5882 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5883 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 5884 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5885 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 5886 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5887 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 5888 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5889 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 5890 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 5891 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 5892 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 5893 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 5895 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5896 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5955 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5956 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5957 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5958 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 5959 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5960 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 5961 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5962 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 5964 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5965 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 5966 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5967 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 5968 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5969 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 5970 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 5971 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 5953 (_process (_simple)(_target(9)(10)(11)(12))(_sensitivity(13)(14)(15)(16)(18)(20)(22)(24)(25)(26)(27)(28)(29))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 4653          1384067337633 Structure
(_unit VHDL (ccu20013 0 6107 (structure 0 6117 ))
	(_version va7)
	(_time 1384067337634 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code afadfaf8faf9febcacaabff0feacaeacaca9aca9ac)
	(_entity
		(_time 1384067268516)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 6119 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"1111000000001000"\))
			((init1)(_string \"1111000000001000"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"1111000000001000"\))
				((init1)(_string \"1111000000001000"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6108 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6108 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 6108 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6109 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6109 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6109 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 6110 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6110 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 6110 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 6111 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 6111 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 6111 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 18595         1384067337660 Structure
(_unit VHDL (slice_28 0 6132 (structure 0 6188 ))
	(_version va7)
	(_time 1384067337661 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code bebdebeab8e9e3a8bdb9b8bef8e1edbdb6b9bdb8edb8b7)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268523)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6213 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6213 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 6213 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 6214 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 6214 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 6214 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6215 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 6218 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 6221 (_entity (_out ))))
			)
		)
		(ccu20013
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6224 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6224 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 6224 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6225 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6225 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6225 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 6226 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6226 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 6226 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 6227 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 6227 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 6227 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_28 0 6230 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 6233 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 6235 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_27 0 6237 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_cry_0_27 0 6240 (_component ccu20013 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20013)
		)
	)
	(_block WireDelay 0 6246 
		(_object
			(_process
				(line__6248(_architecture 0 0 6248 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__6249(_architecture 1 0 6249 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__6250(_architecture 2 0 6250 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__6251(_architecture 3 0 6251 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__6252(_architecture 4 0 6252 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__6253(_architecture 5 0 6253 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__6254(_architecture 6 0 6254 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__6255(_architecture 7 0 6255 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__6256(_architecture 8 0 6256 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 6260 
		(_object
			(_process
				(line__6262(_architecture 9 0 6262 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__6263(_architecture 10 0 6263 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__6264(_architecture 11 0 6264 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__6265(_architecture 12 0 6265 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6135 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6136 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6137 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6138 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6138 (_entity (_string \"SLICE_28"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6140 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6141 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6142 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6143 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6144 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6145 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 6146 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 6147 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 6148 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6149 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6150 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6151 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6152 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6153 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6154 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6155 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6156 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6157 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6158 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6159 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6160 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6161 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6162 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6163 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6164 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6165 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6166 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6167 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6168 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6169 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6170 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6171 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6172 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6173 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6174 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6175 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6176 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6178 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6178 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6178 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6179 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 6179 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 6179 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 6180 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 6180 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 6180 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 6181 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 6181 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 6181 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 6182 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 6182 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6191 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6192 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6193 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6194 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6195 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 6196 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6197 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 6198 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6199 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 6200 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6201 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 6202 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6203 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 6204 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 6205 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 6206 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 6207 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 6208 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 6210 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 6211 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6270 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6271 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6272 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6273 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6274 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6275 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6276 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6277 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 6278 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6279 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 6281 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6282 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 6283 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6284 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 6285 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6286 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 6287 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 6288 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 6268 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 18595         1384067337689 Structure
(_unit VHDL (slice_29 0 6444 (structure 0 6500 ))
	(_version va7)
	(_time 1384067337690 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code ddde888fda8a80cbdedadbdd9b828eded4dadedb8edbd4)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268534)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6525 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6525 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 6525 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 6526 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 6526 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 6526 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6527 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 6530 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 6533 (_entity (_out ))))
			)
		)
		(ccu20013
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6536 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6536 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 6536 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6537 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6537 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6537 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 6538 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6538 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 6538 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 6539 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 6539 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 6539 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_26 0 6542 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 6545 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 6547 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_25 0 6549 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_cry_0_25 0 6552 (_component ccu20013 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20013)
		)
	)
	(_block WireDelay 0 6558 
		(_object
			(_process
				(line__6560(_architecture 0 0 6560 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__6561(_architecture 1 0 6561 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__6562(_architecture 2 0 6562 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__6563(_architecture 3 0 6563 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__6564(_architecture 4 0 6564 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__6565(_architecture 5 0 6565 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__6566(_architecture 6 0 6566 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__6567(_architecture 7 0 6567 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__6568(_architecture 8 0 6568 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 6572 
		(_object
			(_process
				(line__6574(_architecture 9 0 6574 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__6575(_architecture 10 0 6575 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__6576(_architecture 11 0 6576 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__6577(_architecture 12 0 6577 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6447 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6448 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6449 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6450 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6450 (_entity (_string \"SLICE_29"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6452 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6453 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6454 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6455 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6456 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6457 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 6458 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 6459 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 6460 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6461 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6462 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6463 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6464 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6465 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6466 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6467 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6468 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6469 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6470 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6471 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6472 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6473 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6474 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6475 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6476 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6477 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6478 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6479 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6480 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6481 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6482 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6483 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6484 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6485 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6486 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6487 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6488 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6490 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6490 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6490 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6491 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 6491 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 6491 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 6492 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 6492 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 6492 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 6493 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 6493 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 6493 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 6494 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 6494 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6503 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6504 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6505 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6506 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6507 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 6508 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6509 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 6510 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6511 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 6512 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6513 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 6514 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6515 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 6516 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 6517 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 6518 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 6519 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 6520 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 6522 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 6523 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6582 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6583 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6584 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6585 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6586 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6587 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6588 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6589 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 6590 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6591 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 6593 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6594 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 6595 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6596 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 6597 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6598 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 6599 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 6600 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 6580 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 18595         1384067337711 Structure
(_unit VHDL (slice_30 0 6756 (structure 0 6812 ))
	(_version va7)
	(_time 1384067337712 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code fdfea8adfaaaa0ebfefafbfdbba2affefdfafefbaefbf4)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268545)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6837 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6837 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 6837 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 6838 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 6838 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 6838 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6839 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 6842 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 6845 (_entity (_out ))))
			)
		)
		(ccu20013
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6848 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6848 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 6848 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6849 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6849 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6849 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 6850 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6850 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 6850 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 6851 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 6851 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 6851 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_24 0 6854 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 6857 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 6859 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_23 0 6861 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_cry_0_23 0 6864 (_component ccu20013 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20013)
		)
	)
	(_block WireDelay 0 6870 
		(_object
			(_process
				(line__6872(_architecture 0 0 6872 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__6873(_architecture 1 0 6873 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__6874(_architecture 2 0 6874 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__6875(_architecture 3 0 6875 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__6876(_architecture 4 0 6876 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__6877(_architecture 5 0 6877 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__6878(_architecture 6 0 6878 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__6879(_architecture 7 0 6879 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__6880(_architecture 8 0 6880 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 6884 
		(_object
			(_process
				(line__6886(_architecture 9 0 6886 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__6887(_architecture 10 0 6887 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__6888(_architecture 11 0 6888 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__6889(_architecture 12 0 6889 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6759 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6760 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6761 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6762 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6762 (_entity (_string \"SLICE_30"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6764 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6765 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6766 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6767 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6768 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6769 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 6770 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 6771 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 6772 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6773 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6774 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6775 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6776 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6777 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6778 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6779 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6780 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6781 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6782 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6783 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6784 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6785 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6786 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6787 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6788 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6789 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6790 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6791 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6792 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6793 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6794 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6795 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6796 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6797 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6798 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6799 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6800 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6802 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6802 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6802 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6803 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 6803 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 6803 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 6804 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 6804 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 6804 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 6805 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 6805 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 6805 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 6806 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 6806 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6815 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6816 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6817 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6818 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6819 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 6820 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6821 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 6822 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6823 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 6824 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6825 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 6826 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6827 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 6828 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 6829 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 6830 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 6831 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 6832 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 6834 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 6835 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6894 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6895 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6896 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6897 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6898 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6899 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6900 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6901 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 6902 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6903 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 6905 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6906 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 6907 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6908 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 6909 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6910 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 6911 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 6912 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 6892 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 18595         1384067337744 Structure
(_unit VHDL (slice_31 0 7068 (structure 0 7124 ))
	(_version va7)
	(_time 1384067337745 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 1c1e1f1b1c4b410a1f1b1a1c5a434e1f1d1b1f1a4f1a15)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268556)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7149 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 7149 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 7149 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 7150 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 7150 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 7150 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7151 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 7154 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 7157 (_entity (_out ))))
			)
		)
		(ccu20013
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 7160 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 7160 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 7160 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7161 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 7161 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 7161 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 7162 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 7162 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 7162 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 7163 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 7163 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 7163 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_22 0 7166 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 7169 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 7171 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_21 0 7173 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_cry_0_21 0 7176 (_component ccu20013 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20013)
		)
	)
	(_block WireDelay 0 7182 
		(_object
			(_process
				(line__7184(_architecture 0 0 7184 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__7185(_architecture 1 0 7185 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__7186(_architecture 2 0 7186 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__7187(_architecture 3 0 7187 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__7188(_architecture 4 0 7188 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__7189(_architecture 5 0 7189 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__7190(_architecture 6 0 7190 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__7191(_architecture 7 0 7191 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__7192(_architecture 8 0 7192 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 7196 
		(_object
			(_process
				(line__7198(_architecture 9 0 7198 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__7199(_architecture 10 0 7199 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__7200(_architecture 11 0 7200 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__7201(_architecture 12 0 7201 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7071 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7072 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7073 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7074 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7074 (_entity (_string \"SLICE_31"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7076 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7077 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7078 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7079 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7080 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7081 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 7082 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 7083 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7084 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7085 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7086 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7087 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7088 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7089 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7090 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7091 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7092 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7093 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7094 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7095 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7096 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7097 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7098 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7099 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7100 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7101 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7102 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7103 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7104 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7105 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7106 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7107 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7108 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7109 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7110 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7111 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7112 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 7114 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 7114 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 7114 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 7115 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 7115 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 7115 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 7116 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7116 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 7116 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 7117 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 7117 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 7117 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 7118 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 7118 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7127 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7128 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7129 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7130 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7131 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 7132 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7133 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 7134 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7135 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 7136 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7137 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 7138 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7139 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 7140 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 7141 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 7142 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 7143 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 7144 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 7146 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 7147 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 7206 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7207 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 7208 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7209 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 7210 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7211 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 7212 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7213 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 7214 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7215 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 7217 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7218 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 7219 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7220 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 7221 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7222 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 7223 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7224 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 7204 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 18595         1384067337771 Structure
(_unit VHDL (slice_32 0 7380 (structure 0 7436 ))
	(_version va7)
	(_time 1384067337772 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 2b29282f2a7c763d282c2d2b6d747928292c282d782d22)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268569)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7461 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 7461 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 7461 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 7462 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 7462 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 7462 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7463 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 7466 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 7469 (_entity (_out ))))
			)
		)
		(ccu20013
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 7472 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 7472 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 7472 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7473 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 7473 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 7473 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 7474 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 7474 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 7474 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 7475 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 7475 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 7475 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_20 0 7478 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 7481 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 7483 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_19 0 7485 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_cry_0_19 0 7488 (_component ccu20013 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20013)
		)
	)
	(_block WireDelay 0 7494 
		(_object
			(_process
				(line__7496(_architecture 0 0 7496 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__7497(_architecture 1 0 7497 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__7498(_architecture 2 0 7498 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__7499(_architecture 3 0 7499 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__7500(_architecture 4 0 7500 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__7501(_architecture 5 0 7501 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__7502(_architecture 6 0 7502 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__7503(_architecture 7 0 7503 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__7504(_architecture 8 0 7504 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 7508 
		(_object
			(_process
				(line__7510(_architecture 9 0 7510 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__7511(_architecture 10 0 7511 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__7512(_architecture 11 0 7512 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__7513(_architecture 12 0 7513 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7383 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7384 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7385 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7386 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7386 (_entity (_string \"SLICE_32"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7388 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7389 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7390 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7391 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7392 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7393 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 7394 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 7395 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7396 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7397 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7398 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7399 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7400 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7401 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7402 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7403 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7404 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7405 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7406 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7407 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7408 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7409 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7410 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7411 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7412 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7413 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7414 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7415 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7416 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7417 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7418 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7419 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7420 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7421 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7422 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7423 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7424 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 7426 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 7426 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 7426 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 7427 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 7427 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 7427 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 7428 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7428 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 7428 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 7429 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 7429 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 7429 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 7430 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 7430 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7439 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7440 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7441 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7442 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7443 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 7444 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7445 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 7446 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7447 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 7448 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7449 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 7450 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7451 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 7452 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 7453 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 7454 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 7455 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 7456 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 7458 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 7459 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 7518 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7519 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 7520 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7521 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 7522 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7523 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 7524 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7525 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 7526 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7527 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 7529 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7530 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 7531 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7532 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 7533 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7534 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 7535 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7536 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 7516 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 18595         1384067337796 Structure
(_unit VHDL (slice_33 0 7692 (structure 0 7748 ))
	(_version va7)
	(_time 1384067337797 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 4b4948494a1c165d484c4d4b0d141948484c484d184d42)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268583)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7773 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 7773 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 7773 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 7774 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 7774 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 7774 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7775 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 7778 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 7781 (_entity (_out ))))
			)
		)
		(ccu20013
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 7784 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 7784 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 7784 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7785 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 7785 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 7785 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 7786 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 7786 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 7786 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 7787 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 7787 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 7787 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_18 0 7790 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 7793 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 7795 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_17 0 7797 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_cry_0_17 0 7800 (_component ccu20013 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20013)
		)
	)
	(_block WireDelay 0 7806 
		(_object
			(_process
				(line__7808(_architecture 0 0 7808 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__7809(_architecture 1 0 7809 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__7810(_architecture 2 0 7810 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__7811(_architecture 3 0 7811 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__7812(_architecture 4 0 7812 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__7813(_architecture 5 0 7813 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__7814(_architecture 6 0 7814 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__7815(_architecture 7 0 7815 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__7816(_architecture 8 0 7816 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 7820 
		(_object
			(_process
				(line__7822(_architecture 9 0 7822 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__7823(_architecture 10 0 7823 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__7824(_architecture 11 0 7824 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__7825(_architecture 12 0 7825 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7695 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7696 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7697 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7698 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7698 (_entity (_string \"SLICE_33"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7700 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7701 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7702 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7703 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7704 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7705 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 7706 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 7707 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7708 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7709 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7710 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7711 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7712 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7713 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7714 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7715 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7716 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7717 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7718 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7719 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7720 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7721 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7722 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7723 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7724 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7725 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7726 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7727 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7728 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7729 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7730 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7731 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7732 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7733 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7734 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7735 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7736 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 7738 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 7738 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 7738 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 7739 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 7739 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 7739 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 7740 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7740 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 7740 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 7741 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 7741 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 7741 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 7742 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 7742 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7751 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7752 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7753 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7754 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7755 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 7756 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7757 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 7758 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7759 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 7760 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7761 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 7762 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7763 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 7764 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 7765 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 7766 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 7767 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 7768 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 7770 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 7771 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 7830 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7831 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 7832 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7833 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 7834 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7835 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 7836 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7837 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 7838 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7839 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 7841 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7842 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 7843 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7844 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 7845 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7846 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 7847 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7848 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 7828 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 18595         1384067337826 Structure
(_unit VHDL (slice_34 0 8004 (structure 0 8060 ))
	(_version va7)
	(_time 1384067337827 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 6a68696a683d377c696d6c6a2c3538696e6d696c396c63)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268595)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8085 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 8085 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 8085 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 8086 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 8086 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 8086 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 8087 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 8090 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 8093 (_entity (_out ))))
			)
		)
		(ccu20013
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 8096 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 8096 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 8096 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8097 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 8097 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 8097 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 8098 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 8098 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 8098 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 8099 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 8099 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 8099 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_16 0 8102 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 8105 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 8107 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_15 0 8109 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_cry_0_15 0 8112 (_component ccu20013 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20013)
		)
	)
	(_block WireDelay 0 8118 
		(_object
			(_process
				(line__8120(_architecture 0 0 8120 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__8121(_architecture 1 0 8121 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__8122(_architecture 2 0 8122 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__8123(_architecture 3 0 8123 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__8124(_architecture 4 0 8124 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__8125(_architecture 5 0 8125 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__8126(_architecture 6 0 8126 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__8127(_architecture 7 0 8127 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__8128(_architecture 8 0 8128 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 8132 
		(_object
			(_process
				(line__8134(_architecture 9 0 8134 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__8135(_architecture 10 0 8135 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__8136(_architecture 11 0 8136 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__8137(_architecture 12 0 8137 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8007 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8008 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8009 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8010 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8010 (_entity (_string \"SLICE_34"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8012 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8013 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8014 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8015 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8016 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8017 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 8018 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 8019 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 8020 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8021 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8022 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8023 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8024 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8025 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8026 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8027 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8028 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8029 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8030 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8031 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8032 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8033 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8034 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8035 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8036 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8037 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8038 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8039 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8040 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8041 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8042 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8043 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8044 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8045 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8046 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8047 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8048 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 8050 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 8050 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 8050 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 8051 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 8051 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 8051 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 8052 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8052 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 8052 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 8053 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 8053 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 8053 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 8054 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 8054 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8063 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8064 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8065 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8066 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8067 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 8068 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8069 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 8070 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8071 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 8072 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8073 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 8074 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8075 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 8076 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 8077 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 8078 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 8079 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 8080 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 8082 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 8083 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 8142 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8143 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 8144 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8145 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 8146 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8147 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 8148 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8149 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 8150 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8151 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 8153 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8154 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 8155 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8156 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 8157 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8158 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 8159 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 8160 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 8140 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 18595         1384067337847 Structure
(_unit VHDL (slice_35 0 8316 (structure 0 8372 ))
	(_version va7)
	(_time 1384067337848 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 797b7a78232e246f7a7e7f793f262b7a7c7e7a7f2a7f70)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268609)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8397 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 8397 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 8397 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 8398 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 8398 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 8398 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 8399 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 8402 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 8405 (_entity (_out ))))
			)
		)
		(ccu20013
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 8408 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 8408 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 8408 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8409 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 8409 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 8409 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 8410 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 8410 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 8410 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 8411 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 8411 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 8411 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_14 0 8414 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 8417 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 8419 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_13 0 8421 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_cry_0_13 0 8424 (_component ccu20013 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20013)
		)
	)
	(_block WireDelay 0 8430 
		(_object
			(_process
				(line__8432(_architecture 0 0 8432 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__8433(_architecture 1 0 8433 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__8434(_architecture 2 0 8434 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__8435(_architecture 3 0 8435 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__8436(_architecture 4 0 8436 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__8437(_architecture 5 0 8437 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__8438(_architecture 6 0 8438 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__8439(_architecture 7 0 8439 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__8440(_architecture 8 0 8440 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 8444 
		(_object
			(_process
				(line__8446(_architecture 9 0 8446 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__8447(_architecture 10 0 8447 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__8448(_architecture 11 0 8448 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__8449(_architecture 12 0 8449 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8319 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8320 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8321 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8322 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8322 (_entity (_string \"SLICE_35"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8324 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8325 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8326 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8327 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8328 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8329 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 8330 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 8331 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 8332 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8333 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8334 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8335 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8336 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8337 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8338 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8339 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8340 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8341 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8342 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8343 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8344 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8345 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8346 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8347 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8348 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8349 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8350 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8351 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8352 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8353 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8354 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8355 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8356 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8357 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8358 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8359 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8360 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 8362 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 8362 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 8362 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 8363 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 8363 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 8363 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 8364 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8364 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 8364 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 8365 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 8365 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 8365 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 8366 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 8366 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8375 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8376 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8377 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8378 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8379 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 8380 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8381 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 8382 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8383 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 8384 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8385 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 8386 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8387 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 8388 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 8389 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 8390 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 8391 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 8392 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 8394 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 8395 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 8454 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8455 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 8456 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8457 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 8458 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8459 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 8460 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8461 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 8462 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8463 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 8465 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8466 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 8467 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8468 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 8469 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8470 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 8471 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 8472 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 8452 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 18595         1384067337862 Structure
(_unit VHDL (slice_36 0 8628 (structure 0 8684 ))
	(_version va7)
	(_time 1384067337863 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 898b8a87d3ded49f8a8e8f89cfd6db8a8f8e8a8fda8f80)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268621)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8709 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 8709 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 8709 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 8710 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 8710 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 8710 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 8711 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 8714 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 8717 (_entity (_out ))))
			)
		)
		(ccu20013
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 8720 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 8720 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 8720 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8721 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 8721 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 8721 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 8722 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 8722 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 8722 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 8723 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 8723 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 8723 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_12 0 8726 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 8729 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 8731 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_11 0 8733 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_cry_0_11 0 8736 (_component ccu20013 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20013)
		)
	)
	(_block WireDelay 0 8742 
		(_object
			(_process
				(line__8744(_architecture 0 0 8744 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__8745(_architecture 1 0 8745 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__8746(_architecture 2 0 8746 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__8747(_architecture 3 0 8747 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__8748(_architecture 4 0 8748 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__8749(_architecture 5 0 8749 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__8750(_architecture 6 0 8750 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__8751(_architecture 7 0 8751 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__8752(_architecture 8 0 8752 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 8756 
		(_object
			(_process
				(line__8758(_architecture 9 0 8758 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__8759(_architecture 10 0 8759 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__8760(_architecture 11 0 8760 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__8761(_architecture 12 0 8761 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8631 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8632 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8633 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8634 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8634 (_entity (_string \"SLICE_36"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8636 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8637 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8638 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8639 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8640 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8641 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 8642 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 8643 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 8644 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8645 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8646 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8647 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8648 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8649 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8650 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8651 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8652 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8653 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8654 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8655 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8656 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8657 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8658 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8659 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8660 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8661 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8662 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8663 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8664 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8665 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8666 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8667 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8668 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8669 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8670 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8671 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8672 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 8674 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 8674 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 8674 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 8675 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 8675 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 8675 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 8676 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8676 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 8676 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 8677 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 8677 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 8677 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 8678 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 8678 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8687 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8688 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8689 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8690 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8691 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 8692 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8693 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 8694 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8695 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 8696 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8697 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 8698 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8699 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 8700 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 8701 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 8702 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 8703 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 8704 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 8706 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 8707 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 8766 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8767 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 8768 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8769 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 8770 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8771 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 8772 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8773 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 8774 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8775 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 8777 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8778 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 8779 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8780 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 8781 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8782 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 8783 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 8784 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 8764 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 18593         1384067337877 Structure
(_unit VHDL (slice_37 0 8940 (structure 0 8996 ))
	(_version va7)
	(_time 1384067337878 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 999b9a96c3cec48f9a9e9f99dfc6cb9a9e9e9a9fca9f90)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268633)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9021 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 9021 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 9021 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 9022 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 9022 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9022 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9023 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 9026 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 9029 (_entity (_out ))))
			)
		)
		(ccu20013
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 9032 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 9032 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 9032 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9033 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 9033 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 9033 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 9034 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 9034 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9034 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 9035 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 9035 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 9035 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_10 0 9038 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 9041 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 9043 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_9 0 9045 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_cry_0_9 0 9048 (_component ccu20013 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20013)
		)
	)
	(_block WireDelay 0 9054 
		(_object
			(_process
				(line__9056(_architecture 0 0 9056 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__9057(_architecture 1 0 9057 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__9058(_architecture 2 0 9058 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__9059(_architecture 3 0 9059 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__9060(_architecture 4 0 9060 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__9061(_architecture 5 0 9061 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__9062(_architecture 6 0 9062 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__9063(_architecture 7 0 9063 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__9064(_architecture 8 0 9064 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 9068 
		(_object
			(_process
				(line__9070(_architecture 9 0 9070 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__9071(_architecture 10 0 9071 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__9072(_architecture 11 0 9072 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__9073(_architecture 12 0 9073 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8943 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8944 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8945 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8946 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8946 (_entity (_string \"SLICE_37"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8948 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8949 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8950 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8951 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8952 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8953 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 8954 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 8955 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 8956 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8957 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8958 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8959 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8960 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8961 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8962 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8963 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8964 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8965 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8966 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8967 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8968 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8969 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8970 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8971 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8972 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8973 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8974 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8975 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8976 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8977 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8978 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8979 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8980 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8981 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8982 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8983 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8984 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 8986 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 8986 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 8986 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 8987 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 8987 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 8987 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 8988 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8988 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 8988 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 8989 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 8989 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 8989 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 8990 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 8990 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8999 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9000 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9001 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9002 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9003 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 9004 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9005 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 9006 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9007 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 9008 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9009 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 9010 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9011 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 9012 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 9013 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 9014 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 9015 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 9016 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 9018 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 9019 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 9078 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9079 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 9080 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9081 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 9082 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9083 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 9084 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9085 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 9086 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9087 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 9089 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9090 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 9091 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9092 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 9093 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9094 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 9095 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9096 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 9076 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 18592         1384067337893 Structure
(_unit VHDL (slice_38 0 9252 (structure 0 9308 ))
	(_version va7)
	(_time 1384067337894 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code a8aaabfff3fff5beabafaea8eef7faaba0afabaefbaea1)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268646)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9333 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 9333 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 9333 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 9334 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 9334 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9334 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9335 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 9338 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 9341 (_entity (_out ))))
			)
		)
		(ccu20013
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 9344 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 9344 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 9344 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9345 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 9345 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 9345 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 9346 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 9346 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9346 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 9347 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 9347 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 9347 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_8 0 9350 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 9353 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 9355 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_7 0 9357 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_cry_0_7 0 9360 (_component ccu20013 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20013)
		)
	)
	(_block WireDelay 0 9366 
		(_object
			(_process
				(line__9368(_architecture 0 0 9368 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__9369(_architecture 1 0 9369 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__9370(_architecture 2 0 9370 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__9371(_architecture 3 0 9371 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__9372(_architecture 4 0 9372 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__9373(_architecture 5 0 9373 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__9374(_architecture 6 0 9374 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__9375(_architecture 7 0 9375 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__9376(_architecture 8 0 9376 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 9380 
		(_object
			(_process
				(line__9382(_architecture 9 0 9382 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__9383(_architecture 10 0 9383 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__9384(_architecture 11 0 9384 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__9385(_architecture 12 0 9385 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9255 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9256 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9257 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9258 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9258 (_entity (_string \"SLICE_38"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9260 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9261 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9262 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9263 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9264 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9265 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 9266 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 9267 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9268 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9269 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9270 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9271 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9272 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9273 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9274 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9275 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9276 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9277 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9278 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9279 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9280 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9281 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9282 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9283 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9284 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9285 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9286 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9287 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9288 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9289 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9290 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9291 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9292 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9293 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9294 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9295 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9296 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 9298 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 9298 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 9298 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 9299 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 9299 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 9299 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 9300 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9300 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 9300 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 9301 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 9301 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 9301 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 9302 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 9302 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9311 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9312 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9313 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9314 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9315 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 9316 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9317 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 9318 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9319 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 9320 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9321 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 9322 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9323 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 9324 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 9325 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 9326 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 9327 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 9328 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 9330 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 9331 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 9390 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9391 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 9392 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9393 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 9394 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9395 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 9396 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9397 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 9398 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9399 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 9401 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9402 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 9403 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9404 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 9405 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9406 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 9407 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9408 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 9388 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 18592         1384067337910 Structure
(_unit VHDL (slice_39 0 9564 (structure 0 9620 ))
	(_version va7)
	(_time 1384067337911 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code b8babbece3efe5aebbbfbeb8fee7eabbb1bfbbbeebbeb1)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268659)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9645 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 9645 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 9645 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 9646 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 9646 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9646 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9647 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 9650 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 9653 (_entity (_out ))))
			)
		)
		(ccu20013
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 9656 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 9656 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 9656 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9657 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 9657 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 9657 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 9658 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 9658 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9658 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 9659 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 9659 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 9659 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_6 0 9662 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 9665 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 9667 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_5 0 9669 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_cry_0_5 0 9672 (_component ccu20013 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20013)
		)
	)
	(_block WireDelay 0 9678 
		(_object
			(_process
				(line__9680(_architecture 0 0 9680 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__9681(_architecture 1 0 9681 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__9682(_architecture 2 0 9682 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__9683(_architecture 3 0 9683 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__9684(_architecture 4 0 9684 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__9685(_architecture 5 0 9685 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__9686(_architecture 6 0 9686 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__9687(_architecture 7 0 9687 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__9688(_architecture 8 0 9688 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 9692 
		(_object
			(_process
				(line__9694(_architecture 9 0 9694 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__9695(_architecture 10 0 9695 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__9696(_architecture 11 0 9696 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__9697(_architecture 12 0 9697 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9567 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9568 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9569 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9570 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9570 (_entity (_string \"SLICE_39"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9572 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9573 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9574 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9575 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9576 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9577 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 9578 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 9579 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9580 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9581 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9582 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9583 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9584 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9585 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9586 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9587 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9588 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9589 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9590 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9591 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9592 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9593 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9594 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9595 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9596 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9597 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9598 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9599 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9600 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9601 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9602 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9603 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9604 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9605 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9606 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9607 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9608 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 9610 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 9610 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 9610 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 9611 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 9611 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 9611 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 9612 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9612 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 9612 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 9613 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 9613 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 9613 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 9614 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 9614 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9623 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9624 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9625 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9626 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9627 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 9628 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9629 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 9630 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9631 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 9632 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9633 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 9634 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9635 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 9636 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 9637 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 9638 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 9639 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 9640 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 9642 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 9643 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 9702 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9703 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 9704 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9705 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 9706 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9707 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 9708 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9709 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 9710 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9711 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 9713 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9714 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 9715 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9716 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 9717 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9718 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 9719 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9720 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 9700 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 18622         1384067337923 Structure
(_unit VHDL (slice_40 0 9876 (structure 0 9932 ))
	(_version va7)
	(_time 1384067337924 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code c7c5c49293909ad1c4c0c1c7819892c4c7c0c4c194c1ce)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268673)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9957 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 9957 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 9957 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 9958 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 9958 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9958 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9959 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 9962 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 9965 (_entity (_out ))))
			)
		)
		(ccu20013
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 9968 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 9968 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 9968 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9969 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 9969 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 9969 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 9970 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 9970 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9970 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 9971 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 9971 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 9971 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_4 0 9974 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 9977 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 9979 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_3 0 9981 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_cry_0_3 0 9984 (_component ccu20013 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20013)
		)
	)
	(_block WireDelay 0 9990 
		(_object
			(_process
				(line__9992(_architecture 0 0 9992 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__9993(_architecture 1 0 9993 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__9994(_architecture 2 0 9994 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__9995(_architecture 3 0 9995 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__9996(_architecture 4 0 9996 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__9997(_architecture 5 0 9997 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__9998(_architecture 6 0 9998 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__9999(_architecture 7 0 9999 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__10000(_architecture 8 0 10000 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 10004 
		(_object
			(_process
				(line__10006(_architecture 9 0 10006 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__10007(_architecture 10 0 10007 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__10008(_architecture 11 0 10008 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__10009(_architecture 12 0 10009 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9879 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9880 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9881 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9882 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9882 (_entity (_string \"SLICE_40"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9884 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9885 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9886 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9887 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9888 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9889 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 9890 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 9891 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9892 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9893 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9894 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9895 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9896 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9897 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9898 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9899 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9900 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9901 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9902 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9903 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9904 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9905 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9906 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9907 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9908 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9909 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9910 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9911 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9912 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9913 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9914 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9915 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9916 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9917 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9918 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9919 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9920 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 9922 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 9922 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 9922 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 9923 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 9923 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 9923 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 9924 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9924 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 9924 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 9925 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 9925 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 9925 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 9926 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 9926 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9935 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9936 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9937 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9938 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9939 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 9940 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9941 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 9942 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9943 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 9944 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9945 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 9946 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9947 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 9948 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 9949 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 9950 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 9951 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 9952 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 9954 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 9955 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 10014 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10015 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 10016 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10017 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 10018 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10019 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 10020 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10021 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 10022 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10023 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 10025 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10026 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 10027 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10028 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 10029 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10030 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 10031 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10032 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 10012 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 18743         1384067337940 Structure
(_unit VHDL (slice_41 0 10188 (structure 0 10244 ))
	(_version va7)
	(_time 1384067337941 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code d7d5d48583808ac1d4d0d1d7918882d4d6d0d4d184d1de)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268686)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 10269 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 10269 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 10269 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 10270 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 10270 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 10270 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 10271 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 10274 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 10277 (_entity (_out ))))
			)
		)
		(ccu20013
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 10280 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 10280 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 10280 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 10281 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 10281 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 10281 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 10282 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 10282 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 10282 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 10283 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 10283 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 10283 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_2 0 10286 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 10289 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 10291 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_1 0 10293 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_cry_0_1 0 10296 (_component ccu20013 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20013)
		)
	)
	(_block WireDelay 0 10302 
		(_object
			(_process
				(line__10304(_architecture 0 0 10304 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__10305(_architecture 1 0 10305 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__10306(_architecture 2 0 10306 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__10307(_architecture 3 0 10307 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__10308(_architecture 4 0 10308 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__10309(_architecture 5 0 10309 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__10310(_architecture 6 0 10310 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__10311(_architecture 7 0 10311 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__10312(_architecture 8 0 10312 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 10316 
		(_object
			(_process
				(line__10318(_architecture 9 0 10318 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__10319(_architecture 10 0 10319 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__10320(_architecture 11 0 10320 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__10321(_architecture 12 0 10321 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10191 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10192 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10193 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10194 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10194 (_entity (_string \"SLICE_41"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10196 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10197 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10198 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10199 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10200 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10201 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 10202 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 10203 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 10204 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10205 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10206 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10207 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10208 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10209 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10210 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10211 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10212 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10213 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10214 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10215 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10216 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10217 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10218 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10219 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10220 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10221 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10222 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10223 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10224 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10225 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10226 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10227 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10228 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10229 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10230 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10231 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10232 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 10234 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 10234 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 10234 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 10235 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 10235 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 10235 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10236 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10236 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 10236 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 10237 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 10237 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 10237 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 10238 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 10238 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10247 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10248 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10249 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10250 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10251 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 10252 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10253 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 10254 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10255 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 10256 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10257 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 10258 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10259 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 10260 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 10261 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 10262 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 10263 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 10264 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 10266 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 10267 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 10326 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10327 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 10328 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10329 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 10330 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10331 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 10332 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10333 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 10334 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10335 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 10337 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10338 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 10339 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10340 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 10341 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10342 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 10343 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10344 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 10324 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 2535          1384067337949 Structure
(_unit VHDL (lut4 0 10500 (structure 0 10508 ))
	(_version va7)
	(_time 1384067337950 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code e7e4b4b5e5b1b7f4e2e3a4bcb3e0e3e4e3e1b4e0e2)
	(_entity
		(_time 1384067268697)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 10510 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000011000000110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000011000000110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 10501 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 10501 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 10501 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 10501 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10502 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 2539          1384067337955 Structure
(_unit VHDL (lut40014 0 10521 (structure 0 10529 ))
	(_version va7)
	(_time 1384067337956 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code e7e4b4b5e5b1b7f4e2e6f7b8b6e4e6e4e3e1b4e0e2)
	(_entity
		(_time 1384067268704)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 10531 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0101000101010001"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0101000101010001"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 10522 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 10522 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 10522 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 10522 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10523 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 18316         1384067337965 Structure
(_unit VHDL (sr_16_0_slice_42 0 10542 (structure 0 10592 ))
	(_version va7)
	(_time 1384067337966 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code f6f4f5a7f2a2f4e5f7f4f1a0b0a9a7f3a0f1f5f0a5f0ff)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268710)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut4
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 10632 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 10632 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 10632 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 10632 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10633 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 10626 (_entity (_out ))))
			)
		)
		(lut40014
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 10636 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 10636 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 10636 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 10636 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10637 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 10618 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 10618 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 10618 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 10619 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 10619 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 10619 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 10620 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 10623 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 10629 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10629 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_data_RNO_1 0 10640 (_component lut4 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut4)
		)
	)
	(_instantiation DRIVEGND 0 10642 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_data_RNO_0 0 10644 (_component lut40014 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40014)
		)
	)
	(_instantiation SR_16_0_data_1 0 10646 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 10649 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 10651 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation SR_16_0_data_0 0 10653 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_block WireDelay 0 10658 
		(_object
			(_process
				(line__10660(_architecture 0 0 10660 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__10661(_architecture 1 0 10661 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__10662(_architecture 2 0 10662 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__10663(_architecture 3 0 10663 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__10664(_architecture 4 0 10664 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__10665(_architecture 5 0 10665 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
				(line__10666(_architecture 6 0 10666 (_procedure_call (_simple)(_target(20))(_sensitivity(6)))))
				(line__10667(_architecture 7 0 10667 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
				(line__10668(_architecture 8 0 10668 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__10669(_architecture 9 0 10669 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 10673 
		(_object
			(_process
				(line__10675(_architecture 10 0 10675 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__10676(_architecture 11 0 10676 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__10677(_architecture 12 0 10677 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__10678(_architecture 13 0 10678 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10545 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10546 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10547 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10548 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10548 (_entity (_string \"SR_16_0_SLICE_42"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10550 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10551 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10552 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10553 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10554 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10555 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10556 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10557 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 10558 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 10559 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10560 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10561 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10562 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10563 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10564 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10565 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10566 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10567 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10568 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10569 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10570 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10571 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10572 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10573 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10574 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10575 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10576 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10577 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10578 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10579 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10580 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 10582 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 10582 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 10582 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 10583 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 10583 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 10583 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 10584 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 10584 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10584 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10585 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 10585 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 10585 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 10586 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 10586 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10595 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10596 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10597 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10598 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10599 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10600 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10601 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 10602 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10603 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 10604 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10605 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 10606 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10607 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 10608 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 10609 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 10610 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 10611 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 10612 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 10614 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 10615 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 10616 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 10683 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10684 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 10685 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10686 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 10687 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10688 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 10689 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10690 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 10692 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10693 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 10694 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10695 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 10696 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10697 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 10698 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10699 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 14 0 10681 (_process (_simple)(_target(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(18)(19)(21)(23)(25)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 15 -1
	)
)
I 000050 55 2539          1384067337972 Structure
(_unit VHDL (lut40015 0 10829 (structure 0 10837 ))
	(_version va7)
	(_time 1384067337973 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code f6f5a5a7f5a0a6e5f3f7e6a9a7f5f7f5f3f0a5f1f3)
	(_entity
		(_time 1384067268726)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 10839 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1110111111101111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1110111111101111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 10830 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 10830 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 10830 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 10830 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10831 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 17862         1384067337982 Structure
(_unit VHDL (sr_16_0_slice_43 0 10850 (structure 0 10900 ))
	(_version va7)
	(_time 1384067337983 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 06040401025204150704010b405957035001050055000f)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268733)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40015
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 10940 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 10940 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 10940 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 10940 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10941 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 10934 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 10926 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 10926 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 10926 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 10927 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 10927 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 10927 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 10928 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 10931 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 10937 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10937 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_data_RNO_11 0 10944 (_component lut40015 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40015)
		)
	)
	(_instantiation DRIVEGND 0 10946 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_data_RNO_2 0 10948 (_component lut40015 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40015)
		)
	)
	(_instantiation SR_16_0_data_11 0 10950 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 10953 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 10955 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation SR_16_0_data_2 0 10957 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_block WireDelay 0 10962 
		(_object
			(_process
				(line__10964(_architecture 0 0 10964 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__10965(_architecture 1 0 10965 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__10966(_architecture 2 0 10966 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__10967(_architecture 3 0 10967 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__10968(_architecture 4 0 10968 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__10969(_architecture 5 0 10969 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
				(line__10970(_architecture 6 0 10970 (_procedure_call (_simple)(_target(20))(_sensitivity(6)))))
				(line__10971(_architecture 7 0 10971 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
				(line__10972(_architecture 8 0 10972 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__10973(_architecture 9 0 10973 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 10977 
		(_object
			(_process
				(line__10979(_architecture 10 0 10979 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__10980(_architecture 11 0 10980 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__10981(_architecture 12 0 10981 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__10982(_architecture 13 0 10982 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10853 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10854 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10855 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10856 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10856 (_entity (_string \"SR_16_0_SLICE_43"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10858 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10859 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10860 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10861 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10862 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10863 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10864 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10865 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 10866 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 10867 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10868 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10869 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10870 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10871 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10872 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10873 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10874 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10875 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10876 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10877 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10878 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10879 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10880 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10881 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10882 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10883 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10884 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10885 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10886 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10887 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10888 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 10890 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 10890 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 10890 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 10891 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 10891 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 10891 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 10892 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 10892 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10892 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10893 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 10893 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 10893 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 10894 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 10894 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10903 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10904 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10905 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10906 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10907 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10908 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10909 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 10910 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10911 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 10912 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10913 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 10914 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10915 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 10916 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 10917 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 10918 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 10919 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 10920 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 10922 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 10923 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 10924 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 10987 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10988 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 10989 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10990 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 10991 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10992 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 10993 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10994 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 10996 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10997 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 10998 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10999 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 11000 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11001 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 11002 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 11003 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 14 0 10985 (_process (_simple)(_target(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(18)(19)(21)(23)(25)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 15 -1
	)
)
I 000050 55 2539          1384067337992 Structure
(_unit VHDL (lut40016 0 11133 (structure 0 11141 ))
	(_version va7)
	(_time 1384067337993 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 060554010550561503071659570507050000550103)
	(_entity
		(_time 1384067268746)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 11143 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1011101110111011"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1011101110111011"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 11134 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 11134 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 11134 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 11134 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11135 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 2539          1384067337998 Structure
(_unit VHDL (lut40017 0 11154 (structure 0 11162 ))
	(_version va7)
	(_time 1384067337999 2013.11.09 23:08:57)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 15164713154345061014054a441614161213461210)
	(_entity
		(_time 1384067268753)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 11164 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111010011110100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111010011110100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 11155 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 11155 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 11155 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 11155 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11156 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 17785         1384067338010 Structure
(_unit VHDL (sr_16_0_slice_44 0 11175 (structure 0 11223 ))
	(_version va7)
	(_time 1384067338011 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 252727202271273624272225637a74207322262376232c)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268759)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40016
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 11262 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 11262 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 11262 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 11262 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11263 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 11256 (_entity (_out ))))
			)
		)
		(lut40017
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 11266 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 11266 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 11266 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 11266 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11267 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11248 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11248 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 11248 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 11249 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 11249 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11249 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 11250 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 11253 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 11259 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11259 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_data_RNO_5 0 11270 (_component lut40016 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40016)
		)
	)
	(_instantiation DRIVEGND 0 11272 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_current_state_ns_i_o3_2 0 11274 (_component lut40017 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40017)
		)
	)
	(_instantiation SR_16_0_data_5 0 11276 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 11279 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 11281 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation SR_16_0_data_4 0 11283 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_block WireDelay 0 11288 
		(_object
			(_process
				(line__11290(_architecture 0 0 11290 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__11291(_architecture 1 0 11291 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__11292(_architecture 2 0 11292 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__11293(_architecture 3 0 11293 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__11294(_architecture 4 0 11294 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__11295(_architecture 5 0 11295 (_procedure_call (_simple)(_target(18))(_sensitivity(5)))))
				(line__11296(_architecture 6 0 11296 (_procedure_call (_simple)(_target(20))(_sensitivity(6)))))
				(line__11297(_architecture 7 0 11297 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
				(line__11298(_architecture 8 0 11298 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 11302 
		(_object
			(_process
				(line__11304(_architecture 9 0 11304 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__11305(_architecture 10 0 11305 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__11306(_architecture 11 0 11306 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__11307(_architecture 12 0 11307 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 11178 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 11179 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 11180 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 11181 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 11181 (_entity (_string \"SR_16_0_SLICE_44"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11183 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11184 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11185 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11186 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11187 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11188 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11189 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 11190 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 11191 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11192 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11193 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11194 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11195 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11196 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11197 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11198 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11199 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11200 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11201 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11202 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11203 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11204 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11205 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11206 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11207 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11208 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11209 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11210 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11211 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11213 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11213 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11213 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11214 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11214 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11214 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11215 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11215 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11215 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11216 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11216 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11216 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11217 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11226 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11227 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11228 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11229 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11230 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11231 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 11232 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11233 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 11234 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11235 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 11236 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11237 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 11238 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 11239 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 11240 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 11241 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 11242 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 11244 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 11245 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 11246 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 11312 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11313 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 11314 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11315 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 11316 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11317 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 11318 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11319 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 11321 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11322 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 11323 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11324 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 11325 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11326 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 11327 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 11328 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 11310 (_process (_simple)(_target(9)(10)(11)(12))(_sensitivity(13)(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 2539          1384067338021 Structure
(_unit VHDL (lut40018 0 11455 (structure 0 11463 ))
	(_version va7)
	(_time 1384067338022 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 25267720257375362024357a742624262d23762220)
	(_entity
		(_time 1384067268771)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 11465 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0010000000100000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0010000000100000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 11456 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 11456 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 11456 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 11456 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11457 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 2539          1384067338028 Structure
(_unit VHDL (lut40019 0 11476 (structure 0 11484 ))
	(_version va7)
	(_time 1384067338029 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 35366731356365263034256a643634363c33663230)
	(_entity
		(_time 1384067268777)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 11486 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000111000001110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000111000001110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 11477 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 11477 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 11477 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 11477 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11478 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 18328         1384067338041 Structure
(_unit VHDL (sr_16_0_slice_45 0 11497 (structure 0 11547 ))
	(_version va7)
	(_time 1384067338042 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 444646474210465745464312021b15411243474217424d)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268783)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40018
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 11587 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 11587 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 11587 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 11587 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11588 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 11581 (_entity (_out ))))
			)
		)
		(lut40019
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 11591 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 11591 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 11591 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 11591 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11592 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11573 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11573 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 11573 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 11574 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 11574 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11574 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 11575 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 11578 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 11584 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11584 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_data_RNO_8 0 11595 (_component lut40018 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40018)
		)
	)
	(_instantiation DRIVEGND 0 11597 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_data_RNO_6 0 11599 (_component lut40019 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40019)
		)
	)
	(_instantiation SR_16_0_data_8 0 11601 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 11604 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 11606 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation SR_16_0_data_6 0 11608 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_block WireDelay 0 11613 
		(_object
			(_process
				(line__11615(_architecture 0 0 11615 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__11616(_architecture 1 0 11616 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__11617(_architecture 2 0 11617 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__11618(_architecture 3 0 11618 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__11619(_architecture 4 0 11619 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__11620(_architecture 5 0 11620 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
				(line__11621(_architecture 6 0 11621 (_procedure_call (_simple)(_target(20))(_sensitivity(6)))))
				(line__11622(_architecture 7 0 11622 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
				(line__11623(_architecture 8 0 11623 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__11624(_architecture 9 0 11624 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 11628 
		(_object
			(_process
				(line__11630(_architecture 10 0 11630 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__11631(_architecture 11 0 11631 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__11632(_architecture 12 0 11632 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__11633(_architecture 13 0 11633 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 11500 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 11501 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 11502 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 11503 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 11503 (_entity (_string \"SR_16_0_SLICE_45"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11505 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11506 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11507 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11508 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11509 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11510 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11511 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11512 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 11513 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 11514 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11515 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11516 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11517 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11518 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11519 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11520 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11521 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11522 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11523 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11524 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11525 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11526 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11527 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11528 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11529 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11530 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11531 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11532 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11533 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11534 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11535 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11537 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11537 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11537 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11538 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11538 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11538 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11539 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11539 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11539 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11540 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11540 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11540 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11541 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11541 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11550 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11551 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11552 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11553 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11554 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11555 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11556 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 11557 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11558 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 11559 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11560 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 11561 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11562 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 11563 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 11564 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 11565 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 11566 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 11567 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 11569 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 11570 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 11571 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 11638 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11639 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 11640 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11641 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 11642 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11643 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 11644 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11645 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 11647 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11648 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 11649 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11650 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 11651 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11652 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 11653 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 11654 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 14 0 11636 (_process (_simple)(_target(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(18)(19)(21)(23)(25)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 15 -1
	)
)
I 000050 55 2539          1384067338053 Structure
(_unit VHDL (lut40020 0 11784 (structure 0 11792 ))
	(_version va7)
	(_time 1384067338054 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 44471647451214574145541b154746474442174341)
	(_entity
		(_time 1384067268795)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 11794 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1101111111011111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1101111111011111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 11785 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 11785 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 11785 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 11785 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11786 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 2539          1384067338059 Structure
(_unit VHDL (lut40021 0 11805 (structure 0 11813 ))
	(_version va7)
	(_time 1384067338060 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 54570656550204475155440b055756575552075351)
	(_entity
		(_time 1384067268801)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 11815 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0001000100010001"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0001000100010001"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 11806 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 11806 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 11806 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 11806 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11807 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 17787         1384067338069 Structure
(_unit VHDL (sr_16_0_slice_46 0 11826 (structure 0 11874 ))
	(_version va7)
	(_time 1384067338070 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 545656565200564755565354120b05510253575207525d)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268807)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40020
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 11913 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 11913 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 11913 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 11913 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11914 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 11907 (_entity (_out ))))
			)
		)
		(lut40021
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 11917 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 11917 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 11917 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 11917 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11918 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11899 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11899 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 11899 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 11900 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 11900 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11900 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 11901 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 11904 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 11910 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11910 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_data_RNO_12 0 11921 (_component lut40020 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40020)
		)
	)
	(_instantiation DRIVEGND 0 11923 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_un8_spi_packet_0_a2_92 0 11925 (_component lut40021 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40021)
		)
	)
	(_instantiation SR_16_0_data_12 0 11927 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 11930 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 11932 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation SR_16_0_data_10 0 11934 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_block WireDelay 0 11939 
		(_object
			(_process
				(line__11941(_architecture 0 0 11941 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__11942(_architecture 1 0 11942 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__11943(_architecture 2 0 11943 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__11944(_architecture 3 0 11944 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__11945(_architecture 4 0 11945 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__11946(_architecture 5 0 11946 (_procedure_call (_simple)(_target(18))(_sensitivity(5)))))
				(line__11947(_architecture 6 0 11947 (_procedure_call (_simple)(_target(20))(_sensitivity(6)))))
				(line__11948(_architecture 7 0 11948 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
				(line__11949(_architecture 8 0 11949 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 11953 
		(_object
			(_process
				(line__11955(_architecture 9 0 11955 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__11956(_architecture 10 0 11956 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__11957(_architecture 11 0 11957 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__11958(_architecture 12 0 11958 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 11829 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 11830 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 11831 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 11832 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 11832 (_entity (_string \"SR_16_0_SLICE_46"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11834 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11835 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11836 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11837 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11838 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11839 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11840 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 11841 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 11842 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11843 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11844 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11845 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11846 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11847 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11848 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11849 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11850 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11851 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11852 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11853 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11854 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11855 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11856 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11857 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11858 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11859 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11860 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11861 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11862 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11864 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11864 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11864 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11865 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11865 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11865 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11866 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11866 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11866 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11867 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11867 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11867 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11868 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11877 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11878 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11879 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11880 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11881 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11882 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 11883 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11884 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 11885 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11886 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 11887 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11888 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 11889 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 11890 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 11891 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 11892 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 11893 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 11895 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 11896 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 11897 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 11963 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11964 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 11965 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11966 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 11967 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11968 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 11969 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11970 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 11972 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11973 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 11974 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11975 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 11976 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11977 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 11978 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 11979 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 11961 (_process (_simple)(_target(9)(10)(11)(12))(_sensitivity(13)(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 2539          1384067338079 Structure
(_unit VHDL (lut40022 0 12106 (structure 0 12114 ))
	(_version va7)
	(_time 1384067338080 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 63603162653533706662733c326061606165306466)
	(_entity
		(_time 1384067268818)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 12116 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0010001000100010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0010001000100010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12107 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12107 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12107 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12107 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12108 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 17238         1384067338091 Structure
(_unit VHDL (sr_16_0_slice_47 0 12127 (structure 0 12172 ))
	(_version va7)
	(_time 1384067338092 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 737171737227716072717522352c22762574707520757a)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268826)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40021
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12210 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12210 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12210 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12210 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12211 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 12204 (_entity (_out ))))
			)
		)
		(lut40022
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12214 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12214 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12214 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12214 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12215 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 12196 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 12196 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 12196 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 12197 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 12197 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 12197 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 12198 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 12201 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 12207 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12207 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_un8_spi_packet_a3_76 0 12218 (_component lut40021 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40021)
		)
	)
	(_instantiation DRIVEGND 0 12220 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_un8_spi_packet_a3_75 0 12222 (_component lut40022 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40022)
		)
	)
	(_instantiation SR_16_0_data_14 0 12224 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 12227 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 12229 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation SR_16_0_data_13 0 12231 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_block WireDelay 0 12236 
		(_object
			(_process
				(line__12238(_architecture 0 0 12238 (_procedure_call (_simple)(_target(12))(_sensitivity(0)))))
				(line__12239(_architecture 1 0 12239 (_procedure_call (_simple)(_target(13))(_sensitivity(1)))))
				(line__12240(_architecture 2 0 12240 (_procedure_call (_simple)(_target(14))(_sensitivity(2)))))
				(line__12241(_architecture 3 0 12241 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__12242(_architecture 4 0 12242 (_procedure_call (_simple)(_target(16))(_sensitivity(4)))))
				(line__12243(_architecture 5 0 12243 (_procedure_call (_simple)(_target(18))(_sensitivity(5)))))
				(line__12244(_architecture 6 0 12244 (_procedure_call (_simple)(_target(20))(_sensitivity(6)))))
				(line__12245(_architecture 7 0 12245 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 12249 
		(_object
			(_process
				(line__12251(_architecture 8 0 12251 (_procedure_call (_simple)(_target(17))(_sensitivity(16)))))
				(line__12252(_architecture 9 0 12252 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__12253(_architecture 10 0 12253 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__12254(_architecture 11 0 12254 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 12130 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 12131 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 12132 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 12133 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 12133 (_entity (_string \"SR_16_0_SLICE_47"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12135 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12136 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12137 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12138 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12139 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12140 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 12141 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 12142 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12143 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12144 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12145 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12146 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12147 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12148 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12149 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12150 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12151 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12152 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12153 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12154 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12155 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12156 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12157 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12158 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12159 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12160 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12161 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 12163 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 12163 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 12163 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 12164 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 12164 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 12164 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 12165 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12165 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 12165 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 12166 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 12166 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 12166 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12175 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12176 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12177 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12178 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12179 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 12180 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12181 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 12182 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12183 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 12184 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12185 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 12186 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 12187 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 12188 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 12189 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 12190 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 12192 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 12193 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 12194 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 12259 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12260 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 12261 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12262 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 12263 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12264 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 12265 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12266 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 12268 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 12269 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 12270 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 12271 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 12272 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 12273 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 12274 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 12275 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 12 0 12257 (_process (_simple)(_target(8)(9)(10)(11))(_sensitivity(12)(13)(14)(15)(17)(19)(21)(23)(24)(25)(26)(27))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 13 -1
	)
)
I 000050 55 2539          1384067338100 Structure
(_unit VHDL (lut40023 0 12399 (structure 0 12407 ))
	(_version va7)
	(_time 1384067338101 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 73702173752523607672632c227071707075207476)
	(_entity
		(_time 1384067268838)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 12409 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000000000001"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000000000001"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12400 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12400 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12400 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12400 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12401 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 2539          1384067338106 Structure
(_unit VHDL (lut40024 0 12420 (structure 0 12428 ))
	(_version va7)
	(_time 1384067338107 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 8380d18c85d5d390868293dcd28081808785d08486)
	(_entity
		(_time 1384067268844)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 12430 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0101010101010101"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0101010101010101"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12421 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12421 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12421 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12421 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12422 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 14509         1384067338114 Structure
(_unit VHDL (sr_16_0_slice_49 0 12441 (structure 0 12479 ))
	(_version va7)
	(_time 1384067338115 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 8381818c82d78190d1d495da84808386d5848085d0)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268850)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40023
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12513 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12513 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12513 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12513 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12514 (_entity (_out ))))
			)
		)
		(lut40024
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12517 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12517 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12517 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12517 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12518 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 12502 (_entity (_out ))))
			)
		)
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 12505 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 12505 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 12505 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 12506 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 12506 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 12506 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 12507 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 12499 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 12510 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12510 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_state_next6lto30_i_a2_19 0 12521 (_component lut40023 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40023)
		)
	)
	(_instantiation SR_16_0_shift_count_RNO_0 0 12523 (_component lut40024 )
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40024)
		)
	)
	(_instantiation DRIVEGND 0 12525 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_0 0 12527 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 12530 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 12532 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_block WireDelay 0 12536 
		(_object
			(_process
				(line__12538(_architecture 0 0 12538 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__12539(_architecture 1 0 12539 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__12540(_architecture 2 0 12540 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__12541(_architecture 3 0 12541 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__12542(_architecture 4 0 12542 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__12543(_architecture 5 0 12543 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__12544(_architecture 6 0 12544 (_procedure_call (_simple)(_target(17))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 12548 
		(_object
			(_process
				(line__12550(_architecture 7 0 12550 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__12551(_architecture 8 0 12551 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 12444 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 12445 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 12446 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 12447 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 12447 (_entity (_string \"SR_16_0_SLICE_49"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12449 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12450 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12451 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12452 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12453 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12454 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 12455 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12456 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12457 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12458 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12459 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12460 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12461 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12462 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12463 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12464 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12465 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12466 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12467 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12468 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 12470 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 12470 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 12470 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 12471 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 12471 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 12471 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12472 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 12472 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 12472 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 12473 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12482 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12483 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12484 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12485 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12486 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12487 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 12488 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12489 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 12490 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 12491 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 12492 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 12493 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 12495 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 12496 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 12497 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 12556 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12557 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 12558 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12559 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 12560 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12561 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 12563 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 12564 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 12565 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 12566 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 12554 (_process (_simple)(_target(7)(8)(9))(_sensitivity(10)(11)(12)(13)(14)(16)(18)(19)(20)(21))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(12358 )
		(12369 )
		(12614 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 2539          1384067338123 Structure
(_unit VHDL (lut40025 0 12649 (structure 0 12657 ))
	(_version va7)
	(_time 1384067338124 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 9291c09c95c4c281979382cdc39190919794c19597)
	(_entity
		(_time 1384067268860)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 12659 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12650 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12650 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12650 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12650 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12651 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 2907          1384067338129 Structure
(_unit VHDL (vmuxregsre0026 0 12670 (structure 0 12679 ))
	(_version va7)
	(_time 1384067338130 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 9290959dc4c4c3859b9680c8c69495959195909497)
	(_entity
		(_time 1384067268867)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.fl1p3iy
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1572 1 811 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d0 ~extieee.std_logic_1164.STD_LOGIC 1 813 (_entity (_in ((i 1))))))
				(_port (_internal d1 ~extieee.std_logic_1164.STD_LOGIC 1 814 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 815 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 1 816 (_entity (_in ((i 1))))))
				(_port (_internal sd ~extieee.std_logic_1164.STD_LOGIC 1 817 (_entity (_in ((i 1))))))
				(_port (_internal cd ~extieee.std_logic_1164.STD_LOGIC 1 818 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 819 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 12681 (_component .machxo2.components.fl1p3iy )
		(_generic
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fl1p3iy)
			(_generic
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 12671 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 12671 (_entity (_in ))))
		(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 12671 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 12672 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 12672 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 12672 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 12673 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1572 (machxo2 components ~STRING~1572)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 13363         1384067338138 Structure
(_unit VHDL (slice_50 0 12692 (structure 0 12728 ))
	(_version va7)
	(_time 1384067338139 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code a2a0a0f5f3f5ffb4f5a5b7fba5a1a7a1a2a5a1a4f1)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268874)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40025
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12755 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12755 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12755 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12755 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12756 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 12748 (_entity (_out ))))
			)
		)
		(lut40024
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12751 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12751 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12751 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12751 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12752 (_entity (_out ))))
			)
		)
		(vmuxregsre0026
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 12759 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 12759 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 12759 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 12760 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 12760 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 12760 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 12761 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 12745 (_entity (_out ))))
			)
		)
	)
	(_instantiation GNDI 0 12764 (_component lut40025 )
		(_port
			((A)(GNDIS))
			((B)(GNDIS))
			((C)(GNDIS))
			((D)(GNDIS))
			((Z)(F1_out))
		)
		(_use (_entity . lut40025)
		)
	)
	(_instantiation DRIVEGND 0 12766 (_component gnd )
		(_port
			((PWR0)(GNDIS))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_s_31_0_RNO 0 12768 (_component lut40024 )
		(_port
			((A)(A0_ipd))
			((B)(GNDIS))
			((C)(GNDIS))
			((D)(GNDIS))
			((Z)(F0_out))
		)
		(_use (_entity . lut40024)
		)
	)
	(_instantiation SR_16_0_shift_state_0 0 12770 (_component vmuxregsre0026 )
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDIS))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0026)
		)
	)
	(_instantiation DRIVEVCC 0 12773 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_block WireDelay 0 12777 
		(_object
			(_process
				(line__12779(_architecture 0 0 12779 (_procedure_call (_simple)(_target(7))(_sensitivity(0)))))
				(line__12780(_architecture 1 0 12780 (_procedure_call (_simple)(_target(8))(_sensitivity(1)))))
				(line__12781(_architecture 2 0 12781 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__12782(_architecture 3 0 12782 (_procedure_call (_simple)(_target(12))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 12786 
		(_object
			(_process
				(line__12788(_architecture 4 0 12788 (_procedure_call (_simple)(_target(9))(_sensitivity(8)))))
				(line__12789(_architecture 5 0 12789 (_procedure_call (_simple)(_target(11))(_sensitivity(10)))))
				(line__12790(_architecture 6 0 12790 (_procedure_call (_simple)(_target(13))(_sensitivity(12)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 12695 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 12696 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 12697 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 12698 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 12698 (_entity (_string \"SLICE_50"\))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12700 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12701 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 12702 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 12703 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12704 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12705 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12706 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12707 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12708 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12709 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12710 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12711 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12712 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 12713 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12714 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12715 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12716 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12717 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12718 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 12720 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 12720 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 12720 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12721 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 12721 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 12721 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 12722 (_entity (_out ))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12731 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12732 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_dly ~extieee.std_logic_1164.STD_LOGIC 0 12733 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12734 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 12735 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12736 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 12737 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 12738 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 12739 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 12740 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDIS ~extieee.std_logic_1164.STD_LOGIC 0 12742 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 12743 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 12795 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12796 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 12797 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12798 (_process 0 )))
		(_variable (_internal tviol_M0_CLK ~extieee.std_logic_1164.X01 0 12800 (_process 0 ((i 2)))))
		(_variable (_internal M0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 12801 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 12802 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 12803 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 12804 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 12805 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 12806 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 12807 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 7 0 12793 (_process (_simple)(_target(4)(5)(6))(_sensitivity(7)(9)(11)(13)(14)(15)(16))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(12365 )
		(4934723 )
		(5395276 )
		(12358 )
		(12369 )
	)
	(_model . Structure 8 -1
	)
)
I 000050 55 2539          1384067338149 Structure
(_unit VHDL (lut40027 0 12904 (structure 0 12912 ))
	(_version va7)
	(_time 1384067338150 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code b1b2e3e4b5e7e1a2b4b0a1eee0b2b3b2b6b7e2b6b4)
	(_entity
		(_time 1384067268886)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 12914 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1000000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1000000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12905 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12905 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12905 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12905 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12906 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 2539          1384067338155 Structure
(_unit VHDL (lut40028 0 12925 (structure 0 12933 ))
	(_version va7)
	(_time 1384067338156 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code b1b2e3e4b5e7e1a2b4b0a1eee0b2b3b2b9b7e2b6b4)
	(_entity
		(_time 1384067268893)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 12935 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0001111100010000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0001111100010000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12926 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12926 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12926 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12926 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12927 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 16170         1384067338164 Structure
(_unit VHDL (sr_16_0_slice_51 0 12946 (structure 0 12991 ))
	(_version va7)
	(_time 1384067338165 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code c1c3c395c295c3d295c1d798c6c2c1c497c6c2c792)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268899)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40027
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13028 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13028 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13028 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13028 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13029 (_entity (_out ))))
			)
		)
		(lut40028
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13032 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13032 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13032 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13032 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13033 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 13014 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 13014 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 13014 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 13015 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 13015 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 13015 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13016 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 13019 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 13025 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13025 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 13022 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_state_next6lto30_i_a2 0 13036 (_component lut40027 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40027)
		)
	)
	(_instantiation SR_16_0_shift_state_next_4_0 0 13038 (_component lut40028 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40028)
		)
	)
	(_instantiation SR_16_0_shift_state_next_0 0 13040 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 13043 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 13045 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 13047 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 13051 
		(_object
			(_process
				(line__13053(_architecture 0 0 13053 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__13054(_architecture 1 0 13054 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__13055(_architecture 2 0 13055 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__13056(_architecture 3 0 13056 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__13057(_architecture 4 0 13057 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__13058(_architecture 5 0 13058 (_procedure_call (_simple)(_target(18))(_sensitivity(5)))))
				(line__13059(_architecture 6 0 13059 (_procedure_call (_simple)(_target(19))(_sensitivity(6)))))
				(line__13060(_architecture 7 0 13060 (_procedure_call (_simple)(_target(20))(_sensitivity(7)))))
				(line__13061(_architecture 8 0 13061 (_procedure_call (_simple)(_target(21))(_sensitivity(8)))))
				(line__13062(_architecture 9 0 13062 (_procedure_call (_simple)(_target(23))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 13066 
		(_object
			(_process
				(line__13068(_architecture 10 0 13068 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
				(line__13069(_architecture 11 0 13069 (_procedure_call (_simple)(_target(24))(_sensitivity(23)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 12949 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 12950 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 12951 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 12952 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 12952 (_entity (_string \"SR_16_0_SLICE_51"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12954 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12955 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12956 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12957 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12958 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12959 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12960 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12961 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12962 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 12963 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12964 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12965 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12966 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12967 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12968 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12969 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12970 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12971 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12972 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12973 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12974 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12975 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12976 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12977 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12978 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12979 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 12981 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 12981 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 12981 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 12982 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 12982 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 12982 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 12983 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 12983 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 12983 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12984 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 12984 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 12984 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 12985 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12994 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12995 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12996 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12997 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12998 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12999 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13000 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13001 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13002 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 13003 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13004 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 13005 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 13006 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 13007 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 13008 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 13010 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 13011 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 13012 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 13074 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13075 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 13076 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13077 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 13078 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13079 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 13081 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 13082 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 13083 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 13084 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 12 0 13072 (_process (_simple)(_target(10)(11)(12))(_sensitivity(13)(14)(15)(16)(17)(18)(19)(20)(22)(24)(25)(26)(27))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(12358 )
		(12369 )
		(12614 )
	)
	(_model . Structure 13 -1
	)
)
I 000050 55 2539          1384067338173 Structure
(_unit VHDL (lut40029 0 13176 (structure 0 13184 ))
	(_version va7)
	(_time 1384067338174 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code c1c29395c59791d2c4c0d19e90c2c3c2c8c792c6c4)
	(_entity
		(_time 1384067268909)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 13186 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1100111011001110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1100111011001110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13177 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13177 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13177 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13177 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13178 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 2539          1384067338179 Structure
(_unit VHDL (lut40030 0 13197 (structure 0 13205 ))
	(_version va7)
	(_time 1384067338180 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code c1c29395c59791d2c4c0d19e90c2c2c2c1c792c6c4)
	(_entity
		(_time 1384067268916)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 13207 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000100010001"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000100010001"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13198 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13198 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13198 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13198 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13199 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 19724         1384067338191 Structure
(_unit VHDL (slice_52 0 13218 (structure 0 13275 ))
	(_version va7)
	(_time 1384067338192 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code d1d3d38383868cc7d2d6d780978e85d2d3d6d2d782d7d8)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268922)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40029
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13316 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13316 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13316 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13316 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13317 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 13310 (_entity (_out ))))
			)
		)
		(lut40030
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13320 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13320 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13320 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13320 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13321 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 13302 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 13302 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 13302 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 13303 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 13303 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 13303 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13304 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 13307 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 13313 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13313 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_current_state_ns_3 0 13324 (_component lut40029 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40029)
		)
	)
	(_instantiation DRIVEGND 0 13326 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_current_state_ns_i_1_RNIFTUD1_4 0 13328 (_component lut40030 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40030)
		)
	)
	(_instantiation current_state_1 0 13330 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 13333 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 13335 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation current_state_0 0 13337 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_block WireDelay 0 13342 
		(_object
			(_process
				(line__13344(_architecture 0 0 13344 (_procedure_call (_simple)(_target(15))(_sensitivity(0)))))
				(line__13345(_architecture 1 0 13345 (_procedure_call (_simple)(_target(16))(_sensitivity(1)))))
				(line__13346(_architecture 2 0 13346 (_procedure_call (_simple)(_target(17))(_sensitivity(2)))))
				(line__13347(_architecture 3 0 13347 (_procedure_call (_simple)(_target(18))(_sensitivity(3)))))
				(line__13348(_architecture 4 0 13348 (_procedure_call (_simple)(_target(19))(_sensitivity(4)))))
				(line__13349(_architecture 5 0 13349 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__13350(_architecture 6 0 13350 (_procedure_call (_simple)(_target(21))(_sensitivity(6)))))
				(line__13351(_architecture 7 0 13351 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
				(line__13352(_architecture 8 0 13352 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__13353(_architecture 9 0 13353 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
				(line__13354(_architecture 10 0 13354 (_procedure_call (_simple)(_target(28))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 13358 
		(_object
			(_process
				(line__13360(_architecture 11 0 13360 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__13361(_architecture 12 0 13361 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__13362(_architecture 13 0 13362 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__13363(_architecture 14 0 13363 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 13221 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 13222 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 13223 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 13224 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 13224 (_entity (_string \"SLICE_52"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13226 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13227 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13228 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13229 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13230 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13231 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13232 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13233 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13234 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 13235 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 13236 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13237 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13238 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13239 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13240 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13241 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13242 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13243 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_LSR_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13244 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_LSR_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13245 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13246 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13247 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 13248 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13249 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13250 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13251 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13252 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13253 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13254 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13255 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13256 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13257 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13258 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13259 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13260 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13261 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13262 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13263 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 13265 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13265 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13265 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 13266 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 13266 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13266 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13267 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 13267 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 13267 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 13268 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13268 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 13268 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 13269 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 13269 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 13269 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13278 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13279 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13280 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13281 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13282 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13283 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13284 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13285 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 13286 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13287 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 13288 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13289 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 13290 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13291 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 13292 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 13293 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 13294 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 13295 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 13296 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 13298 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 13299 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 13300 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 13369 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13370 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 13371 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13372 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 13373 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13374 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 13375 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13376 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 13378 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 13379 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 13380 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 13381 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 13382 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 13383 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 13384 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 13385 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 13386 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 13387 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 13366 (_process (_simple)(_target(11)(12)(13)(14))(_sensitivity(15)(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(5395276 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 16 -1
	)
)
I 000050 55 2539          1384067338201 Structure
(_unit VHDL (lut40031 0 13538 (structure 0 13546 ))
	(_version va7)
	(_time 1384067338202 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code e0e3b2b2e5b6b0f3e5e1f0bfb1e3e3e3e1e6b3e7e5)
	(_entity
		(_time 1384067268937)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 13548 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111100001000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111100001000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13539 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13539 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13539 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13539 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13540 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 2539          1384067338207 Structure
(_unit VHDL (lut40032 0 13559 (structure 0 13567 ))
	(_version va7)
	(_time 1384067338208 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code e0e3b2b2e5b6b0f3e5e1f0bfb1e3e3e3e2e6b3e7e5)
	(_entity
		(_time 1384067268944)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 13569 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0010001000000010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0010001000000010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13560 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13560 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13560 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13560 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13561 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 19916         1384067338219 Structure
(_unit VHDL (slice_53 0 13580 (structure 0 13640 ))
	(_version va7)
	(_time 1384067338220 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code f0f2f2a0a3a7ade6f3f7f6a3b6afa4f3f3f7f3f6a3f6f9)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268950)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40031
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13678 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13678 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13678 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13678 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13679 (_entity (_out ))))
			)
		)
		(lut40032
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13682 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13682 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13682 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13682 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13683 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 13667 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 13667 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 13667 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 13668 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 13668 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 13668 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13669 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 13672 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 13675 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13675 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_current_state_ns_1 0 13686 (_component lut40031 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40031)
		)
	)
	(_instantiation SR_16_0_N_58_i 0 13688 (_component lut40032 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40032)
		)
	)
	(_instantiation current_state_3 0 13690 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 13693 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 13695 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation current_state_2 0 13697 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_block WireDelay 0 13702 
		(_object
			(_process
				(line__13704(_architecture 0 0 13704 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__13705(_architecture 1 0 13705 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__13706(_architecture 2 0 13706 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__13707(_architecture 3 0 13707 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__13708(_architecture 4 0 13708 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__13709(_architecture 5 0 13709 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__13710(_architecture 6 0 13710 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__13711(_architecture 7 0 13711 (_procedure_call (_simple)(_target(23))(_sensitivity(7)))))
				(line__13712(_architecture 8 0 13712 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__13713(_architecture 9 0 13713 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
				(line__13714(_architecture 10 0 13714 (_procedure_call (_simple)(_target(28))(_sensitivity(10)))))
				(line__13715(_architecture 11 0 13715 (_procedure_call (_simple)(_target(30))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 13719 
		(_object
			(_process
				(line__13721(_architecture 12 0 13721 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__13722(_architecture 13 0 13722 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__13723(_architecture 14 0 13723 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
				(line__13724(_architecture 15 0 13724 (_procedure_call (_simple)(_target(31))(_sensitivity(30)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 13583 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 13584 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 13585 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 13586 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 13586 (_entity (_string \"SLICE_53"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13588 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13589 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13590 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13591 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13592 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13593 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13594 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13595 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13596 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13597 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 13598 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 13599 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13600 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13601 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13602 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13603 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13604 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13605 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13606 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13607 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_LSR_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13608 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_LSR_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13609 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13610 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13611 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 13612 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13613 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13614 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13615 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13616 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13617 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13618 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13619 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13620 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13621 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13622 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13623 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13624 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13625 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13626 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13627 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 13629 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 13629 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13629 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13630 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 13630 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 13630 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13631 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13631 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 13631 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 13632 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 13632 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13632 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 13633 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 13633 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 13633 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 13634 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13643 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13644 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13645 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13646 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13647 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13648 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13649 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13650 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13651 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 13652 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13653 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 13654 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13655 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 13656 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13657 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 13658 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 13659 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 13660 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 13661 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 13662 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 13664 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 13665 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 13730 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13731 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 13732 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13733 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 13734 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13735 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 13736 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13737 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 13739 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 13740 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 13741 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 13742 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 13743 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 13744 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 13745 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 13746 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 13747 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 13748 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 16 0 13727 (_process (_simple)(_target(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(22)(23)(25)(27)(29)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(5395276 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 17 -1
	)
)
I 000050 55 2539          1384067338229 Structure
(_unit VHDL (lut40033 0 13902 (structure 0 13910 ))
	(_version va7)
	(_time 1384067338230 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code fffcadaeaca9afecfafeefa0aefcfcfcfcf9acf8fa)
	(_entity
		(_time 1384067268963)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 13912 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1001101010101010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1001101010101010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13903 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13903 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13903 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13903 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13904 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 2539          1384067338235 Structure
(_unit VHDL (lut40034 0 13923 (structure 0 13931 ))
	(_version va7)
	(_time 1384067338236 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code fffcadaeaca9afecfafeefa0aefcfcfcfbf9acf8fa)
	(_entity
		(_time 1384067268969)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 13933 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1100011011000110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1100011011000110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13924 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13924 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13924 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13924 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13925 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 19671         1384067338246 Structure
(_unit VHDL (slice_54 0 13944 (structure 0 14001 ))
	(_version va7)
	(_time 1384067338247 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 0f0d0e090a5852190c08095e49505b0c0b080c095c0906)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268975)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40033
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14042 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14042 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14042 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14042 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14043 (_entity (_out ))))
			)
		)
		(lut40034
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14046 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14046 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14046 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14046 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14047 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 14036 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 14028 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 14028 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 14028 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 14029 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 14029 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 14029 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 14030 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 14033 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 14039 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14039 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_N_91_i_i 0 14050 (_component lut40033 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40033)
		)
	)
	(_instantiation SR_16_0_N_90_i_i 0 14052 (_component lut40034 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40034)
		)
	)
	(_instantiation DRIVEGND 0 14054 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation idx_1 0 14056 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 14059 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 14061 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation idx_0 0 14063 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_block WireDelay 0 14068 
		(_object
			(_process
				(line__14070(_architecture 0 0 14070 (_procedure_call (_simple)(_target(15))(_sensitivity(0)))))
				(line__14071(_architecture 1 0 14071 (_procedure_call (_simple)(_target(16))(_sensitivity(1)))))
				(line__14072(_architecture 2 0 14072 (_procedure_call (_simple)(_target(17))(_sensitivity(2)))))
				(line__14073(_architecture 3 0 14073 (_procedure_call (_simple)(_target(18))(_sensitivity(3)))))
				(line__14074(_architecture 4 0 14074 (_procedure_call (_simple)(_target(19))(_sensitivity(4)))))
				(line__14075(_architecture 5 0 14075 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__14076(_architecture 6 0 14076 (_procedure_call (_simple)(_target(21))(_sensitivity(6)))))
				(line__14077(_architecture 7 0 14077 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
				(line__14078(_architecture 8 0 14078 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__14079(_architecture 9 0 14079 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
				(line__14080(_architecture 10 0 14080 (_procedure_call (_simple)(_target(28))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 14084 
		(_object
			(_process
				(line__14086(_architecture 11 0 14086 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__14087(_architecture 12 0 14087 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__14088(_architecture 13 0 14088 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__14089(_architecture 14 0 14089 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 13947 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 13948 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 13949 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 13950 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 13950 (_entity (_string \"SLICE_54"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13952 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13953 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13954 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13955 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13956 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13957 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13958 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13959 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13960 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 13961 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 13962 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13963 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13964 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13965 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13966 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13967 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13968 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13969 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_LSR_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13970 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_LSR_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13971 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13972 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13973 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 13974 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13975 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13976 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13977 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13978 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13979 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13980 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13981 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13982 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13983 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13984 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13985 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13986 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13987 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13988 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13989 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 13991 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 13991 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13991 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13992 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 13992 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13992 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13993 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 13993 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 13993 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 13994 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13994 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 13994 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 13995 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 13995 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 13995 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14004 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14005 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14006 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14007 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14008 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14009 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14010 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14011 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 14012 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14013 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 14014 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14015 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 14016 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14017 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 14018 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 14019 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 14020 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 14021 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 14022 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 14024 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 14025 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 14026 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 14095 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14096 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 14097 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14098 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 14099 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14100 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 14101 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14102 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 14104 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 14105 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 14106 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 14107 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 14108 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 14109 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 14110 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 14111 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 14112 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 14113 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 14092 (_process (_simple)(_target(11)(12)(13)(14))(_sensitivity(15)(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(5395276 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 16 -1
	)
)
I 000050 55 2539          1384067338256 Structure
(_unit VHDL (lut40035 0 14264 (structure 0 14272 ))
	(_version va7)
	(_time 1384067338257 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 0f0c5e085c595f1c0a0e1f505e0c0c0c0a095c080a)
	(_entity
		(_time 1384067268989)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 14274 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111011111110111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111011111110111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14265 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14265 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14265 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14265 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14266 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 2539          1384067338262 Structure
(_unit VHDL (lut40036 0 14285 (structure 0 14293 ))
	(_version va7)
	(_time 1384067338263 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 1f1c4e194c494f0c1a1e0f404e1c1c1c19194c181a)
	(_entity
		(_time 1384067268995)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 14295 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1011010010110100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1011010010110100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14286 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14286 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14286 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14286 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14287 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 16949         1384067338273 Structure
(_unit VHDL (slice_55 0 14306 (structure 0 14354 ))
	(_version va7)
	(_time 1384067338274 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 1f1d1e181a4842091c181a1f59404b1c1a181c194c1916)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269001)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40035
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14391 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14391 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14391 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14391 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14392 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 14385 (_entity (_out ))))
			)
		)
		(lut40036
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14395 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14395 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14395 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14395 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14396 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 14377 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 14377 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 14377 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 14378 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 14378 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 14378 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 14379 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 14382 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 14388 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14388 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_SUM2_0_o2_0 0 14399 (_component lut40035 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40035)
		)
	)
	(_instantiation DRIVEGND 0 14401 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_SUM2_0 0 14403 (_component lut40036 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40036)
		)
	)
	(_instantiation idx_2 0 14405 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 14408 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 14410 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_block WireDelay 0 14414 
		(_object
			(_process
				(line__14416(_architecture 0 0 14416 (_procedure_call (_simple)(_target(12))(_sensitivity(0)))))
				(line__14417(_architecture 1 0 14417 (_procedure_call (_simple)(_target(13))(_sensitivity(1)))))
				(line__14418(_architecture 2 0 14418 (_procedure_call (_simple)(_target(14))(_sensitivity(2)))))
				(line__14419(_architecture 3 0 14419 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__14420(_architecture 4 0 14420 (_procedure_call (_simple)(_target(16))(_sensitivity(4)))))
				(line__14421(_architecture 5 0 14421 (_procedure_call (_simple)(_target(17))(_sensitivity(5)))))
				(line__14422(_architecture 6 0 14422 (_procedure_call (_simple)(_target(18))(_sensitivity(6)))))
				(line__14423(_architecture 7 0 14423 (_procedure_call (_simple)(_target(20))(_sensitivity(7)))))
				(line__14424(_architecture 8 0 14424 (_procedure_call (_simple)(_target(22))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 14428 
		(_object
			(_process
				(line__14430(_architecture 9 0 14430 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__14431(_architecture 10 0 14431 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__14432(_architecture 11 0 14432 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 14309 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 14310 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 14311 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 14312 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 14312 (_entity (_string \"SLICE_55"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14314 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14315 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14316 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14317 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14318 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14319 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14320 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 14321 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 14322 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14323 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14324 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14325 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14326 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14327 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14328 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_LSR_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14329 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14330 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 14331 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14332 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14333 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14334 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14335 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14336 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14337 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14338 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14339 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14340 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14341 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14342 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14343 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 14345 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 14345 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 14345 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 14346 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 14346 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 14346 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 14347 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 14347 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14347 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 14348 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 14348 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 14348 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14357 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14358 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14359 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14360 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14361 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14362 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14363 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 14364 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14365 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 14366 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14367 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 14368 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 14369 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 14370 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 14371 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 14373 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 14374 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 14375 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 14437 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14438 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 14439 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14440 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 14441 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14442 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 14444 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 14445 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 14446 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 14447 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 14448 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 14449 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 14450 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 14451 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 12 0 14435 (_process (_simple)(_target(9)(10)(11))(_sensitivity(12)(13)(14)(15)(16)(17)(19)(21)(23)(24)(25)(26))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(5395276 )
		(12358 )
		(12369 )
		(12614 )
	)
	(_model . Structure 13 -1
	)
)
I 000050 55 2539          1384067338282 Structure
(_unit VHDL (lut40037 0 14570 (structure 0 14578 ))
	(_version va7)
	(_time 1384067338283 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 2e2d7f2b7e787e3d2b2f3e717f2d2d2d29287d292b)
	(_entity
		(_time 1384067269014)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 14580 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0100010001000100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0100010001000100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14571 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14571 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14571 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14571 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14572 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 13362         1384067338292 Structure
(_unit VHDL (sr_16_0_slice_56 0 14591 (structure 0 14624 ))
	(_version va7)
	(_time 1384067338293 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 3e3c3f3a696a3c2d6d682867393d3e3b68393d386d)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269020)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40037
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14660 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14660 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14660 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14660 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14661 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 14650 (_entity (_out ))))
			)
		)
		(lut40024
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14656 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14656 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14656 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14656 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14657 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 14642 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 14642 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 14642 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 14643 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 14643 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 14643 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 14644 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 14647 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 14653 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14653 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_data_0_sqmuxa 0 14664 (_component lut40037 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40037)
		)
	)
	(_instantiation DRIVEGND 0 14666 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_state_RNIEM99_0 0 14668 (_component lut40024 )
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40024)
		)
	)
	(_instantiation SR_16_0_s_en 0 14670 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 14673 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 14675 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_block WireDelay 0 14679 
		(_object
			(_process
				(line__14681(_architecture 0 0 14681 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__14682(_architecture 1 0 14682 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__14683(_architecture 2 0 14683 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__14684(_architecture 3 0 14684 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__14685(_architecture 4 0 14685 (_procedure_call (_simple)(_target(13))(_sensitivity(4)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 14689 
		(_object
			(_process
				(line__14691(_architecture 5 0 14691 (_procedure_call (_simple)(_target(12))(_sensitivity(11)))))
				(line__14692(_architecture 6 0 14692 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 14594 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 14595 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 14596 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 14597 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 14597 (_entity (_string \"SR_16_0_SLICE_56"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14599 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14600 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14601 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14602 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 14603 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14604 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14605 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14606 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14607 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14608 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14609 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14610 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14611 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14612 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14613 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14614 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 14616 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 14616 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 14616 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 14617 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14617 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 14617 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 14618 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 14618 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14627 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14628 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14629 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14630 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 14631 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14632 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 14633 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 14634 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 14635 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 14636 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 14638 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 14639 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 14640 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 14697 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14698 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 14699 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14700 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 14701 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14702 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 14704 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 14705 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 14706 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 14707 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 7 0 14695 (_process (_simple)(_target(5)(6)(7))(_sensitivity(8)(9)(10)(12)(14)(15)(16)(17))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(12358 )
		(12369 )
		(12614 )
	)
	(_model . Structure 8 -1
	)
)
I 000050 55 2539          1384067338301 Structure
(_unit VHDL (lut40038 0 14784 (structure 0 14792 ))
	(_version va7)
	(_time 1384067338302 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 3e3d6f3a6e686e2d3b3f2e616f3d3d3d36386d393b)
	(_entity
		(_time 1384067269032)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 14794 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1110010011100100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1110010011100100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14785 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14785 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14785 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14785 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14786 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 2539          1384067338307 Structure
(_unit VHDL (lut40039 0 14805 (structure 0 14813 ))
	(_version va7)
	(_time 1384067338308 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 4d4e1c4e1c1b1d5e484c5d121c4e4e4e444b1e4a48)
	(_entity
		(_time 1384067269039)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 14815 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1110111011101110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1110111011101110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14806 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14806 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14806 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14806 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14807 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 1887          1384067338315 Structure
(_unit VHDL (selmux2 0 14826 (structure 0 14834 ))
	(_version va7)
	(_time 1384067338316 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 4d4f4c4f1c1a4a5b184b5816144e4f4a4e4b484b1e)
	(_entity
		(_time 1384067269045)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.mux21
			(_object
				(_port (_internal d0 ~extieee.std_logic_1164.STD_LOGIC 1 1034 (_entity (_in ((i 1))))))
				(_port (_internal d1 ~extieee.std_logic_1164.STD_LOGIC 1 1035 (_entity (_in ((i 1))))))
				(_port (_internal sd ~extieee.std_logic_1164.STD_LOGIC 1 1036 (_entity (_in ((i 1))))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 1037 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST1 0 14836 (_component .machxo2.components.mux21 )
		(_port
			((d0)(D0))
			((d1)(D1))
			((sd)(SD))
			((z)(Z))
		)
		(_use (_entity machxo2 mux21)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sd)(sd))
				((z)(z))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 14827 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 14827 (_entity (_in ))))
		(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 14827 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14828 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 9465          1384067338322 Structure
(_unit VHDL (sr_16_0_s_out_1_1_10_slice_57 0 14846 (structure 0 14875 ))
	(_version va7)
	(_time 1384067338323 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 5d5f5c5f0b095f4e545f4b045a5e5d580b5a5e580b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269052)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40038
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14894 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14894 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14894 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14894 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14895 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 14891 (_entity (_out ))))
			)
		)
		(lut40039
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14898 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14898 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14898 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14898 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14899 (_entity (_out ))))
			)
		)
		(selmux2
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 14902 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 14902 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 14902 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14903 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_10_SLICE_57_K1 0 14906 (_component lut40038 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(SR_16_0_s_out_1_1_10_SLICE_57_SR_16_0_s_out_1_1_10_SLICE_57_K1_H1))
		)
		(_use (_entity . lut40038)
		)
	)
	(_instantiation DRIVEGND 0 14910 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_10_GATE 0 14912 (_component lut40039 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(SR_16_0_s_out_1_1_10_SLICE_57_SR_16_0_s_out_1_1_10_GATE_H0))
		)
		(_use (_entity . lut40039)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_10_SLICE_57_K0K1MUX 0 14915 (_component selmux2 )
		(_port
			((D0)(SR_16_0_s_out_1_1_10_SLICE_57_SR_16_0_s_out_1_1_10_GATE_H0))
			((D1)(SR_16_0_s_out_1_1_10_SLICE_57_SR_16_0_s_out_1_1_10_SLICE_57_K1_H1))
			((SD)(M0_ipd))
			((Z)(OFX0_out))
		)
		(_use (_entity . selmux2)
		)
	)
	(_block WireDelay 0 14921 
		(_object
			(_process
				(line__14923(_architecture 0 0 14923 (_procedure_call (_simple)(_target(7))(_sensitivity(0)))))
				(line__14924(_architecture 1 0 14924 (_procedure_call (_simple)(_target(8))(_sensitivity(1)))))
				(line__14925(_architecture 2 0 14925 (_procedure_call (_simple)(_target(9))(_sensitivity(2)))))
				(line__14926(_architecture 3 0 14926 (_procedure_call (_simple)(_target(10))(_sensitivity(3)))))
				(line__14927(_architecture 4 0 14927 (_procedure_call (_simple)(_target(11))(_sensitivity(4)))))
				(line__14928(_architecture 5 0 14928 (_procedure_call (_simple)(_target(12))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 14849 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 14850 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 14851 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 14852 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 14852 (_entity (_string \"SR_16_0_s_out_1_1_10_SLICE_57"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14854 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14855 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14856 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14857 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14858 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14859 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14860 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14861 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14862 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14863 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14864 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_M0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14865 (_entity (((ns 0))((ns 0))))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 14867 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 14867 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 14867 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 14868 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 14868 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 14868 (_entity (_in ))))
		(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 14869 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14878 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14879 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14880 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14881 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14882 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14883 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal OFX0_out ~extieee.std_logic_1164.STD_LOGIC 0 14884 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 14886 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_s_out_1_1_10_SLICE_57_SR_16_0_s_out_1_1_10_SLICE_57_K1_H1 ~extieee.std_logic_1164.STD_LOGIC 0 14888 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_s_out_1_1_10_SLICE_57_SR_16_0_s_out_1_1_10_GATE_H0 ~extieee.std_logic_1164.STD_LOGIC 0 14889 (_architecture (_uni ))))
		(_variable (_internal OFX0_zd ~extieee.std_logic_1164.STD_LOGIC 0 14933 (_process 0 ((i 1)))))
		(_variable (_internal OFX0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14934 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 14931 (_process (_simple)(_target(6))(_sensitivity(7)(8)(9)(10)(11)(12)(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(811091535 )
	)
	(_model . Structure 7 -1
	)
)
I 000050 55 2539          1384067338331 Structure
(_unit VHDL (lut40040 0 14978 (structure 0 14986 ))
	(_version va7)
	(_time 1384067338332 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 5d5e0c5f0c0b0d4e585c4d020c5e595e5d5b0e5a58)
	(_entity
		(_time 1384067269061)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 14988 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1100101011001010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1100101011001010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14979 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14979 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14979 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14979 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14980 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 10023         1384067338340 Structure
(_unit VHDL (sr_16_0_s_out_1_1_15_slice_58 0 14999 (structure 0 15030 ))
	(_version va7)
	(_time 1384067338341 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 6d6f6c6c3b396f7e64667b346a6e6d683b6a6e683b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269070)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40038
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15050 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15050 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15050 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15050 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15051 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 15047 (_entity (_out ))))
			)
		)
		(lut40040
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15058 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15058 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15058 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15058 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15059 (_entity (_out ))))
			)
		)
		(selmux2
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 15054 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 15054 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 15054 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15055 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_15_SLICE_58_K1 0 15062 (_component lut40038 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(SR_16_0_s_out_1_1_15_SLICE_58_SR_16_0_s_out_1_1_15_SLICE_58_K1_H1))
		)
		(_use (_entity . lut40038)
		)
	)
	(_instantiation DRIVEGND 0 15066 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_15_GATE 0 15068 (_component lut40040 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(SR_16_0_s_out_1_1_15_SLICE_58_SR_16_0_s_out_1_1_15_GATE_H0))
		)
		(_use (_entity . lut40040)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_15_SLICE_58_K0K1MUX 0 15071 (_component selmux2 )
		(_port
			((D0)(SR_16_0_s_out_1_1_15_SLICE_58_SR_16_0_s_out_1_1_15_GATE_H0))
			((D1)(SR_16_0_s_out_1_1_15_SLICE_58_SR_16_0_s_out_1_1_15_SLICE_58_K1_H1))
			((SD)(M0_ipd))
			((Z)(OFX0_out))
		)
		(_use (_entity . selmux2)
		)
	)
	(_block WireDelay 0 15077 
		(_object
			(_process
				(line__15079(_architecture 0 0 15079 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__15080(_architecture 1 0 15080 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__15081(_architecture 2 0 15081 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__15082(_architecture 3 0 15082 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__15083(_architecture 4 0 15083 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__15084(_architecture 5 0 15084 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
				(line__15085(_architecture 6 0 15085 (_procedure_call (_simple)(_target(14))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 15002 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 15003 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 15004 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 15005 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 15005 (_entity (_string \"SR_16_0_s_out_1_1_15_SLICE_58"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15007 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15008 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15009 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15010 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15011 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15012 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15013 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15014 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15015 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15016 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15017 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15018 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15019 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_M0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15020 (_entity (((ns 0))((ns 0))))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 15022 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 15022 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 15022 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 15023 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 15023 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 15023 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 15024 (_entity (_in ))))
		(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 15024 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15033 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15034 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15035 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15036 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15037 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15038 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15039 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal OFX0_out ~extieee.std_logic_1164.STD_LOGIC 0 15040 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 15042 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_s_out_1_1_15_SLICE_58_SR_16_0_s_out_1_1_15_SLICE_58_K1_H1 ~extieee.std_logic_1164.STD_LOGIC 0 15044 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_s_out_1_1_15_SLICE_58_SR_16_0_s_out_1_1_15_GATE_H0 ~extieee.std_logic_1164.STD_LOGIC 0 15045 (_architecture (_uni ))))
		(_variable (_internal OFX0_zd ~extieee.std_logic_1164.STD_LOGIC 0 15090 (_process 0 ((i 1)))))
		(_variable (_internal OFX0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15091 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 7 0 15088 (_process (_simple)(_target(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(811091535 )
	)
	(_model . Structure 8 -1
	)
)
I 000050 55 10006         1384067338353 Structure
(_unit VHDL (sr_16_0_s_out_1_1_6_slice_59 0 15138 (structure 0 15169 ))
	(_version va7)
	(_time 1384067338354 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 7c7e7d7c2d287e6f75776a257b7f7c792a7b7f792a)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269078)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40038
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15189 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15189 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15189 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15189 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15190 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 15186 (_entity (_out ))))
			)
		)
		(lut40040
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15197 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15197 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15197 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15197 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15198 (_entity (_out ))))
			)
		)
		(selmux2
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 15193 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 15193 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 15193 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15194 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_6_SLICE_59_K1 0 15201 (_component lut40038 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(SR_16_0_s_out_1_1_6_SLICE_59_SR_16_0_s_out_1_1_6_SLICE_59_K1_H1))
		)
		(_use (_entity . lut40038)
		)
	)
	(_instantiation DRIVEGND 0 15205 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_6_GATE 0 15207 (_component lut40040 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(SR_16_0_s_out_1_1_6_SLICE_59_SR_16_0_s_out_1_1_6_GATE_H0))
		)
		(_use (_entity . lut40040)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_6_SLICE_59_K0K1MUX 0 15210 (_component selmux2 )
		(_port
			((D0)(SR_16_0_s_out_1_1_6_SLICE_59_SR_16_0_s_out_1_1_6_GATE_H0))
			((D1)(SR_16_0_s_out_1_1_6_SLICE_59_SR_16_0_s_out_1_1_6_SLICE_59_K1_H1))
			((SD)(M0_ipd))
			((Z)(OFX0_out))
		)
		(_use (_entity . selmux2)
		)
	)
	(_block WireDelay 0 15216 
		(_object
			(_process
				(line__15218(_architecture 0 0 15218 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__15219(_architecture 1 0 15219 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__15220(_architecture 2 0 15220 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__15221(_architecture 3 0 15221 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__15222(_architecture 4 0 15222 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__15223(_architecture 5 0 15223 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
				(line__15224(_architecture 6 0 15224 (_procedure_call (_simple)(_target(14))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 15141 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 15142 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 15143 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 15144 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 15144 (_entity (_string \"SR_16_0_s_out_1_1_6_SLICE_59"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15146 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15147 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15148 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15149 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15150 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15151 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15152 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15153 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15154 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15155 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15156 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15157 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15158 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_M0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15159 (_entity (((ns 0))((ns 0))))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 15161 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 15161 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 15161 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 15162 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 15162 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 15162 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 15163 (_entity (_in ))))
		(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 15163 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15172 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15173 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15174 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15175 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15176 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15177 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15178 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal OFX0_out ~extieee.std_logic_1164.STD_LOGIC 0 15179 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 15181 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_s_out_1_1_6_SLICE_59_SR_16_0_s_out_1_1_6_SLICE_59_K1_H1 ~extieee.std_logic_1164.STD_LOGIC 0 15183 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_s_out_1_1_6_SLICE_59_SR_16_0_s_out_1_1_6_GATE_H0 ~extieee.std_logic_1164.STD_LOGIC 0 15184 (_architecture (_uni ))))
		(_variable (_internal OFX0_zd ~extieee.std_logic_1164.STD_LOGIC 0 15229 (_process 0 ((i 1)))))
		(_variable (_internal OFX0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15230 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 7 0 15227 (_process (_simple)(_target(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(811091535 )
	)
	(_model . Structure 8 -1
	)
)
I 000050 55 10006         1384067338365 Structure
(_unit VHDL (sr_16_0_s_out_1_1_3_slice_60 0 15277 (structure 0 15308 ))
	(_version va7)
	(_time 1384067338366 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 7c7e7d7c2d287e6f75776a257b7f7c792a7b7f792a)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269090)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40038
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15328 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15328 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15328 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15328 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15329 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 15325 (_entity (_out ))))
			)
		)
		(lut40040
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15336 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15336 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15336 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15336 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15337 (_entity (_out ))))
			)
		)
		(selmux2
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 15332 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 15332 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 15332 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15333 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_3_SLICE_60_K1 0 15340 (_component lut40038 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(SR_16_0_s_out_1_1_3_SLICE_60_SR_16_0_s_out_1_1_3_SLICE_60_K1_H1))
		)
		(_use (_entity . lut40038)
		)
	)
	(_instantiation DRIVEGND 0 15344 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_3_GATE 0 15346 (_component lut40040 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(SR_16_0_s_out_1_1_3_SLICE_60_SR_16_0_s_out_1_1_3_GATE_H0))
		)
		(_use (_entity . lut40040)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_3_SLICE_60_K0K1MUX 0 15349 (_component selmux2 )
		(_port
			((D0)(SR_16_0_s_out_1_1_3_SLICE_60_SR_16_0_s_out_1_1_3_GATE_H0))
			((D1)(SR_16_0_s_out_1_1_3_SLICE_60_SR_16_0_s_out_1_1_3_SLICE_60_K1_H1))
			((SD)(M0_ipd))
			((Z)(OFX0_out))
		)
		(_use (_entity . selmux2)
		)
	)
	(_block WireDelay 0 15355 
		(_object
			(_process
				(line__15357(_architecture 0 0 15357 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__15358(_architecture 1 0 15358 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__15359(_architecture 2 0 15359 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__15360(_architecture 3 0 15360 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__15361(_architecture 4 0 15361 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__15362(_architecture 5 0 15362 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
				(line__15363(_architecture 6 0 15363 (_procedure_call (_simple)(_target(14))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 15280 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 15281 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 15282 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 15283 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 15283 (_entity (_string \"SR_16_0_s_out_1_1_3_SLICE_60"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15285 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15286 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15287 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15288 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15289 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15290 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15291 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15292 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15293 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15294 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15295 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15296 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15297 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_M0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15298 (_entity (((ns 0))((ns 0))))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 15300 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 15300 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 15300 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 15301 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 15301 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 15301 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 15302 (_entity (_in ))))
		(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 15302 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15311 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15312 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15313 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15314 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15315 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15316 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15317 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal OFX0_out ~extieee.std_logic_1164.STD_LOGIC 0 15318 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 15320 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_s_out_1_1_3_SLICE_60_SR_16_0_s_out_1_1_3_SLICE_60_K1_H1 ~extieee.std_logic_1164.STD_LOGIC 0 15322 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_s_out_1_1_3_SLICE_60_SR_16_0_s_out_1_1_3_GATE_H0 ~extieee.std_logic_1164.STD_LOGIC 0 15323 (_architecture (_uni ))))
		(_variable (_internal OFX0_zd ~extieee.std_logic_1164.STD_LOGIC 0 15368 (_process 0 ((i 1)))))
		(_variable (_internal OFX0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15369 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 7 0 15366 (_process (_simple)(_target(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(811091535 )
	)
	(_model . Structure 8 -1
	)
)
I 000050 55 2539          1384067338375 Structure
(_unit VHDL (lut40041 0 15416 (structure 0 15424 ))
	(_version va7)
	(_time 1384067338376 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 8c8fdd83dadadc9f898d9cd3dd8f888f8d8adf8b89)
	(_entity
		(_time 1384067269101)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 15426 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1110110010100000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1110110010100000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15417 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15417 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15417 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15417 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15418 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 2539          1384067338381 Structure
(_unit VHDL (lut40042 0 15437 (structure 0 15445 ))
	(_version va7)
	(_time 1384067338382 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 8c8fdd83dadadc9f898d9cd3dd8f888f8e8adf8b89)
	(_entity
		(_time 1384067269108)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 15447 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1101110111011101"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1101110111011101"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15438 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15438 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15438 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15438 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15439 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 8719          1384067338390 Structure
(_unit VHDL (sr_16_0_slice_61 0 15458 (structure 0 15487 ))
	(_version va7)
	(_time 1384067338391 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 9b999a95cbcf99889dca8dc29c989b9ecd9c989dc8)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269114)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40041
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15504 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15504 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15504 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15504 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15505 (_entity (_out ))))
			)
		)
		(lut40042
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15508 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15508 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15508 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15508 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15509 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 15501 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_next_state_0_o3_4 0 15512 (_component lut40041 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40041)
		)
	)
	(_instantiation SR_16_0_next_state_0_o3_RNIOPGI_4 0 15514 (_component lut40042 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40042)
		)
	)
	(_instantiation DRIVEGND 0 15516 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 15520 
		(_object
			(_process
				(line__15522(_architecture 0 0 15522 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__15523(_architecture 1 0 15523 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__15524(_architecture 2 0 15524 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__15525(_architecture 3 0 15525 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__15526(_architecture 4 0 15526 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__15527(_architecture 5 0 15527 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 15461 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 15462 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 15463 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 15464 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 15464 (_entity (_string \"SR_16_0_SLICE_61"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15466 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15467 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15468 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15469 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15470 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15471 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15472 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15473 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15474 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15475 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15476 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15477 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 15479 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 15479 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 15479 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 15480 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 15480 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 15480 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 15481 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 15481 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15490 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15491 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15492 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15493 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15494 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15495 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 15496 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 15497 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 15499 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 15532 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15533 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 15534 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15535 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 15530 (_process (_simple)(_target(6)(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 7 -1
	)
)
I 000050 55 9510          1384067338400 Structure
(_unit VHDL (sr_16_0_slice_62 0 15584 (structure 0 15618 ))
	(_version va7)
	(_time 1384067338401 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code aba9aafdfbffa9b8a2acbdf2aca8abaefdaca8adf8)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269125)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40023
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15633 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15633 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15633 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15633 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15634 (_entity (_out ))))
			)
		)
		(lut40027
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15637 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15637 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15637 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15637 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15638 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_state_next6lto30_i_a2_22 0 15641 (_component lut40023 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40023)
		)
	)
	(_instantiation SR_16_0_shift_state_next6lto30_i_a2_28 0 15643 (_component lut40027 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40027)
		)
	)
	(_block WireDelay 0 15647 
		(_object
			(_process
				(line__15649(_architecture 0 0 15649 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__15650(_architecture 1 0 15650 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__15651(_architecture 2 0 15651 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__15652(_architecture 3 0 15652 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__15653(_architecture 4 0 15653 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__15654(_architecture 5 0 15654 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__15655(_architecture 6 0 15655 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__15656(_architecture 7 0 15656 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 15587 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 15588 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 15589 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 15590 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 15590 (_entity (_string \"SR_16_0_SLICE_62"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15592 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15593 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15594 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15595 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15596 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15597 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15598 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15599 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15600 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15601 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15602 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15603 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15604 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15605 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15606 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15607 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 15609 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 15609 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 15609 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 15610 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 15610 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 15610 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 15611 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 15611 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 15611 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 15612 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15621 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15622 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15623 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15624 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15625 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15626 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15627 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15628 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 15629 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 15630 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 15661 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15662 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 15663 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15664 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 15659 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
I 000050 55 2539          1384067338409 Structure
(_unit VHDL (lut40043 0 15719 (structure 0 15727 ))
	(_version va7)
	(_time 1384067338410 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code aba8fafdfcfdfbb8aeaabbf4faa8afa8a8adf8acae)
	(_entity
		(_time 1384067269134)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 15729 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000100000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000100000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15720 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15720 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15720 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15720 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15721 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 9510          1384067338419 Structure
(_unit VHDL (sr_16_0_slice_63 0 15740 (structure 0 15774 ))
	(_version va7)
	(_time 1384067338420 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code bbb9baeeebefb9a8b2bcade2bcb8bbbeedbcb8bde8)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269141)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40023
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15789 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15789 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15789 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15789 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15790 (_entity (_out ))))
			)
		)
		(lut40043
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15793 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15793 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15793 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15793 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15794 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_state_next6lto30_i_a2_16 0 15797 (_component lut40023 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40023)
		)
	)
	(_instantiation SR_16_0_shift_state_next6lto30_i_a2_23 0 15799 (_component lut40043 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40043)
		)
	)
	(_block WireDelay 0 15803 
		(_object
			(_process
				(line__15805(_architecture 0 0 15805 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__15806(_architecture 1 0 15806 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__15807(_architecture 2 0 15807 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__15808(_architecture 3 0 15808 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__15809(_architecture 4 0 15809 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__15810(_architecture 5 0 15810 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__15811(_architecture 6 0 15811 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__15812(_architecture 7 0 15812 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 15743 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 15744 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 15745 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 15746 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 15746 (_entity (_string \"SR_16_0_SLICE_63"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15748 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15749 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15750 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15751 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15752 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15753 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15754 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15755 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15756 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15757 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15758 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15759 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15760 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15761 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15762 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15763 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 15765 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 15765 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 15765 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 15766 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 15766 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 15766 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 15767 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 15767 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 15767 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 15768 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15777 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15778 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15779 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15780 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15781 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15782 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15783 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15784 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 15785 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 15786 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 15817 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15818 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 15819 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15820 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 15815 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
I 000050 55 2539          1384067338428 Structure
(_unit VHDL (lut40044 0 15875 (structure 0 15883 ))
	(_version va7)
	(_time 1384067338429 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code bbb8eaeeecedeba8bebaabe4eab8bfb8bfbde8bcbe)
	(_entity
		(_time 1384067269152)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 15885 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000001000000010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000001000000010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15876 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15876 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15876 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15876 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15877 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 2539          1384067338434 Structure
(_unit VHDL (lut40045 0 15896 (structure 0 15904 ))
	(_version va7)
	(_time 1384067338435 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code cac99b9e9e9c9ad9cfcbda959bc9cec9cfcc99cdcf)
	(_entity
		(_time 1384067269159)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 15906 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1010101110101011"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1010101110101011"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15897 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15897 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15897 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15897 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15898 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 8712          1384067338444 Structure
(_unit VHDL (sr_16_0_slice_64 0 15917 (structure 0 15946 ))
	(_version va7)
	(_time 1384067338445 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code cac8cb9e999ec8d9cc9bdc93cdc9cacf9ccdc9cc99)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269165)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40044
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15963 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15963 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15963 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15963 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15964 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 15960 (_entity (_out ))))
			)
		)
		(lut40045
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15967 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15967 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15967 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15967 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15968 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_un1_spi_packet_1 0 15971 (_component lut40044 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40044)
		)
	)
	(_instantiation DRIVEGND 0 15973 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_un8_spi_packet_i_89 0 15975 (_component lut40045 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40045)
		)
	)
	(_block WireDelay 0 15979 
		(_object
			(_process
				(line__15981(_architecture 0 0 15981 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__15982(_architecture 1 0 15982 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__15983(_architecture 2 0 15983 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__15984(_architecture 3 0 15984 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__15985(_architecture 4 0 15985 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__15986(_architecture 5 0 15986 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 15920 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 15921 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 15922 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 15923 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 15923 (_entity (_string \"SR_16_0_SLICE_64"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15925 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15926 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15927 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15928 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15929 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15930 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15931 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15932 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15933 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15934 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15935 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15936 (_entity (((ns 0))((ns 0))))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 15938 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 15938 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 15938 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 15939 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 15939 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 15939 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 15940 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 15940 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15949 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15950 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15951 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15952 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15953 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15954 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 15955 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 15956 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 15958 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 15991 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15992 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 15993 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15994 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 15989 (_process (_simple)(_target(6)(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 7 -1
	)
)
I 000050 55 2539          1384067338455 Structure
(_unit VHDL (lut40046 0 16043 (structure 0 16051 ))
	(_version va7)
	(_time 1384067338456 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code dad98b898e8c8ac9dfdbca858bd9ded9dcdc89dddf)
	(_entity
		(_time 1384067269177)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 16053 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0101011101010101"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0101011101010101"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16044 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16044 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 16044 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16044 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16045 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 17433         1384067338471 Structure
(_unit VHDL (sr_16_0_slice_65 0 16064 (structure 0 16114 ))
	(_version va7)
	(_time 1384067338472 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code e9ebe8bbe2bdebfae8ebefe5afb6b8ecbfeeeaefbaefe0)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269188)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40044
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16152 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16152 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 16152 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16152 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16153 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 16141 (_entity (_out ))))
			)
		)
		(lut40046
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16156 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16156 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 16156 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16156 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16157 (_entity (_out ))))
			)
		)
		(vmuxregsre0026
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 16147 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 16147 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 16147 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 16148 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 16148 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 16148 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 16149 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 16138 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 16144 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16144 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_current_state_ns_i_a3_1_4 0 16160 (_component lut40044 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40044)
		)
	)
	(_instantiation DRIVEGND 0 16162 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_rst_counter_0_sqmuxa_i 0 16164 (_component lut40046 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40046)
		)
	)
	(_instantiation SR_16_0_rst_count 0 16166 (_component vmuxregsre0026 )
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0026)
		)
	)
	(_instantiation DRIVEVCC 0 16169 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 16171 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_block WireDelay 0 16175 
		(_object
			(_process
				(line__16177(_architecture 0 0 16177 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__16178(_architecture 1 0 16178 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__16179(_architecture 2 0 16179 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__16180(_architecture 3 0 16180 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__16181(_architecture 4 0 16181 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__16182(_architecture 5 0 16182 (_procedure_call (_simple)(_target(18))(_sensitivity(5)))))
				(line__16183(_architecture 6 0 16183 (_procedure_call (_simple)(_target(19))(_sensitivity(6)))))
				(line__16184(_architecture 7 0 16184 (_procedure_call (_simple)(_target(20))(_sensitivity(7)))))
				(line__16185(_architecture 8 0 16185 (_procedure_call (_simple)(_target(22))(_sensitivity(8)))))
				(line__16186(_architecture 9 0 16186 (_procedure_call (_simple)(_target(24))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 16190 
		(_object
			(_process
				(line__16192(_architecture 10 0 16192 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__16193(_architecture 11 0 16193 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__16194(_architecture 12 0 16194 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 16067 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 16068 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 16069 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 16070 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 16070 (_entity (_string \"SR_16_0_SLICE_65"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16072 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16073 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16074 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16075 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16076 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16077 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16078 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16079 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 16080 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 16081 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16082 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16083 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16084 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16085 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16086 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16087 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16088 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16089 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 16090 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16091 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16092 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 16093 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16094 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16095 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 16096 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 16097 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16098 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16099 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 16100 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16101 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16102 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 16104 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 16104 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 16104 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 16105 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 16105 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 16105 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 16106 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 16106 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 16106 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16107 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 16107 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 16107 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 16108 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16117 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16118 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16119 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16120 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16121 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16122 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16123 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16124 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_dly ~extieee.std_logic_1164.STD_LOGIC 0 16125 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16126 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 16127 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16128 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 16129 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 16130 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 16131 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 16132 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 16134 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 16135 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 16136 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 16199 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16200 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 16201 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16202 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 16203 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16204 (_process 0 )))
		(_variable (_internal tviol_M0_CLK ~extieee.std_logic_1164.X01 0 16206 (_process 0 ((i 2)))))
		(_variable (_internal M0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 16207 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 16208 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 16209 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 16210 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 16211 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 16212 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 16213 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 16197 (_process (_simple)(_target(10)(11)(12))(_sensitivity(13)(14)(15)(16)(17)(18)(19)(21)(23)(25)(26)(27)(28))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(12365 )
		(4934723 )
		(5395276 )
		(12358 )
		(12369 )
		(12614 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 2539          1384067338482 Structure
(_unit VHDL (lut40047 0 16332 (structure 0 16340 ))
	(_version va7)
	(_time 1384067338483 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code f9faa8a8f5afa9eafcf8e9a6a8fafdfafeffaafefc)
	(_entity
		(_time 1384067269205)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 16342 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111110011111110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111110011111110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16333 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16333 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 16333 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16333 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16334 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 8721          1384067338493 Structure
(_unit VHDL (sr_16_0_slice_66 0 16353 (structure 0 16382 ))
	(_version va7)
	(_time 1384067338494 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 090b090e025d0b1a0f581f500e0a090c5f0e0a0f5a)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269216)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40022
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16399 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16399 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 16399 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16399 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16400 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 16396 (_entity (_out ))))
			)
		)
		(lut40047
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16403 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16403 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 16403 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16403 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16404 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_un8_spi_packet_i_a2_83 0 16407 (_component lut40022 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40022)
		)
	)
	(_instantiation DRIVEGND 0 16409 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_current_state_ns_i_1_4 0 16411 (_component lut40047 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40047)
		)
	)
	(_block WireDelay 0 16415 
		(_object
			(_process
				(line__16417(_architecture 0 0 16417 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__16418(_architecture 1 0 16418 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__16419(_architecture 2 0 16419 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__16420(_architecture 3 0 16420 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__16421(_architecture 4 0 16421 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__16422(_architecture 5 0 16422 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 16356 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 16357 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 16358 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 16359 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 16359 (_entity (_string \"SR_16_0_SLICE_66"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16361 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16362 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16363 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16364 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16365 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16366 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16367 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16368 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16369 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16370 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16371 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16372 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 16374 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 16374 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 16374 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 16375 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 16375 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 16375 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 16376 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 16376 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16385 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16386 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16387 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16388 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16389 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16390 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 16391 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 16392 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 16394 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 16427 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16428 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 16429 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16430 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 16425 (_process (_simple)(_target(6)(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 7 -1
	)
)
I 000050 55 9042          1384067338518 Structure
(_unit VHDL (sr_16_0_slice_67 0 16479 (structure 0 16513 ))
	(_version va7)
	(_time 1384067338519 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 181a181e124c1a0b111b0e411f1b181d4e1f1b1e4b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269226)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40023
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16528 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16528 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 16528 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16528 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16529 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_state_next6lto30_i_a2_20 0 16532 (_component lut40023 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40023)
		)
	)
	(_instantiation SR_16_0_shift_state_next6lto30_i_a2_21 0 16534 (_component lut40023 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40023)
		)
	)
	(_block WireDelay 0 16538 
		(_object
			(_process
				(line__16540(_architecture 0 0 16540 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__16541(_architecture 1 0 16541 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__16542(_architecture 2 0 16542 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__16543(_architecture 3 0 16543 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__16544(_architecture 4 0 16544 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__16545(_architecture 5 0 16545 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__16546(_architecture 6 0 16546 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__16547(_architecture 7 0 16547 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 16482 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 16483 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 16484 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 16485 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 16485 (_entity (_string \"SR_16_0_SLICE_67"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16487 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16488 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16489 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16490 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16491 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16492 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16493 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16494 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16495 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16496 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16497 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16498 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16499 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16500 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16501 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16502 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 16504 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 16504 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 16504 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 16505 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 16505 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 16505 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 16506 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 16506 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 16506 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 16507 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16516 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16517 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16518 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16519 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16520 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16521 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16522 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16523 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 16524 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 16525 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 16552 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16553 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 16554 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16555 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 16550 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
I 000050 55 9042          1384067338531 Structure
(_unit VHDL (sr_16_0_slice_68 0 16610 (structure 0 16644 ))
	(_version va7)
	(_time 1384067338532 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 282a282d227c2a3b212b3e712f2b282d7e2f2b2e7b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269242)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40023
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16659 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16659 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 16659 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16659 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16660 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_state_next6lto30_i_a2_17 0 16663 (_component lut40023 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40023)
		)
	)
	(_instantiation SR_16_0_shift_state_next6lto30_i_a2_18 0 16665 (_component lut40023 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40023)
		)
	)
	(_block WireDelay 0 16669 
		(_object
			(_process
				(line__16671(_architecture 0 0 16671 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__16672(_architecture 1 0 16672 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__16673(_architecture 2 0 16673 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__16674(_architecture 3 0 16674 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__16675(_architecture 4 0 16675 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__16676(_architecture 5 0 16676 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__16677(_architecture 6 0 16677 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__16678(_architecture 7 0 16678 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 16613 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 16614 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 16615 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 16616 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 16616 (_entity (_string \"SR_16_0_SLICE_68"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16618 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16619 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16620 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16621 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16622 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16623 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16624 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16625 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16626 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16627 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16628 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16629 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16630 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16631 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16632 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16633 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 16635 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 16635 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 16635 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 16636 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 16636 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 16636 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 16637 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 16637 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 16637 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 16638 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16647 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16648 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16649 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16650 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16651 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16652 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16653 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16654 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 16655 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 16656 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 16683 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16684 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 16685 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16686 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 16681 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
I 000050 55 1664          1384067338545 Structure
(_unit VHDL (xo2iobuf 0 16741 (structure 0 16748 ))
	(_version va7)
	(_time 1384067338546 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 37353c32666561213f31716d6430323131303f3161)
	(_entity
		(_time 1384067269252)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.obzpd
			(_object
				(_port (_internal i ~extieee.std_logic_1164.STD_LOGIC 1 1665 (_entity (_in ((i 1))))))
				(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 1 1666 (_entity (_in ((i 1))))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 1 1667 (_entity (_out ))))
			)
		)
	)
	(_instantiation INST5 0 16750 (_component .machxo2.components.obzpd )
		(_port
			((i)(I))
			((t)(T))
			((o)(PAD))
		)
		(_use (_entity machxo2 obzpd)
			(_port
				((i)(i))
				((t)(t))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 16742 (_entity (_in ))))
		(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 16742 (_entity (_in ))))
		(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 16742 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 4637          1384067338553 Structure
(_unit VHDL (sclkb 0 16760 (structure 0 16777 ))
	(_version va7)
	(_time 1384067338554 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 47454745431040511147551c154144411441154145)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269264)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 16788 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 16788 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 16788 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 16785 (_entity (_out ))))
			)
		)
	)
	(_instantiation sclk_pad 0 16791 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(sclkS_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 16793 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 16797 
		(_object
			(_process
				(line__16799(_architecture 0 0 16799 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 16763 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 16764 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 16765 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 16766 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 16766 (_entity (_string \"sclkB"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 16768 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_sclkS ~extvital2000.VITAL_Timing.VitalDelayType01 0 16769 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 16771 (_entity (_in ))))
		(_port (_internal sclkS ~extieee.std_logic_1164.STD_LOGIC 0 16771 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16780 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal sclkS_out ~extieee.std_logic_1164.STD_LOGIC 0 16781 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 16783 (_architecture (_uni ))))
		(_variable (_internal sclkS_zd ~extieee.std_logic_1164.STD_LOGIC 0 16803 (_process 0 ((i 1)))))
		(_variable (_internal sclkS_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16804 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 16802 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1802265459 83 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 1462          1384067338564 Structure
(_unit VHDL (xo2iobuf0048 0 16833 (structure 0 16840 ))
	(_version va7)
	(_time 1384067338565 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 47454c45161511514f41011d144042414144474447)
	(_entity
		(_time 1384067269276)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.ibpd
			(_object
				(_port (_internal i ~extieee.std_logic_1164.STD_LOGIC 1 1626 (_entity (_in ((i 1))))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 1 1627 (_entity (_out ))))
			)
		)
	)
	(_instantiation INST1 0 16842 (_component .machxo2.components.ibpd )
		(_port
			((i)(PAD))
			((o)(Z))
		)
		(_use (_entity machxo2 ibpd)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16834 (_entity (_out ))))
		(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 16834 (_entity (_in ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 5150          1384067338573 Structure
(_unit VHDL (clkb 0 16852 (structure 0 16872 ))
	(_version va7)
	(_time 1384067338574 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 57545754030051415050440d555105515551545104)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269283)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0048
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16879 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 16879 (_entity (_in ))))
			)
		)
	)
	(_instantiation clk_pad 0 16882 (_component xo2iobuf0048 )
		(_port
			((Z)(PADDI_out))
			((PAD)(clkS_ipd))
		)
		(_use (_entity . xo2iobuf0048)
		)
	)
	(_block WireDelay 0 16886 
		(_object
			(_process
				(line__16888(_architecture 0 0 16888 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 16855 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 16856 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 16857 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 16858 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 16858 (_entity (_string \"clkB"\))))
		(_generic (_internal tipd_clkS ~extvital2000.VITAL_Timing.VitalDelayType01 0 16860 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_clkS_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 16861 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_clkS ~extvital2000.VITAL_Timing.VitalDelayType 0 16862 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_clkS_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16863 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_clkS_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16864 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 16866 (_entity (_out )(_param_out))))
		(_port (_internal clkS ~extieee.std_logic_1164.STD_LOGIC 0 16866 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 16875 (_architecture (_uni ((i 1))))))
		(_signal (_internal clkS_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16876 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 16892 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16893 (_process 0 )))
		(_variable (_internal tviol_clkS_clkS ~extieee.std_logic_1164.X01 0 16895 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_clkS ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 16896 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 16891 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1399549027 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 4645          1384067338587 Structure
(_unit VHDL (leds_7_b 0 16936 (structure 0 16953 ))
	(_version va7)
	(_time 1384067338588 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 666536666531367161652039306330606460356063)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269295)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 16964 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 16964 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 16964 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 16961 (_entity (_out ))))
			)
		)
	)
	(_instantiation leds_pad_7 0 16967 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds7_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 16969 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 16973 
		(_object
			(_process
				(line__16975(_architecture 0 0 16975 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 16939 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 16940 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 16941 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 16942 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 16942 (_entity (_string \"leds_7_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 16944 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_leds7 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16945 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 16947 (_entity (_in ))))
		(_port (_internal leds7 ~extieee.std_logic_1164.STD_LOGIC 0 16947 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16956 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal leds7_out ~extieee.std_logic_1164.STD_LOGIC 0 16957 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 16959 (_architecture (_uni ))))
		(_variable (_internal leds7_zd ~extieee.std_logic_1164.STD_LOGIC 0 16979 (_process 0 ((i 1)))))
		(_variable (_internal leds7_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16980 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 16978 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1935959404 55 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 4645          1384067338597 Structure
(_unit VHDL (leds_6_b 0 17009 (structure 0 17026 ))
	(_version va7)
	(_time 1384067338598 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 666536666531367161652039316330606460356063)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269306)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 17037 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 17037 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 17037 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 17034 (_entity (_out ))))
			)
		)
	)
	(_instantiation leds_pad_6 0 17040 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds6_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 17042 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 17046 
		(_object
			(_process
				(line__17048(_architecture 0 0 17048 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 17012 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 17013 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 17014 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 17015 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 17015 (_entity (_string \"leds_6_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 17017 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_leds6 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17018 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 17020 (_entity (_in ))))
		(_port (_internal leds6 ~extieee.std_logic_1164.STD_LOGIC 0 17020 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17029 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal leds6_out ~extieee.std_logic_1164.STD_LOGIC 0 17030 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 17032 (_architecture (_uni ))))
		(_variable (_internal leds6_zd ~extieee.std_logic_1164.STD_LOGIC 0 17052 (_process 0 ((i 1)))))
		(_variable (_internal leds6_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17053 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 17051 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1935959404 54 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 4645          1384067338609 Structure
(_unit VHDL (leds_5_b 0 17082 (structure 0 17099 ))
	(_version va7)
	(_time 1384067338610 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 767526777521266171753029227320707470257073)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269318)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 17110 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 17110 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 17110 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 17107 (_entity (_out ))))
			)
		)
	)
	(_instantiation leds_pad_5 0 17113 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds5_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 17115 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 17119 
		(_object
			(_process
				(line__17121(_architecture 0 0 17121 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 17085 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 17086 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 17087 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 17088 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 17088 (_entity (_string \"leds_5_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 17090 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_leds5 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17091 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 17093 (_entity (_in ))))
		(_port (_internal leds5 ~extieee.std_logic_1164.STD_LOGIC 0 17093 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17102 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal leds5_out ~extieee.std_logic_1164.STD_LOGIC 0 17103 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 17105 (_architecture (_uni ))))
		(_variable (_internal leds5_zd ~extieee.std_logic_1164.STD_LOGIC 0 17125 (_process 0 ((i 1)))))
		(_variable (_internal leds5_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17126 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 17124 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1935959404 53 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 4645          1384067338619 Structure
(_unit VHDL (leds_4_b 0 17155 (structure 0 17172 ))
	(_version va7)
	(_time 1384067338620 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 8586d58b85d2d5928286c3dad080d3838783d68380)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269331)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 17183 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 17183 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 17183 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 17180 (_entity (_out ))))
			)
		)
	)
	(_instantiation leds_pad_4 0 17186 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds4_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 17188 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 17192 
		(_object
			(_process
				(line__17194(_architecture 0 0 17194 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 17158 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 17159 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 17160 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 17161 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 17161 (_entity (_string \"leds_4_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 17163 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_leds4 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17164 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 17166 (_entity (_in ))))
		(_port (_internal leds4 ~extieee.std_logic_1164.STD_LOGIC 0 17166 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17175 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal leds4_out ~extieee.std_logic_1164.STD_LOGIC 0 17176 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 17178 (_architecture (_uni ))))
		(_variable (_internal leds4_zd ~extieee.std_logic_1164.STD_LOGIC 0 17198 (_process 0 ((i 1)))))
		(_variable (_internal leds4_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17199 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 17197 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1935959404 52 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 4645          1384067338630 Structure
(_unit VHDL (leds_3_b 0 17228 (structure 0 17245 ))
	(_version va7)
	(_time 1384067338631 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 8586d58b85d2d5928286c3dad780d3838783d68380)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269339)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 17256 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 17256 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 17256 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 17253 (_entity (_out ))))
			)
		)
	)
	(_instantiation leds_pad_3 0 17259 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds3_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 17261 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 17265 
		(_object
			(_process
				(line__17267(_architecture 0 0 17267 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 17231 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 17232 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 17233 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 17234 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 17234 (_entity (_string \"leds_3_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 17236 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_leds3 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17237 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 17239 (_entity (_in ))))
		(_port (_internal leds3 ~extieee.std_logic_1164.STD_LOGIC 0 17239 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17248 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal leds3_out ~extieee.std_logic_1164.STD_LOGIC 0 17249 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 17251 (_architecture (_uni ))))
		(_variable (_internal leds3_zd ~extieee.std_logic_1164.STD_LOGIC 0 17271 (_process 0 ((i 1)))))
		(_variable (_internal leds3_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17272 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 17270 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1935959404 51 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 4645          1384067338645 Structure
(_unit VHDL (leds_2_b 0 17301 (structure 0 17318 ))
	(_version va7)
	(_time 1384067338646 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 9596c59a95c2c5829296d3cac690c3939793c69390)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269348)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 17329 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 17329 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 17329 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 17326 (_entity (_out ))))
			)
		)
	)
	(_instantiation leds_pad_2 0 17332 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds2_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 17334 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 17338 
		(_object
			(_process
				(line__17340(_architecture 0 0 17340 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 17304 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 17305 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 17306 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 17307 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 17307 (_entity (_string \"leds_2_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 17309 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_leds2 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17310 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 17312 (_entity (_in ))))
		(_port (_internal leds2 ~extieee.std_logic_1164.STD_LOGIC 0 17312 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17321 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal leds2_out ~extieee.std_logic_1164.STD_LOGIC 0 17322 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 17324 (_architecture (_uni ))))
		(_variable (_internal leds2_zd ~extieee.std_logic_1164.STD_LOGIC 0 17344 (_process 0 ((i 1)))))
		(_variable (_internal leds2_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17345 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 17343 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1935959404 50 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 4645          1384067338656 Structure
(_unit VHDL (leds_1_b 0 17374 (structure 0 17391 ))
	(_version va7)
	(_time 1384067338657 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code a5a6f5f2a5f2f5b2a2a6e3faf5a0f3a3a7a3f6a3a0)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269363)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 17402 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 17402 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 17402 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 17399 (_entity (_out ))))
			)
		)
	)
	(_instantiation leds_pad_1 0 17405 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds1_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 17407 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 17411 
		(_object
			(_process
				(line__17413(_architecture 0 0 17413 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 17377 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 17378 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 17379 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 17380 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 17380 (_entity (_string \"leds_1_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 17382 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_leds1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17383 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 17385 (_entity (_in ))))
		(_port (_internal leds1 ~extieee.std_logic_1164.STD_LOGIC 0 17385 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17394 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal leds1_out ~extieee.std_logic_1164.STD_LOGIC 0 17395 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 17397 (_architecture (_uni ))))
		(_variable (_internal leds1_zd ~extieee.std_logic_1164.STD_LOGIC 0 17417 (_process 0 ((i 1)))))
		(_variable (_internal leds1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17418 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 17416 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1935959404 49 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 4645          1384067338666 Structure
(_unit VHDL (leds_0_b 0 17447 (structure 0 17464 ))
	(_version va7)
	(_time 1384067338667 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code b4b7e4e0b5e3e4a3b3b7f2ebe5b1e2b2b6b2e7b2b1)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269376)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 17475 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 17475 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 17475 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 17472 (_entity (_out ))))
			)
		)
	)
	(_instantiation leds_pad_0 0 17478 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds0_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 17480 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 17484 
		(_object
			(_process
				(line__17486(_architecture 0 0 17486 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 17450 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 17451 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 17452 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 17453 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 17453 (_entity (_string \"leds_0_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 17455 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_leds0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17456 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 17458 (_entity (_in ))))
		(_port (_internal leds0 ~extieee.std_logic_1164.STD_LOGIC 0 17458 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17467 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal leds0_out ~extieee.std_logic_1164.STD_LOGIC 0 17468 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 17470 (_architecture (_uni ))))
		(_variable (_internal leds0_zd ~extieee.std_logic_1164.STD_LOGIC 0 17490 (_process 0 ((i 1)))))
		(_variable (_internal leds0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17491 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 17489 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1935959404 48 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 4655          1384067338679 Structure
(_unit VHDL (uart_txb 0 17520 (structure 0 17537 ))
	(_version va7)
	(_time 1384067338680 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code c4c6c291c19292d3c4c7829f91c3ccc2c6c3c1c2c5)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269388)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 17548 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 17548 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 17548 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 17545 (_entity (_out ))))
			)
		)
	)
	(_instantiation uart_tx_pad 0 17551 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(uarttx_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 17553 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 17557 
		(_object
			(_process
				(line__17559(_architecture 0 0 17559 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 17523 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 17524 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 17525 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 17526 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 17526 (_entity (_string \"uart_txB"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 17528 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_uarttx ~extvital2000.VITAL_Timing.VitalDelayType01 0 17529 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 17531 (_entity (_in ))))
		(_port (_internal uarttx ~extieee.std_logic_1164.STD_LOGIC 0 17531 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17540 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal uarttx_out ~extieee.std_logic_1164.STD_LOGIC 0 17541 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 17543 (_architecture (_uni ))))
		(_variable (_internal uarttx_zd ~extieee.std_logic_1164.STD_LOGIC 0 17563 (_process 0 ((i 1)))))
		(_variable (_internal uarttx_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17564 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 17562 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1953653109 30836 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 4619          1384067338689 Structure
(_unit VHDL (s_enb 0 17593 (structure 0 17610 ))
	(_version va7)
	(_time 1384067338690 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code c4c6c492969395d295c4d69f96c192c2c1c291c2c6)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269398)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 17621 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 17621 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 17621 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 17618 (_entity (_out ))))
			)
		)
	)
	(_instantiation s_en_pad 0 17624 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(sen_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 17626 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 17630 
		(_object
			(_process
				(line__17632(_architecture 0 0 17632 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 17596 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 17597 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 17598 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 17599 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 17599 (_entity (_string \"s_enB"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 17601 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_sen ~extvital2000.VITAL_Timing.VitalDelayType01 0 17602 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 17604 (_entity (_in ))))
		(_port (_internal sen ~extieee.std_logic_1164.STD_LOGIC 0 17604 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17613 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal sen_out ~extieee.std_logic_1164.STD_LOGIC 0 17614 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 17616 (_architecture (_uni ))))
		(_variable (_internal sen_zd ~extieee.std_logic_1164.STD_LOGIC 0 17636 (_process 0 ((i 1)))))
		(_variable (_internal sen_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17637 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 17635 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(7234931 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 4637          1384067338704 Structure
(_unit VHDL (mosib 0 17666 (structure 0 17683 ))
	(_version va7)
	(_time 1384067338705 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code d3d08481868584c5ded3c189d6d585d4d0d5dad5d1)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269408)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 17694 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 17694 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 17694 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 17691 (_entity (_out ))))
			)
		)
	)
	(_instantiation mosi_pad 0 17697 (_component xo2iobuf )
		(_port
			((I)(IOLDO_ipd))
			((T)(GNDI))
			((PAD)(mosiS_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 17699 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 17703 
		(_object
			(_process
				(line__17705(_architecture 0 0 17705 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 17669 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 17670 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 17671 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 17672 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 17672 (_entity (_string \"mosiB"\))))
		(_generic (_internal tipd_IOLDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 17674 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_IOLDO_mosiS ~extvital2000.VITAL_Timing.VitalDelayType01 0 17675 (_entity (((ns 0))((ns 0))))))
		(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 17677 (_entity (_in ))))
		(_port (_internal mosiS ~extieee.std_logic_1164.STD_LOGIC 0 17677 (_entity (_out )(_param_out))))
		(_signal (_internal IOLDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17686 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal mosiS_out ~extieee.std_logic_1164.STD_LOGIC 0 17687 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 17689 (_architecture (_uni ))))
		(_variable (_internal mosiS_zd ~extieee.std_logic_1164.STD_LOGIC 0 17709 (_process 0 ((i 1)))))
		(_variable (_internal mosiS_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17710 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 17708 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1769172845 83 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 2480          1384067338713 Structure
(_unit VHDL (mfflsre 0 17739 (structure 0 17747 ))
	(_version va7)
	(_time 1384067338714 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code e3e0b4b0e6b4b1f5b1e6f0b8b0e5e6e5b7e5e5e5e5)
	(_entity
		(_time 1384067269420)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.fd1p3jx
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1555 1 634 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 1 636 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 637 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 1 638 (_entity (_in ((i 1))))))
				(_port (_internal pd ~extieee.std_logic_1164.STD_LOGIC 1 639 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 640 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 17749 (_component .machxo2.components.fd1p3jx )
		(_generic
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d)(D0))
			((sp)(SP))
			((ck)(CK))
			((pd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fd1p3jx)
			(_generic
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d)(d))
				((sp)(sp))
				((pd)(pd))
				((ck)(ck))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 17740 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 17740 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 17740 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 17741 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 17741 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1555 (machxo2 components ~STRING~1555)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 10214         1384067338724 Structure
(_unit VHDL (mosi_mgiol 0 17760 (structure 0 17790 ))
	(_version va7)
	(_time 1384067338725 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code e3e0b4b0b6b5b4f5bbe6a5b9e6e5e4e5eae5b5e5b0)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269429)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(mfflsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 17810 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 17810 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 17810 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 17811 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 17811 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 17804 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 17807 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 17807 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_s_outio 0 17814 (_component mfflsre )
		(_port
			((D0)(OPOS_dly))
			((SP)(VCCI))
			((CK)(CLKS_NOTIN))
			((LSR)(LSR_dly))
			((Q)(IOLDO_out))
		)
		(_use (_entity . mfflsre)
		)
	)
	(_instantiation DRIVEVCC 0 17817 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLKS_INVERTERIN 0 17819 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLKS_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_block WireDelay 0 17823 
		(_object
			(_process
				(line__17825(_architecture 0 0 17825 (_procedure_call (_simple)(_target(5))(_sensitivity(1)))))
				(line__17826(_architecture 1 0 17826 (_procedure_call (_simple)(_target(7))(_sensitivity(2)))))
				(line__17827(_architecture 2 0 17827 (_procedure_call (_simple)(_target(9))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 17831 
		(_object
			(_process
				(line__17833(_architecture 3 0 17833 (_procedure_call (_simple)(_target(6))(_sensitivity(5)))))
				(line__17834(_architecture 4 0 17834 (_procedure_call (_simple)(_target(8))(_sensitivity(7)))))
				(line__17835(_architecture 5 0 17835 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 17763 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 17764 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 17765 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 17766 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 17766 (_entity (_string \"mosi_MGIOL"\))))
		(_generic (_internal tipd_OPOS ~extvital2000.VITAL_Timing.VitalDelayType01 0 17768 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 17769 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 17770 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_IOLDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 17771 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 17772 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17773 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17774 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 17775 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_OPOS_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 17776 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_OPOS_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17777 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_OPOS_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17778 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 17779 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17780 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17781 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 17783 (_entity (_out )(_param_out))))
		(_port (_internal OPOS ~extieee.std_logic_1164.STD_LOGIC 0 17783 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 17783 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17784 (_entity (_in ))))
		(_signal (_internal IOLDO_out ~extieee.std_logic_1164.STD_LOGIC 0 17793 (_architecture (_uni ((i 1))))))
		(_signal (_internal OPOS_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17794 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal OPOS_dly ~extieee.std_logic_1164.STD_LOGIC 0 17795 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17796 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 17797 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17798 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 17799 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 17801 (_architecture (_uni ))))
		(_signal (_internal CLKS_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 17802 (_architecture (_uni ))))
		(_variable (_internal IOLDO_zd ~extieee.std_logic_1164.STD_LOGIC 0 17839 (_process 0 ((i 1)))))
		(_variable (_internal IOLDO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17840 (_process 0 )))
		(_variable (_internal tviol_OPOS_CLK ~extieee.std_logic_1164.X01 0 17842 (_process 0 ((i 2)))))
		(_variable (_internal OPOS_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 17843 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 17844 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 17845 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 17846 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 17847 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 17838 (_process (_simple)(_target(0))(_sensitivity(4)(6)(8)(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1397706831 )
		(4934723 )
		(5395276 )
		(1145851721 79 )
	)
	(_model . Structure 7 -1
	)
)
I 000050 55 5150          1384067338733 Structure
(_unit VHDL (rstb 0 17923 (structure 0 17943 ))
	(_version va7)
	(_time 1384067338734 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code f3f1f2a2f3a5a3e5f4f5e1a8a1f4f7f5f1f4f1f4f0)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269445)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0048
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 17950 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 17950 (_entity (_in ))))
			)
		)
	)
	(_instantiation rst_pad 0 17953 (_component xo2iobuf0048 )
		(_port
			((Z)(PADDI_out))
			((PAD)(rstS_ipd))
		)
		(_use (_entity . xo2iobuf0048)
		)
	)
	(_block WireDelay 0 17957 
		(_object
			(_process
				(line__17959(_architecture 0 0 17959 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 17926 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 17927 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 17928 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 17929 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 17929 (_entity (_string \"rstB"\))))
		(_generic (_internal tipd_rstS ~extvital2000.VITAL_Timing.VitalDelayType01 0 17931 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_rstS_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 17932 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_rstS ~extvital2000.VITAL_Timing.VitalDelayType 0 17933 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_rstS_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17934 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_rstS_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17935 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 17937 (_entity (_out )(_param_out))))
		(_port (_internal rstS ~extieee.std_logic_1164.STD_LOGIC 0 17937 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 17946 (_architecture (_uni ((i 1))))))
		(_signal (_internal rstS_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17947 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 17963 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17964 (_process 0 )))
		(_variable (_internal tviol_rstS_rstS ~extieee.std_logic_1164.X01 0 17966 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_rstS ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 17967 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 17962 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1400140658 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 1810          1384067338744 Structure
(_unit VHDL (gsr5mode 0 18007 (structure 0 18014 ))
	(_version va7)
	(_time 1384067338745 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 020101050354541106074658050406040704050501)
	(_entity
		(_time 1384067269456)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 943 (_entity (_in ((i 1))))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 944 (_entity (_out ((i 1))))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_internal gsr ~extieee.std_logic_1164.STD_LOGIC 1 930 (_entity (_in ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 18017 (_component .machxo2.components.inv )
		(_port
			((a)(GSRP))
			((z)(GSRMODE))
		)
		(_use (_entity machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_instantiation INST20 0 18019 (_component .machxo2.components.gsr )
		(_port
			((gsr)(GSRMODE))
		)
		(_use (_entity machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_object
		(_port (_internal GSRP ~extieee.std_logic_1164.STD_LOGIC 0 18008 (_entity (_in ))))
		(_signal (_internal GSRMODE ~extieee.std_logic_1164.STD_LOGIC 0 18015 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 2717          1384067338751 Structure
(_unit VHDL (gsr_instb 0 18029 (structure 0 18045 ))
	(_version va7)
	(_time 1384067338752 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 020101050354541757001b58060501050604000405)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269463)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(GSR5MODE
			(_object
				(_port (_internal GSRP ~extieee.std_logic_1164.STD_LOGIC 0 18051 (_entity (_in ))))
			)
		)
	)
	(_instantiation GSR_INST_GSRMODE 0 18054 (_component GSR5MODE )
		(_port
			((GSRP)(GSRNET_ipd))
		)
		(_use (_entity . GSR5MODE)
		)
	)
	(_block WireDelay 0 18058 
		(_object
			(_process
				(line__18060(_architecture 0 0 18060 (_procedure_call (_simple)(_target(1))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 18032 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 18033 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 18034 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 18035 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 18035 (_entity (_string \"GSR_INSTB"\))))
		(_generic (_internal tipd_GSRNET ~extvital2000.VITAL_Timing.VitalDelayType01 0 18037 (_entity (((ns 0))((ns 0))))))
		(_port (_internal GSRNET ~extieee.std_logic_1164.STD_LOGIC 0 18039 (_entity (_in ))))
		(_signal (_internal GSRNET_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18048 (_architecture (_uni ((i 1)))(_param_out))))
		(_process
			(VitalBehavior(_architecture 1 0 18063 (_process (_simple)(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 133226        1384067338808 Structure
(_unit VHDL (ap1220_controller_top 0 18084 (structure 0 18094 ))
	(_version va7)
	(_time 1384067338809 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 414244424013145243464b445118464742471747144645)
	(_entity
		(_time 1384067269472)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_component
		(SLICE_0
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18336 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18336 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18336 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18337 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18337 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18337 (_entity (_in ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18338 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18338 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18338 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_1
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18341 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18341 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18341 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18342 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18342 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18342 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_2
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18345 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18345 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18345 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18346 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18346 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18346 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18347 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18347 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18347 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18348 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18348 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_3
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18351 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18351 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18351 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18352 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18352 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18352 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18353 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18353 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18353 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18354 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18354 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_4
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18357 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18357 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18357 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18358 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18358 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18358 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18359 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18359 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18359 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18360 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18360 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_5
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18363 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18363 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18363 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18364 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18364 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18364 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18365 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18365 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18365 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18366 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18366 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_6
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18369 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18369 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18369 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18370 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18370 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18370 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18371 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18371 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18371 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18372 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18372 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_7
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18375 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18375 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18375 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18376 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18376 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18376 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18377 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18377 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18377 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18378 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18378 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_8
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18381 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18381 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18381 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18382 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18382 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18382 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18383 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18383 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18383 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18384 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18384 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_9
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18387 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18387 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18387 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18388 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18388 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18388 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18389 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18389 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18389 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18390 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18390 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_10
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18393 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18393 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18393 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18394 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18394 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18394 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18395 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18395 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18395 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18396 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18396 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_11
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18399 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18399 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18399 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18400 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18400 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18400 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18401 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18401 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18401 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18402 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18402 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_12
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18405 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18405 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18405 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18406 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18406 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18406 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18407 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18407 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18407 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18408 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18408 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_13
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18411 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18411 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18411 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18412 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18412 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18412 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18413 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18413 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18413 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18414 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18414 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_14
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18417 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18417 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18417 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18418 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18418 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18418 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18419 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18419 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18419 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18420 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18420 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_15
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18423 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18423 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18423 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18424 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18424 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18424 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18425 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18425 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18425 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18426 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18426 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_16
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18429 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18429 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18429 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18430 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18430 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18430 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18431 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18431 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18431 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18432 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18432 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_17
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18435 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18435 (_entity (_out ))))
			)
		)
		(SLICE_18
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18438 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18438 (_entity (_in ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18438 (_entity (_out ))))
			)
		)
		(SLICE_19
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18441 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18441 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18441 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18442 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18442 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18442 (_entity (_out ))))
			)
		)
		(SLICE_20
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18445 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18445 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18445 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18446 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18446 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18446 (_entity (_out ))))
			)
		)
		(SLICE_21
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18449 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18449 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18449 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18450 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18450 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18450 (_entity (_out ))))
			)
		)
		(SLICE_22
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18453 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18453 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18453 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18454 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18454 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18454 (_entity (_out ))))
			)
		)
		(SLICE_23
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18457 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18457 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18457 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18458 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18458 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18458 (_entity (_out ))))
			)
		)
		(SLICE_24
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18461 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18461 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18461 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18462 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18462 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18462 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18463 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18463 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18463 (_entity (_out ))))
			)
		)
		(SLICE_25
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18466 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18466 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18466 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18467 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18467 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18467 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18468 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18468 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18468 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18469 (_entity (_out ))))
			)
		)
		(SLICE_26
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18472 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18472 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18472 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18473 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18473 (_entity (_out ))))
			)
		)
		(SLICE_27
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18476 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18476 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18476 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18477 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18477 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18477 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18478 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18478 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18478 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18479 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18479 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18479 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18480 (_entity (_out ))))
			)
		)
		(SLICE_28
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18483 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18483 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18483 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18484 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18484 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18484 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18485 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18485 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18485 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18486 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18486 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18486 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18487 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18487 (_entity (_out ))))
			)
		)
		(SLICE_29
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18490 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18490 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18490 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18491 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18491 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18491 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18492 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18492 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18492 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18493 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18493 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18493 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18494 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18494 (_entity (_out ))))
			)
		)
		(SLICE_30
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18497 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18497 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18497 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18498 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18498 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18498 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18499 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18499 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18499 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18500 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18500 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18500 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18501 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18501 (_entity (_out ))))
			)
		)
		(SLICE_31
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18504 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18504 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18504 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18505 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18505 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18505 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18506 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18506 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18506 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18507 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18507 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18507 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18508 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18508 (_entity (_out ))))
			)
		)
		(SLICE_32
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18511 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18511 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18511 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18512 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18512 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18512 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18513 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18513 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18513 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18514 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18514 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18514 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18515 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18515 (_entity (_out ))))
			)
		)
		(SLICE_33
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18518 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18518 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18518 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18519 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18519 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18519 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18520 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18520 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18520 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18521 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18521 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18521 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18522 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18522 (_entity (_out ))))
			)
		)
		(SLICE_34
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18525 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18525 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18525 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18526 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18526 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18526 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18527 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18527 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18527 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18528 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18528 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18528 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18529 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18529 (_entity (_out ))))
			)
		)
		(SLICE_35
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18532 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18532 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18532 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18533 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18533 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18533 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18534 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18534 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18534 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18535 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18535 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18535 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18536 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18536 (_entity (_out ))))
			)
		)
		(SLICE_36
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18539 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18539 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18539 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18540 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18540 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18540 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18541 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18541 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18541 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18542 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18542 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18542 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18543 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18543 (_entity (_out ))))
			)
		)
		(SLICE_37
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18546 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18546 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18546 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18547 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18547 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18547 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18548 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18548 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18548 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18549 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18549 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18549 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18550 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18550 (_entity (_out ))))
			)
		)
		(SLICE_38
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18553 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18553 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18553 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18554 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18554 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18554 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18555 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18555 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18555 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18556 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18556 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18556 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18557 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18557 (_entity (_out ))))
			)
		)
		(SLICE_39
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18560 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18560 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18560 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18561 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18561 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18561 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18562 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18562 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18562 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18563 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18563 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18563 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18564 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18564 (_entity (_out ))))
			)
		)
		(SLICE_40
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18567 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18567 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18567 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18568 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18568 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18568 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18569 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18569 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18569 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18570 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18570 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18570 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18571 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18571 (_entity (_out ))))
			)
		)
		(SLICE_41
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18574 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18574 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18574 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18575 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18575 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18575 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18576 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18576 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18576 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18577 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18577 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18577 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18578 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18578 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_42
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18581 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18581 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18581 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18582 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18582 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18582 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18583 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18583 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18583 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18584 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18584 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18584 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18585 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18585 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_43
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18588 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18588 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18588 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18589 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18589 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18589 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18590 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18590 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18590 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18591 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18591 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18591 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18592 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18592 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_44
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18595 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18595 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18595 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18596 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18596 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18596 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18597 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18597 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18597 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18598 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18598 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18598 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18599 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_45
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18602 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18602 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18602 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18603 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18603 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18603 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18604 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18604 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18604 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18605 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18605 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18605 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18606 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18606 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_46
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18609 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18609 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18609 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18610 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18610 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18610 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18611 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18611 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18611 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18612 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18612 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18612 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18613 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_47
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18616 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18616 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18616 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18617 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18617 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18617 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18618 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18618 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18618 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18619 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18619 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18619 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_49
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18622 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18622 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18622 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18623 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18623 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18623 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18624 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18624 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18624 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18625 (_entity (_out ))))
			)
		)
		(SLICE_50
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18628 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 18628 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 18628 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18629 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18629 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18629 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18630 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_51
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18633 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18633 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18633 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18634 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18634 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18634 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18635 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18635 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18635 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18636 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18636 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18636 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18637 (_entity (_out ))))
			)
		)
		(SLICE_52
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18640 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18640 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18640 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18641 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18641 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18641 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18642 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18642 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18642 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 18643 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18643 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18643 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18644 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18644 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18644 (_entity (_out ))))
			)
		)
		(SLICE_53
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18647 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18647 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18647 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18648 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18648 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18648 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18649 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18649 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18649 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18650 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 18650 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18650 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18651 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18651 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18651 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18652 (_entity (_out ))))
			)
		)
		(SLICE_54
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18655 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18655 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18655 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18656 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18656 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18656 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18657 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18657 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18657 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 18658 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18658 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18658 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18659 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18659 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18659 (_entity (_out ))))
			)
		)
		(SLICE_55
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18662 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18662 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18662 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18663 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18663 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18663 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18664 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 18664 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18664 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18665 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18665 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18665 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_56
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18668 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18668 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18668 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18669 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18669 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18669 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18670 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18670 (_entity (_out ))))
			)
		)
		(SR_16_0_s_out_1_1_10_SLICE_57
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18673 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18673 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18673 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18674 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18674 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 18674 (_entity (_in ))))
				(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 18675 (_entity (_out ))))
			)
		)
		(SR_16_0_s_out_1_1_15_SLICE_58
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18678 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18678 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18678 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18679 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18679 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18679 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 18680 (_entity (_in ))))
				(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 18680 (_entity (_out ))))
			)
		)
		(SR_16_0_s_out_1_1_6_SLICE_59
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18683 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18683 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18683 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18684 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18684 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18684 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 18685 (_entity (_in ))))
				(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 18685 (_entity (_out ))))
			)
		)
		(SR_16_0_s_out_1_1_3_SLICE_60
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18688 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18688 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18688 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18689 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18689 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18689 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 18690 (_entity (_in ))))
				(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 18690 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_61
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18693 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18693 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18693 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18694 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18694 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18694 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18695 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18695 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_62
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18698 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18698 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18698 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18699 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18699 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18699 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18700 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18700 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18700 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18701 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_63
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18704 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18704 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18704 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18705 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18705 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18705 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18706 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18706 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18706 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18707 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_64
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18710 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18710 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18710 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18711 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18711 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18711 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18712 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18712 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_65
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18715 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18715 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18715 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18716 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18716 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18716 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18717 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 18717 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 18717 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18718 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18718 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18718 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18719 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_66
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18722 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18722 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18722 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18723 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18723 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18723 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18724 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18724 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_67
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18727 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18727 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18727 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18728 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18728 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18728 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18729 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18729 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18729 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18730 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_68
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18733 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18733 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18733 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18734 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18734 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18734 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18735 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18735 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18735 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18736 (_entity (_out ))))
			)
		)
		(sclkB
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 18739 (_entity (_in ))))
				(_port (_internal sclkS ~extieee.std_logic_1164.STD_LOGIC 0 18739 (_entity (_out ))))
			)
		)
		(clkB
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 18742 (_entity (_out ))))
				(_port (_internal clkS ~extieee.std_logic_1164.STD_LOGIC 0 18742 (_entity (_in ))))
			)
		)
		(leds_7_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 18745 (_entity (_in ))))
				(_port (_internal leds7 ~extieee.std_logic_1164.STD_LOGIC 0 18745 (_entity (_out ))))
			)
		)
		(leds_6_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 18748 (_entity (_in ))))
				(_port (_internal leds6 ~extieee.std_logic_1164.STD_LOGIC 0 18748 (_entity (_out ))))
			)
		)
		(leds_5_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 18751 (_entity (_in ))))
				(_port (_internal leds5 ~extieee.std_logic_1164.STD_LOGIC 0 18751 (_entity (_out ))))
			)
		)
		(leds_4_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 18754 (_entity (_in ))))
				(_port (_internal leds4 ~extieee.std_logic_1164.STD_LOGIC 0 18754 (_entity (_out ))))
			)
		)
		(leds_3_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 18757 (_entity (_in ))))
				(_port (_internal leds3 ~extieee.std_logic_1164.STD_LOGIC 0 18757 (_entity (_out ))))
			)
		)
		(leds_2_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 18760 (_entity (_in ))))
				(_port (_internal leds2 ~extieee.std_logic_1164.STD_LOGIC 0 18760 (_entity (_out ))))
			)
		)
		(leds_1_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 18763 (_entity (_in ))))
				(_port (_internal leds1 ~extieee.std_logic_1164.STD_LOGIC 0 18763 (_entity (_out ))))
			)
		)
		(leds_0_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 18766 (_entity (_in ))))
				(_port (_internal leds0 ~extieee.std_logic_1164.STD_LOGIC 0 18766 (_entity (_out ))))
			)
		)
		(uart_txB
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 18769 (_entity (_in ))))
				(_port (_internal uarttx ~extieee.std_logic_1164.STD_LOGIC 0 18769 (_entity (_out ))))
			)
		)
		(s_enB
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 18772 (_entity (_in ))))
				(_port (_internal sen ~extieee.std_logic_1164.STD_LOGIC 0 18772 (_entity (_out ))))
			)
		)
		(mosiB
			(_object
				(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 18775 (_entity (_in ))))
				(_port (_internal mosiS ~extieee.std_logic_1164.STD_LOGIC 0 18775 (_entity (_out ))))
			)
		)
		(mosi_MGIOL
			(_object
				(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 18778 (_entity (_out ))))
				(_port (_internal OPOS ~extieee.std_logic_1164.STD_LOGIC 0 18778 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 18778 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18779 (_entity (_in ))))
			)
		)
		(rstB
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 18782 (_entity (_out ))))
				(_port (_internal rstS ~extieee.std_logic_1164.STD_LOGIC 0 18782 (_entity (_in ))))
			)
		)
		(GSR_INSTB
			(_object
				(_port (_internal GSRNET ~extieee.std_logic_1164.STD_LOGIC 0 18785 (_entity (_in ))))
			)
		)
		(.machxo2.components.vhi
			(_object
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 1462 (_entity (_out ((i 1))))))
			)
		)
		(.machxo2.components.pur
			(_object
				(_generic (_internal RST_PULSE ~extSTD.STANDARD.INTEGER 1 1352 (_entity -1 ((i 1)))))
				(_port (_internal pur ~extieee.std_logic_1164.STD_LOGIC 1 1354 (_entity (_in ((i 1))))))
			)
		)
	)
	(_instantiation SLICE_0I 0 18788 (_component SLICE_0 )
		(_port
			((B1)(count_32_bit_0))
			((A1)(N_83))
			((B0)(N_83))
			((DI1)(count_32_bit_s_0))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((F1)(count_32_bit_s_0))
			((Q1)(count_32_bit_0))
			((FCO)(count_32_bit_cry_0))
		)
		(_use (_entity . SLICE_0)
		)
	)
	(_instantiation SR_16_0_SLICE_1I 0 18792 (_component SR_16_0_SLICE_1 )
		(_port
			((A0)(SR_16_0_shift_count_i_31))
			((DI0)(SR_16_0_un2_shift_count_1))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_30))
			((F0)(SR_16_0_un2_shift_count_1))
			((Q0)(SR_16_0_shift_count_31))
		)
		(_use (_entity . SR_16_0_SLICE_1)
		)
	)
	(_instantiation SR_16_0_SLICE_2I 0 18796 (_component SR_16_0_SLICE_2 )
		(_port
			((A1)(SR_16_0_shift_count_30))
			((A0)(SR_16_0_shift_count_29))
			((DI1)(SR_16_0_un2_shift_count_2))
			((DI0)(SR_16_0_un2_shift_count_3))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_28))
			((F0)(SR_16_0_un2_shift_count_3))
			((Q0)(SR_16_0_shift_count_29))
			((F1)(SR_16_0_un2_shift_count_2))
			((Q1)(SR_16_0_shift_count_30))
			((FCO)(SR_16_0_un2_shift_count_cry_30))
		)
		(_use (_entity . SR_16_0_SLICE_2)
		)
	)
	(_instantiation SR_16_0_SLICE_3I 0 18803 (_component SR_16_0_SLICE_3 )
		(_port
			((A1)(SR_16_0_shift_count_28))
			((A0)(SR_16_0_shift_count_27))
			((DI1)(SR_16_0_un2_shift_count_4))
			((DI0)(SR_16_0_un2_shift_count_5))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_26))
			((F0)(SR_16_0_un2_shift_count_5))
			((Q0)(SR_16_0_shift_count_27))
			((F1)(SR_16_0_un2_shift_count_4))
			((Q1)(SR_16_0_shift_count_28))
			((FCO)(SR_16_0_un2_shift_count_cry_28))
		)
		(_use (_entity . SR_16_0_SLICE_3)
		)
	)
	(_instantiation SR_16_0_SLICE_4I 0 18810 (_component SR_16_0_SLICE_4 )
		(_port
			((A1)(SR_16_0_shift_count_26))
			((A0)(SR_16_0_shift_count_25))
			((DI1)(SR_16_0_un2_shift_count_6))
			((DI0)(SR_16_0_un2_shift_count_7))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_24))
			((F0)(SR_16_0_un2_shift_count_7))
			((Q0)(SR_16_0_shift_count_25))
			((F1)(SR_16_0_un2_shift_count_6))
			((Q1)(SR_16_0_shift_count_26))
			((FCO)(SR_16_0_un2_shift_count_cry_26))
		)
		(_use (_entity . SR_16_0_SLICE_4)
		)
	)
	(_instantiation SR_16_0_SLICE_5I 0 18817 (_component SR_16_0_SLICE_5 )
		(_port
			((A1)(SR_16_0_shift_count_24))
			((A0)(SR_16_0_shift_count_23))
			((DI1)(SR_16_0_un2_shift_count_8))
			((DI0)(SR_16_0_un2_shift_count_9))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_22))
			((F0)(SR_16_0_un2_shift_count_9))
			((Q0)(SR_16_0_shift_count_23))
			((F1)(SR_16_0_un2_shift_count_8))
			((Q1)(SR_16_0_shift_count_24))
			((FCO)(SR_16_0_un2_shift_count_cry_24))
		)
		(_use (_entity . SR_16_0_SLICE_5)
		)
	)
	(_instantiation SR_16_0_SLICE_6I 0 18824 (_component SR_16_0_SLICE_6 )
		(_port
			((A1)(SR_16_0_shift_count_22))
			((A0)(SR_16_0_shift_count_21))
			((DI1)(SR_16_0_un2_shift_count_10))
			((DI0)(SR_16_0_un2_shift_count_11))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_20))
			((F0)(SR_16_0_un2_shift_count_11))
			((Q0)(SR_16_0_shift_count_21))
			((F1)(SR_16_0_un2_shift_count_10))
			((Q1)(SR_16_0_shift_count_22))
			((FCO)(SR_16_0_un2_shift_count_cry_22))
		)
		(_use (_entity . SR_16_0_SLICE_6)
		)
	)
	(_instantiation SR_16_0_SLICE_7I 0 18832 (_component SR_16_0_SLICE_7 )
		(_port
			((A1)(SR_16_0_shift_count_20))
			((A0)(SR_16_0_shift_count_19))
			((DI1)(SR_16_0_un2_shift_count_12))
			((DI0)(SR_16_0_un2_shift_count_13))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_18))
			((F0)(SR_16_0_un2_shift_count_13))
			((Q0)(SR_16_0_shift_count_19))
			((F1)(SR_16_0_un2_shift_count_12))
			((Q1)(SR_16_0_shift_count_20))
			((FCO)(SR_16_0_un2_shift_count_cry_20))
		)
		(_use (_entity . SR_16_0_SLICE_7)
		)
	)
	(_instantiation SR_16_0_SLICE_8I 0 18840 (_component SR_16_0_SLICE_8 )
		(_port
			((A1)(SR_16_0_shift_count_18))
			((A0)(SR_16_0_shift_count_17))
			((DI1)(SR_16_0_un2_shift_count_14))
			((DI0)(SR_16_0_un2_shift_count_15))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_16))
			((F0)(SR_16_0_un2_shift_count_15))
			((Q0)(SR_16_0_shift_count_17))
			((F1)(SR_16_0_un2_shift_count_14))
			((Q1)(SR_16_0_shift_count_18))
			((FCO)(SR_16_0_un2_shift_count_cry_18))
		)
		(_use (_entity . SR_16_0_SLICE_8)
		)
	)
	(_instantiation SR_16_0_SLICE_9I 0 18848 (_component SR_16_0_SLICE_9 )
		(_port
			((A1)(SR_16_0_shift_count_16))
			((A0)(SR_16_0_shift_count_15))
			((DI1)(SR_16_0_un2_shift_count_16))
			((DI0)(SR_16_0_un2_shift_count_17))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_14))
			((F0)(SR_16_0_un2_shift_count_17))
			((Q0)(SR_16_0_shift_count_15))
			((F1)(SR_16_0_un2_shift_count_16))
			((Q1)(SR_16_0_shift_count_16))
			((FCO)(SR_16_0_un2_shift_count_cry_16))
		)
		(_use (_entity . SR_16_0_SLICE_9)
		)
	)
	(_instantiation SR_16_0_SLICE_10I 0 18856 (_component SR_16_0_SLICE_10 )
		(_port
			((A1)(SR_16_0_shift_count_14))
			((A0)(SR_16_0_shift_count_13))
			((DI1)(SR_16_0_un2_shift_count_18))
			((DI0)(SR_16_0_un2_shift_count_19))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_12))
			((F0)(SR_16_0_un2_shift_count_19))
			((Q0)(SR_16_0_shift_count_13))
			((F1)(SR_16_0_un2_shift_count_18))
			((Q1)(SR_16_0_shift_count_14))
			((FCO)(SR_16_0_un2_shift_count_cry_14))
		)
		(_use (_entity . SR_16_0_SLICE_10)
		)
	)
	(_instantiation SR_16_0_SLICE_11I 0 18864 (_component SR_16_0_SLICE_11 )
		(_port
			((A1)(SR_16_0_shift_count_12))
			((A0)(SR_16_0_shift_count_11))
			((DI1)(SR_16_0_un2_shift_count_20))
			((DI0)(SR_16_0_un2_shift_count_21))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_10))
			((F0)(SR_16_0_un2_shift_count_21))
			((Q0)(SR_16_0_shift_count_11))
			((F1)(SR_16_0_un2_shift_count_20))
			((Q1)(SR_16_0_shift_count_12))
			((FCO)(SR_16_0_un2_shift_count_cry_12))
		)
		(_use (_entity . SR_16_0_SLICE_11)
		)
	)
	(_instantiation SR_16_0_SLICE_12I 0 18872 (_component SR_16_0_SLICE_12 )
		(_port
			((A1)(SR_16_0_shift_count_10))
			((A0)(SR_16_0_shift_count_9))
			((DI1)(SR_16_0_un2_shift_count_22))
			((DI0)(SR_16_0_un2_shift_count_23))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_8))
			((F0)(SR_16_0_un2_shift_count_23))
			((Q0)(SR_16_0_shift_count_9))
			((F1)(SR_16_0_un2_shift_count_22))
			((Q1)(SR_16_0_shift_count_10))
			((FCO)(SR_16_0_un2_shift_count_cry_10))
		)
		(_use (_entity . SR_16_0_SLICE_12)
		)
	)
	(_instantiation SR_16_0_SLICE_13I 0 18880 (_component SR_16_0_SLICE_13 )
		(_port
			((A1)(SR_16_0_shift_count_8))
			((A0)(SR_16_0_shift_count_7))
			((DI1)(SR_16_0_un2_shift_count_24))
			((DI0)(SR_16_0_un2_shift_count_25))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_6))
			((F0)(SR_16_0_un2_shift_count_25))
			((Q0)(SR_16_0_shift_count_7))
			((F1)(SR_16_0_un2_shift_count_24))
			((Q1)(SR_16_0_shift_count_8))
			((FCO)(SR_16_0_un2_shift_count_cry_8))
		)
		(_use (_entity . SR_16_0_SLICE_13)
		)
	)
	(_instantiation SR_16_0_SLICE_14I 0 18888 (_component SR_16_0_SLICE_14 )
		(_port
			((A1)(SR_16_0_shift_count_6))
			((A0)(SR_16_0_shift_count_5))
			((DI1)(SR_16_0_un2_shift_count_26))
			((DI0)(SR_16_0_un2_shift_count_27))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_4))
			((F0)(SR_16_0_un2_shift_count_27))
			((Q0)(SR_16_0_shift_count_5))
			((F1)(SR_16_0_un2_shift_count_26))
			((Q1)(SR_16_0_shift_count_6))
			((FCO)(SR_16_0_un2_shift_count_cry_6))
		)
		(_use (_entity . SR_16_0_SLICE_14)
		)
	)
	(_instantiation SR_16_0_SLICE_15I 0 18896 (_component SR_16_0_SLICE_15 )
		(_port
			((A1)(SR_16_0_shift_count_4))
			((A0)(SR_16_0_shift_count_3))
			((DI1)(SR_16_0_un2_shift_count_28))
			((DI0)(SR_16_0_un2_shift_count_29))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_2))
			((F0)(SR_16_0_un2_shift_count_29))
			((Q0)(SR_16_0_shift_count_3))
			((F1)(SR_16_0_un2_shift_count_28))
			((Q1)(SR_16_0_shift_count_4))
			((FCO)(SR_16_0_un2_shift_count_cry_4))
		)
		(_use (_entity . SR_16_0_SLICE_15)
		)
	)
	(_instantiation SR_16_0_SLICE_16I 0 18904 (_component SR_16_0_SLICE_16 )
		(_port
			((A1)(SR_16_0_shift_count_2))
			((A0)(SR_16_0_shift_count_1))
			((DI1)(SR_16_0_un2_shift_count_30))
			((DI0)(SR_16_0_un2_shift_count_31))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_0))
			((F0)(SR_16_0_un2_shift_count_31))
			((Q0)(SR_16_0_shift_count_1))
			((F1)(SR_16_0_un2_shift_count_30))
			((Q1)(SR_16_0_shift_count_2))
			((FCO)(SR_16_0_un2_shift_count_cry_2))
		)
		(_use (_entity . SR_16_0_SLICE_16)
		)
	)
	(_instantiation SR_16_0_SLICE_17I 0 18912 (_component SR_16_0_SLICE_17 )
		(_port
			((A1)(SR_16_0_shift_count_0))
			((FCO)(SR_16_0_un2_shift_count_cry_0))
		)
		(_use (_entity . SR_16_0_SLICE_17)
		)
	)
	(_instantiation SLICE_18I 0 18914 (_component SLICE_18 )
		(_port
			((A0)(count_32_bit_30))
			((FCI)(un2_count_32_bit_0_data_tmp_14))
			((F1)(un2_count_32_bit_0_N_2))
		)
		(_use (_entity . SLICE_18)
		)
	)
	(_instantiation SLICE_19I 0 18917 (_component SLICE_19 )
		(_port
			((B1)(count_32_bit_29))
			((A1)(count_32_bit_28))
			((B0)(count_32_bit_27))
			((A0)(count_32_bit_26))
			((FCI)(un2_count_32_bit_0_data_tmp_12))
			((FCO)(un2_count_32_bit_0_data_tmp_14))
		)
		(_use (_entity . SLICE_19)
		)
	)
	(_instantiation SLICE_20I 0 18921 (_component SLICE_20 )
		(_port
			((B1)(count_32_bit_25))
			((A1)(count_32_bit_24))
			((B0)(count_32_bit_23))
			((A0)(count_32_bit_22))
			((FCI)(un2_count_32_bit_0_data_tmp_10))
			((FCO)(un2_count_32_bit_0_data_tmp_12))
		)
		(_use (_entity . SLICE_20)
		)
	)
	(_instantiation SLICE_21I 0 18925 (_component SLICE_21 )
		(_port
			((B1)(count_32_bit_21))
			((A1)(count_32_bit_20))
			((B0)(count_32_bit_19))
			((A0)(count_32_bit_18))
			((FCI)(un2_count_32_bit_0_data_tmp_8))
			((FCO)(un2_count_32_bit_0_data_tmp_10))
		)
		(_use (_entity . SLICE_21)
		)
	)
	(_instantiation SLICE_22I 0 18929 (_component SLICE_22 )
		(_port
			((B1)(count_32_bit_17))
			((A1)(count_32_bit_16))
			((B0)(count_32_bit_15))
			((A0)(count_32_bit_14))
			((FCI)(un2_count_32_bit_0_data_tmp_6))
			((FCO)(un2_count_32_bit_0_data_tmp_8))
		)
		(_use (_entity . SLICE_22)
		)
	)
	(_instantiation SLICE_23I 0 18933 (_component SLICE_23 )
		(_port
			((B1)(count_32_bit_13))
			((A1)(count_32_bit_12))
			((B0)(count_32_bit_11))
			((A0)(count_32_bit_10))
			((FCI)(un2_count_32_bit_0_data_tmp_4))
			((FCO)(un2_count_32_bit_0_data_tmp_6))
		)
		(_use (_entity . SLICE_23)
		)
	)
	(_instantiation SLICE_24I 0 18937 (_component SLICE_24 )
		(_port
			((C1)(idx_2))
			((B1)(count_32_bit_9))
			((A1)(count_32_bit_8))
			((D0)(un1_spi_packet_3))
			((C0)(count_32_bit_7))
			((B0)(count_32_bit_6))
			((A0)(un8_spi_packet_0_a2_92))
			((FCI)(un2_count_32_bit_0_data_tmp_2))
			((FCO)(un2_count_32_bit_0_data_tmp_4))
		)
		(_use (_entity . SLICE_24)
		)
	)
	(_instantiation SLICE_25I 0 18942 (_component SLICE_25 )
		(_port
			((D1)(idx_1))
			((C1)(idx_0))
			((B1)(count_32_bit_5))
			((A1)(count_32_bit_4))
			((D0)(un1_spi_packet_3))
			((C0)(count_32_bit_3))
			((B0)(count_32_bit_2))
			((A0)(N_127))
			((FCI)(un2_count_32_bit_0_data_tmp_0))
			((FCO)(un2_count_32_bit_0_data_tmp_2))
		)
		(_use (_entity . SLICE_25)
		)
	)
	(_instantiation SLICE_26I 0 18947 (_component SLICE_26 )
		(_port
			((D1)(idx_0))
			((C1)(count_32_bit_1))
			((B1)(count_32_bit_0))
			((A1)(un8_spi_packet_i_a2_83))
			((FCO)(un2_count_32_bit_0_data_tmp_0))
		)
		(_use (_entity . SLICE_26)
		)
	)
	(_instantiation SLICE_27I 0 18950 (_component SLICE_27 )
		(_port
			((B1)(count_32_bit_30))
			((A1)(N_83))
			((B0)(count_32_bit_29))
			((A0)(N_83))
			((DI1)(count_32_bit_s_30))
			((DI0)(count_32_bit_s_29))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((FCI)(count_32_bit_cry_28))
			((F0)(count_32_bit_s_29))
			((Q0)(count_32_bit_29))
			((F1)(count_32_bit_s_30))
			((Q1)(count_32_bit_30))
		)
		(_use (_entity . SLICE_27)
		)
	)
	(_instantiation SLICE_28I 0 18956 (_component SLICE_28 )
		(_port
			((B1)(count_32_bit_28))
			((A1)(N_83))
			((B0)(count_32_bit_27))
			((A0)(N_83))
			((DI1)(count_32_bit_s_28))
			((DI0)(count_32_bit_s_27))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((FCI)(count_32_bit_cry_26))
			((F0)(count_32_bit_s_27))
			((Q0)(count_32_bit_27))
			((F1)(count_32_bit_s_28))
			((Q1)(count_32_bit_28))
			((FCO)(count_32_bit_cry_28))
		)
		(_use (_entity . SLICE_28)
		)
	)
	(_instantiation SLICE_29I 0 18963 (_component SLICE_29 )
		(_port
			((B1)(count_32_bit_26))
			((A1)(N_83))
			((B0)(count_32_bit_25))
			((A0)(N_83))
			((DI1)(count_32_bit_s_26))
			((DI0)(count_32_bit_s_25))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((FCI)(count_32_bit_cry_24))
			((F0)(count_32_bit_s_25))
			((Q0)(count_32_bit_25))
			((F1)(count_32_bit_s_26))
			((Q1)(count_32_bit_26))
			((FCO)(count_32_bit_cry_26))
		)
		(_use (_entity . SLICE_29)
		)
	)
	(_instantiation SLICE_30I 0 18970 (_component SLICE_30 )
		(_port
			((B1)(count_32_bit_24))
			((A1)(N_83))
			((B0)(count_32_bit_23))
			((A0)(N_83))
			((DI1)(count_32_bit_s_24))
			((DI0)(count_32_bit_s_23))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((FCI)(count_32_bit_cry_22))
			((F0)(count_32_bit_s_23))
			((Q0)(count_32_bit_23))
			((F1)(count_32_bit_s_24))
			((Q1)(count_32_bit_24))
			((FCO)(count_32_bit_cry_24))
		)
		(_use (_entity . SLICE_30)
		)
	)
	(_instantiation SLICE_31I 0 18977 (_component SLICE_31 )
		(_port
			((B1)(count_32_bit_22))
			((A1)(N_83))
			((B0)(count_32_bit_21))
			((A0)(N_83))
			((DI1)(count_32_bit_s_22))
			((DI0)(count_32_bit_s_21))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((FCI)(count_32_bit_cry_20))
			((F0)(count_32_bit_s_21))
			((Q0)(count_32_bit_21))
			((F1)(count_32_bit_s_22))
			((Q1)(count_32_bit_22))
			((FCO)(count_32_bit_cry_22))
		)
		(_use (_entity . SLICE_31)
		)
	)
	(_instantiation SLICE_32I 0 18984 (_component SLICE_32 )
		(_port
			((B1)(count_32_bit_20))
			((A1)(N_83))
			((B0)(count_32_bit_19))
			((A0)(N_83))
			((DI1)(count_32_bit_s_20))
			((DI0)(count_32_bit_s_19))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((FCI)(count_32_bit_cry_18))
			((F0)(count_32_bit_s_19))
			((Q0)(count_32_bit_19))
			((F1)(count_32_bit_s_20))
			((Q1)(count_32_bit_20))
			((FCO)(count_32_bit_cry_20))
		)
		(_use (_entity . SLICE_32)
		)
	)
	(_instantiation SLICE_33I 0 18991 (_component SLICE_33 )
		(_port
			((B1)(count_32_bit_18))
			((A1)(N_83))
			((B0)(count_32_bit_17))
			((A0)(N_83))
			((DI1)(count_32_bit_s_18))
			((DI0)(count_32_bit_s_17))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((FCI)(count_32_bit_cry_16))
			((F0)(count_32_bit_s_17))
			((Q0)(count_32_bit_17))
			((F1)(count_32_bit_s_18))
			((Q1)(count_32_bit_18))
			((FCO)(count_32_bit_cry_18))
		)
		(_use (_entity . SLICE_33)
		)
	)
	(_instantiation SLICE_34I 0 18998 (_component SLICE_34 )
		(_port
			((B1)(count_32_bit_16))
			((A1)(N_83))
			((B0)(count_32_bit_15))
			((A0)(N_83))
			((DI1)(count_32_bit_s_16))
			((DI0)(count_32_bit_s_15))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((FCI)(count_32_bit_cry_14))
			((F0)(count_32_bit_s_15))
			((Q0)(count_32_bit_15))
			((F1)(count_32_bit_s_16))
			((Q1)(count_32_bit_16))
			((FCO)(count_32_bit_cry_16))
		)
		(_use (_entity . SLICE_34)
		)
	)
	(_instantiation SLICE_35I 0 19005 (_component SLICE_35 )
		(_port
			((B1)(count_32_bit_14))
			((A1)(N_83))
			((B0)(count_32_bit_13))
			((A0)(N_83))
			((DI1)(count_32_bit_s_14))
			((DI0)(count_32_bit_s_13))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((FCI)(count_32_bit_cry_12))
			((F0)(count_32_bit_s_13))
			((Q0)(count_32_bit_13))
			((F1)(count_32_bit_s_14))
			((Q1)(count_32_bit_14))
			((FCO)(count_32_bit_cry_14))
		)
		(_use (_entity . SLICE_35)
		)
	)
	(_instantiation SLICE_36I 0 19012 (_component SLICE_36 )
		(_port
			((B1)(count_32_bit_12))
			((A1)(N_83))
			((B0)(count_32_bit_11))
			((A0)(N_83))
			((DI1)(count_32_bit_s_12))
			((DI0)(count_32_bit_s_11))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((FCI)(count_32_bit_cry_10))
			((F0)(count_32_bit_s_11))
			((Q0)(count_32_bit_11))
			((F1)(count_32_bit_s_12))
			((Q1)(count_32_bit_12))
			((FCO)(count_32_bit_cry_12))
		)
		(_use (_entity . SLICE_36)
		)
	)
	(_instantiation SLICE_37I 0 19019 (_component SLICE_37 )
		(_port
			((B1)(count_32_bit_10))
			((A1)(N_83))
			((B0)(count_32_bit_9))
			((A0)(N_83))
			((DI1)(count_32_bit_s_10))
			((DI0)(count_32_bit_s_9))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((FCI)(count_32_bit_cry_8))
			((F0)(count_32_bit_s_9))
			((Q0)(count_32_bit_9))
			((F1)(count_32_bit_s_10))
			((Q1)(count_32_bit_10))
			((FCO)(count_32_bit_cry_10))
		)
		(_use (_entity . SLICE_37)
		)
	)
	(_instantiation SLICE_38I 0 19026 (_component SLICE_38 )
		(_port
			((B1)(count_32_bit_8))
			((A1)(N_83))
			((B0)(count_32_bit_7))
			((A0)(N_83))
			((DI1)(count_32_bit_s_8))
			((DI0)(count_32_bit_s_7))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((FCI)(count_32_bit_cry_6))
			((F0)(count_32_bit_s_7))
			((Q0)(count_32_bit_7))
			((F1)(count_32_bit_s_8))
			((Q1)(count_32_bit_8))
			((FCO)(count_32_bit_cry_8))
		)
		(_use (_entity . SLICE_38)
		)
	)
	(_instantiation SLICE_39I 0 19032 (_component SLICE_39 )
		(_port
			((B1)(count_32_bit_6))
			((A1)(N_83))
			((B0)(count_32_bit_5))
			((A0)(N_83))
			((DI1)(count_32_bit_s_6))
			((DI0)(count_32_bit_s_5))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((FCI)(count_32_bit_cry_4))
			((F0)(count_32_bit_s_5))
			((Q0)(count_32_bit_5))
			((F1)(count_32_bit_s_6))
			((Q1)(count_32_bit_6))
			((FCO)(count_32_bit_cry_6))
		)
		(_use (_entity . SLICE_39)
		)
	)
	(_instantiation SLICE_40I 0 19038 (_component SLICE_40 )
		(_port
			((B1)(count_32_bit_4))
			((A1)(N_83))
			((B0)(count_32_bit_3))
			((A0)(N_83))
			((DI1)(count_32_bit_s_4))
			((DI0)(count_32_bit_s_3))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((FCI)(count_32_bit_cry_2))
			((F0)(count_32_bit_s_3))
			((Q0)(count_32_bit_3))
			((F1)(count_32_bit_s_4))
			((Q1)(count_32_bit_4))
			((FCO)(count_32_bit_cry_4))
		)
		(_use (_entity . SLICE_40)
		)
	)
	(_instantiation SLICE_41I 0 19044 (_component SLICE_41 )
		(_port
			((B1)(count_32_bit_2))
			((A1)(N_83))
			((B0)(count_32_bit_1))
			((A0)(N_83))
			((DI1)(count_32_bit_s_2))
			((DI0)(count_32_bit_s_1))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((FCI)(count_32_bit_cry_0))
			((F0)(count_32_bit_s_1))
			((Q0)(count_32_bit_1))
			((F1)(count_32_bit_s_2))
			((Q1)(count_32_bit_2))
			((FCO)(count_32_bit_cry_2))
		)
		(_use (_entity . SLICE_41)
		)
	)
	(_instantiation SR_16_0_SLICE_42I 0 19050 (_component SR_16_0_SLICE_42 )
		(_port
			((C1)(idx_2))
			((B1)(idx_1))
			((A1)(idx_0))
			((C0)(idx_0))
			((B0)(idx_1))
			((A0)(idx_2))
			((DI1)(SR_16_0_N_72_i))
			((DI0)(SR_16_0_N_86_i))
			((CE)(SR_16_0_data_0_sqmuxa))
			((CLK)(clk_c))
			((F0)(SR_16_0_N_86_i))
			((Q0)(SR_16_0_data_0))
			((F1)(SR_16_0_N_72_i))
			((Q1)(SR_16_0_data_1))
		)
		(_use (_entity . SR_16_0_SLICE_42)
		)
	)
	(_instantiation SR_16_0_SLICE_43I 0 19055 (_component SR_16_0_SLICE_43 )
		(_port
			((C1)(idx_2))
			((B1)(idx_1))
			((A1)(idx_0))
			((C0)(idx_1))
			((B0)(idx_2))
			((A0)(idx_0))
			((DI1)(SR_16_0_N_116_i))
			((DI0)(SR_16_0_N_117_i))
			((CE)(SR_16_0_data_0_sqmuxa))
			((CLK)(clk_c))
			((F0)(SR_16_0_N_117_i))
			((Q0)(SR_16_0_data_2))
			((F1)(SR_16_0_N_116_i))
			((Q1)(SR_16_0_data_3))
		)
		(_use (_entity . SR_16_0_SLICE_43)
		)
	)
	(_instantiation SR_16_0_SLICE_44I 0 19060 (_component SR_16_0_SLICE_44 )
		(_port
			((B1)(idx_1))
			((A1)(idx_2))
			((C0)(idx_2))
			((B0)(idx_1))
			((A0)(idx_0))
			((DI1)(SR_16_0_N_109_i))
			((DI0)(SR_16_0_current_state_ns_i_o3_2))
			((CE)(SR_16_0_data_0_sqmuxa))
			((CLK)(clk_c))
			((F0)(SR_16_0_current_state_ns_i_o3_2))
			((Q0)(SR_16_0_data_4))
			((F1)(SR_16_0_N_109_i))
			((Q1)(SR_16_0_data_5))
		)
		(_use (_entity . SR_16_0_SLICE_44)
		)
	)
	(_instantiation SR_16_0_SLICE_45I 0 19066 (_component SR_16_0_SLICE_45 )
		(_port
			((C1)(idx_1))
			((B1)(idx_2))
			((A1)(idx_0))
			((C0)(idx_2))
			((B0)(idx_1))
			((A0)(idx_0))
			((DI1)(SR_16_0_data_RNO_8))
			((DI0)(SR_16_0_N_66_i))
			((CE)(SR_16_0_data_0_sqmuxa))
			((CLK)(clk_c))
			((F0)(SR_16_0_N_66_i))
			((Q0)(SR_16_0_data_6))
			((F1)(SR_16_0_data_RNO_8))
			((Q1)(SR_16_0_data_8))
		)
		(_use (_entity . SR_16_0_SLICE_45)
		)
	)
	(_instantiation SR_16_0_SLICE_46I 0 19071 (_component SR_16_0_SLICE_46 )
		(_port
			((C1)(idx_0))
			((B1)(idx_2))
			((A1)(idx_1))
			((B0)(idx_2))
			((A0)(idx_1))
			((DI1)(SR_16_0_N_95_i))
			((DI0)(un8_spi_packet_0_a2_92))
			((CE)(SR_16_0_data_0_sqmuxa))
			((CLK)(clk_c))
			((F0)(un8_spi_packet_0_a2_92))
			((Q0)(SR_16_0_data_10))
			((F1)(SR_16_0_N_95_i))
			((Q1)(SR_16_0_data_12))
		)
		(_use (_entity . SR_16_0_SLICE_46)
		)
	)
	(_instantiation SR_16_0_SLICE_47I 0 19077 (_component SR_16_0_SLICE_47 )
		(_port
			((B1)(idx_2))
			((A1)(idx_0))
			((B0)(idx_2))
			((A0)(idx_0))
			((DI1)(SR_16_0_un8_spi_packet_a3_76))
			((DI0)(SR_16_0_un8_spi_packet_a3_75))
			((CE)(SR_16_0_data_0_sqmuxa))
			((CLK)(clk_c))
			((F0)(SR_16_0_un8_spi_packet_a3_75))
			((Q0)(SR_16_0_data_13))
			((F1)(SR_16_0_un8_spi_packet_a3_76))
			((Q1)(SR_16_0_data_14))
		)
		(_use (_entity . SR_16_0_SLICE_47)
		)
	)
	(_instantiation SR_16_0_SLICE_49I 0 19084 (_component SR_16_0_SLICE_49 )
		(_port
			((D1)(SR_16_0_shift_count_19))
			((C1)(SR_16_0_shift_count_18))
			((B1)(SR_16_0_shift_count_17))
			((A1)(SR_16_0_shift_count_0))
			((A0)(SR_16_0_shift_count_0))
			((DI0)(SR_16_0_shift_count_i_0))
			((CLK)(clk_c))
			((F0)(SR_16_0_shift_count_i_0))
			((Q0)(SR_16_0_shift_count_0))
			((F1)(SR_16_0_shift_state_next6lto30_i_a2_19))
		)
		(_use (_entity . SR_16_0_SLICE_49)
		)
	)
	(_instantiation SLICE_50I 0 19091 (_component SLICE_50 )
		(_port
			((A0)(SR_16_0_shift_count_31))
			((M0)(SR_16_0_shift_state_next_0))
			((LSR)(rst_c))
			((CLK)(clk_c))
			((F0)(SR_16_0_shift_count_i_31))
			((Q0)(SR_16_0_shift_state_0))
			((F1)(GNDS))
		)
		(_use (_entity . SLICE_50)
		)
	)
	(_instantiation SR_16_0_SLICE_51I 0 19095 (_component SR_16_0_SLICE_51 )
		(_port
			((D1)(SR_16_0_shift_state_next6lto30_i_a2_28))
			((C1)(SR_16_0_shift_state_next6lto30_i_a2_23))
			((B1)(SR_16_0_shift_state_next6lto30_i_a2_18))
			((A1)(SR_16_0_shift_state_next6lto30_i_a2_17))
			((D0)(current_state_2))
			((C0)(SR_16_0_shift_state_0))
			((B0)(SR_16_0_shift_count_31))
			((A0)(SR_16_0_N_59))
			((DI0)(SR_16_0_shift_state_next_4_0))
			((CLK)(clk_c))
			((F0)(SR_16_0_shift_state_next_4_0))
			((Q0)(SR_16_0_shift_state_next_0))
			((F1)(SR_16_0_N_59))
		)
		(_use (_entity . SR_16_0_SLICE_51)
		)
	)
	(_instantiation SLICE_52I 0 19105 (_component SLICE_52 )
		(_port
			((C1)(s_en_c))
			((B1)(current_state_2))
			((A1)(current_state_1))
			((D0)(un2_count_32_bit_0_N_2))
			((C0)(current_state_3))
			((B0)(SR_16_0_current_state_ns_i_1_4))
			((A0)(SR_16_0_N_101))
			((DI1)(current_state_ns_3))
			((DI0)(N_61_i))
			((LSR)(rst_c))
			((CLK)(clk_c))
			((F0)(N_61_i))
			((Q0)(current_state_0))
			((F1)(current_state_ns_3))
			((Q1)(current_state_1))
		)
		(_use (_entity . SLICE_52)
		)
	)
	(_instantiation SLICE_53I 0 19112 (_component SLICE_53 )
		(_port
			((D1)(SR_16_0_next_state_4))
			((C1)(idx_0))
			((B1)(current_state_0))
			((A1)(un8_spi_packet_i_a2_83))
			((D0)(idx_0))
			((C0)(idx_1))
			((B0)(idx_2))
			((A0)(current_state_0))
			((DI1)(current_state_ns_1))
			((DI0)(N_58_i))
			((LSR)(rst_c))
			((CLK)(clk_c))
			((F0)(N_58_i))
			((Q0)(current_state_2))
			((F1)(current_state_ns_1))
			((Q1)(current_state_3))
		)
		(_use (_entity . SLICE_53)
		)
	)
	(_instantiation SLICE_54I 0 19118 (_component SLICE_54 )
		(_port
			((D1)(current_state_3))
			((C1)(idx_0))
			((B1)(un2_count_32_bit_0_N_2))
			((A1)(idx_1))
			((C0)(un2_count_32_bit_0_N_2))
			((B0)(idx_0))
			((A0)(current_state_3))
			((DI1)(N_91_i_i))
			((DI0)(N_90_i_i))
			((LSR)(rst_c))
			((CLK)(clk_c))
			((F0)(N_90_i_i))
			((Q0)(idx_0))
			((F1)(N_91_i_i))
			((Q1)(idx_1))
		)
		(_use (_entity . SLICE_54)
		)
	)
	(_instantiation SLICE_55I 0 19123 (_component SLICE_55 )
		(_port
			((C1)(un2_count_32_bit_0_N_2))
			((B1)(idx_0))
			((A1)(current_state_3))
			((C0)(idx_2))
			((B0)(idx_1))
			((A0)(SR_16_0_N_85))
			((DI0)(idx_2_2))
			((LSR)(rst_c))
			((CLK)(clk_c))
			((F0)(idx_2_2))
			((Q0)(idx_2))
			((F1)(SR_16_0_N_85))
		)
		(_use (_entity . SLICE_55)
		)
	)
	(_instantiation SR_16_0_SLICE_56I 0 19128 (_component SR_16_0_SLICE_56 )
		(_port
			((B1)(current_state_2))
			((A1)(SR_16_0_shift_state_0))
			((A0)(SR_16_0_shift_state_0))
			((DI0)(SR_16_0_shift_state_i_0))
			((CLK)(clk_c))
			((F0)(SR_16_0_shift_state_i_0))
			((Q0)(s_en_c))
			((F1)(SR_16_0_data_0_sqmuxa))
		)
		(_use (_entity . SR_16_0_SLICE_56)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_10_SLICE_57I 0 19133 (_component SR_16_0_s_out_1_1_10_SLICE_57 )
		(_port
			((C1)(SR_16_0_data_13))
			((B1)(SR_16_0_data_5))
			((A1)(SR_16_0_shift_count_3))
			((B0)(SR_16_0_shift_count_3))
			((A0)(SR_16_0_data_1))
			((M0)(SR_16_0_shift_count_2))
			((OFX0)(SR_16_0_N_147))
		)
		(_use (_entity . SR_16_0_s_out_1_1_10_SLICE_57)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_15_SLICE_58I 0 19138 (_component SR_16_0_s_out_1_1_15_SLICE_58 )
		(_port
			((C1)(SR_16_0_data_3))
			((B1)(SR_16_0_N_147))
			((A1)(SR_16_0_shift_count_1))
			((C0)(SR_16_0_shift_count_1))
			((B0)(SR_16_0_N_143))
			((A0)(SR_16_0_N_140))
			((M0)(SR_16_0_shift_count_0))
			((OFX0)(SR_16_0_s_out_1_1))
		)
		(_use (_entity . SR_16_0_s_out_1_1_15_SLICE_58)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_6_SLICE_59I 0 19143 (_component SR_16_0_s_out_1_1_6_SLICE_59 )
		(_port
			((C1)(SR_16_0_data_14))
			((B1)(SR_16_0_data_6))
			((A1)(SR_16_0_shift_count_3))
			((C0)(SR_16_0_shift_count_3))
			((B0)(SR_16_0_data_10))
			((A0)(SR_16_0_data_2))
			((M0)(SR_16_0_shift_count_2))
			((OFX0)(SR_16_0_N_143))
		)
		(_use (_entity . SR_16_0_s_out_1_1_6_SLICE_59)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_3_SLICE_60I 0 19148 (_component SR_16_0_s_out_1_1_3_SLICE_60 )
		(_port
			((C1)(SR_16_0_data_12))
			((B1)(SR_16_0_data_4))
			((A1)(SR_16_0_shift_count_3))
			((C0)(SR_16_0_shift_count_3))
			((B0)(SR_16_0_data_8))
			((A0)(SR_16_0_data_0))
			((M0)(SR_16_0_shift_count_2))
			((OFX0)(SR_16_0_N_140))
		)
		(_use (_entity . SR_16_0_s_out_1_1_3_SLICE_60)
		)
	)
	(_instantiation SR_16_0_SLICE_61I 0 19153 (_component SR_16_0_SLICE_61 )
		(_port
			((D1)(un2_count_32_bit_0_N_2))
			((C1)(s_en_c))
			((B1)(current_state_3))
			((A1)(current_state_1))
			((B0)(SR_16_0_next_state_4))
			((A0)(N_83))
			((F0)(count_32_bite))
			((F1)(SR_16_0_next_state_4))
		)
		(_use (_entity . SR_16_0_SLICE_61)
		)
	)
	(_instantiation SR_16_0_SLICE_62I 0 19157 (_component SR_16_0_SLICE_62 )
		(_port
			((D1)(SR_16_0_shift_count_29))
			((C1)(SR_16_0_shift_count_28))
			((B1)(SR_16_0_shift_count_2))
			((A1)(SR_16_0_shift_count_1))
			((D0)(SR_16_0_shift_state_next6lto30_i_a2_22))
			((C0)(SR_16_0_shift_state_next6lto30_i_a2_21))
			((B0)(SR_16_0_shift_state_next6lto30_i_a2_20))
			((A0)(SR_16_0_shift_state_next6lto30_i_a2_19))
			((F0)(SR_16_0_shift_state_next6lto30_i_a2_28))
			((F1)(SR_16_0_shift_state_next6lto30_i_a2_22))
		)
		(_use (_entity . SR_16_0_SLICE_62)
		)
	)
	(_instantiation SR_16_0_SLICE_63I 0 19166 (_component SR_16_0_SLICE_63 )
		(_port
			((D1)(SR_16_0_shift_count_8))
			((C1)(SR_16_0_shift_count_7))
			((B1)(SR_16_0_shift_count_6))
			((A1)(SR_16_0_shift_count_5))
			((D0)(SR_16_0_shift_state_next6lto30_i_a2_16))
			((C0)(SR_16_0_shift_count_30))
			((B0)(SR_16_0_shift_count_4))
			((A0)(SR_16_0_shift_count_3))
			((F0)(SR_16_0_shift_state_next6lto30_i_a2_23))
			((F1)(SR_16_0_shift_state_next6lto30_i_a2_16))
		)
		(_use (_entity . SR_16_0_SLICE_63)
		)
	)
	(_instantiation SR_16_0_SLICE_64I 0 19174 (_component SR_16_0_SLICE_64 )
		(_port
			((C1)(idx_2))
			((B1)(idx_1))
			((A1)(idx_0))
			((C0)(idx_0))
			((B0)(idx_2))
			((A0)(idx_1))
			((F0)(N_127))
			((F1)(un1_spi_packet_3))
		)
		(_use (_entity . SR_16_0_SLICE_64)
		)
	)
	(_instantiation SR_16_0_SLICE_65I 0 19177 (_component SR_16_0_SLICE_65 )
		(_port
			((C1)(idx_1))
			((B1)(idx_0))
			((A1)(current_state_0))
			((D0)(idx_2))
			((C0)(idx_1))
			((B0)(idx_0))
			((A0)(current_state_0))
			((M0)(current_state_2))
			((LSR)(SR_16_0_shift_state_0))
			((CLK)(clk_c))
			((F0)(N_83))
			((Q0)(SR_16_0_rst_count))
			((F1)(SR_16_0_N_101))
		)
		(_use (_entity . SR_16_0_SLICE_65)
		)
	)
	(_instantiation SR_16_0_SLICE_66I 0 19182 (_component SR_16_0_SLICE_66 )
		(_port
			((B1)(idx_2))
			((A1)(idx_1))
			((D0)(idx_2))
			((C0)(current_state_2))
			((B0)(current_state_1))
			((A0)(current_state_0))
			((F0)(SR_16_0_current_state_ns_i_1_4))
			((F1)(un8_spi_packet_i_a2_83))
		)
		(_use (_entity . SR_16_0_SLICE_66)
		)
	)
	(_instantiation SR_16_0_SLICE_67I 0 19186 (_component SR_16_0_SLICE_67 )
		(_port
			((D1)(SR_16_0_shift_count_23))
			((C1)(SR_16_0_shift_count_22))
			((B1)(SR_16_0_shift_count_21))
			((A1)(SR_16_0_shift_count_20))
			((D0)(SR_16_0_shift_count_27))
			((C0)(SR_16_0_shift_count_26))
			((B0)(SR_16_0_shift_count_25))
			((A0)(SR_16_0_shift_count_24))
			((F0)(SR_16_0_shift_state_next6lto30_i_a2_21))
			((F1)(SR_16_0_shift_state_next6lto30_i_a2_20))
		)
		(_use (_entity . SR_16_0_SLICE_67)
		)
	)
	(_instantiation SR_16_0_SLICE_68I 0 19193 (_component SR_16_0_SLICE_68 )
		(_port
			((D1)(SR_16_0_shift_count_12))
			((C1)(SR_16_0_shift_count_11))
			((B1)(SR_16_0_shift_count_10))
			((A1)(SR_16_0_shift_count_9))
			((D0)(SR_16_0_shift_count_16))
			((C0)(SR_16_0_shift_count_15))
			((B0)(SR_16_0_shift_count_14))
			((A0)(SR_16_0_shift_count_13))
			((F0)(SR_16_0_shift_state_next6lto30_i_a2_18))
			((F1)(SR_16_0_shift_state_next6lto30_i_a2_17))
		)
		(_use (_entity . SR_16_0_SLICE_68)
		)
	)
	(_instantiation sclkI 0 19200 (_component sclkB )
		(_port
			((PADDO)(clk_c))
			((sclkS)(sclk))
		)
		(_use (_entity . sclkB)
		)
	)
	(_instantiation clkI 0 19202 (_component clkB )
		(_port
			((PADDI)(clk_c))
			((clkS)(clk))
		)
		(_use (_entity . clkB)
		)
	)
	(_instantiation leds_7_I 0 19204 (_component leds_7_B )
		(_port
			((PADDO)(GNDS))
			((leds7)(leds(7)))
		)
		(_use (_entity . leds_7_B)
		)
	)
	(_instantiation leds_6_I 0 19206 (_component leds_6_B )
		(_port
			((PADDO)(GNDS))
			((leds6)(leds(6)))
		)
		(_use (_entity . leds_6_B)
		)
	)
	(_instantiation leds_5_I 0 19208 (_component leds_5_B )
		(_port
			((PADDO)(GNDS))
			((leds5)(leds(5)))
		)
		(_use (_entity . leds_5_B)
		)
	)
	(_instantiation leds_4_I 0 19210 (_component leds_4_B )
		(_port
			((PADDO)(GNDS))
			((leds4)(leds(4)))
		)
		(_use (_entity . leds_4_B)
		)
	)
	(_instantiation leds_3_I 0 19212 (_component leds_3_B )
		(_port
			((PADDO)(GNDS))
			((leds3)(leds(3)))
		)
		(_use (_entity . leds_3_B)
		)
	)
	(_instantiation leds_2_I 0 19214 (_component leds_2_B )
		(_port
			((PADDO)(GNDS))
			((leds2)(leds(2)))
		)
		(_use (_entity . leds_2_B)
		)
	)
	(_instantiation leds_1_I 0 19216 (_component leds_1_B )
		(_port
			((PADDO)(GNDS))
			((leds1)(leds(1)))
		)
		(_use (_entity . leds_1_B)
		)
	)
	(_instantiation leds_0_I 0 19218 (_component leds_0_B )
		(_port
			((PADDO)(GNDS))
			((leds0)(leds(0)))
		)
		(_use (_entity . leds_0_B)
		)
	)
	(_instantiation uart_txI 0 19220 (_component uart_txB )
		(_port
			((PADDO)(GNDS))
			((uarttx)(uart_tx))
		)
		(_use (_entity . uart_txB)
		)
	)
	(_instantiation s_enI 0 19222 (_component s_enB )
		(_port
			((PADDO)(s_en_c))
			((sen)(s_en))
		)
		(_use (_entity . s_enB)
		)
	)
	(_instantiation mosiI 0 19224 (_component mosiB )
		(_port
			((IOLDO)(mosi_c))
			((mosiS)(mosi))
		)
		(_use (_entity . mosiB)
		)
	)
	(_instantiation mosi_MGIOLI 0 19226 (_component mosi_MGIOL )
		(_port
			((IOLDO)(mosi_c))
			((OPOS)(SR_16_0_shift_state_i_0))
			((LSR)(SR_16_0_s_out_1_1))
			((CLK)(clk_c))
		)
		(_use (_entity . mosi_MGIOL)
		)
	)
	(_instantiation rstI 0 19229 (_component rstB )
		(_port
			((PADDI)(rst_c))
			((rstS)(rst))
		)
		(_use (_entity . rstB)
		)
	)
	(_instantiation GSR_INST 0 19231 (_component GSR_INSTB )
		(_port
			((GSRNET)(SR_16_0_rst_count))
		)
		(_use (_entity . GSR_INSTB)
		)
	)
	(_instantiation VHI_INST 0 19233 (_component .machxo2.components.vhi )
		(_port
			((z)(VCCI))
		)
		(_use (_entity machxo2 vhi)
		)
	)
	(_instantiation PUR_INST 0 19235 (_component .machxo2.components.pur )
		(_port
			((pur)(VCCI))
		)
		(_use (_entity machxo2 pur)
			(_port
				((pur)(pur))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 18085 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 18085 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 18085 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 18086 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 18086 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 18086 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 18087 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18087 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18088 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18088 (_entity (_out ))))
		(_signal (_internal count_32_bit_0 ~extieee.std_logic_1164.STD_LOGIC 0 18095 (_architecture (_uni ))))
		(_signal (_internal N_83 ~extieee.std_logic_1164.STD_LOGIC 0 18096 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_0 ~extieee.std_logic_1164.STD_LOGIC 0 18097 (_architecture (_uni ))))
		(_signal (_internal count_32_bite ~extieee.std_logic_1164.STD_LOGIC 0 18098 (_architecture (_uni ))))
		(_signal (_internal clk_c ~extieee.std_logic_1164.STD_LOGIC 0 18099 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_cry_0 ~extieee.std_logic_1164.STD_LOGIC 0 18100 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_i_31 ~extieee.std_logic_1164.STD_LOGIC 0 18101 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_1 ~extieee.std_logic_1164.STD_LOGIC 0 18102 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_30 ~extieee.std_logic_1164.STD_LOGIC 0 18103 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_31 ~extieee.std_logic_1164.STD_LOGIC 0 18104 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_30 ~extieee.std_logic_1164.STD_LOGIC 0 18105 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_29 ~extieee.std_logic_1164.STD_LOGIC 0 18106 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_2 ~extieee.std_logic_1164.STD_LOGIC 0 18107 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_3 ~extieee.std_logic_1164.STD_LOGIC 0 18108 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_28 ~extieee.std_logic_1164.STD_LOGIC 0 18109 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_28 ~extieee.std_logic_1164.STD_LOGIC 0 18110 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_27 ~extieee.std_logic_1164.STD_LOGIC 0 18111 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_4 ~extieee.std_logic_1164.STD_LOGIC 0 18112 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_5 ~extieee.std_logic_1164.STD_LOGIC 0 18113 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_26 ~extieee.std_logic_1164.STD_LOGIC 0 18114 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_26 ~extieee.std_logic_1164.STD_LOGIC 0 18115 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_25 ~extieee.std_logic_1164.STD_LOGIC 0 18116 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_6 ~extieee.std_logic_1164.STD_LOGIC 0 18117 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_7 ~extieee.std_logic_1164.STD_LOGIC 0 18118 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_24 ~extieee.std_logic_1164.STD_LOGIC 0 18119 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_24 ~extieee.std_logic_1164.STD_LOGIC 0 18120 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_23 ~extieee.std_logic_1164.STD_LOGIC 0 18121 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_8 ~extieee.std_logic_1164.STD_LOGIC 0 18122 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_9 ~extieee.std_logic_1164.STD_LOGIC 0 18123 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_22 ~extieee.std_logic_1164.STD_LOGIC 0 18124 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_22 ~extieee.std_logic_1164.STD_LOGIC 0 18125 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_21 ~extieee.std_logic_1164.STD_LOGIC 0 18126 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_10 ~extieee.std_logic_1164.STD_LOGIC 0 18127 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_11 ~extieee.std_logic_1164.STD_LOGIC 0 18128 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_20 ~extieee.std_logic_1164.STD_LOGIC 0 18129 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_20 ~extieee.std_logic_1164.STD_LOGIC 0 18130 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_19 ~extieee.std_logic_1164.STD_LOGIC 0 18131 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_12 ~extieee.std_logic_1164.STD_LOGIC 0 18132 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_13 ~extieee.std_logic_1164.STD_LOGIC 0 18133 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_18 ~extieee.std_logic_1164.STD_LOGIC 0 18134 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_18 ~extieee.std_logic_1164.STD_LOGIC 0 18135 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_17 ~extieee.std_logic_1164.STD_LOGIC 0 18136 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_14 ~extieee.std_logic_1164.STD_LOGIC 0 18137 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_15 ~extieee.std_logic_1164.STD_LOGIC 0 18138 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_16 ~extieee.std_logic_1164.STD_LOGIC 0 18139 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_16 ~extieee.std_logic_1164.STD_LOGIC 0 18140 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_15 ~extieee.std_logic_1164.STD_LOGIC 0 18141 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_16 ~extieee.std_logic_1164.STD_LOGIC 0 18142 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_17 ~extieee.std_logic_1164.STD_LOGIC 0 18143 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_14 ~extieee.std_logic_1164.STD_LOGIC 0 18144 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_14 ~extieee.std_logic_1164.STD_LOGIC 0 18145 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_13 ~extieee.std_logic_1164.STD_LOGIC 0 18146 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_18 ~extieee.std_logic_1164.STD_LOGIC 0 18147 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_19 ~extieee.std_logic_1164.STD_LOGIC 0 18148 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_12 ~extieee.std_logic_1164.STD_LOGIC 0 18149 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_12 ~extieee.std_logic_1164.STD_LOGIC 0 18150 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_11 ~extieee.std_logic_1164.STD_LOGIC 0 18151 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_20 ~extieee.std_logic_1164.STD_LOGIC 0 18152 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_21 ~extieee.std_logic_1164.STD_LOGIC 0 18153 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_10 ~extieee.std_logic_1164.STD_LOGIC 0 18154 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_10 ~extieee.std_logic_1164.STD_LOGIC 0 18155 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_9 ~extieee.std_logic_1164.STD_LOGIC 0 18156 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_22 ~extieee.std_logic_1164.STD_LOGIC 0 18157 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_23 ~extieee.std_logic_1164.STD_LOGIC 0 18158 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_8 ~extieee.std_logic_1164.STD_LOGIC 0 18159 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_8 ~extieee.std_logic_1164.STD_LOGIC 0 18160 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_7 ~extieee.std_logic_1164.STD_LOGIC 0 18161 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_24 ~extieee.std_logic_1164.STD_LOGIC 0 18162 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_25 ~extieee.std_logic_1164.STD_LOGIC 0 18163 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_6 ~extieee.std_logic_1164.STD_LOGIC 0 18164 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_6 ~extieee.std_logic_1164.STD_LOGIC 0 18165 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_5 ~extieee.std_logic_1164.STD_LOGIC 0 18166 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_26 ~extieee.std_logic_1164.STD_LOGIC 0 18167 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_27 ~extieee.std_logic_1164.STD_LOGIC 0 18168 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_4 ~extieee.std_logic_1164.STD_LOGIC 0 18169 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_4 ~extieee.std_logic_1164.STD_LOGIC 0 18170 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_3 ~extieee.std_logic_1164.STD_LOGIC 0 18171 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_28 ~extieee.std_logic_1164.STD_LOGIC 0 18172 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_29 ~extieee.std_logic_1164.STD_LOGIC 0 18173 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_2 ~extieee.std_logic_1164.STD_LOGIC 0 18174 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_2 ~extieee.std_logic_1164.STD_LOGIC 0 18175 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_1 ~extieee.std_logic_1164.STD_LOGIC 0 18176 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_30 ~extieee.std_logic_1164.STD_LOGIC 0 18177 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_31 ~extieee.std_logic_1164.STD_LOGIC 0 18178 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_0 ~extieee.std_logic_1164.STD_LOGIC 0 18179 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_0 ~extieee.std_logic_1164.STD_LOGIC 0 18180 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_30 ~extieee.std_logic_1164.STD_LOGIC 0 18181 (_architecture (_uni ))))
		(_signal (_internal un2_count_32_bit_0_data_tmp_14 ~extieee.std_logic_1164.STD_LOGIC 0 18182 (_architecture (_uni ))))
		(_signal (_internal un2_count_32_bit_0_N_2 ~extieee.std_logic_1164.STD_LOGIC 0 18183 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_29 ~extieee.std_logic_1164.STD_LOGIC 0 18184 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_28 ~extieee.std_logic_1164.STD_LOGIC 0 18185 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_27 ~extieee.std_logic_1164.STD_LOGIC 0 18186 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_26 ~extieee.std_logic_1164.STD_LOGIC 0 18187 (_architecture (_uni ))))
		(_signal (_internal un2_count_32_bit_0_data_tmp_12 ~extieee.std_logic_1164.STD_LOGIC 0 18188 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_25 ~extieee.std_logic_1164.STD_LOGIC 0 18189 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_24 ~extieee.std_logic_1164.STD_LOGIC 0 18190 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_23 ~extieee.std_logic_1164.STD_LOGIC 0 18191 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_22 ~extieee.std_logic_1164.STD_LOGIC 0 18192 (_architecture (_uni ))))
		(_signal (_internal un2_count_32_bit_0_data_tmp_10 ~extieee.std_logic_1164.STD_LOGIC 0 18193 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_21 ~extieee.std_logic_1164.STD_LOGIC 0 18194 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_20 ~extieee.std_logic_1164.STD_LOGIC 0 18195 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_19 ~extieee.std_logic_1164.STD_LOGIC 0 18196 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_18 ~extieee.std_logic_1164.STD_LOGIC 0 18197 (_architecture (_uni ))))
		(_signal (_internal un2_count_32_bit_0_data_tmp_8 ~extieee.std_logic_1164.STD_LOGIC 0 18198 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_17 ~extieee.std_logic_1164.STD_LOGIC 0 18199 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_16 ~extieee.std_logic_1164.STD_LOGIC 0 18200 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_15 ~extieee.std_logic_1164.STD_LOGIC 0 18201 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_14 ~extieee.std_logic_1164.STD_LOGIC 0 18202 (_architecture (_uni ))))
		(_signal (_internal un2_count_32_bit_0_data_tmp_6 ~extieee.std_logic_1164.STD_LOGIC 0 18203 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_13 ~extieee.std_logic_1164.STD_LOGIC 0 18204 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_12 ~extieee.std_logic_1164.STD_LOGIC 0 18205 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_11 ~extieee.std_logic_1164.STD_LOGIC 0 18206 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_10 ~extieee.std_logic_1164.STD_LOGIC 0 18207 (_architecture (_uni ))))
		(_signal (_internal un2_count_32_bit_0_data_tmp_4 ~extieee.std_logic_1164.STD_LOGIC 0 18208 (_architecture (_uni ))))
		(_signal (_internal idx_2 ~extieee.std_logic_1164.STD_LOGIC 0 18209 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_9 ~extieee.std_logic_1164.STD_LOGIC 0 18210 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_8 ~extieee.std_logic_1164.STD_LOGIC 0 18211 (_architecture (_uni ))))
		(_signal (_internal un1_spi_packet_3 ~extieee.std_logic_1164.STD_LOGIC 0 18212 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_7 ~extieee.std_logic_1164.STD_LOGIC 0 18213 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_6 ~extieee.std_logic_1164.STD_LOGIC 0 18214 (_architecture (_uni ))))
		(_signal (_internal un8_spi_packet_0_a2_92 ~extieee.std_logic_1164.STD_LOGIC 0 18215 (_architecture (_uni ))))
		(_signal (_internal un2_count_32_bit_0_data_tmp_2 ~extieee.std_logic_1164.STD_LOGIC 0 18216 (_architecture (_uni ))))
		(_signal (_internal idx_1 ~extieee.std_logic_1164.STD_LOGIC 0 18217 (_architecture (_uni ))))
		(_signal (_internal idx_0 ~extieee.std_logic_1164.STD_LOGIC 0 18218 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_5 ~extieee.std_logic_1164.STD_LOGIC 0 18219 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_4 ~extieee.std_logic_1164.STD_LOGIC 0 18220 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_3 ~extieee.std_logic_1164.STD_LOGIC 0 18221 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_2 ~extieee.std_logic_1164.STD_LOGIC 0 18222 (_architecture (_uni ))))
		(_signal (_internal N_127 ~extieee.std_logic_1164.STD_LOGIC 0 18223 (_architecture (_uni ))))
		(_signal (_internal un2_count_32_bit_0_data_tmp_0 ~extieee.std_logic_1164.STD_LOGIC 0 18224 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_1 ~extieee.std_logic_1164.STD_LOGIC 0 18225 (_architecture (_uni ))))
		(_signal (_internal un8_spi_packet_i_a2_83 ~extieee.std_logic_1164.STD_LOGIC 0 18226 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_30 ~extieee.std_logic_1164.STD_LOGIC 0 18227 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_29 ~extieee.std_logic_1164.STD_LOGIC 0 18228 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_cry_28 ~extieee.std_logic_1164.STD_LOGIC 0 18229 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_28 ~extieee.std_logic_1164.STD_LOGIC 0 18230 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_27 ~extieee.std_logic_1164.STD_LOGIC 0 18231 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_cry_26 ~extieee.std_logic_1164.STD_LOGIC 0 18232 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_26 ~extieee.std_logic_1164.STD_LOGIC 0 18233 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_25 ~extieee.std_logic_1164.STD_LOGIC 0 18234 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_cry_24 ~extieee.std_logic_1164.STD_LOGIC 0 18235 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_24 ~extieee.std_logic_1164.STD_LOGIC 0 18236 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_23 ~extieee.std_logic_1164.STD_LOGIC 0 18237 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_cry_22 ~extieee.std_logic_1164.STD_LOGIC 0 18238 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_22 ~extieee.std_logic_1164.STD_LOGIC 0 18239 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_21 ~extieee.std_logic_1164.STD_LOGIC 0 18240 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_cry_20 ~extieee.std_logic_1164.STD_LOGIC 0 18241 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_20 ~extieee.std_logic_1164.STD_LOGIC 0 18242 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_19 ~extieee.std_logic_1164.STD_LOGIC 0 18243 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_cry_18 ~extieee.std_logic_1164.STD_LOGIC 0 18244 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_18 ~extieee.std_logic_1164.STD_LOGIC 0 18245 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_17 ~extieee.std_logic_1164.STD_LOGIC 0 18246 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_cry_16 ~extieee.std_logic_1164.STD_LOGIC 0 18247 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_16 ~extieee.std_logic_1164.STD_LOGIC 0 18248 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_15 ~extieee.std_logic_1164.STD_LOGIC 0 18249 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_cry_14 ~extieee.std_logic_1164.STD_LOGIC 0 18250 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_14 ~extieee.std_logic_1164.STD_LOGIC 0 18251 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_13 ~extieee.std_logic_1164.STD_LOGIC 0 18252 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_cry_12 ~extieee.std_logic_1164.STD_LOGIC 0 18253 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_12 ~extieee.std_logic_1164.STD_LOGIC 0 18254 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_11 ~extieee.std_logic_1164.STD_LOGIC 0 18255 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_cry_10 ~extieee.std_logic_1164.STD_LOGIC 0 18256 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_10 ~extieee.std_logic_1164.STD_LOGIC 0 18257 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_9 ~extieee.std_logic_1164.STD_LOGIC 0 18258 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_cry_8 ~extieee.std_logic_1164.STD_LOGIC 0 18259 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_8 ~extieee.std_logic_1164.STD_LOGIC 0 18260 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_7 ~extieee.std_logic_1164.STD_LOGIC 0 18261 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_cry_6 ~extieee.std_logic_1164.STD_LOGIC 0 18262 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_6 ~extieee.std_logic_1164.STD_LOGIC 0 18263 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_5 ~extieee.std_logic_1164.STD_LOGIC 0 18264 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_cry_4 ~extieee.std_logic_1164.STD_LOGIC 0 18265 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_4 ~extieee.std_logic_1164.STD_LOGIC 0 18266 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_3 ~extieee.std_logic_1164.STD_LOGIC 0 18267 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_cry_2 ~extieee.std_logic_1164.STD_LOGIC 0 18268 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_2 ~extieee.std_logic_1164.STD_LOGIC 0 18269 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_1 ~extieee.std_logic_1164.STD_LOGIC 0 18270 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_N_72_i ~extieee.std_logic_1164.STD_LOGIC 0 18271 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_N_86_i ~extieee.std_logic_1164.STD_LOGIC 0 18272 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_0_sqmuxa ~extieee.std_logic_1164.STD_LOGIC 0 18273 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_0 ~extieee.std_logic_1164.STD_LOGIC 0 18274 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_1 ~extieee.std_logic_1164.STD_LOGIC 0 18275 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_N_116_i ~extieee.std_logic_1164.STD_LOGIC 0 18276 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_N_117_i ~extieee.std_logic_1164.STD_LOGIC 0 18277 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_2 ~extieee.std_logic_1164.STD_LOGIC 0 18278 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_3 ~extieee.std_logic_1164.STD_LOGIC 0 18279 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_N_109_i ~extieee.std_logic_1164.STD_LOGIC 0 18280 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_current_state_ns_i_o3_2 ~extieee.std_logic_1164.STD_LOGIC 0 18281 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_4 ~extieee.std_logic_1164.STD_LOGIC 0 18282 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_5 ~extieee.std_logic_1164.STD_LOGIC 0 18283 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_RNO_8 ~extieee.std_logic_1164.STD_LOGIC 0 18284 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_N_66_i ~extieee.std_logic_1164.STD_LOGIC 0 18285 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_6 ~extieee.std_logic_1164.STD_LOGIC 0 18286 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_8 ~extieee.std_logic_1164.STD_LOGIC 0 18287 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_N_95_i ~extieee.std_logic_1164.STD_LOGIC 0 18288 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_10 ~extieee.std_logic_1164.STD_LOGIC 0 18289 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_12 ~extieee.std_logic_1164.STD_LOGIC 0 18290 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un8_spi_packet_a3_76 ~extieee.std_logic_1164.STD_LOGIC 0 18291 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un8_spi_packet_a3_75 ~extieee.std_logic_1164.STD_LOGIC 0 18292 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_13 ~extieee.std_logic_1164.STD_LOGIC 0 18293 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_14 ~extieee.std_logic_1164.STD_LOGIC 0 18294 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_i_0 ~extieee.std_logic_1164.STD_LOGIC 0 18295 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_state_next6lto30_i_a2_19 ~extieee.std_logic_1164.STD_LOGIC 0 18296 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_state_next_0 ~extieee.std_logic_1164.STD_LOGIC 0 18297 (_architecture (_uni ))))
		(_signal (_internal rst_c ~extieee.std_logic_1164.STD_LOGIC 0 18298 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_state_0 ~extieee.std_logic_1164.STD_LOGIC 0 18299 (_architecture (_uni ))))
		(_signal (_internal GNDS ~extieee.std_logic_1164.STD_LOGIC 0 18300 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_state_next6lto30_i_a2_28 ~extieee.std_logic_1164.STD_LOGIC 0 18301 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_state_next6lto30_i_a2_23 ~extieee.std_logic_1164.STD_LOGIC 0 18302 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_state_next6lto30_i_a2_18 ~extieee.std_logic_1164.STD_LOGIC 0 18303 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_state_next6lto30_i_a2_17 ~extieee.std_logic_1164.STD_LOGIC 0 18304 (_architecture (_uni ))))
		(_signal (_internal current_state_2 ~extieee.std_logic_1164.STD_LOGIC 0 18305 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_N_59 ~extieee.std_logic_1164.STD_LOGIC 0 18306 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_state_next_4_0 ~extieee.std_logic_1164.STD_LOGIC 0 18307 (_architecture (_uni ))))
		(_signal (_internal s_en_c ~extieee.std_logic_1164.STD_LOGIC 0 18308 (_architecture (_uni ))))
		(_signal (_internal current_state_1 ~extieee.std_logic_1164.STD_LOGIC 0 18309 (_architecture (_uni ))))
		(_signal (_internal current_state_3 ~extieee.std_logic_1164.STD_LOGIC 0 18310 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_current_state_ns_i_1_4 ~extieee.std_logic_1164.STD_LOGIC 0 18311 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_N_101 ~extieee.std_logic_1164.STD_LOGIC 0 18312 (_architecture (_uni ))))
		(_signal (_internal current_state_ns_3 ~extieee.std_logic_1164.STD_LOGIC 0 18313 (_architecture (_uni ))))
		(_signal (_internal N_61_i ~extieee.std_logic_1164.STD_LOGIC 0 18314 (_architecture (_uni ))))
		(_signal (_internal current_state_0 ~extieee.std_logic_1164.STD_LOGIC 0 18315 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_next_state_4 ~extieee.std_logic_1164.STD_LOGIC 0 18316 (_architecture (_uni ))))
		(_signal (_internal current_state_ns_1 ~extieee.std_logic_1164.STD_LOGIC 0 18317 (_architecture (_uni ))))
		(_signal (_internal N_58_i ~extieee.std_logic_1164.STD_LOGIC 0 18318 (_architecture (_uni ))))
		(_signal (_internal N_91_i_i ~extieee.std_logic_1164.STD_LOGIC 0 18319 (_architecture (_uni ))))
		(_signal (_internal N_90_i_i ~extieee.std_logic_1164.STD_LOGIC 0 18320 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_N_85 ~extieee.std_logic_1164.STD_LOGIC 0 18321 (_architecture (_uni ))))
		(_signal (_internal idx_2_2 ~extieee.std_logic_1164.STD_LOGIC 0 18322 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_state_i_0 ~extieee.std_logic_1164.STD_LOGIC 0 18323 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_N_147 ~extieee.std_logic_1164.STD_LOGIC 0 18324 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_N_143 ~extieee.std_logic_1164.STD_LOGIC 0 18325 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_N_140 ~extieee.std_logic_1164.STD_LOGIC 0 18326 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_s_out_1_1 ~extieee.std_logic_1164.STD_LOGIC 0 18327 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_state_next6lto30_i_a2_22 ~extieee.std_logic_1164.STD_LOGIC 0 18328 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_state_next6lto30_i_a2_21 ~extieee.std_logic_1164.STD_LOGIC 0 18329 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_state_next6lto30_i_a2_20 ~extieee.std_logic_1164.STD_LOGIC 0 18330 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_state_next6lto30_i_a2_16 ~extieee.std_logic_1164.STD_LOGIC 0 18331 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_rst_count ~extieee.std_logic_1164.STD_LOGIC 0 18332 (_architecture (_uni ))))
		(_signal (_internal mosi_c ~extieee.std_logic_1164.STD_LOGIC 0 18333 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 18334 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
)
I 000032 55 391 0 structure_con
(_configuration VHDL (structure_con 0 19242 (AP1220_controller_top))
	(_version va7)
	(_time 1384067338820 2013.11.09 23:08:58)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 50525752540606475553430b055755575256555506)
	(_architecture Structure
	)
)
I 000056 55 3435          1384067338981 TB_ARCHITECTURE
(_unit VHDL (ap1220_controller_top_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1384067338982 2013.11.09 23:08:58)
	(_source (\./../src/ap1220_controller_top_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code ecefe9bebfbeb9ffeaeafeb3bde9baeaefeabaeab9)
	(_entity
		(_time 1384067270250)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(AP1220_controller_top
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 43 (_component AP1220_controller_top )
		(_port
			((clk)(clk))
			((rst)(rst))
			((sclk)(sclk))
			((miso)(miso))
			((mosi)(mosi))
			((s_en)(s_en))
			((uart_rx)(uart_rx))
			((uart_tx)(uart_tx))
			((leds)(leds))
		)
		(_use (_entity . AP1220_controller_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 3))))))
		(_signal (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~132 0 35 (_architecture (_uni ))))
		(_constant (_internal PERIOD ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4639833516098453504)))))
		(_process
			(line__57(_architecture 0 0 57 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(STIMULI(_architecture 1 0 60 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000054 55 448 0 testbench_for_ap1220_controller_top
(_configuration VHDL (testbench_for_ap1220_controller_top 0 72 (ap1220_controller_top_tb))
	(_version va7)
	(_time 1384067338987 2013.11.09 23:08:58)
	(_source (\./../src/ap1220_controller_top_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code eceeecbfbababbfbe8edfeb6b8eab9eaefeae4e9ba)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . AP1220_controller_top behavioral
			)
		)
	)
)
V 000050 55 2873          1384067433259 Structure
(_unit VHDL (vmuxregsre 0 17 (structure 0 26 ))
	(_version va7)
	(_time 1384067433260 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 2c782f282b7a7d3b25283e76782a2b2b2f2b2e2a29)
	(_entity
		(_time 1384067268117)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.fl1p3dx
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1571 1 798 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d0 ~extieee.std_logic_1164.STD_LOGIC 1 800 (_entity (_in ((i 1))))))
				(_port (_internal d1 ~extieee.std_logic_1164.STD_LOGIC 1 801 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 802 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 1 803 (_entity (_in ((i 1))))))
				(_port (_internal sd ~extieee.std_logic_1164.STD_LOGIC 1 804 (_entity (_in ((i 1))))))
				(_port (_internal cd ~extieee.std_logic_1164.STD_LOGIC 1 805 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 806 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 28 (_component .machxo2.components.fl1p3dx )
		(_generic
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fl1p3dx)
			(_generic
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1571 (machxo2 components ~STRING~1571)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 1213          1384067433265 Structure
(_unit VHDL (vcc 0 39 (structure 0 46 ))
	(_version va7)
	(_time 1384067433266 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 3b6f383e6a6c6c2c3c3d2861693c3d3d383d383c3d)
	(_entity
		(_time 1384067268126)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.vhi
			(_object
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 1462 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST1 0 48 (_component .machxo2.components.vhi )
		(_port
			((z)(PWR1))
		)
		(_use (_entity machxo2 vhi)
		)
	)
	(_object
		(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 1213          1384067433271 Structure
(_unit VHDL (gnd 0 58 (structure 0 65 ))
	(_version va7)
	(_time 1384067433272 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 3b6e393e3c6c6b2d3d3d7e616e3d3c3d6e3d3f3d3c)
	(_entity
		(_time 1384067268132)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.vlo
			(_object
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 1468 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST1 0 67 (_component .machxo2.components.vlo )
		(_port
			((z)(PWR0))
		)
		(_use (_entity machxo2 vlo)
		)
	)
	(_object
		(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 4621          1384067433277 Structure
(_unit VHDL (ccu2b0 0 77 (structure 0 87 ))
	(_version va7)
	(_time 1384067433278 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 3b6e3d3e6a6d6a28383b29646a3d383d383c3e3839)
	(_entity
		(_time 1384067268138)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 89 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0011000000001010"\))
			((init1)(_string \"1111000000001000"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0011000000001010"\))
				((init1)(_string \"1111000000001000"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 14317         1384067433283 Structure
(_unit VHDL (slice_0 0 102 (structure 0 142 ))
	(_version va7)
	(_time 1384067433284 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 4b1f4d494a1c165d1c185e124c484b4c484d184d42)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268144)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 166 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_out ))))
			)
		)
		(ccu2B0
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_0 0 178 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 181 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 183 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_cry_0_0 0 185 (_component ccu2B0 )
		(_port
			((A0)(GNDI))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(GNDI))
			((S0)(_open))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu2B0)
		)
	)
	(_block WireDelay 0 191 
		(_object
			(_process
				(line__193(_architecture 0 0 193 (_procedure_call (_simple)(_target(9))(_sensitivity(0)))))
				(line__194(_architecture 1 0 194 (_procedure_call (_simple)(_target(10))(_sensitivity(1)))))
				(line__195(_architecture 2 0 195 (_procedure_call (_simple)(_target(11))(_sensitivity(2)))))
				(line__196(_architecture 3 0 196 (_procedure_call (_simple)(_target(12))(_sensitivity(3)))))
				(line__197(_architecture 4 0 197 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__198(_architecture 5 0 198 (_procedure_call (_simple)(_target(16))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 202 
		(_object
			(_process
				(line__204(_architecture 6 0 204 (_procedure_call (_simple)(_target(13))(_sensitivity(12)))))
				(line__205(_architecture 7 0 205 (_procedure_call (_simple)(_target(15))(_sensitivity(14)))))
				(line__206(_architecture 8 0 206 (_procedure_call (_simple)(_target(17))(_sensitivity(16)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 105 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 106 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 107 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 108 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 108 (_entity (_string \"SLICE_0"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 110 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 111 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 112 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 113 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 114 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 115 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 116 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 117 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 118 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 119 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 120 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 121 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 122 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 123 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 124 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 125 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 126 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 127 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 128 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 129 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 130 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 131 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 132 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_in ))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 145 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 146 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 147 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 148 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 149 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 150 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 158 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 159 (_architecture (_uni ))))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 211 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 212 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 213 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 214 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 215 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 216 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 218 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 219 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 220 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 221 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 222 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 223 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 209 (_process (_simple)(_target(6)(7)(8))(_sensitivity(9)(10)(11)(13)(15)(17)(18)(19)(20))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(17731 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 2885          1384067433289 Structure
(_unit VHDL (vmuxregsre0001 0 327 (structure 0 336 ))
	(_version va7)
	(_time 1384067433290 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 4b1f48494d1d1a5c424f59111f4d4c4c484c494d4e)
	(_entity
		(_time 1384067268153)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.fl1p3dx
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1571 1 798 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d0 ~extieee.std_logic_1164.STD_LOGIC 1 800 (_entity (_in ((i 1))))))
				(_port (_internal d1 ~extieee.std_logic_1164.STD_LOGIC 1 801 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 802 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 1 803 (_entity (_in ((i 1))))))
				(_port (_internal sd ~extieee.std_logic_1164.STD_LOGIC 1 804 (_entity (_in ((i 1))))))
				(_port (_internal cd ~extieee.std_logic_1164.STD_LOGIC 1 805 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 806 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 338 (_component .machxo2.components.fl1p3dx )
		(_generic
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fl1p3dx)
			(_generic
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 328 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 328 (_entity (_in ))))
		(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 328 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 329 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 329 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 329 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 330 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1571 (machxo2 components ~STRING~1571)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 1446          1384067433295 Structure
(_unit VHDL (inverter 0 349 (structure 0 356 ))
	(_version va7)
	(_time 1384067433296 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 4b1e47494c1d195d4f4c59101e4d4e4c494d424d1e)
	(_entity
		(_time 1384067268159)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 943 (_entity (_in ((i 1))))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 944 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST1 0 358 (_component .machxo2.components.inv )
		(_port
			((a)(I))
			((z)(Z))
		)
		(_use (_entity machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_object
		(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 350 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 350 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 4638          1384067433301 Structure
(_unit VHDL (ccu20002 0 368 (structure 0 378 ))
	(_version va7)
	(_time 1384067433302 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 4b1e4d491a1d1a58484e5b141a484b48494d484d48)
	(_entity
		(_time 1384067268165)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 380 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0011000000001010"\))
			((init1)(_string \"0011000000001010"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0011000000001010"\))
				((init1)(_string \"0011000000001010"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 369 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 369 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 369 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 370 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 370 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 370 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 371 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 371 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 371 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 372 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 372 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 372 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 12293         1384067433307 Structure
(_unit VHDL (sr_16_0_slice_1 0 393 (structure 0 423 ))
	(_version va7)
	(_time 1384067433308 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 5a0e5c58090e58490a0b4c035d595a5f0c5d595c09)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268171)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 445 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 445 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 445 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 446 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 446 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 446 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 447 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 439 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 450 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 450 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 442 (_entity (_out ))))
			)
		)
		(ccu20002
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 453 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 453 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 453 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 454 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 454 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 454 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 455 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 455 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 455 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 456 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 456 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 456 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_31 0 459 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 462 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 464 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 466 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_s_31_0 0 468 (_component ccu20002 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(_open))
			((CO1)(_open))
		)
		(_use (_entity . ccu20002)
		)
	)
	(_block WireDelay 0 474 
		(_object
			(_process
				(line__476(_architecture 0 0 476 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__477(_architecture 1 0 477 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__478(_architecture 2 0 478 (_procedure_call (_simple)(_target(9))(_sensitivity(2)))))
				(line__479(_architecture 3 0 479 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 483 
		(_object
			(_process
				(line__485(_architecture 4 0 485 (_procedure_call (_simple)(_target(8))(_sensitivity(7)))))
				(line__486(_architecture 5 0 486 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 396 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 397 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 398 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 399 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 399 (_entity (_string \"SR_16_0_SLICE_1"\))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 401 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 402 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 403 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 404 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 405 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 406 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 407 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 408 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 409 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 410 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 411 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 412 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 413 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 414 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 416 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 416 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 416 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 417 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 417 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 417 (_entity (_out )(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 426 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 427 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 428 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 429 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 430 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 431 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 432 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 433 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 435 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 436 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 437 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 490 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 491 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 492 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 493 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 495 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 496 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 497 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 498 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 489 (_process (_simple)(_target(4)(5))(_sensitivity(6)(8)(10)(11)(12)(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(12358 )
		(12369 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 4638          1384067433313 Structure
(_unit VHDL (ccu20003 0 567 (structure 0 577 ))
	(_version va7)
	(_time 1384067433314 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 5a0f5c59080c0b49595f4a050b595a59595c595c59)
	(_entity
		(_time 1384067268177)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 579 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0101000000000001"\))
			((init1)(_string \"0000000000000001"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0101000000000001"\))
				((init1)(_string \"0000000000000001"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 568 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 568 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 568 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 569 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 569 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 569 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 570 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 570 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 570 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 571 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 571 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 571 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 16309         1384067433319 Structure
(_unit VHDL (sr_16_0_slice_2 0 592 (structure 0 636 ))
	(_version va7)
	(_time 1384067433320 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 5a0e5c58090e58495b585c5b1c050b5f0c5d595c095c53)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268183)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 664 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 664 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 664 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 665 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 665 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 665 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 666 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 658 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 669 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 669 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 661 (_entity (_out ))))
			)
		)
		(ccu20003
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 672 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 672 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 672 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 673 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 673 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 673 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 674 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 674 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 674 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 675 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 675 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 675 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_30 0 678 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 681 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 683 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 685 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_29 0 687 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_29_0 0 690 (_component ccu20003 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20003)
		)
	)
	(_block WireDelay 0 696 
		(_object
			(_process
				(line__698(_architecture 0 0 698 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__699(_architecture 1 0 699 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__700(_architecture 2 0 700 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__701(_architecture 3 0 701 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__702(_architecture 4 0 702 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__703(_architecture 5 0 703 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 707 
		(_object
			(_process
				(line__709(_architecture 6 0 709 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__710(_architecture 7 0 710 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__711(_architecture 8 0 711 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 595 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 596 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 597 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 598 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 598 (_entity (_string \"SR_16_0_SLICE_2"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 600 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 601 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 602 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 603 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 604 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 605 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 606 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 607 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 608 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 609 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 610 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 611 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 612 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 613 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 614 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 615 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 616 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 617 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 618 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 619 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 620 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 621 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 622 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 623 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 624 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 625 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 627 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 627 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 627 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 628 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 628 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 628 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 629 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 629 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 629 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 630 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 630 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 639 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 640 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 641 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 642 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 643 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 644 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 645 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 646 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 647 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 648 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 649 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 650 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 651 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 652 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 654 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 655 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 656 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 716 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 717 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 718 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 719 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 720 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 721 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 722 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 723 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 724 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 725 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 727 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 728 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 729 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 730 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 731 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 732 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 714 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 4638          1384067433325 Structure
(_unit VHDL (ccu20004 0 855 (structure 0 865 ))
	(_version va7)
	(_time 1384067433326 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 6a3f6c6a383c3b79696f7a353b696a696e6c696c69)
	(_entity
		(_time 1384067268189)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 867 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0101000000000001"\))
			((init1)(_string \"0101000000000001"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0101000000000001"\))
				((init1)(_string \"0101000000000001"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 856 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 856 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 856 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 857 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 857 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 857 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 858 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 858 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 858 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 859 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 859 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 859 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 16326         1384067433331 Structure
(_unit VHDL (sr_16_0_slice_3 0 880 (structure 0 924 ))
	(_version va7)
	(_time 1384067433332 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 6a3e6c6b393e68796b686c6b2c353b6f3c6d696c396c63)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268195)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 952 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 952 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 952 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 953 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 953 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 953 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 954 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 946 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 957 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 957 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 949 (_entity (_out ))))
			)
		)
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 960 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 960 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 960 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 961 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 961 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 961 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 962 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 962 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 962 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 963 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 963 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 963 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_28 0 966 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 969 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 971 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 973 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_27 0 975 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_27_0 0 978 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 984 
		(_object
			(_process
				(line__986(_architecture 0 0 986 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__987(_architecture 1 0 987 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__988(_architecture 2 0 988 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__989(_architecture 3 0 989 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__990(_architecture 4 0 990 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__991(_architecture 5 0 991 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 995 
		(_object
			(_process
				(line__997(_architecture 6 0 997 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__998(_architecture 7 0 998 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__999(_architecture 8 0 999 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 883 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 884 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 885 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 886 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 886 (_entity (_string \"SR_16_0_SLICE_3"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 888 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 889 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 890 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 891 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 892 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 893 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 894 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 895 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 896 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 897 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 898 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 899 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 900 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 901 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 902 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 903 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 904 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 905 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 906 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 907 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 908 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 909 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 910 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 911 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 912 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 913 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 915 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 915 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 915 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 916 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 916 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 916 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 917 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 917 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 917 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 918 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 918 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 927 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 928 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 929 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 930 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 931 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 932 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 933 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 934 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 935 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 936 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 937 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 938 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 939 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 940 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 942 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 943 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 944 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1004 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1005 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1006 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1007 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1008 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1009 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1010 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1011 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1012 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1013 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 1015 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1016 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 1017 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1018 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 1019 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 1020 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 1002 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 16436         1384067433337 Structure
(_unit VHDL (sr_16_0_slice_4 0 1143 (structure 0 1187 ))
	(_version va7)
	(_time 1384067433338 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 7a2e7c7a292e78697b787c7b3c252b7f2c7d797c297c73)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268206)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1215 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1215 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 1215 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 1216 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 1216 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 1216 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 1217 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 1209 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 1220 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 1220 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 1212 (_entity (_out ))))
			)
		)
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1223 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1223 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1223 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1224 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1224 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1224 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1225 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1225 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1225 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1226 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1226 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1226 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_26 0 1229 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 1232 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 1234 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 1236 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_25 0 1238 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_25_0 0 1241 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 1247 
		(_object
			(_process
				(line__1249(_architecture 0 0 1249 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__1250(_architecture 1 0 1250 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__1251(_architecture 2 0 1251 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__1252(_architecture 3 0 1252 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__1253(_architecture 4 0 1253 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__1254(_architecture 5 0 1254 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 1258 
		(_object
			(_process
				(line__1260(_architecture 6 0 1260 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__1261(_architecture 7 0 1261 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__1262(_architecture 8 0 1262 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 1146 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 1147 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 1148 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 1149 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 1149 (_entity (_string \"SR_16_0_SLICE_4"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1151 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1152 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1153 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1154 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 1155 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 1156 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1157 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1158 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1159 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1160 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1161 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1162 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1163 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1164 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1165 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1166 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1167 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1168 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1169 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1170 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1171 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1172 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1173 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1174 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1175 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1176 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1178 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1178 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 1178 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 1179 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 1179 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 1179 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 1180 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 1180 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 1180 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 1181 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 1181 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1190 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1191 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1192 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 1193 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1194 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 1195 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1196 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 1197 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1198 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 1199 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 1200 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 1201 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 1202 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 1203 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 1205 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 1206 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1207 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1267 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1268 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1269 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1270 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1271 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1272 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1273 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1274 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1275 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1276 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 1278 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1279 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 1280 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1281 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 1282 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 1283 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 1265 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 16436         1384067433343 Structure
(_unit VHDL (sr_16_0_slice_5 0 1406 (structure 0 1450 ))
	(_version va7)
	(_time 1384067433344 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 7a2e7c7a292e78697b787c7b3c252b7f2c7d797c297c73)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268218)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1478 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1478 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 1478 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 1479 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 1479 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 1479 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 1480 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 1472 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 1483 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 1483 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 1475 (_entity (_out ))))
			)
		)
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1486 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1486 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1486 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1487 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1487 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1487 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1488 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1488 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1488 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1489 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1489 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1489 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_24 0 1492 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 1495 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 1497 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 1499 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_23 0 1501 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_23_0 0 1504 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 1510 
		(_object
			(_process
				(line__1512(_architecture 0 0 1512 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__1513(_architecture 1 0 1513 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__1514(_architecture 2 0 1514 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__1515(_architecture 3 0 1515 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__1516(_architecture 4 0 1516 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__1517(_architecture 5 0 1517 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 1521 
		(_object
			(_process
				(line__1523(_architecture 6 0 1523 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__1524(_architecture 7 0 1524 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__1525(_architecture 8 0 1525 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 1409 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 1410 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 1411 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 1412 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 1412 (_entity (_string \"SR_16_0_SLICE_5"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1414 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1415 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1416 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1417 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 1418 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 1419 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1420 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1421 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1422 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1423 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1424 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1425 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1426 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1427 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1428 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1429 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1430 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1431 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1432 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1433 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1434 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1435 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1436 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1437 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1438 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1439 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1441 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1441 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 1441 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 1442 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 1442 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 1442 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 1443 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 1443 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 1443 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 1444 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 1444 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1453 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1454 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1455 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 1456 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1457 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 1458 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1459 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 1460 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1461 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 1462 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 1463 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 1464 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 1465 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 1466 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 1468 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 1469 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1470 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1530 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1531 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1532 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1533 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1534 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1535 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1536 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1537 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1538 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1539 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 1541 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1542 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 1543 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1544 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 1545 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 1546 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 1528 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 16436         1384067433349 Structure
(_unit VHDL (sr_16_0_slice_6 0 1669 (structure 0 1713 ))
	(_version va7)
	(_time 1384067433350 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 89dd8f8682dd8b9a888b8f88cfd6d88cdf8e8a8fda8f80)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268229)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1741 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1741 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 1741 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 1742 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 1742 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 1742 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 1743 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 1735 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 1746 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 1746 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 1738 (_entity (_out ))))
			)
		)
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1749 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1749 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1749 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1750 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1750 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1750 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1751 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1751 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1751 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1752 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1752 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1752 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_22 0 1755 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 1758 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 1760 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 1762 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_21 0 1764 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_21_0 0 1767 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 1773 
		(_object
			(_process
				(line__1775(_architecture 0 0 1775 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__1776(_architecture 1 0 1776 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__1777(_architecture 2 0 1777 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__1778(_architecture 3 0 1778 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__1779(_architecture 4 0 1779 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__1780(_architecture 5 0 1780 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 1784 
		(_object
			(_process
				(line__1786(_architecture 6 0 1786 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__1787(_architecture 7 0 1787 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__1788(_architecture 8 0 1788 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 1672 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 1673 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 1674 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 1675 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 1675 (_entity (_string \"SR_16_0_SLICE_6"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1677 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1678 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1679 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1680 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 1681 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 1682 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1683 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1684 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1685 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1686 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1687 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1688 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1689 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1690 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1691 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1692 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1693 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1694 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1695 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1696 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1697 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1698 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1699 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1700 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1701 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1702 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1704 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1704 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 1704 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 1705 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 1705 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 1705 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 1706 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 1706 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 1706 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 1707 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 1707 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1716 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1717 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1718 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 1719 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1720 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 1721 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1722 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 1723 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1724 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 1725 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 1726 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 1727 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 1728 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 1729 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 1731 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 1732 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1733 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1793 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1794 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1795 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1796 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1797 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1798 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1799 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1800 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1801 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1802 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 1804 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1805 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 1806 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1807 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 1808 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 1809 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 1791 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 16436         1384067433356 Structure
(_unit VHDL (sr_16_0_slice_7 0 1932 (structure 0 1976 ))
	(_version va7)
	(_time 1384067433357 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 99cd9f9792cd9b8a989b9f98dfc6c89ccf9e9a9fca9f90)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268241)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2004 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2004 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 2004 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 2005 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 2005 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 2005 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 2006 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 1998 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 2009 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 2009 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 2001 (_entity (_out ))))
			)
		)
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2012 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2012 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2012 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2013 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2013 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2013 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2014 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2014 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 2014 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 2015 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 2015 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 2015 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_20 0 2018 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 2021 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 2023 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 2025 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_19 0 2027 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_19_0 0 2030 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 2036 
		(_object
			(_process
				(line__2038(_architecture 0 0 2038 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__2039(_architecture 1 0 2039 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__2040(_architecture 2 0 2040 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__2041(_architecture 3 0 2041 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__2042(_architecture 4 0 2042 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__2043(_architecture 5 0 2043 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 2047 
		(_object
			(_process
				(line__2049(_architecture 6 0 2049 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__2050(_architecture 7 0 2050 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__2051(_architecture 8 0 2051 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 1935 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 1936 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 1937 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 1938 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 1938 (_entity (_string \"SR_16_0_SLICE_7"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1940 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1941 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1942 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1943 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 1944 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 1945 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1946 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1947 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1948 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1949 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1950 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1951 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1952 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1953 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1954 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1955 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1956 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1957 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1958 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1959 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1960 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1961 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1962 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1963 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1964 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1965 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1967 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1967 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 1967 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 1968 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 1968 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 1968 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 1969 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 1969 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 1969 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 1970 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 1970 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1979 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1980 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1981 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 1982 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1983 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 1984 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1985 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 1986 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1987 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 1988 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 1989 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 1990 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 1991 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 1992 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 1994 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 1995 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1996 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2056 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2057 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2058 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2059 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2060 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2061 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2062 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2063 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 2064 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2065 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 2067 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2068 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 2069 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2070 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 2071 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 2072 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 2054 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 16436         1384067433365 Structure
(_unit VHDL (sr_16_0_slice_8 0 2195 (structure 0 2239 ))
	(_version va7)
	(_time 1384067433366 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 99cd9f9792cd9b8a989b9f98dfc6c89ccf9e9a9fca9f90)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268257)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2267 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2267 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 2267 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 2268 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 2268 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 2268 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 2269 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 2261 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 2272 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 2272 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 2264 (_entity (_out ))))
			)
		)
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2275 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2275 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2275 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2276 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2276 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2276 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2277 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2277 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 2277 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 2278 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 2278 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 2278 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_18 0 2281 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 2284 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 2286 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 2288 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_17 0 2290 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_17_0 0 2293 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 2299 
		(_object
			(_process
				(line__2301(_architecture 0 0 2301 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__2302(_architecture 1 0 2302 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__2303(_architecture 2 0 2303 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__2304(_architecture 3 0 2304 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__2305(_architecture 4 0 2305 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__2306(_architecture 5 0 2306 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 2310 
		(_object
			(_process
				(line__2312(_architecture 6 0 2312 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__2313(_architecture 7 0 2313 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__2314(_architecture 8 0 2314 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 2198 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 2199 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 2200 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 2201 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 2201 (_entity (_string \"SR_16_0_SLICE_8"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2203 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2204 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2205 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2206 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 2207 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 2208 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2209 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2210 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2211 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2212 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2213 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2214 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2215 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2216 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2217 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2218 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2219 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2220 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2221 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2222 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2223 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2224 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2225 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2226 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2227 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2228 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2230 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2230 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 2230 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 2231 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2231 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 2231 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 2232 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 2232 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 2232 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 2233 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 2233 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2242 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2243 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2244 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 2245 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2246 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 2247 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2248 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 2249 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2250 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 2251 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 2252 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 2253 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 2254 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 2255 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 2257 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 2258 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 2259 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2319 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2320 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2321 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2322 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2323 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2324 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2325 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2326 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 2327 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2328 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 2330 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2331 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 2332 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2333 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 2334 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 2335 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 2317 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 16436         1384067433373 Structure
(_unit VHDL (sr_16_0_slice_9 0 2458 (structure 0 2502 ))
	(_version va7)
	(_time 1384067433374 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code a8fcaefea2fcaabba9aaaea9eef7f9adfeafabaefbaea1)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268272)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2530 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2530 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 2530 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 2531 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 2531 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 2531 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 2532 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 2524 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 2535 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 2535 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 2527 (_entity (_out ))))
			)
		)
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2538 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2538 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2538 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2539 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2539 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2539 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2540 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2540 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 2540 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 2541 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 2541 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 2541 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_16 0 2544 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 2547 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 2549 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 2551 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_15 0 2553 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_15_0 0 2556 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 2562 
		(_object
			(_process
				(line__2564(_architecture 0 0 2564 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__2565(_architecture 1 0 2565 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__2566(_architecture 2 0 2566 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__2567(_architecture 3 0 2567 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__2568(_architecture 4 0 2568 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__2569(_architecture 5 0 2569 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 2573 
		(_object
			(_process
				(line__2575(_architecture 6 0 2575 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__2576(_architecture 7 0 2576 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__2577(_architecture 8 0 2577 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 2461 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 2462 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 2463 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 2464 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 2464 (_entity (_string \"SR_16_0_SLICE_9"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2466 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2467 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2468 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2469 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 2470 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 2471 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2472 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2473 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2474 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2475 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2476 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2477 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2478 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2479 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2480 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2481 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2482 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2483 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2484 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2485 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2486 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2487 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2488 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2489 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2490 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2491 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2493 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2493 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 2493 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 2494 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2494 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 2494 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 2495 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 2495 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 2495 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 2496 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 2496 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2505 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2506 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2507 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 2508 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2509 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 2510 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2511 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 2512 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2513 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 2514 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 2515 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 2516 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 2517 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 2518 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 2520 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 2521 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 2522 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2582 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2583 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2584 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2585 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2586 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2587 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2588 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2589 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 2590 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2591 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 2593 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2594 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 2595 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2596 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 2597 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 2598 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 2580 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 16438         1384067433381 Structure
(_unit VHDL (sr_16_0_slice_10 0 2721 (structure 0 2765 ))
	(_version va7)
	(_time 1384067433382 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code a8fcaefea2fcaabba9aaaea9eef7f9adfeafabaefbaea1)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268291)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2793 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2793 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 2793 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 2794 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 2794 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 2794 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 2795 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 2787 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 2798 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 2798 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 2790 (_entity (_out ))))
			)
		)
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2801 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2801 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2801 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2802 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2802 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2802 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2803 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2803 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 2803 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 2804 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 2804 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 2804 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_14 0 2807 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 2810 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 2812 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 2814 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_13 0 2816 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_13_0 0 2819 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 2825 
		(_object
			(_process
				(line__2827(_architecture 0 0 2827 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__2828(_architecture 1 0 2828 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__2829(_architecture 2 0 2829 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__2830(_architecture 3 0 2830 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__2831(_architecture 4 0 2831 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__2832(_architecture 5 0 2832 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 2836 
		(_object
			(_process
				(line__2838(_architecture 6 0 2838 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__2839(_architecture 7 0 2839 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__2840(_architecture 8 0 2840 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 2724 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 2725 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 2726 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 2727 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 2727 (_entity (_string \"SR_16_0_SLICE_10"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2729 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2730 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2731 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2732 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 2733 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 2734 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2735 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2736 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2737 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2738 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2739 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2740 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2741 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2742 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2743 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2744 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2745 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2746 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2747 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2748 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2749 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2750 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2751 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2752 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2753 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2754 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2756 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2756 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 2756 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 2757 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2757 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 2757 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 2758 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 2758 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 2758 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 2759 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 2759 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2768 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2769 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2770 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 2771 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2772 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 2773 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2774 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 2775 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2776 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 2777 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 2778 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 2779 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 2780 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 2781 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 2783 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 2784 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 2785 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2845 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2846 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2847 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2848 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2849 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2850 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2851 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2852 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 2853 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2854 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 2856 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2857 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 2858 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2859 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 2860 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 2861 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 2843 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 16438         1384067433390 Structure
(_unit VHDL (sr_16_0_slice_11 0 2984 (structure 0 3028 ))
	(_version va7)
	(_time 1384067433391 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code b8ecbeedb2ecbaabb9babeb9fee7e9bdeebfbbbeebbeb1)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268304)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3056 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3056 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 3056 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 3057 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 3057 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 3057 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 3058 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 3050 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 3061 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 3061 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 3053 (_entity (_out ))))
			)
		)
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3064 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 3064 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3064 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3065 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3065 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 3065 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3066 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3066 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 3066 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 3067 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 3067 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 3067 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_12 0 3070 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 3073 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 3075 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 3077 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_11 0 3079 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_11_0 0 3082 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 3088 
		(_object
			(_process
				(line__3090(_architecture 0 0 3090 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__3091(_architecture 1 0 3091 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__3092(_architecture 2 0 3092 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__3093(_architecture 3 0 3093 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__3094(_architecture 4 0 3094 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__3095(_architecture 5 0 3095 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 3099 
		(_object
			(_process
				(line__3101(_architecture 6 0 3101 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__3102(_architecture 7 0 3102 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__3103(_architecture 8 0 3103 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 2987 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 2988 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 2989 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 2990 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 2990 (_entity (_string \"SR_16_0_SLICE_11"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2992 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2993 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2994 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2995 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 2996 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 2997 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2998 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2999 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3000 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3001 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3002 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3003 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3004 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3005 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3006 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3007 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3008 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3009 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3010 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3011 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3012 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3013 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3014 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3015 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3016 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3017 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3019 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3019 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 3019 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 3020 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 3020 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 3020 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 3021 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 3021 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 3021 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 3022 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 3022 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3031 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3032 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3033 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 3034 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3035 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 3036 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3037 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 3038 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3039 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 3040 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 3041 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 3042 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 3043 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 3044 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 3046 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 3047 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 3048 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3108 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3109 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3110 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3111 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3112 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3113 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3114 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3115 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 3116 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3117 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 3119 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3120 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 3121 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3122 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 3123 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 3124 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 3106 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 16436         1384067433399 Structure
(_unit VHDL (sr_16_0_slice_12 0 3247 (structure 0 3291 ))
	(_version va7)
	(_time 1384067433400 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code b8ecbeedb2ecbaabb9babeb9fee7e9bdeebfbbbeebbeb1)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268319)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3319 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3319 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 3319 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 3320 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 3320 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 3320 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 3321 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 3313 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 3324 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 3324 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 3316 (_entity (_out ))))
			)
		)
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3327 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 3327 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3327 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3328 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3328 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 3328 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3329 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3329 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 3329 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 3330 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 3330 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 3330 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_10 0 3333 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 3336 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 3338 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 3340 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_9 0 3342 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_9_0 0 3345 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 3351 
		(_object
			(_process
				(line__3353(_architecture 0 0 3353 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__3354(_architecture 1 0 3354 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__3355(_architecture 2 0 3355 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__3356(_architecture 3 0 3356 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__3357(_architecture 4 0 3357 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__3358(_architecture 5 0 3358 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 3362 
		(_object
			(_process
				(line__3364(_architecture 6 0 3364 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__3365(_architecture 7 0 3365 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__3366(_architecture 8 0 3366 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 3250 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 3251 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 3252 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 3253 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 3253 (_entity (_string \"SR_16_0_SLICE_12"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3255 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3256 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3257 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3258 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 3259 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 3260 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3261 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3262 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3263 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3264 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3265 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3266 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3267 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3268 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3269 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3270 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3271 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3272 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3273 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3274 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3275 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3276 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3277 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3278 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3279 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3280 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3282 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3282 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 3282 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 3283 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 3283 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 3283 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 3284 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 3284 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 3284 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 3285 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 3285 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3294 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3295 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3296 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 3297 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3298 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 3299 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3300 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 3301 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3302 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 3303 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 3304 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 3305 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 3306 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 3307 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 3309 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 3310 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 3311 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3371 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3372 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3373 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3374 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3375 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3376 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3377 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3378 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 3379 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3380 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 3382 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3383 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 3384 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3385 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 3386 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 3387 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 3369 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 16435         1384067433407 Structure
(_unit VHDL (sr_16_0_slice_13 0 3510 (structure 0 3554 ))
	(_version va7)
	(_time 1384067433408 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code c89cce9cc29ccadbc9cacec98e9799cd9ecfcbce9bcec1)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268330)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3582 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3582 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 3582 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 3583 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 3583 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 3583 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 3584 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 3576 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 3587 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 3587 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 3579 (_entity (_out ))))
			)
		)
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3590 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 3590 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3590 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3591 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3591 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 3591 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3592 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3592 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 3592 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 3593 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 3593 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 3593 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_8 0 3596 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 3599 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 3601 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 3603 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_7 0 3605 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_7_0 0 3608 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 3614 
		(_object
			(_process
				(line__3616(_architecture 0 0 3616 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__3617(_architecture 1 0 3617 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__3618(_architecture 2 0 3618 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__3619(_architecture 3 0 3619 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__3620(_architecture 4 0 3620 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__3621(_architecture 5 0 3621 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 3625 
		(_object
			(_process
				(line__3627(_architecture 6 0 3627 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__3628(_architecture 7 0 3628 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__3629(_architecture 8 0 3629 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 3513 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 3514 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 3515 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 3516 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 3516 (_entity (_string \"SR_16_0_SLICE_13"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3518 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3519 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3520 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3521 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 3522 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 3523 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3524 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3525 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3526 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3527 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3528 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3529 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3530 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3531 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3532 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3533 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3534 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3535 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3536 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3537 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3538 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3539 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3540 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3541 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3542 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3543 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3545 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3545 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 3545 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 3546 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 3546 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 3546 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 3547 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 3547 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 3547 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 3548 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 3548 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3557 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3558 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3559 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 3560 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3561 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 3562 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3563 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 3564 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3565 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 3566 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 3567 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 3568 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 3569 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 3570 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 3572 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 3573 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 3574 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3634 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3635 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3636 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3637 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3638 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3639 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3640 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3641 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 3642 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3643 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 3645 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3646 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 3647 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3648 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 3649 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 3650 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 3632 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 16435         1384067433417 Structure
(_unit VHDL (sr_16_0_slice_14 0 3773 (structure 0 3817 ))
	(_version va7)
	(_time 1384067433418 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code c89cce9cc29ccadbc9cacec98e9799cd9ecfcbce9bcec1)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268340)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3845 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3845 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 3845 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 3846 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 3846 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 3846 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 3847 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 3839 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 3850 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 3850 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 3842 (_entity (_out ))))
			)
		)
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3853 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 3853 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3853 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3854 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3854 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 3854 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3855 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3855 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 3855 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 3856 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 3856 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 3856 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_6 0 3859 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 3862 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 3864 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 3866 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_5 0 3868 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_5_0 0 3871 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 3877 
		(_object
			(_process
				(line__3879(_architecture 0 0 3879 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__3880(_architecture 1 0 3880 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__3881(_architecture 2 0 3881 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__3882(_architecture 3 0 3882 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__3883(_architecture 4 0 3883 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__3884(_architecture 5 0 3884 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 3888 
		(_object
			(_process
				(line__3890(_architecture 6 0 3890 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__3891(_architecture 7 0 3891 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__3892(_architecture 8 0 3892 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 3776 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 3777 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 3778 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 3779 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 3779 (_entity (_string \"SR_16_0_SLICE_14"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3781 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3782 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3783 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3784 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 3785 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 3786 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3787 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3788 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3789 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3790 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3791 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3792 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3793 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3794 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3795 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3796 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3797 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3798 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3799 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3800 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3801 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3802 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3803 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3804 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3805 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3806 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3808 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3808 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 3808 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 3809 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 3809 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 3809 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 3810 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 3810 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 3810 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 3811 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 3811 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3820 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3821 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3822 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 3823 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3824 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 3825 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3826 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 3827 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3828 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 3829 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 3830 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 3831 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 3832 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 3833 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 3835 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 3836 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 3837 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3897 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3898 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3899 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3900 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3901 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3902 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3903 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3904 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 3905 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3906 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 3908 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3909 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 3910 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3911 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 3912 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 3913 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 3895 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 2895          1384067433424 Structure
(_unit VHDL (vmuxregsre0005 0 4036 (structure 0 4045 ))
	(_version va7)
	(_time 1384067433425 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code d783d485848186c0ded3c58d83d1d0d0d4d0d5d1d2)
	(_entity
		(_time 1384067268349)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.fl1p3bx
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1570 1 785 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d0 ~extieee.std_logic_1164.STD_LOGIC 1 787 (_entity (_in ((i 1))))))
				(_port (_internal d1 ~extieee.std_logic_1164.STD_LOGIC 1 788 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 789 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 1 790 (_entity (_in ((i 1))))))
				(_port (_internal sd ~extieee.std_logic_1164.STD_LOGIC 1 791 (_entity (_in ((i 1))))))
				(_port (_internal pd ~extieee.std_logic_1164.STD_LOGIC 1 792 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 793 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 4047 (_component .machxo2.components.fl1p3bx )
		(_generic
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((pd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fl1p3bx)
			(_generic
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((pd)(pd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4037 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4037 (_entity (_in ))))
		(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 4037 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 4038 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 4038 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 4038 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 4039 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1570 (machxo2 components ~STRING~1570)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 17081         1384067433430 Structure
(_unit VHDL (sr_16_0_slice_15 0 4058 (structure 0 4102 ))
	(_version va7)
	(_time 1384067433431 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code d783d184d283d5c4d6d5d1db918886d281d0d4d184d1de)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268356)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4130 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4130 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 4130 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 4131 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 4131 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 4131 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 4132 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 4124 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 4135 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 4135 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 4127 (_entity (_out ))))
			)
		)
		(vmuxregsre0005
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4144 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4144 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 4144 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 4145 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 4145 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 4145 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 4146 (_entity (_out ))))
			)
		)
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4138 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4138 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4138 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4139 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4139 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4139 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4140 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4140 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4140 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4141 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4141 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4141 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_4 0 4149 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 4152 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 4154 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 4156 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_3 0 4158 (_component vmuxregsre0005 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0005)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_3_0 0 4161 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 4167 
		(_object
			(_process
				(line__4169(_architecture 0 0 4169 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__4170(_architecture 1 0 4170 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__4171(_architecture 2 0 4171 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__4172(_architecture 3 0 4172 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__4173(_architecture 4 0 4173 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__4174(_architecture 5 0 4174 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 4178 
		(_object
			(_process
				(line__4180(_architecture 6 0 4180 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__4181(_architecture 7 0 4181 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__4182(_architecture 8 0 4182 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4061 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4062 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4063 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4064 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4064 (_entity (_string \"SR_16_0_SLICE_15"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4066 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4067 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4068 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4069 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 4070 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 4071 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4072 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4073 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4074 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4075 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4076 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4077 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4078 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4079 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4080 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4081 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4082 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4083 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4084 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4085 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4086 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4087 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4088 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4089 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4090 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4091 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4093 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4093 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 4093 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 4094 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 4094 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 4094 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 4095 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 4095 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 4095 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 4096 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 4096 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4105 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4106 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4107 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 4108 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4109 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 4110 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4111 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 4112 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4113 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 4114 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 4115 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 4116 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 4117 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 4118 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 4120 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 4121 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 4122 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4187 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4188 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4189 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4190 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4191 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4192 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4193 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4194 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 4195 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4196 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 4198 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4199 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 4200 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4201 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 4202 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 4203 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 4185 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 16435         1384067433440 Structure
(_unit VHDL (sr_16_0_slice_16 0 4326 (structure 0 4370 ))
	(_version va7)
	(_time 1384067433441 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code e7b3e1b5e2b3e5f4e6e5e1e6a1b8b6e2b1e0e4e1b4e1ee)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268368)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre0005
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4407 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4407 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 4407 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 4408 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 4408 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 4408 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 4409 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 4392 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 4398 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 4398 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 4395 (_entity (_out ))))
			)
		)
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4401 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4401 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4401 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4402 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4402 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4402 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4403 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4403 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4403 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4404 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4404 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4404 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_count_2 0 4412 (_component vmuxregsre0005 )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre0005)
		)
	)
	(_instantiation DRIVEVCC 0 4415 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 4417 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 4419 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_1 0 4421 (_component vmuxregsre0005 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0005)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_1_0 0 4424 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 4430 
		(_object
			(_process
				(line__4432(_architecture 0 0 4432 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__4433(_architecture 1 0 4433 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__4434(_architecture 2 0 4434 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__4435(_architecture 3 0 4435 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__4436(_architecture 4 0 4436 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__4437(_architecture 5 0 4437 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 4441 
		(_object
			(_process
				(line__4443(_architecture 6 0 4443 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
				(line__4444(_architecture 7 0 4444 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__4445(_architecture 8 0 4445 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4329 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4330 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4331 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4332 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4332 (_entity (_string \"SR_16_0_SLICE_16"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4334 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4335 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4336 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4337 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 4338 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 4339 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4340 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4341 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4342 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4343 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4344 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4345 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4346 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4347 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4348 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4349 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4350 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4351 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4352 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4353 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4354 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4355 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4356 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4357 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4358 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4359 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4361 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4361 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 4361 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 4362 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 4362 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 4362 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 4363 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 4363 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 4363 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 4364 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 4364 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4373 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4374 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4375 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 4376 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4377 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 4378 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4379 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 4380 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4381 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 4382 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 4383 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 4384 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 4385 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 4386 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 4388 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 4389 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 4390 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4450 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4451 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4452 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4453 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4454 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4455 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4456 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4457 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 4458 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4459 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 4461 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4462 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 4463 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4464 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 4465 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 4466 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 4448 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(11)(12)(14)(16)(18)(19)(20)(21)(22)(23)(24))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 4653          1384067433448 Structure
(_unit VHDL (ccu20006 0 4589 (structure 0 4599 ))
	(_version va7)
	(_time 1384067433449 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code e7b2e1b4e3b1b6f4e4e2f7b8b6e4e7e4e1e1e4e1e4)
	(_entity
		(_time 1384067268378)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 4601 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0011000000001010"\))
			((init1)(_string \"0101000000000001"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0011000000001010"\))
				((init1)(_string \"0101000000000001"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4590 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4590 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4590 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4591 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4591 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4591 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4592 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4592 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4592 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4593 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4593 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4593 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 5558          1384067433454 Structure
(_unit VHDL (sr_16_0_slice_17 0 4614 (structure 0 4631 ))
	(_version va7)
	(_time 1384067433455 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code f6a2f0a7f2a2f4e5f3a4e0aff1f5f6f3a0f1f5f0a5)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268384)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20006
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4642 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4642 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4642 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4643 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4643 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4643 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4644 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4644 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4644 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4645 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4645 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4645 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 4639 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_cry_0_0 0 4648 (_component ccu20006 )
		(_port
			((A0)(GNDI))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(GNDI))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20006)
		)
	)
	(_instantiation DRIVEGND 0 4651 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 4655 
		(_object
			(_process
				(line__4657(_architecture 0 0 4657 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4617 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4618 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4619 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4620 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4620 (_entity (_string \"SR_16_0_SLICE_17"\))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4622 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4623 (_entity (((ns 0))((ns 0))))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4625 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 4625 (_entity (_out )(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4634 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 4635 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 4637 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 4661 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4662 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 4660 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4655          1384067433460 Structure
(_unit VHDL (ccu20007 0 4691 (structure 0 4701 ))
	(_version va7)
	(_time 1384067433461 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code f6a3f0a6f3a0a7e5f5f3e6a9a7f5f6f5f1f0f5f0f5)
	(_entity
		(_time 1384067268390)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 4703 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"YES"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0101000000000001"\))
			((init1)(_string \"0011000000001010"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"YES"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0101000000000001"\))
				((init1)(_string \"0011000000001010"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4692 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4692 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4692 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4693 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4693 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4693 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4694 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4694 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4694 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4695 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4695 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4695 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 6079          1384067433466 Structure
(_unit VHDL (slice_18 0 4716 (structure 0 4735 ))
	(_version va7)
	(_time 1384067433467 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code f6a2f0a6a3a1abe0f0f2e3aff1f5f7f5fef1f5f0a5)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268396)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20007
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4747 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4747 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4747 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4748 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4748 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4748 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4749 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4749 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4749 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4750 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4750 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4750 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 4744 (_entity (_out ))))
			)
		)
	)
	(_instantiation un2_count_32_bit_0_I_93_0 0 4753 (_component ccu20007 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(F1_out))
			((CO1)(_open))
		)
		(_use (_entity . ccu20007)
		)
	)
	(_instantiation DRIVEGND 0 4757 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 4761 
		(_object
			(_process
				(line__4763(_architecture 0 0 4763 (_procedure_call (_simple)(_target(3))(_sensitivity(0)))))
				(line__4764(_architecture 1 0 4764 (_procedure_call (_simple)(_target(4))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4719 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4720 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4721 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4722 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4722 (_entity (_string \"SLICE_18"\))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4724 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 4725 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4726 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4727 (_entity (((ns 0))((ns 0))))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4729 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 4729 (_entity (_in ))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 4729 (_entity (_out )(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4738 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4739 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 4740 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 4742 (_architecture (_uni ))))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4768 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4769 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 2 0 4767 (_process (_simple)(_target(2))(_sensitivity(3)(4)(5))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12614 )
	)
	(_model . Structure 3 -1
	)
)
V 000050 55 4657          1384067433472 Structure
(_unit VHDL (ccu20008 0 4801 (structure 0 4811 ))
	(_version va7)
	(_time 1384067433473 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 065303000350571505031659570506050e00050005)
	(_entity
		(_time 1384067268402)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 4813 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"YES"\))
			((inject1_1)(_string \"YES"\))
			((init0)(_string \"0101000000000001"\))
			((init1)(_string \"0101000000000001"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"YES"\))
				((inject1_1)(_string \"YES"\))
				((init0)(_string \"0101000000000001"\))
				((init1)(_string \"0101000000000001"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4802 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4802 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4802 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4803 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4803 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4803 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4804 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4804 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4804 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4805 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4805 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4805 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 7732          1384067433478 Structure
(_unit VHDL (slice_19 0 4826 (structure 0 4852 ))
	(_version va7)
	(_time 1384067433479 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 0652030053515b100308135f010507050f01050055)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268408)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20008
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4867 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4867 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4867 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4868 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4868 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4868 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4869 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4869 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4869 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4870 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4870 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4870 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 4864 (_entity (_out ))))
			)
		)
	)
	(_instantiation un2_count_32_bit_0_I_81_0 0 4873 (_component ccu20008 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20008)
		)
	)
	(_instantiation DRIVEGND 0 4877 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 4881 
		(_object
			(_process
				(line__4883(_architecture 0 0 4883 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__4884(_architecture 1 0 4884 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__4885(_architecture 2 0 4885 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
				(line__4886(_architecture 3 0 4886 (_procedure_call (_simple)(_target(9))(_sensitivity(3)))))
				(line__4887(_architecture 4 0 4887 (_procedure_call (_simple)(_target(10))(_sensitivity(4)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4829 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4830 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4831 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4832 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4832 (_entity (_string \"SLICE_19"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4834 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4835 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4836 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4837 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 4838 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4839 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4840 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4841 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4842 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4843 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4845 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4845 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4845 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4846 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 4846 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 4846 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4855 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4856 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4857 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4858 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4859 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 4860 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 4862 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 4891 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4892 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 5 0 4890 (_process (_simple)(_target(5))(_sensitivity(6)(7)(8)(9)(10)(11))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 6 -1
	)
)
V 000050 55 7732          1384067433484 Structure
(_unit VHDL (slice_20 0 4933 (structure 0 4959 ))
	(_version va7)
	(_time 1384067433485 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 0652030053515b100308135f010504050601050055)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268416)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20008
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4974 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4974 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4974 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4975 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4975 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4975 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4976 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4976 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4976 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4977 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4977 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4977 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 4971 (_entity (_out ))))
			)
		)
	)
	(_instantiation un2_count_32_bit_0_I_69_0 0 4980 (_component ccu20008 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20008)
		)
	)
	(_instantiation DRIVEGND 0 4984 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 4988 
		(_object
			(_process
				(line__4990(_architecture 0 0 4990 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__4991(_architecture 1 0 4991 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__4992(_architecture 2 0 4992 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
				(line__4993(_architecture 3 0 4993 (_procedure_call (_simple)(_target(9))(_sensitivity(3)))))
				(line__4994(_architecture 4 0 4994 (_procedure_call (_simple)(_target(10))(_sensitivity(4)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4936 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4937 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4938 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4939 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4939 (_entity (_string \"SLICE_20"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4941 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4942 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4943 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4944 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 4945 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4946 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4947 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4948 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4949 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4950 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4952 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4952 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4952 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4953 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 4953 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 4953 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4962 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4963 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4964 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4965 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4966 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 4967 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 4969 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 4998 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4999 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 5 0 4997 (_process (_simple)(_target(5))(_sensitivity(6)(7)(8)(9)(10)(11))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 6 -1
	)
)
V 000050 55 7732          1384067433490 Structure
(_unit VHDL (slice_21 0 5040 (structure 0 5066 ))
	(_version va7)
	(_time 1384067433491 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 1642131143414b001318034f111514151711151045)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268425)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20008
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5081 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5081 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5081 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5082 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5082 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5082 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5083 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5083 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5083 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5084 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5084 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5084 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5078 (_entity (_out ))))
			)
		)
	)
	(_instantiation un2_count_32_bit_0_I_57_0 0 5087 (_component ccu20008 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20008)
		)
	)
	(_instantiation DRIVEGND 0 5091 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 5095 
		(_object
			(_process
				(line__5097(_architecture 0 0 5097 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__5098(_architecture 1 0 5098 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__5099(_architecture 2 0 5099 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
				(line__5100(_architecture 3 0 5100 (_procedure_call (_simple)(_target(9))(_sensitivity(3)))))
				(line__5101(_architecture 4 0 5101 (_procedure_call (_simple)(_target(10))(_sensitivity(4)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5043 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5044 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5045 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5046 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5046 (_entity (_string \"SLICE_21"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5048 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5049 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5050 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5051 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 5052 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5053 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5054 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5055 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5056 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5057 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5059 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5059 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5059 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5060 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 5060 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 5060 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5069 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5070 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5071 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5072 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5073 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 5074 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5076 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 5105 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5106 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 5 0 5104 (_process (_simple)(_target(5))(_sensitivity(6)(7)(8)(9)(10)(11))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 6 -1
	)
)
V 000050 55 7732          1384067433496 Structure
(_unit VHDL (slice_22 0 5147 (structure 0 5173 ))
	(_version va7)
	(_time 1384067433497 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 1642131143414b001318034f111514151411151045)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268436)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20008
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5188 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5188 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5188 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5189 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5189 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5189 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5190 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5190 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5190 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5191 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5191 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5191 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5185 (_entity (_out ))))
			)
		)
	)
	(_instantiation un2_count_32_bit_0_I_45_0 0 5194 (_component ccu20008 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20008)
		)
	)
	(_instantiation DRIVEGND 0 5198 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 5202 
		(_object
			(_process
				(line__5204(_architecture 0 0 5204 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__5205(_architecture 1 0 5205 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__5206(_architecture 2 0 5206 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
				(line__5207(_architecture 3 0 5207 (_procedure_call (_simple)(_target(9))(_sensitivity(3)))))
				(line__5208(_architecture 4 0 5208 (_procedure_call (_simple)(_target(10))(_sensitivity(4)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5150 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5151 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5152 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5153 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5153 (_entity (_string \"SLICE_22"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5155 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5156 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5157 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5158 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 5159 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5160 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5161 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5162 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5163 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5164 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5166 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5166 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5166 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5167 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 5167 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 5167 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5176 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5177 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5178 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5179 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5180 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 5181 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5183 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 5212 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5213 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 5 0 5211 (_process (_simple)(_target(5))(_sensitivity(6)(7)(8)(9)(10)(11))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 6 -1
	)
)
V 000050 55 7732          1384067433502 Structure
(_unit VHDL (slice_23 0 5254 (structure 0 5280 ))
	(_version va7)
	(_time 1384067433503 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 1642131143414b001318034f111514151511151045)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268446)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20008
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5295 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5295 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5295 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5296 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5296 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5296 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5297 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5297 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5297 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5298 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5298 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5298 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5292 (_entity (_out ))))
			)
		)
	)
	(_instantiation un2_count_32_bit_0_I_33_0 0 5301 (_component ccu20008 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20008)
		)
	)
	(_instantiation DRIVEGND 0 5305 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 5309 
		(_object
			(_process
				(line__5311(_architecture 0 0 5311 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__5312(_architecture 1 0 5312 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__5313(_architecture 2 0 5313 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
				(line__5314(_architecture 3 0 5314 (_procedure_call (_simple)(_target(9))(_sensitivity(3)))))
				(line__5315(_architecture 4 0 5315 (_procedure_call (_simple)(_target(10))(_sensitivity(4)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5257 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5258 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5259 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5260 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5260 (_entity (_string \"SLICE_23"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5262 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5263 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5264 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5265 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 5266 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5267 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5268 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5269 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5270 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5271 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5273 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5273 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5273 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5274 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 5274 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 5274 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5283 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5284 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5285 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5286 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5287 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 5288 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5290 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 5319 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5320 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 5 0 5318 (_process (_simple)(_target(5))(_sensitivity(6)(7)(8)(9)(10)(11))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 6 -1
	)
)
V 000050 55 4657          1384067433508 Structure
(_unit VHDL (ccu20009 0 5361 (structure 0 5371 ))
	(_version va7)
	(_time 1384067433509 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 25702021237374362620357a742625262c23262326)
	(_entity
		(_time 1384067268454)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 5373 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"YES"\))
			((inject1_1)(_string \"YES"\))
			((init0)(_string \"1001000000001001"\))
			((init1)(_string \"0101000000100001"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"YES"\))
				((inject1_1)(_string \"YES"\))
				((init0)(_string \"1001000000001001"\))
				((init1)(_string \"0101000000100001"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5362 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5362 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5362 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5363 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5363 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5363 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5364 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5364 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5364 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5365 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5365 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5365 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9385          1384067433514 Structure
(_unit VHDL (slice_24 0 5386 (structure 0 5419 ))
	(_version va7)
	(_time 1384067433515 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 25712021737278332175307c222627262122262376)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268460)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20009
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5437 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5437 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5437 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5438 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5438 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5438 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5439 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5439 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5439 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5440 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5440 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5440 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5434 (_entity (_out ))))
			)
		)
	)
	(_instantiation un2_count_32_bit_0_I_21_0 0 5443 (_component ccu20009 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(D0_ipd))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20009)
		)
	)
	(_instantiation DRIVEGND 0 5447 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 5451 
		(_object
			(_process
				(line__5453(_architecture 0 0 5453 (_procedure_call (_simple)(_target(9))(_sensitivity(0)))))
				(line__5454(_architecture 1 0 5454 (_procedure_call (_simple)(_target(10))(_sensitivity(1)))))
				(line__5455(_architecture 2 0 5455 (_procedure_call (_simple)(_target(11))(_sensitivity(2)))))
				(line__5456(_architecture 3 0 5456 (_procedure_call (_simple)(_target(12))(_sensitivity(3)))))
				(line__5457(_architecture 4 0 5457 (_procedure_call (_simple)(_target(13))(_sensitivity(4)))))
				(line__5458(_architecture 5 0 5458 (_procedure_call (_simple)(_target(14))(_sensitivity(5)))))
				(line__5459(_architecture 6 0 5459 (_procedure_call (_simple)(_target(15))(_sensitivity(6)))))
				(line__5460(_architecture 7 0 5460 (_procedure_call (_simple)(_target(16))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5389 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5390 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5391 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5392 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5392 (_entity (_string \"SLICE_24"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5394 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5395 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5396 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5397 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5398 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5399 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5400 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 5401 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5402 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5403 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5404 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5405 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5406 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5407 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5408 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5409 (_entity (((ns 0))((ns 0))))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5411 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5411 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5411 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5412 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5412 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5412 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5413 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 5413 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 5413 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5422 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5423 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5424 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5425 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5426 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5427 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5428 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5429 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 5430 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5432 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 5465 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5466 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 5463 (_process (_simple)(_target(8))(_sensitivity(9)(10)(11)(12)(13)(14)(15)(16)(17))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 4657          1384067433520 Structure
(_unit VHDL (ccu20010 0 5516 (structure 0 5526 ))
	(_version va7)
	(_time 1384067433521 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 25702021237374362620357a742624262523262326)
	(_entity
		(_time 1384067268469)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 5528 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"YES"\))
			((inject1_1)(_string \"YES"\))
			((init0)(_string \"0001001001001000"\))
			((init1)(_string \"0010001000010100"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"YES"\))
				((inject1_1)(_string \"YES"\))
				((init0)(_string \"0001001001001000"\))
				((init1)(_string \"0010001000010100"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5517 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5517 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5517 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5518 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5518 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5518 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5519 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5519 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5519 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5520 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5520 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5520 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9600          1384067433526 Structure
(_unit VHDL (slice_25 0 5541 (structure 0 5577 ))
	(_version va7)
	(_time 1384067433527 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 35613030636268233e32206c323637363032363366)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268475)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20010
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5592 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5592 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5592 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5593 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5593 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5593 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5594 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5594 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5594 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5595 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5595 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5595 (_entity (_out ))))
			)
		)
	)
	(_instantiation un2_count_32_bit_0_I_9_0 0 5598 (_component ccu20010 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(D0_ipd))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(D1_ipd))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20010)
		)
	)
	(_block WireDelay 0 5604 
		(_object
			(_process
				(line__5606(_architecture 0 0 5606 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__5607(_architecture 1 0 5607 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__5608(_architecture 2 0 5608 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__5609(_architecture 3 0 5609 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__5610(_architecture 4 0 5610 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__5611(_architecture 5 0 5611 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__5612(_architecture 6 0 5612 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__5613(_architecture 7 0 5613 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
				(line__5614(_architecture 8 0 5614 (_procedure_call (_simple)(_target(18))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5544 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5545 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5546 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5547 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5547 (_entity (_string \"SLICE_25"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5549 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5550 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5551 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5552 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5553 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5554 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5555 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5556 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 5557 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5558 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5559 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5560 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5561 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5562 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5563 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5564 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5565 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5566 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5568 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5568 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5568 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5569 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5569 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5569 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5570 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5570 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 5570 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 5571 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5580 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5581 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5582 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5583 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5584 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5585 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5586 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5587 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5588 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 5589 (_architecture (_uni ((i 1))))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 5619 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5620 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 5617 (_process (_simple)(_target(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 4655          1384067433532 Structure
(_unit VHDL (ccu20011 0 5673 (structure 0 5683 ))
	(_version va7)
	(_time 1384067433533 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 35603030336364263630256a643634363433363336)
	(_entity
		(_time 1384067268485)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 5685 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"YES"\))
			((init0)(_string \"0011000000001010"\))
			((init1)(_string \"0010000100000011"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"YES"\))
				((init0)(_string \"0011000000001010"\))
				((init1)(_string \"0010000100000011"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5674 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5674 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5674 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5675 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5675 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5675 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5676 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5676 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5676 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5677 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5677 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5677 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 7176          1384067433538 Structure
(_unit VHDL (slice_26 0 5698 (structure 0 5722 ))
	(_version va7)
	(_time 1384067433539 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 44104146131319524143511d434746474243474217)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268491)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20011
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5736 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5736 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5736 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5737 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5737 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5737 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5738 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5738 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5738 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5739 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5739 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5739 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5733 (_entity (_out ))))
			)
		)
	)
	(_instantiation un2_count_32_bit_0_I_1_0 0 5742 (_component ccu20011 )
		(_port
			((A0)(GNDI))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(D1_ipd))
			((CI)(GNDI))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20011)
		)
	)
	(_instantiation DRIVEGND 0 5746 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 5750 
		(_object
			(_process
				(line__5752(_architecture 0 0 5752 (_procedure_call (_simple)(_target(5))(_sensitivity(0)))))
				(line__5753(_architecture 1 0 5753 (_procedure_call (_simple)(_target(6))(_sensitivity(1)))))
				(line__5754(_architecture 2 0 5754 (_procedure_call (_simple)(_target(7))(_sensitivity(2)))))
				(line__5755(_architecture 3 0 5755 (_procedure_call (_simple)(_target(8))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5701 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5702 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5703 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5704 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5704 (_entity (_string \"SLICE_26"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5706 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5707 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5708 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5709 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5710 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5711 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5712 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5713 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5715 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5715 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5715 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5716 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 5716 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5725 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5726 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5727 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5728 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 5729 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5731 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 5759 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5760 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 4 0 5758 (_process (_simple)(_target(4))(_sensitivity(5)(6)(7)(8)(9))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 5 -1
	)
)
V 000050 55 4653          1384067433544 Structure
(_unit VHDL (ccu20012 0 5798 (structure 0 5808 ))
	(_version va7)
	(_time 1384067433545 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 44114146431215574741541b154745474642474247)
	(_entity
		(_time 1384067268501)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 5810 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"1111000000001000"\))
			((init1)(_string \"0101000000001000"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"1111000000001000"\))
				((init1)(_string \"0101000000001000"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5799 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5799 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5799 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5800 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5800 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5800 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5801 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5801 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5801 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5802 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5802 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5802 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 17576         1384067433550 Structure
(_unit VHDL (slice_27 0 5823 (structure 0 5874 ))
	(_version va7)
	(_time 1384067433551 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 441041461313195247434048021b17474343474217424d)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268507)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5898 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5898 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 5898 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 5899 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 5899 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 5899 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 5900 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 5903 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5906 (_entity (_out ))))
			)
		)
		(ccu20012
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5909 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5909 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5909 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5910 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5910 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5910 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5911 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5911 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5911 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5912 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5912 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5912 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_30 0 5915 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 5918 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 5920 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_29 0 5922 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_cry_0_29 0 5925 (_component ccu20012 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(_open))
		)
		(_use (_entity . ccu20012)
		)
	)
	(_block WireDelay 0 5931 
		(_object
			(_process
				(line__5933(_architecture 0 0 5933 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__5934(_architecture 1 0 5934 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__5935(_architecture 2 0 5935 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__5936(_architecture 3 0 5936 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__5937(_architecture 4 0 5937 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__5938(_architecture 5 0 5938 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
				(line__5939(_architecture 6 0 5939 (_procedure_call (_simple)(_target(21))(_sensitivity(6)))))
				(line__5940(_architecture 7 0 5940 (_procedure_call (_simple)(_target(23))(_sensitivity(7)))))
				(line__5941(_architecture 8 0 5941 (_procedure_call (_simple)(_target(25))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 5945 
		(_object
			(_process
				(line__5947(_architecture 9 0 5947 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
				(line__5948(_architecture 10 0 5948 (_procedure_call (_simple)(_target(20))(_sensitivity(19)))))
				(line__5949(_architecture 11 0 5949 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
				(line__5950(_architecture 12 0 5950 (_procedure_call (_simple)(_target(24))(_sensitivity(23)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5826 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5827 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5828 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5829 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5829 (_entity (_string \"SLICE_27"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5831 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5832 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5833 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5834 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5835 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5836 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 5837 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 5838 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 5839 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5840 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5841 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5842 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5843 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5844 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5845 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5846 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5847 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5848 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5849 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5850 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5851 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5852 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5853 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5854 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5855 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5856 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5857 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5858 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5859 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5860 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5861 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5862 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5864 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5864 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5864 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5865 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 5865 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 5865 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 5866 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 5866 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 5866 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 5867 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 5867 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 5867 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 5868 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5877 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5878 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5879 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5880 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5881 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 5882 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5883 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 5884 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5885 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 5886 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5887 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 5888 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5889 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 5890 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 5891 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 5892 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 5893 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 5895 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5896 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5955 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5956 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5957 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5958 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 5959 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5960 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 5961 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5962 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 5964 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5965 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 5966 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5967 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 5968 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5969 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 5970 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 5971 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 5953 (_process (_simple)(_target(9)(10)(11)(12))(_sensitivity(13)(14)(15)(16)(18)(20)(22)(24)(25)(26)(27)(28)(29))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 4653          1384067433556 Structure
(_unit VHDL (ccu20013 0 6107 (structure 0 6117 ))
	(_version va7)
	(_time 1384067433557 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 54015157530205475751440b055755575752575257)
	(_entity
		(_time 1384067268516)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 6119 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"1111000000001000"\))
			((init1)(_string \"1111000000001000"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"1111000000001000"\))
				((init1)(_string \"1111000000001000"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6108 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6108 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 6108 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6109 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6109 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6109 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 6110 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6110 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 6110 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 6111 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 6111 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 6111 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 18595         1384067433562 Structure
(_unit VHDL (slice_28 0 6132 (structure 0 6188 ))
	(_version va7)
	(_time 1384067433563 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 540051570303094257535254120b07575c53575207525d)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268523)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6213 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6213 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 6213 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 6214 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 6214 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 6214 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6215 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 6218 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 6221 (_entity (_out ))))
			)
		)
		(ccu20013
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6224 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6224 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 6224 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6225 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6225 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6225 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 6226 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6226 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 6226 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 6227 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 6227 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 6227 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_28 0 6230 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 6233 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 6235 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_27 0 6237 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_cry_0_27 0 6240 (_component ccu20013 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20013)
		)
	)
	(_block WireDelay 0 6246 
		(_object
			(_process
				(line__6248(_architecture 0 0 6248 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__6249(_architecture 1 0 6249 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__6250(_architecture 2 0 6250 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__6251(_architecture 3 0 6251 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__6252(_architecture 4 0 6252 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__6253(_architecture 5 0 6253 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__6254(_architecture 6 0 6254 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__6255(_architecture 7 0 6255 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__6256(_architecture 8 0 6256 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 6260 
		(_object
			(_process
				(line__6262(_architecture 9 0 6262 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__6263(_architecture 10 0 6263 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__6264(_architecture 11 0 6264 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__6265(_architecture 12 0 6265 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6135 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6136 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6137 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6138 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6138 (_entity (_string \"SLICE_28"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6140 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6141 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6142 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6143 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6144 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6145 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 6146 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 6147 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 6148 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6149 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6150 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6151 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6152 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6153 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6154 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6155 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6156 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6157 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6158 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6159 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6160 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6161 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6162 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6163 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6164 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6165 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6166 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6167 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6168 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6169 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6170 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6171 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6172 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6173 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6174 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6175 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6176 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6178 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6178 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6178 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6179 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 6179 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 6179 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 6180 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 6180 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 6180 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 6181 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 6181 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 6181 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 6182 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 6182 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6191 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6192 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6193 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6194 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6195 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 6196 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6197 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 6198 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6199 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 6200 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6201 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 6202 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6203 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 6204 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 6205 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 6206 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 6207 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 6208 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 6210 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 6211 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6270 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6271 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6272 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6273 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6274 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6275 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6276 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6277 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 6278 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6279 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 6281 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6282 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 6283 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6284 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 6285 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6286 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 6287 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 6288 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 6268 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 18595         1384067433568 Structure
(_unit VHDL (slice_29 0 6444 (structure 0 6500 ))
	(_version va7)
	(_time 1384067433569 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 643061643333397267636264223b37676d63676237626d)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268534)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6525 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6525 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 6525 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 6526 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 6526 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 6526 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6527 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 6530 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 6533 (_entity (_out ))))
			)
		)
		(ccu20013
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6536 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6536 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 6536 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6537 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6537 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6537 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 6538 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6538 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 6538 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 6539 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 6539 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 6539 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_26 0 6542 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 6545 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 6547 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_25 0 6549 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_cry_0_25 0 6552 (_component ccu20013 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20013)
		)
	)
	(_block WireDelay 0 6558 
		(_object
			(_process
				(line__6560(_architecture 0 0 6560 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__6561(_architecture 1 0 6561 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__6562(_architecture 2 0 6562 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__6563(_architecture 3 0 6563 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__6564(_architecture 4 0 6564 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__6565(_architecture 5 0 6565 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__6566(_architecture 6 0 6566 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__6567(_architecture 7 0 6567 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__6568(_architecture 8 0 6568 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 6572 
		(_object
			(_process
				(line__6574(_architecture 9 0 6574 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__6575(_architecture 10 0 6575 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__6576(_architecture 11 0 6576 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__6577(_architecture 12 0 6577 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6447 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6448 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6449 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6450 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6450 (_entity (_string \"SLICE_29"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6452 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6453 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6454 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6455 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6456 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6457 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 6458 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 6459 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 6460 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6461 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6462 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6463 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6464 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6465 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6466 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6467 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6468 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6469 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6470 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6471 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6472 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6473 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6474 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6475 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6476 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6477 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6478 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6479 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6480 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6481 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6482 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6483 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6484 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6485 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6486 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6487 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6488 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6490 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6490 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6490 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6491 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 6491 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 6491 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 6492 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 6492 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 6492 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 6493 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 6493 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 6493 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 6494 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 6494 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6503 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6504 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6505 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6506 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6507 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 6508 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6509 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 6510 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6511 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 6512 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6513 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 6514 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6515 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 6516 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 6517 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 6518 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 6519 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 6520 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 6522 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 6523 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6582 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6583 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6584 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6585 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6586 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6587 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6588 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6589 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 6590 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6591 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 6593 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6594 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 6595 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6596 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 6597 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6598 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 6599 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 6600 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 6580 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 18595         1384067433574 Structure
(_unit VHDL (slice_30 0 6756 (structure 0 6812 ))
	(_version va7)
	(_time 1384067433575 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 643061643333397267636264223b36676463676237626d)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268545)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6837 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6837 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 6837 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 6838 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 6838 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 6838 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6839 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 6842 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 6845 (_entity (_out ))))
			)
		)
		(ccu20013
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6848 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6848 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 6848 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6849 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6849 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6849 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 6850 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6850 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 6850 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 6851 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 6851 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 6851 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_24 0 6854 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 6857 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 6859 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_23 0 6861 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_cry_0_23 0 6864 (_component ccu20013 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20013)
		)
	)
	(_block WireDelay 0 6870 
		(_object
			(_process
				(line__6872(_architecture 0 0 6872 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__6873(_architecture 1 0 6873 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__6874(_architecture 2 0 6874 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__6875(_architecture 3 0 6875 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__6876(_architecture 4 0 6876 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__6877(_architecture 5 0 6877 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__6878(_architecture 6 0 6878 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__6879(_architecture 7 0 6879 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__6880(_architecture 8 0 6880 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 6884 
		(_object
			(_process
				(line__6886(_architecture 9 0 6886 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__6887(_architecture 10 0 6887 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__6888(_architecture 11 0 6888 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__6889(_architecture 12 0 6889 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6759 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6760 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6761 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6762 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6762 (_entity (_string \"SLICE_30"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6764 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6765 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6766 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6767 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6768 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6769 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 6770 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 6771 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 6772 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6773 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6774 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6775 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6776 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6777 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6778 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6779 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6780 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6781 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6782 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6783 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6784 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6785 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6786 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6787 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6788 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6789 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6790 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6791 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6792 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6793 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6794 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6795 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6796 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6797 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6798 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6799 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6800 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6802 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6802 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6802 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6803 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 6803 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 6803 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 6804 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 6804 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 6804 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 6805 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 6805 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 6805 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 6806 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 6806 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6815 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6816 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6817 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6818 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6819 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 6820 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6821 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 6822 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6823 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 6824 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6825 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 6826 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6827 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 6828 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 6829 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 6830 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 6831 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 6832 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 6834 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 6835 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6894 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6895 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6896 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6897 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6898 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6899 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6900 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6901 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 6902 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6903 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 6905 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6906 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 6907 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6908 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 6909 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6910 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 6911 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 6912 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 6892 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 18595         1384067433580 Structure
(_unit VHDL (slice_31 0 7068 (structure 0 7124 ))
	(_version va7)
	(_time 1384067433581 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 7327767223242e6570747573352c21707274707520757a)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268556)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7149 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 7149 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 7149 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 7150 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 7150 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 7150 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7151 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 7154 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 7157 (_entity (_out ))))
			)
		)
		(ccu20013
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 7160 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 7160 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 7160 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7161 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 7161 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 7161 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 7162 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 7162 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 7162 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 7163 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 7163 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 7163 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_22 0 7166 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 7169 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 7171 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_21 0 7173 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_cry_0_21 0 7176 (_component ccu20013 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20013)
		)
	)
	(_block WireDelay 0 7182 
		(_object
			(_process
				(line__7184(_architecture 0 0 7184 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__7185(_architecture 1 0 7185 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__7186(_architecture 2 0 7186 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__7187(_architecture 3 0 7187 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__7188(_architecture 4 0 7188 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__7189(_architecture 5 0 7189 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__7190(_architecture 6 0 7190 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__7191(_architecture 7 0 7191 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__7192(_architecture 8 0 7192 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 7196 
		(_object
			(_process
				(line__7198(_architecture 9 0 7198 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__7199(_architecture 10 0 7199 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__7200(_architecture 11 0 7200 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__7201(_architecture 12 0 7201 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7071 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7072 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7073 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7074 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7074 (_entity (_string \"SLICE_31"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7076 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7077 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7078 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7079 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7080 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7081 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 7082 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 7083 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7084 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7085 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7086 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7087 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7088 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7089 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7090 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7091 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7092 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7093 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7094 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7095 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7096 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7097 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7098 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7099 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7100 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7101 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7102 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7103 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7104 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7105 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7106 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7107 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7108 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7109 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7110 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7111 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7112 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 7114 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 7114 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 7114 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 7115 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 7115 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 7115 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 7116 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7116 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 7116 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 7117 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 7117 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 7117 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 7118 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 7118 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7127 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7128 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7129 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7130 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7131 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 7132 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7133 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 7134 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7135 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 7136 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7137 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 7138 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7139 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 7140 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 7141 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 7142 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 7143 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 7144 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 7146 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 7147 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 7206 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7207 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 7208 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7209 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 7210 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7211 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 7212 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7213 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 7214 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7215 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 7217 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7218 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 7219 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7220 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 7221 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7222 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 7223 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7224 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 7204 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 18595         1384067433586 Structure
(_unit VHDL (slice_32 0 7380 (structure 0 7436 ))
	(_version va7)
	(_time 1384067433587 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 7327767223242e6570747573352c21707174707520757a)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268569)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7461 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 7461 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 7461 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 7462 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 7462 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 7462 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7463 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 7466 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 7469 (_entity (_out ))))
			)
		)
		(ccu20013
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 7472 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 7472 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 7472 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7473 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 7473 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 7473 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 7474 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 7474 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 7474 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 7475 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 7475 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 7475 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_20 0 7478 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 7481 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 7483 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_19 0 7485 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_cry_0_19 0 7488 (_component ccu20013 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20013)
		)
	)
	(_block WireDelay 0 7494 
		(_object
			(_process
				(line__7496(_architecture 0 0 7496 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__7497(_architecture 1 0 7497 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__7498(_architecture 2 0 7498 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__7499(_architecture 3 0 7499 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__7500(_architecture 4 0 7500 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__7501(_architecture 5 0 7501 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__7502(_architecture 6 0 7502 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__7503(_architecture 7 0 7503 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__7504(_architecture 8 0 7504 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 7508 
		(_object
			(_process
				(line__7510(_architecture 9 0 7510 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__7511(_architecture 10 0 7511 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__7512(_architecture 11 0 7512 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__7513(_architecture 12 0 7513 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7383 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7384 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7385 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7386 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7386 (_entity (_string \"SLICE_32"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7388 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7389 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7390 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7391 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7392 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7393 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 7394 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 7395 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7396 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7397 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7398 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7399 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7400 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7401 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7402 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7403 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7404 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7405 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7406 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7407 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7408 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7409 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7410 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7411 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7412 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7413 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7414 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7415 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7416 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7417 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7418 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7419 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7420 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7421 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7422 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7423 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7424 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 7426 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 7426 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 7426 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 7427 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 7427 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 7427 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 7428 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7428 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 7428 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 7429 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 7429 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 7429 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 7430 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 7430 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7439 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7440 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7441 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7442 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7443 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 7444 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7445 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 7446 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7447 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 7448 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7449 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 7450 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7451 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 7452 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 7453 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 7454 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 7455 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 7456 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 7458 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 7459 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 7518 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7519 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 7520 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7521 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 7522 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7523 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 7524 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7525 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 7526 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7527 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 7529 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7530 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 7531 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7532 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 7533 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7534 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 7535 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7536 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 7516 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 18595         1384067433597 Structure
(_unit VHDL (slice_33 0 7692 (structure 0 7748 ))
	(_version va7)
	(_time 1384067433598 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 83d7868dd3d4de9580848583c5dcd18080848085d0858a)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268583)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7773 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 7773 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 7773 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 7774 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 7774 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 7774 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7775 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 7778 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 7781 (_entity (_out ))))
			)
		)
		(ccu20013
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 7784 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 7784 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 7784 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7785 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 7785 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 7785 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 7786 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 7786 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 7786 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 7787 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 7787 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 7787 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_18 0 7790 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 7793 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 7795 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_17 0 7797 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_cry_0_17 0 7800 (_component ccu20013 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20013)
		)
	)
	(_block WireDelay 0 7806 
		(_object
			(_process
				(line__7808(_architecture 0 0 7808 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__7809(_architecture 1 0 7809 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__7810(_architecture 2 0 7810 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__7811(_architecture 3 0 7811 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__7812(_architecture 4 0 7812 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__7813(_architecture 5 0 7813 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__7814(_architecture 6 0 7814 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__7815(_architecture 7 0 7815 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__7816(_architecture 8 0 7816 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 7820 
		(_object
			(_process
				(line__7822(_architecture 9 0 7822 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__7823(_architecture 10 0 7823 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__7824(_architecture 11 0 7824 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__7825(_architecture 12 0 7825 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7695 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7696 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7697 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7698 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7698 (_entity (_string \"SLICE_33"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7700 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7701 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7702 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7703 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7704 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7705 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 7706 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 7707 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7708 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7709 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7710 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7711 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7712 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7713 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7714 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7715 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7716 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7717 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7718 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7719 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7720 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7721 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7722 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7723 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7724 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7725 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7726 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7727 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7728 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7729 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7730 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7731 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7732 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7733 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7734 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7735 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7736 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 7738 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 7738 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 7738 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 7739 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 7739 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 7739 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 7740 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7740 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 7740 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 7741 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 7741 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 7741 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 7742 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 7742 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7751 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7752 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7753 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7754 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7755 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 7756 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7757 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 7758 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7759 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 7760 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7761 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 7762 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7763 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 7764 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 7765 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 7766 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 7767 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 7768 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 7770 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 7771 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 7830 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7831 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 7832 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7833 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 7834 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7835 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 7836 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7837 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 7838 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7839 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 7841 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7842 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 7843 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7844 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 7845 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7846 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 7847 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7848 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 7828 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 18595         1384067433608 Structure
(_unit VHDL (slice_34 0 8004 (structure 0 8060 ))
	(_version va7)
	(_time 1384067433609 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 92c6979dc3c5cf8491959492d4cdc09196959194c1949b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268595)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8085 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 8085 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 8085 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 8086 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 8086 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 8086 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 8087 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 8090 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 8093 (_entity (_out ))))
			)
		)
		(ccu20013
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 8096 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 8096 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 8096 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8097 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 8097 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 8097 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 8098 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 8098 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 8098 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 8099 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 8099 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 8099 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_16 0 8102 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 8105 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 8107 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_15 0 8109 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_cry_0_15 0 8112 (_component ccu20013 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20013)
		)
	)
	(_block WireDelay 0 8118 
		(_object
			(_process
				(line__8120(_architecture 0 0 8120 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__8121(_architecture 1 0 8121 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__8122(_architecture 2 0 8122 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__8123(_architecture 3 0 8123 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__8124(_architecture 4 0 8124 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__8125(_architecture 5 0 8125 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__8126(_architecture 6 0 8126 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__8127(_architecture 7 0 8127 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__8128(_architecture 8 0 8128 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 8132 
		(_object
			(_process
				(line__8134(_architecture 9 0 8134 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__8135(_architecture 10 0 8135 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__8136(_architecture 11 0 8136 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__8137(_architecture 12 0 8137 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8007 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8008 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8009 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8010 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8010 (_entity (_string \"SLICE_34"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8012 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8013 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8014 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8015 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8016 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8017 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 8018 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 8019 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 8020 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8021 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8022 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8023 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8024 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8025 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8026 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8027 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8028 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8029 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8030 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8031 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8032 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8033 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8034 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8035 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8036 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8037 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8038 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8039 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8040 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8041 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8042 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8043 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8044 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8045 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8046 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8047 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8048 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 8050 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 8050 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 8050 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 8051 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 8051 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 8051 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 8052 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8052 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 8052 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 8053 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 8053 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 8053 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 8054 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 8054 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8063 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8064 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8065 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8066 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8067 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 8068 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8069 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 8070 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8071 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 8072 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8073 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 8074 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8075 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 8076 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 8077 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 8078 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 8079 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 8080 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 8082 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 8083 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 8142 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8143 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 8144 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8145 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 8146 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8147 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 8148 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8149 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 8150 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8151 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 8153 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8154 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 8155 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8156 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 8157 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8158 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 8159 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 8160 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 8140 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 18595         1384067433617 Structure
(_unit VHDL (slice_35 0 8316 (structure 0 8372 ))
	(_version va7)
	(_time 1384067433618 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 92c6979dc3c5cf8491959492d4cdc09197959194c1949b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268609)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8397 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 8397 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 8397 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 8398 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 8398 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 8398 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 8399 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 8402 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 8405 (_entity (_out ))))
			)
		)
		(ccu20013
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 8408 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 8408 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 8408 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8409 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 8409 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 8409 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 8410 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 8410 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 8410 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 8411 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 8411 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 8411 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_14 0 8414 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 8417 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 8419 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_13 0 8421 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_cry_0_13 0 8424 (_component ccu20013 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20013)
		)
	)
	(_block WireDelay 0 8430 
		(_object
			(_process
				(line__8432(_architecture 0 0 8432 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__8433(_architecture 1 0 8433 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__8434(_architecture 2 0 8434 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__8435(_architecture 3 0 8435 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__8436(_architecture 4 0 8436 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__8437(_architecture 5 0 8437 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__8438(_architecture 6 0 8438 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__8439(_architecture 7 0 8439 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__8440(_architecture 8 0 8440 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 8444 
		(_object
			(_process
				(line__8446(_architecture 9 0 8446 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__8447(_architecture 10 0 8447 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__8448(_architecture 11 0 8448 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__8449(_architecture 12 0 8449 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8319 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8320 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8321 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8322 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8322 (_entity (_string \"SLICE_35"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8324 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8325 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8326 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8327 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8328 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8329 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 8330 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 8331 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 8332 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8333 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8334 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8335 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8336 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8337 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8338 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8339 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8340 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8341 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8342 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8343 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8344 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8345 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8346 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8347 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8348 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8349 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8350 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8351 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8352 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8353 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8354 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8355 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8356 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8357 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8358 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8359 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8360 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 8362 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 8362 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 8362 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 8363 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 8363 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 8363 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 8364 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8364 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 8364 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 8365 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 8365 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 8365 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 8366 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 8366 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8375 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8376 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8377 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8378 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8379 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 8380 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8381 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 8382 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8383 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 8384 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8385 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 8386 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8387 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 8388 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 8389 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 8390 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 8391 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 8392 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 8394 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 8395 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 8454 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8455 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 8456 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8457 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 8458 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8459 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 8460 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8461 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 8462 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8463 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 8465 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8466 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 8467 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8468 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 8469 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8470 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 8471 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 8472 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 8452 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 18595         1384067433625 Structure
(_unit VHDL (slice_36 0 8628 (structure 0 8684 ))
	(_version va7)
	(_time 1384067433626 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code a2f6a7f5f3f5ffb4a1a5a4a2e4fdf0a1a4a5a1a4f1a4ab)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268621)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8709 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 8709 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 8709 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 8710 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 8710 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 8710 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 8711 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 8714 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 8717 (_entity (_out ))))
			)
		)
		(ccu20013
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 8720 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 8720 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 8720 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8721 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 8721 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 8721 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 8722 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 8722 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 8722 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 8723 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 8723 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 8723 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_12 0 8726 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 8729 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 8731 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_11 0 8733 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_cry_0_11 0 8736 (_component ccu20013 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20013)
		)
	)
	(_block WireDelay 0 8742 
		(_object
			(_process
				(line__8744(_architecture 0 0 8744 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__8745(_architecture 1 0 8745 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__8746(_architecture 2 0 8746 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__8747(_architecture 3 0 8747 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__8748(_architecture 4 0 8748 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__8749(_architecture 5 0 8749 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__8750(_architecture 6 0 8750 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__8751(_architecture 7 0 8751 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__8752(_architecture 8 0 8752 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 8756 
		(_object
			(_process
				(line__8758(_architecture 9 0 8758 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__8759(_architecture 10 0 8759 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__8760(_architecture 11 0 8760 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__8761(_architecture 12 0 8761 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8631 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8632 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8633 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8634 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8634 (_entity (_string \"SLICE_36"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8636 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8637 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8638 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8639 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8640 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8641 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 8642 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 8643 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 8644 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8645 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8646 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8647 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8648 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8649 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8650 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8651 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8652 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8653 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8654 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8655 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8656 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8657 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8658 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8659 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8660 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8661 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8662 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8663 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8664 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8665 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8666 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8667 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8668 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8669 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8670 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8671 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8672 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 8674 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 8674 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 8674 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 8675 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 8675 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 8675 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 8676 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8676 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 8676 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 8677 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 8677 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 8677 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 8678 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 8678 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8687 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8688 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8689 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8690 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8691 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 8692 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8693 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 8694 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8695 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 8696 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8697 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 8698 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8699 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 8700 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 8701 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 8702 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 8703 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 8704 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 8706 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 8707 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 8766 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8767 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 8768 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8769 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 8770 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8771 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 8772 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8773 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 8774 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8775 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 8777 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8778 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 8779 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8780 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 8781 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8782 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 8783 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 8784 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 8764 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 18593         1384067433633 Structure
(_unit VHDL (slice_37 0 8940 (structure 0 8996 ))
	(_version va7)
	(_time 1384067433634 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code a2f6a7f5f3f5ffb4a1a5a4a2e4fdf0a1a5a5a1a4f1a4ab)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268633)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9021 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 9021 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 9021 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 9022 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 9022 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9022 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9023 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 9026 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 9029 (_entity (_out ))))
			)
		)
		(ccu20013
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 9032 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 9032 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 9032 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9033 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 9033 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 9033 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 9034 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 9034 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9034 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 9035 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 9035 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 9035 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_10 0 9038 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 9041 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 9043 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_9 0 9045 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_cry_0_9 0 9048 (_component ccu20013 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20013)
		)
	)
	(_block WireDelay 0 9054 
		(_object
			(_process
				(line__9056(_architecture 0 0 9056 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__9057(_architecture 1 0 9057 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__9058(_architecture 2 0 9058 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__9059(_architecture 3 0 9059 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__9060(_architecture 4 0 9060 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__9061(_architecture 5 0 9061 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__9062(_architecture 6 0 9062 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__9063(_architecture 7 0 9063 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__9064(_architecture 8 0 9064 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 9068 
		(_object
			(_process
				(line__9070(_architecture 9 0 9070 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__9071(_architecture 10 0 9071 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__9072(_architecture 11 0 9072 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__9073(_architecture 12 0 9073 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8943 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8944 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8945 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8946 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8946 (_entity (_string \"SLICE_37"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8948 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8949 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8950 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8951 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8952 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8953 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 8954 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 8955 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 8956 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8957 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8958 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8959 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8960 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8961 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8962 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8963 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8964 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8965 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8966 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8967 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8968 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8969 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8970 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8971 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8972 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8973 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8974 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8975 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8976 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8977 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8978 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8979 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8980 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8981 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8982 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8983 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8984 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 8986 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 8986 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 8986 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 8987 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 8987 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 8987 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 8988 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8988 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 8988 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 8989 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 8989 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 8989 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 8990 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 8990 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8999 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9000 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9001 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9002 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9003 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 9004 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9005 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 9006 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9007 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 9008 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9009 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 9010 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9011 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 9012 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 9013 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 9014 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 9015 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 9016 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 9018 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 9019 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 9078 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9079 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 9080 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9081 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 9082 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9083 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 9084 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9085 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 9086 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9087 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 9089 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9090 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 9091 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9092 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 9093 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9094 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 9095 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9096 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 9076 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 18592         1384067433645 Structure
(_unit VHDL (slice_38 0 9252 (structure 0 9308 ))
	(_version va7)
	(_time 1384067433646 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code b2e6b7e6e3e5efa4b1b5b4b2f4ede0b1bab5b1b4e1b4bb)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268646)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9333 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 9333 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 9333 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 9334 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 9334 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9334 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9335 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 9338 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 9341 (_entity (_out ))))
			)
		)
		(ccu20013
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 9344 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 9344 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 9344 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9345 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 9345 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 9345 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 9346 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 9346 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9346 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 9347 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 9347 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 9347 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_8 0 9350 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 9353 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 9355 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_7 0 9357 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_cry_0_7 0 9360 (_component ccu20013 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20013)
		)
	)
	(_block WireDelay 0 9366 
		(_object
			(_process
				(line__9368(_architecture 0 0 9368 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__9369(_architecture 1 0 9369 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__9370(_architecture 2 0 9370 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__9371(_architecture 3 0 9371 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__9372(_architecture 4 0 9372 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__9373(_architecture 5 0 9373 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__9374(_architecture 6 0 9374 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__9375(_architecture 7 0 9375 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__9376(_architecture 8 0 9376 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 9380 
		(_object
			(_process
				(line__9382(_architecture 9 0 9382 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__9383(_architecture 10 0 9383 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__9384(_architecture 11 0 9384 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__9385(_architecture 12 0 9385 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9255 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9256 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9257 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9258 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9258 (_entity (_string \"SLICE_38"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9260 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9261 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9262 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9263 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9264 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9265 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 9266 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 9267 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9268 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9269 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9270 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9271 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9272 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9273 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9274 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9275 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9276 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9277 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9278 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9279 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9280 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9281 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9282 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9283 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9284 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9285 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9286 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9287 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9288 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9289 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9290 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9291 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9292 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9293 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9294 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9295 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9296 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 9298 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 9298 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 9298 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 9299 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 9299 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 9299 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 9300 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9300 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 9300 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 9301 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 9301 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 9301 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 9302 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 9302 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9311 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9312 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9313 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9314 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9315 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 9316 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9317 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 9318 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9319 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 9320 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9321 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 9322 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9323 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 9324 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 9325 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 9326 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 9327 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 9328 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 9330 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 9331 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 9390 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9391 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 9392 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9393 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 9394 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9395 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 9396 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9397 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 9398 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9399 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 9401 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9402 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 9403 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9404 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 9405 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9406 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 9407 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9408 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 9388 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 18592         1384067433654 Structure
(_unit VHDL (slice_39 0 9564 (structure 0 9620 ))
	(_version va7)
	(_time 1384067433655 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code c195c49493969cd7c2c6c7c1879e93c2c8c6c2c792c7c8)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268659)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9645 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 9645 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 9645 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 9646 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 9646 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9646 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9647 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 9650 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 9653 (_entity (_out ))))
			)
		)
		(ccu20013
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 9656 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 9656 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 9656 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9657 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 9657 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 9657 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 9658 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 9658 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9658 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 9659 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 9659 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 9659 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_6 0 9662 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 9665 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 9667 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_5 0 9669 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_cry_0_5 0 9672 (_component ccu20013 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20013)
		)
	)
	(_block WireDelay 0 9678 
		(_object
			(_process
				(line__9680(_architecture 0 0 9680 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__9681(_architecture 1 0 9681 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__9682(_architecture 2 0 9682 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__9683(_architecture 3 0 9683 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__9684(_architecture 4 0 9684 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__9685(_architecture 5 0 9685 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__9686(_architecture 6 0 9686 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__9687(_architecture 7 0 9687 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__9688(_architecture 8 0 9688 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 9692 
		(_object
			(_process
				(line__9694(_architecture 9 0 9694 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__9695(_architecture 10 0 9695 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__9696(_architecture 11 0 9696 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__9697(_architecture 12 0 9697 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9567 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9568 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9569 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9570 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9570 (_entity (_string \"SLICE_39"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9572 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9573 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9574 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9575 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9576 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9577 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 9578 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 9579 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9580 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9581 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9582 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9583 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9584 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9585 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9586 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9587 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9588 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9589 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9590 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9591 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9592 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9593 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9594 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9595 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9596 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9597 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9598 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9599 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9600 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9601 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9602 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9603 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9604 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9605 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9606 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9607 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9608 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 9610 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 9610 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 9610 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 9611 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 9611 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 9611 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 9612 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9612 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 9612 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 9613 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 9613 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 9613 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 9614 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 9614 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9623 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9624 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9625 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9626 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9627 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 9628 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9629 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 9630 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9631 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 9632 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9633 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 9634 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9635 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 9636 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 9637 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 9638 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 9639 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 9640 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 9642 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 9643 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 9702 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9703 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 9704 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9705 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 9706 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9707 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 9708 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9709 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 9710 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9711 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 9713 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9714 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 9715 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9716 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 9717 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9718 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 9719 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9720 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 9700 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 18622         1384067433665 Structure
(_unit VHDL (slice_40 0 9876 (structure 0 9932 ))
	(_version va7)
	(_time 1384067433666 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code c195c49493969cd7c2c6c7c1879e94c2c1c6c2c792c7c8)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268673)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9957 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 9957 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 9957 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 9958 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 9958 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9958 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9959 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 9962 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 9965 (_entity (_out ))))
			)
		)
		(ccu20013
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 9968 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 9968 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 9968 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9969 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 9969 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 9969 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 9970 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 9970 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9970 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 9971 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 9971 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 9971 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_4 0 9974 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 9977 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 9979 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_3 0 9981 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_cry_0_3 0 9984 (_component ccu20013 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20013)
		)
	)
	(_block WireDelay 0 9990 
		(_object
			(_process
				(line__9992(_architecture 0 0 9992 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__9993(_architecture 1 0 9993 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__9994(_architecture 2 0 9994 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__9995(_architecture 3 0 9995 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__9996(_architecture 4 0 9996 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__9997(_architecture 5 0 9997 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__9998(_architecture 6 0 9998 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__9999(_architecture 7 0 9999 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__10000(_architecture 8 0 10000 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 10004 
		(_object
			(_process
				(line__10006(_architecture 9 0 10006 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__10007(_architecture 10 0 10007 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__10008(_architecture 11 0 10008 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__10009(_architecture 12 0 10009 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9879 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9880 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9881 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9882 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9882 (_entity (_string \"SLICE_40"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9884 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9885 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9886 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9887 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9888 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9889 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 9890 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 9891 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9892 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9893 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9894 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9895 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9896 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9897 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9898 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9899 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9900 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9901 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9902 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9903 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9904 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9905 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9906 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 9907 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9908 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9909 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9910 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9911 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9912 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9913 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9914 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9915 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9916 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9917 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9918 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9919 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9920 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 9922 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 9922 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 9922 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 9923 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 9923 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 9923 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 9924 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9924 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 9924 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 9925 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 9925 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 9925 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 9926 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 9926 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9935 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9936 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9937 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9938 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9939 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 9940 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9941 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 9942 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9943 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 9944 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9945 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 9946 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9947 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 9948 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 9949 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 9950 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 9951 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 9952 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 9954 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 9955 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 10014 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10015 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 10016 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10017 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 10018 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10019 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 10020 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10021 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 10022 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10023 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 10025 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10026 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 10027 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10028 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 10029 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10030 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 10031 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10032 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 10012 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 18743         1384067433676 Structure
(_unit VHDL (slice_41 0 10188 (structure 0 10244 ))
	(_version va7)
	(_time 1384067433677 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code d185d48383868cc7d2d6d7d1978e84d2d0d6d2d782d7d8)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268686)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 10269 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 10269 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 10269 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 10270 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 10270 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 10270 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 10271 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 10274 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 10277 (_entity (_out ))))
			)
		)
		(ccu20013
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 10280 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 10280 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 10280 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 10281 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 10281 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 10281 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 10282 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 10282 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 10282 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 10283 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 10283 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 10283 (_entity (_out ))))
			)
		)
	)
	(_instantiation count_32_bit_2 0 10286 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 10289 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 10291 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation count_32_bit_1 0 10293 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation count_32_bit_cry_0_1 0 10296 (_component ccu20013 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20013)
		)
	)
	(_block WireDelay 0 10302 
		(_object
			(_process
				(line__10304(_architecture 0 0 10304 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__10305(_architecture 1 0 10305 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__10306(_architecture 2 0 10306 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__10307(_architecture 3 0 10307 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__10308(_architecture 4 0 10308 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__10309(_architecture 5 0 10309 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__10310(_architecture 6 0 10310 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__10311(_architecture 7 0 10311 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__10312(_architecture 8 0 10312 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 10316 
		(_object
			(_process
				(line__10318(_architecture 9 0 10318 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__10319(_architecture 10 0 10319 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__10320(_architecture 11 0 10320 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__10321(_architecture 12 0 10321 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10191 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10192 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10193 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10194 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10194 (_entity (_string \"SLICE_41"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10196 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10197 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10198 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10199 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10200 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10201 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 10202 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 10203 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 10204 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10205 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10206 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10207 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10208 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10209 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10210 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10211 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10212 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10213 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10214 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10215 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10216 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10217 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10218 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10219 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10220 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10221 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10222 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10223 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10224 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10225 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10226 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10227 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10228 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10229 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10230 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10231 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10232 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 10234 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 10234 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 10234 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 10235 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 10235 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 10235 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10236 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10236 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 10236 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 10237 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 10237 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 10237 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 10238 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 10238 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10247 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10248 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10249 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10250 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10251 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 10252 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10253 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 10254 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10255 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 10256 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10257 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 10258 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10259 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 10260 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 10261 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 10262 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 10263 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 10264 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 10266 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 10267 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 10326 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10327 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 10328 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10329 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 10330 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10331 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 10332 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10333 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 10334 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10335 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 10337 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10338 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 10339 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10340 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 10341 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10342 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 10343 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10344 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 10324 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 2535          1384067433683 Structure
(_unit VHDL (lut4 0 10500 (structure 0 10508 ))
	(_version va7)
	(_time 1384067433684 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code d1848482d58781c2d4d5928a85d6d5d2d5d782d6d4)
	(_entity
		(_time 1384067268697)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 10510 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000011000000110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000011000000110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 10501 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 10501 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 10501 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 10501 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10502 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2539          1384067433689 Structure
(_unit VHDL (lut40014 0 10521 (structure 0 10529 ))
	(_version va7)
	(_time 1384067433690 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code e0b5b5b2e5b6b0f3e5e1f0bfb1e3e1e3e4e6b3e7e5)
	(_entity
		(_time 1384067268704)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 10531 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0101000101010001"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0101000101010001"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 10522 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 10522 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 10522 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 10522 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10523 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 18316         1384067433695 Structure
(_unit VHDL (sr_16_0_slice_42 0 10542 (structure 0 10592 ))
	(_version va7)
	(_time 1384067433696 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code e0b4e5b2e2b4e2f3e1e2e7b6a6bfb1e5b6e7e3e6b3e6e9)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268710)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut4
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 10632 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 10632 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 10632 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 10632 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10633 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 10626 (_entity (_out ))))
			)
		)
		(lut40014
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 10636 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 10636 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 10636 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 10636 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10637 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 10618 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 10618 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 10618 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 10619 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 10619 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 10619 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 10620 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 10623 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 10629 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10629 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_data_RNO_1 0 10640 (_component lut4 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut4)
		)
	)
	(_instantiation DRIVEGND 0 10642 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_data_RNO_0 0 10644 (_component lut40014 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40014)
		)
	)
	(_instantiation SR_16_0_data_1 0 10646 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 10649 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 10651 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation SR_16_0_data_0 0 10653 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_block WireDelay 0 10658 
		(_object
			(_process
				(line__10660(_architecture 0 0 10660 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__10661(_architecture 1 0 10661 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__10662(_architecture 2 0 10662 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__10663(_architecture 3 0 10663 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__10664(_architecture 4 0 10664 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__10665(_architecture 5 0 10665 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
				(line__10666(_architecture 6 0 10666 (_procedure_call (_simple)(_target(20))(_sensitivity(6)))))
				(line__10667(_architecture 7 0 10667 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
				(line__10668(_architecture 8 0 10668 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__10669(_architecture 9 0 10669 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 10673 
		(_object
			(_process
				(line__10675(_architecture 10 0 10675 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__10676(_architecture 11 0 10676 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__10677(_architecture 12 0 10677 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__10678(_architecture 13 0 10678 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10545 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10546 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10547 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10548 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10548 (_entity (_string \"SR_16_0_SLICE_42"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10550 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10551 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10552 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10553 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10554 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10555 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10556 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10557 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 10558 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 10559 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10560 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10561 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10562 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10563 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10564 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10565 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10566 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10567 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10568 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10569 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10570 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10571 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10572 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10573 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10574 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10575 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10576 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10577 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10578 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10579 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10580 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 10582 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 10582 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 10582 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 10583 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 10583 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 10583 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 10584 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 10584 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10584 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10585 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 10585 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 10585 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 10586 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 10586 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10595 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10596 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10597 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10598 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10599 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10600 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10601 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 10602 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10603 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 10604 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10605 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 10606 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10607 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 10608 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 10609 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 10610 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 10611 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 10612 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 10614 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 10615 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 10616 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 10683 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10684 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 10685 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10686 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 10687 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10688 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 10689 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10690 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 10692 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10693 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 10694 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10695 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 10696 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10697 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 10698 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10699 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 14 0 10681 (_process (_simple)(_target(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(18)(19)(21)(23)(25)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 15 -1
	)
)
V 000050 55 2539          1384067433702 Structure
(_unit VHDL (lut40015 0 10829 (structure 0 10837 ))
	(_version va7)
	(_time 1384067433703 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code f0a5a5a1f5a6a0e3f5f1e0afa1f3f1f3f5f6a3f7f5)
	(_entity
		(_time 1384067268726)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 10839 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1110111111101111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1110111111101111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 10830 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 10830 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 10830 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 10830 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10831 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 17862         1384067433710 Structure
(_unit VHDL (sr_16_0_slice_43 0 10850 (structure 0 10900 ))
	(_version va7)
	(_time 1384067433711 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code f0a4f5a1f2a4f2e3f1f2f7fdb6afa1f5a6f7f3f6a3f6f9)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268733)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40015
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 10940 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 10940 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 10940 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 10940 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10941 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 10934 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 10926 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 10926 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 10926 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 10927 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 10927 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 10927 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 10928 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 10931 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 10937 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10937 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_data_RNO_11 0 10944 (_component lut40015 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40015)
		)
	)
	(_instantiation DRIVEGND 0 10946 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_data_RNO_2 0 10948 (_component lut40015 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40015)
		)
	)
	(_instantiation SR_16_0_data_11 0 10950 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 10953 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 10955 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation SR_16_0_data_2 0 10957 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_block WireDelay 0 10962 
		(_object
			(_process
				(line__10964(_architecture 0 0 10964 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__10965(_architecture 1 0 10965 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__10966(_architecture 2 0 10966 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__10967(_architecture 3 0 10967 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__10968(_architecture 4 0 10968 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__10969(_architecture 5 0 10969 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
				(line__10970(_architecture 6 0 10970 (_procedure_call (_simple)(_target(20))(_sensitivity(6)))))
				(line__10971(_architecture 7 0 10971 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
				(line__10972(_architecture 8 0 10972 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__10973(_architecture 9 0 10973 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 10977 
		(_object
			(_process
				(line__10979(_architecture 10 0 10979 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__10980(_architecture 11 0 10980 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__10981(_architecture 12 0 10981 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__10982(_architecture 13 0 10982 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10853 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10854 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10855 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10856 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10856 (_entity (_string \"SR_16_0_SLICE_43"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10858 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10859 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10860 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10861 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10862 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10863 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10864 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10865 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 10866 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 10867 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10868 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10869 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10870 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10871 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10872 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10873 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10874 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10875 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10876 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10877 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10878 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10879 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10880 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10881 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10882 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10883 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10884 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10885 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10886 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10887 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10888 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 10890 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 10890 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 10890 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 10891 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 10891 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 10891 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 10892 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 10892 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10892 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10893 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 10893 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 10893 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 10894 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 10894 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10903 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10904 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10905 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10906 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10907 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10908 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10909 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 10910 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10911 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 10912 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10913 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 10914 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10915 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 10916 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 10917 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 10918 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 10919 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 10920 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 10922 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 10923 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 10924 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 10987 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10988 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 10989 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10990 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 10991 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10992 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 10993 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10994 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 10996 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10997 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 10998 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10999 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 11000 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11001 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 11002 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 11003 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 14 0 10985 (_process (_simple)(_target(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(18)(19)(21)(23)(25)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 15 -1
	)
)
V 000050 55 2539          1384067433719 Structure
(_unit VHDL (lut40016 0 11133 (structure 0 11141 ))
	(_version va7)
	(_time 1384067433720 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 00555407055650130501105f510301030606530705)
	(_entity
		(_time 1384067268746)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 11143 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1011101110111011"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1011101110111011"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 11134 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 11134 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 11134 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 11134 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11135 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2539          1384067433725 Structure
(_unit VHDL (lut40017 0 11154 (structure 0 11162 ))
	(_version va7)
	(_time 1384067433726 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 00555407055650130501105f510301030706530705)
	(_entity
		(_time 1384067268753)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 11164 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111010011110100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111010011110100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 11155 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 11155 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 11155 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 11155 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11156 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 17785         1384067433735 Structure
(_unit VHDL (sr_16_0_slice_44 0 11175 (structure 0 11223 ))
	(_version va7)
	(_time 1384067433736 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 0f5b0b085b5b0d1c0e0d080f49505e0a59080c095c0906)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268759)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40016
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 11262 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 11262 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 11262 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 11262 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11263 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 11256 (_entity (_out ))))
			)
		)
		(lut40017
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 11266 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 11266 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 11266 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 11266 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11267 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11248 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11248 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 11248 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 11249 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 11249 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11249 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 11250 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 11253 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 11259 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11259 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_data_RNO_5 0 11270 (_component lut40016 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40016)
		)
	)
	(_instantiation DRIVEGND 0 11272 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_current_state_ns_i_o3_2 0 11274 (_component lut40017 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40017)
		)
	)
	(_instantiation SR_16_0_data_5 0 11276 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 11279 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 11281 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation SR_16_0_data_4 0 11283 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_block WireDelay 0 11288 
		(_object
			(_process
				(line__11290(_architecture 0 0 11290 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__11291(_architecture 1 0 11291 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__11292(_architecture 2 0 11292 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__11293(_architecture 3 0 11293 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__11294(_architecture 4 0 11294 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__11295(_architecture 5 0 11295 (_procedure_call (_simple)(_target(18))(_sensitivity(5)))))
				(line__11296(_architecture 6 0 11296 (_procedure_call (_simple)(_target(20))(_sensitivity(6)))))
				(line__11297(_architecture 7 0 11297 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
				(line__11298(_architecture 8 0 11298 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 11302 
		(_object
			(_process
				(line__11304(_architecture 9 0 11304 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__11305(_architecture 10 0 11305 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__11306(_architecture 11 0 11306 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__11307(_architecture 12 0 11307 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 11178 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 11179 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 11180 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 11181 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 11181 (_entity (_string \"SR_16_0_SLICE_44"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11183 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11184 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11185 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11186 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11187 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11188 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11189 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 11190 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 11191 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11192 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11193 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11194 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11195 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11196 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11197 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11198 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11199 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11200 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11201 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11202 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11203 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11204 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11205 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11206 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11207 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11208 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11209 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11210 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11211 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11213 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11213 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11213 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11214 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11214 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11214 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11215 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11215 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11215 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11216 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11216 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11216 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11217 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11226 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11227 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11228 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11229 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11230 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11231 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 11232 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11233 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 11234 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11235 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 11236 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11237 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 11238 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 11239 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 11240 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 11241 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 11242 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 11244 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 11245 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 11246 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 11312 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11313 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 11314 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11315 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 11316 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11317 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 11318 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11319 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 11321 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11322 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 11323 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11324 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 11325 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11326 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 11327 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 11328 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 11310 (_process (_simple)(_target(9)(10)(11)(12))(_sensitivity(13)(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 2539          1384067433744 Structure
(_unit VHDL (lut40018 0 11455 (structure 0 11463 ))
	(_version va7)
	(_time 1384067433745 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 0f5a5b085c595f1c0a0e1f505e0c0e0c07095c080a)
	(_entity
		(_time 1384067268771)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 11465 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0010000000100000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0010000000100000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 11456 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 11456 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 11456 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 11456 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11457 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2539          1384067433750 Structure
(_unit VHDL (lut40019 0 11476 (structure 0 11484 ))
	(_version va7)
	(_time 1384067433751 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 1f4a4b194c494f0c1a1e0f404e1c1e1c16194c181a)
	(_entity
		(_time 1384067268777)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 11486 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000111000001110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000111000001110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 11477 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 11477 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 11477 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 11477 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11478 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 18328         1384067433761 Structure
(_unit VHDL (sr_16_0_slice_45 0 11497 (structure 0 11547 ))
	(_version va7)
	(_time 1384067433762 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 2e7a2a2b797a2c3d2f2c297868717f2b78292d287d2827)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268783)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40018
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 11587 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 11587 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 11587 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 11587 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11588 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 11581 (_entity (_out ))))
			)
		)
		(lut40019
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 11591 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 11591 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 11591 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 11591 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11592 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11573 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11573 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 11573 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 11574 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 11574 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11574 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 11575 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 11578 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 11584 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11584 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_data_RNO_8 0 11595 (_component lut40018 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40018)
		)
	)
	(_instantiation DRIVEGND 0 11597 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_data_RNO_6 0 11599 (_component lut40019 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40019)
		)
	)
	(_instantiation SR_16_0_data_8 0 11601 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 11604 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 11606 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation SR_16_0_data_6 0 11608 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_block WireDelay 0 11613 
		(_object
			(_process
				(line__11615(_architecture 0 0 11615 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__11616(_architecture 1 0 11616 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__11617(_architecture 2 0 11617 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__11618(_architecture 3 0 11618 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__11619(_architecture 4 0 11619 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__11620(_architecture 5 0 11620 (_procedure_call (_simple)(_target(19))(_sensitivity(5)))))
				(line__11621(_architecture 6 0 11621 (_procedure_call (_simple)(_target(20))(_sensitivity(6)))))
				(line__11622(_architecture 7 0 11622 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
				(line__11623(_architecture 8 0 11623 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__11624(_architecture 9 0 11624 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 11628 
		(_object
			(_process
				(line__11630(_architecture 10 0 11630 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__11631(_architecture 11 0 11631 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__11632(_architecture 12 0 11632 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__11633(_architecture 13 0 11633 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 11500 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 11501 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 11502 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 11503 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 11503 (_entity (_string \"SR_16_0_SLICE_45"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11505 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11506 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11507 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11508 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11509 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11510 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11511 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11512 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 11513 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 11514 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11515 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11516 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11517 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11518 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11519 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11520 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11521 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11522 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11523 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11524 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11525 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11526 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11527 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11528 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11529 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11530 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11531 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11532 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11533 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11534 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11535 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11537 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11537 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11537 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11538 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11538 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11538 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11539 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11539 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11539 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11540 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11540 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11540 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11541 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11541 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11550 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11551 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11552 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11553 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11554 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11555 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11556 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 11557 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11558 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 11559 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11560 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 11561 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11562 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 11563 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 11564 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 11565 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 11566 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 11567 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 11569 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 11570 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 11571 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 11638 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11639 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 11640 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11641 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 11642 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11643 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 11644 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11645 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 11647 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11648 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 11649 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11650 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 11651 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11652 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 11653 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 11654 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 14 0 11636 (_process (_simple)(_target(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(18)(19)(21)(23)(25)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 15 -1
	)
)
V 000050 55 2539          1384067433770 Structure
(_unit VHDL (lut40020 0 11784 (structure 0 11792 ))
	(_version va7)
	(_time 1384067433771 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 2e7b7a2b7e787e3d2b2f3e717f2d2c2d2e287d292b)
	(_entity
		(_time 1384067268795)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 11794 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1101111111011111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1101111111011111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 11785 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 11785 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 11785 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 11785 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11786 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2539          1384067433776 Structure
(_unit VHDL (lut40021 0 11805 (structure 0 11813 ))
	(_version va7)
	(_time 1384067433777 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 2e7b7a2b7e787e3d2b2f3e717f2d2c2d2f287d292b)
	(_entity
		(_time 1384067268801)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 11815 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0001000100010001"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0001000100010001"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 11806 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 11806 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 11806 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 11806 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11807 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 17787         1384067433784 Structure
(_unit VHDL (sr_16_0_slice_46 0 11826 (structure 0 11874 ))
	(_version va7)
	(_time 1384067433785 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 3e6a3a3a696a3c2d3f3c393e78616f3b68393d386d3837)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268807)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40020
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 11913 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 11913 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 11913 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 11913 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11914 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 11907 (_entity (_out ))))
			)
		)
		(lut40021
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 11917 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 11917 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 11917 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 11917 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11918 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11899 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11899 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 11899 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 11900 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 11900 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11900 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 11901 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 11904 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 11910 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11910 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_data_RNO_12 0 11921 (_component lut40020 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40020)
		)
	)
	(_instantiation DRIVEGND 0 11923 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_un8_spi_packet_0_a2_92 0 11925 (_component lut40021 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40021)
		)
	)
	(_instantiation SR_16_0_data_12 0 11927 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 11930 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 11932 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation SR_16_0_data_10 0 11934 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_block WireDelay 0 11939 
		(_object
			(_process
				(line__11941(_architecture 0 0 11941 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__11942(_architecture 1 0 11942 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__11943(_architecture 2 0 11943 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__11944(_architecture 3 0 11944 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__11945(_architecture 4 0 11945 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__11946(_architecture 5 0 11946 (_procedure_call (_simple)(_target(18))(_sensitivity(5)))))
				(line__11947(_architecture 6 0 11947 (_procedure_call (_simple)(_target(20))(_sensitivity(6)))))
				(line__11948(_architecture 7 0 11948 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
				(line__11949(_architecture 8 0 11949 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 11953 
		(_object
			(_process
				(line__11955(_architecture 9 0 11955 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__11956(_architecture 10 0 11956 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__11957(_architecture 11 0 11957 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__11958(_architecture 12 0 11958 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 11829 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 11830 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 11831 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 11832 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 11832 (_entity (_string \"SR_16_0_SLICE_46"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11834 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11835 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11836 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11837 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11838 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11839 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11840 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 11841 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 11842 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11843 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11844 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11845 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11846 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11847 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11848 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 11849 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11850 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11851 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11852 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11853 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11854 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11855 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11856 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11857 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11858 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11859 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 11860 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11861 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 11862 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11864 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11864 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11864 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11865 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11865 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11865 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11866 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11866 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11866 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11867 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11867 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11867 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11868 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11877 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11878 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11879 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11880 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11881 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11882 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 11883 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11884 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 11885 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11886 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 11887 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11888 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 11889 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 11890 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 11891 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 11892 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 11893 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 11895 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 11896 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 11897 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 11963 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11964 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 11965 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11966 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 11967 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11968 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 11969 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11970 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 11972 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11973 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 11974 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11975 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 11976 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 11977 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 11978 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 11979 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 11961 (_process (_simple)(_target(9)(10)(11)(12))(_sensitivity(13)(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 2539          1384067433793 Structure
(_unit VHDL (lut40022 0 12106 (structure 0 12114 ))
	(_version va7)
	(_time 1384067433794 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 3e6b6a3a6e686e2d3b3f2e616f3d3c3d3c386d393b)
	(_entity
		(_time 1384067268818)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 12116 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0010001000100010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0010001000100010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12107 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12107 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12107 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12107 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12108 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 17238         1384067433805 Structure
(_unit VHDL (sr_16_0_slice_47 0 12127 (structure 0 12172 ))
	(_version va7)
	(_time 1384067433806 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 4e1a4a4d191a4c5d4f4c481f08111f4b18494d481d4847)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268826)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40021
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12210 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12210 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12210 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12210 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12211 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 12204 (_entity (_out ))))
			)
		)
		(lut40022
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12214 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12214 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12214 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12214 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12215 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 12196 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 12196 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 12196 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 12197 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 12197 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 12197 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 12198 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 12201 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 12207 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12207 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_un8_spi_packet_a3_76 0 12218 (_component lut40021 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40021)
		)
	)
	(_instantiation DRIVEGND 0 12220 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_un8_spi_packet_a3_75 0 12222 (_component lut40022 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40022)
		)
	)
	(_instantiation SR_16_0_data_14 0 12224 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 12227 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 12229 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation SR_16_0_data_13 0 12231 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_block WireDelay 0 12236 
		(_object
			(_process
				(line__12238(_architecture 0 0 12238 (_procedure_call (_simple)(_target(12))(_sensitivity(0)))))
				(line__12239(_architecture 1 0 12239 (_procedure_call (_simple)(_target(13))(_sensitivity(1)))))
				(line__12240(_architecture 2 0 12240 (_procedure_call (_simple)(_target(14))(_sensitivity(2)))))
				(line__12241(_architecture 3 0 12241 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__12242(_architecture 4 0 12242 (_procedure_call (_simple)(_target(16))(_sensitivity(4)))))
				(line__12243(_architecture 5 0 12243 (_procedure_call (_simple)(_target(18))(_sensitivity(5)))))
				(line__12244(_architecture 6 0 12244 (_procedure_call (_simple)(_target(20))(_sensitivity(6)))))
				(line__12245(_architecture 7 0 12245 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 12249 
		(_object
			(_process
				(line__12251(_architecture 8 0 12251 (_procedure_call (_simple)(_target(17))(_sensitivity(16)))))
				(line__12252(_architecture 9 0 12252 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__12253(_architecture 10 0 12253 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__12254(_architecture 11 0 12254 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 12130 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 12131 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 12132 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 12133 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 12133 (_entity (_string \"SR_16_0_SLICE_47"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12135 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12136 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12137 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12138 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12139 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12140 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 12141 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 12142 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12143 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12144 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12145 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12146 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12147 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12148 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12149 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12150 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12151 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12152 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12153 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12154 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12155 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12156 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12157 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12158 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12159 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12160 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12161 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 12163 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 12163 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 12163 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 12164 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 12164 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 12164 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 12165 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12165 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 12165 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 12166 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 12166 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 12166 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12175 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12176 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12177 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12178 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12179 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 12180 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12181 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 12182 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12183 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 12184 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12185 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 12186 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 12187 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 12188 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 12189 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 12190 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 12192 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 12193 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 12194 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 12259 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12260 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 12261 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12262 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 12263 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12264 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 12265 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12266 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 12268 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 12269 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 12270 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 12271 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 12272 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 12273 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 12274 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 12275 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 12 0 12257 (_process (_simple)(_target(8)(9)(10)(11))(_sensitivity(12)(13)(14)(15)(17)(19)(21)(23)(24)(25)(26)(27))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 13 -1
	)
)
V 000050 55 2539          1384067433815 Structure
(_unit VHDL (lut40023 0 12399 (structure 0 12407 ))
	(_version va7)
	(_time 1384067433816 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 5d08095f0c0b0d4e585c4d020c5e5f5e5e5b0e5a58)
	(_entity
		(_time 1384067268838)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 12409 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000000000001"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000000000001"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12400 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12400 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12400 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12400 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12401 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2539          1384067433821 Structure
(_unit VHDL (lut40024 0 12420 (structure 0 12428 ))
	(_version va7)
	(_time 1384067433822 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 5d08095f0c0b0d4e585c4d020c5e5f5e595b0e5a58)
	(_entity
		(_time 1384067268844)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 12430 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0101010101010101"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0101010101010101"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12421 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12421 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12421 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12421 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12422 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 14509         1384067433828 Structure
(_unit VHDL (sr_16_0_slice_49 0 12441 (structure 0 12479 ))
	(_version va7)
	(_time 1384067433829 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 6d39696c3b396f7e3f3a7b346a6e6d683b6a6e6b3e)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268850)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40023
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12513 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12513 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12513 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12513 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12514 (_entity (_out ))))
			)
		)
		(lut40024
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12517 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12517 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12517 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12517 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12518 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 12502 (_entity (_out ))))
			)
		)
		(vmuxregsre0001
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 12505 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 12505 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 12505 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 12506 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 12506 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 12506 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 12507 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 12499 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 12510 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12510 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_state_next6lto30_i_a2_19 0 12521 (_component lut40023 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40023)
		)
	)
	(_instantiation SR_16_0_shift_count_RNO_0 0 12523 (_component lut40024 )
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40024)
		)
	)
	(_instantiation DRIVEGND 0 12525 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_count_0 0 12527 (_component vmuxregsre0001 )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0001)
		)
	)
	(_instantiation DRIVEVCC 0 12530 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 12532 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_block WireDelay 0 12536 
		(_object
			(_process
				(line__12538(_architecture 0 0 12538 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__12539(_architecture 1 0 12539 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__12540(_architecture 2 0 12540 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__12541(_architecture 3 0 12541 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__12542(_architecture 4 0 12542 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__12543(_architecture 5 0 12543 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__12544(_architecture 6 0 12544 (_procedure_call (_simple)(_target(17))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 12548 
		(_object
			(_process
				(line__12550(_architecture 7 0 12550 (_procedure_call (_simple)(_target(16))(_sensitivity(15)))))
				(line__12551(_architecture 8 0 12551 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 12444 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 12445 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 12446 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 12447 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 12447 (_entity (_string \"SR_16_0_SLICE_49"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12449 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12450 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12451 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12452 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12453 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12454 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 12455 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12456 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12457 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12458 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12459 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12460 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12461 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12462 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12463 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12464 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12465 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12466 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12467 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12468 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 12470 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 12470 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 12470 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 12471 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 12471 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 12471 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12472 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 12472 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 12472 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 12473 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12482 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12483 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12484 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12485 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12486 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12487 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 12488 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12489 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 12490 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 12491 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 12492 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 12493 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 12495 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 12496 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 12497 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 12556 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12557 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 12558 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12559 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 12560 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12561 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 12563 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 12564 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 12565 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 12566 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 12554 (_process (_simple)(_target(7)(8)(9))(_sensitivity(10)(11)(12)(13)(14)(16)(18)(19)(20)(21))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(12358 )
		(12369 )
		(12614 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 2539          1384067433837 Structure
(_unit VHDL (lut40025 0 12649 (structure 0 12657 ))
	(_version va7)
	(_time 1384067433838 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 6d38396c3c3b3d7e686c7d323c6e6f6e686b3e6a68)
	(_entity
		(_time 1384067268860)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 12659 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12650 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12650 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12650 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12650 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12651 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2907          1384067433843 Structure
(_unit VHDL (vmuxregsre0026 0 12670 (structure 0 12679 ))
	(_version va7)
	(_time 1384067433844 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 7c287d7d7b2a2d6b75786e26287a7b7b7f7b7e7a79)
	(_entity
		(_time 1384067268867)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.fl1p3iy
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1572 1 811 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d0 ~extieee.std_logic_1164.STD_LOGIC 1 813 (_entity (_in ((i 1))))))
				(_port (_internal d1 ~extieee.std_logic_1164.STD_LOGIC 1 814 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 815 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 1 816 (_entity (_in ((i 1))))))
				(_port (_internal sd ~extieee.std_logic_1164.STD_LOGIC 1 817 (_entity (_in ((i 1))))))
				(_port (_internal cd ~extieee.std_logic_1164.STD_LOGIC 1 818 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 819 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 12681 (_component .machxo2.components.fl1p3iy )
		(_generic
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fl1p3iy)
			(_generic
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 12671 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 12671 (_entity (_in ))))
		(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 12671 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 12672 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 12672 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 12672 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 12673 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1572 (machxo2 components ~STRING~1572)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 13363         1384067433851 Structure
(_unit VHDL (slice_50 0 12692 (structure 0 12728 ))
	(_version va7)
	(_time 1384067433852 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 7c28787d7c2b216a2b7b69257b7f797f7c7b7f7a2f)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268874)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40025
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12755 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12755 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12755 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12755 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12756 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 12748 (_entity (_out ))))
			)
		)
		(lut40024
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12751 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12751 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12751 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12751 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12752 (_entity (_out ))))
			)
		)
		(vmuxregsre0026
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 12759 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 12759 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 12759 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 12760 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 12760 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 12760 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 12761 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 12745 (_entity (_out ))))
			)
		)
	)
	(_instantiation GNDI 0 12764 (_component lut40025 )
		(_port
			((A)(GNDIS))
			((B)(GNDIS))
			((C)(GNDIS))
			((D)(GNDIS))
			((Z)(F1_out))
		)
		(_use (_entity . lut40025)
		)
	)
	(_instantiation DRIVEGND 0 12766 (_component gnd )
		(_port
			((PWR0)(GNDIS))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_un2_shift_count_s_31_0_RNO 0 12768 (_component lut40024 )
		(_port
			((A)(A0_ipd))
			((B)(GNDIS))
			((C)(GNDIS))
			((D)(GNDIS))
			((Z)(F0_out))
		)
		(_use (_entity . lut40024)
		)
	)
	(_instantiation SR_16_0_shift_state_0 0 12770 (_component vmuxregsre0026 )
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDIS))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0026)
		)
	)
	(_instantiation DRIVEVCC 0 12773 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_block WireDelay 0 12777 
		(_object
			(_process
				(line__12779(_architecture 0 0 12779 (_procedure_call (_simple)(_target(7))(_sensitivity(0)))))
				(line__12780(_architecture 1 0 12780 (_procedure_call (_simple)(_target(8))(_sensitivity(1)))))
				(line__12781(_architecture 2 0 12781 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__12782(_architecture 3 0 12782 (_procedure_call (_simple)(_target(12))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 12786 
		(_object
			(_process
				(line__12788(_architecture 4 0 12788 (_procedure_call (_simple)(_target(9))(_sensitivity(8)))))
				(line__12789(_architecture 5 0 12789 (_procedure_call (_simple)(_target(11))(_sensitivity(10)))))
				(line__12790(_architecture 6 0 12790 (_procedure_call (_simple)(_target(13))(_sensitivity(12)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 12695 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 12696 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 12697 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 12698 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 12698 (_entity (_string \"SLICE_50"\))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12700 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12701 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 12702 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 12703 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12704 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12705 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12706 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12707 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12708 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12709 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12710 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12711 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12712 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 12713 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12714 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12715 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12716 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12717 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12718 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 12720 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 12720 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 12720 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12721 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 12721 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 12721 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 12722 (_entity (_out ))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12731 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12732 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_dly ~extieee.std_logic_1164.STD_LOGIC 0 12733 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12734 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 12735 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12736 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 12737 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 12738 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 12739 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 12740 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDIS ~extieee.std_logic_1164.STD_LOGIC 0 12742 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 12743 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 12795 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12796 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 12797 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 12798 (_process 0 )))
		(_variable (_internal tviol_M0_CLK ~extieee.std_logic_1164.X01 0 12800 (_process 0 ((i 2)))))
		(_variable (_internal M0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 12801 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 12802 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 12803 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 12804 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 12805 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 12806 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 12807 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 7 0 12793 (_process (_simple)(_target(4)(5)(6))(_sensitivity(7)(9)(11)(13)(14)(15)(16))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(12365 )
		(4934723 )
		(5395276 )
		(12358 )
		(12369 )
	)
	(_model . Structure 8 -1
	)
)
V 000050 55 2539          1384067433862 Structure
(_unit VHDL (lut40027 0 12904 (structure 0 12912 ))
	(_version va7)
	(_time 1384067433863 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 8cd9d883dadadc9f898d9cd3dd8f8e8f8b8adf8b89)
	(_entity
		(_time 1384067268886)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 12914 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1000000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1000000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12905 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12905 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12905 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12905 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12906 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2539          1384067433868 Structure
(_unit VHDL (lut40028 0 12925 (structure 0 12933 ))
	(_version va7)
	(_time 1384067433869 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 8cd9d883dadadc9f898d9cd3dd8f8e8f848adf8b89)
	(_entity
		(_time 1384067268893)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 12935 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0001111100010000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0001111100010000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 12926 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 12926 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 12926 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 12926 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 12927 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 16170         1384067433877 Structure
(_unit VHDL (sr_16_0_slice_51 0 12946 (structure 0 12991 ))
	(_version va7)
	(_time 1384067433878 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 9cc89892cdc89e8fc89c8ac59b9f9c99ca9b9f9acf)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268899)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40027
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13028 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13028 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13028 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13028 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13029 (_entity (_out ))))
			)
		)
		(lut40028
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13032 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13032 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13032 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13032 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13033 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 13014 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 13014 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 13014 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 13015 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 13015 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 13015 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13016 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 13019 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 13025 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13025 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 13022 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_state_next6lto30_i_a2 0 13036 (_component lut40027 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40027)
		)
	)
	(_instantiation SR_16_0_shift_state_next_4_0 0 13038 (_component lut40028 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40028)
		)
	)
	(_instantiation SR_16_0_shift_state_next_0 0 13040 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 13043 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 13045 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation DRIVEGND 0 13047 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 13051 
		(_object
			(_process
				(line__13053(_architecture 0 0 13053 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__13054(_architecture 1 0 13054 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__13055(_architecture 2 0 13055 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__13056(_architecture 3 0 13056 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__13057(_architecture 4 0 13057 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__13058(_architecture 5 0 13058 (_procedure_call (_simple)(_target(18))(_sensitivity(5)))))
				(line__13059(_architecture 6 0 13059 (_procedure_call (_simple)(_target(19))(_sensitivity(6)))))
				(line__13060(_architecture 7 0 13060 (_procedure_call (_simple)(_target(20))(_sensitivity(7)))))
				(line__13061(_architecture 8 0 13061 (_procedure_call (_simple)(_target(21))(_sensitivity(8)))))
				(line__13062(_architecture 9 0 13062 (_procedure_call (_simple)(_target(23))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 13066 
		(_object
			(_process
				(line__13068(_architecture 10 0 13068 (_procedure_call (_simple)(_target(22))(_sensitivity(21)))))
				(line__13069(_architecture 11 0 13069 (_procedure_call (_simple)(_target(24))(_sensitivity(23)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 12949 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 12950 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 12951 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 12952 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 12952 (_entity (_string \"SR_16_0_SLICE_51"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12954 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12955 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12956 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12957 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12958 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12959 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12960 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12961 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12962 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 12963 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12964 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12965 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12966 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12967 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12968 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12969 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12970 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12971 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 12972 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12973 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12974 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12975 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12976 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 12977 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12978 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 12979 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 12981 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 12981 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 12981 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 12982 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 12982 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 12982 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 12983 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 12983 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 12983 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12984 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 12984 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 12984 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 12985 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12994 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12995 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12996 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12997 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12998 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 12999 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13000 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13001 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13002 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 13003 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13004 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 13005 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 13006 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 13007 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 13008 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 13010 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 13011 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 13012 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 13074 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13075 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 13076 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13077 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 13078 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13079 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 13081 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 13082 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 13083 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 13084 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 12 0 13072 (_process (_simple)(_target(10)(11)(12))(_sensitivity(13)(14)(15)(16)(17)(18)(19)(20)(22)(24)(25)(26)(27))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(12358 )
		(12369 )
		(12614 )
	)
	(_model . Structure 13 -1
	)
)
V 000050 55 2539          1384067433885 Structure
(_unit VHDL (lut40029 0 13176 (structure 0 13184 ))
	(_version va7)
	(_time 1384067433886 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 9cc9c892cacacc8f999d8cc3cd9f9e9f959acf9b99)
	(_entity
		(_time 1384067268909)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 13186 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1100111011001110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1100111011001110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13177 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13177 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13177 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13177 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13178 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2539          1384067433891 Structure
(_unit VHDL (lut40030 0 13197 (structure 0 13205 ))
	(_version va7)
	(_time 1384067433892 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code abfefffdfcfdfbb8aeaabbf4faa8a8a8abadf8acae)
	(_entity
		(_time 1384067268916)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 13207 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000100010001"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000100010001"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13198 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13198 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13198 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13198 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13199 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 19724         1384067433902 Structure
(_unit VHDL (slice_52 0 13218 (structure 0 13275 ))
	(_version va7)
	(_time 1384067433903 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code bbefbfefbaece6adb8bcbdeafde4efb8b9bcb8bde8bdb2)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268922)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40029
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13316 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13316 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13316 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13316 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13317 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 13310 (_entity (_out ))))
			)
		)
		(lut40030
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13320 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13320 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13320 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13320 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13321 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 13302 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 13302 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 13302 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 13303 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 13303 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 13303 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13304 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 13307 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 13313 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13313 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_current_state_ns_3 0 13324 (_component lut40029 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40029)
		)
	)
	(_instantiation DRIVEGND 0 13326 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_current_state_ns_i_1_RNIFTUD1_4 0 13328 (_component lut40030 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40030)
		)
	)
	(_instantiation current_state_1 0 13330 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 13333 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 13335 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation current_state_0 0 13337 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_block WireDelay 0 13342 
		(_object
			(_process
				(line__13344(_architecture 0 0 13344 (_procedure_call (_simple)(_target(15))(_sensitivity(0)))))
				(line__13345(_architecture 1 0 13345 (_procedure_call (_simple)(_target(16))(_sensitivity(1)))))
				(line__13346(_architecture 2 0 13346 (_procedure_call (_simple)(_target(17))(_sensitivity(2)))))
				(line__13347(_architecture 3 0 13347 (_procedure_call (_simple)(_target(18))(_sensitivity(3)))))
				(line__13348(_architecture 4 0 13348 (_procedure_call (_simple)(_target(19))(_sensitivity(4)))))
				(line__13349(_architecture 5 0 13349 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__13350(_architecture 6 0 13350 (_procedure_call (_simple)(_target(21))(_sensitivity(6)))))
				(line__13351(_architecture 7 0 13351 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
				(line__13352(_architecture 8 0 13352 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__13353(_architecture 9 0 13353 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
				(line__13354(_architecture 10 0 13354 (_procedure_call (_simple)(_target(28))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 13358 
		(_object
			(_process
				(line__13360(_architecture 11 0 13360 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__13361(_architecture 12 0 13361 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__13362(_architecture 13 0 13362 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__13363(_architecture 14 0 13363 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 13221 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 13222 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 13223 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 13224 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 13224 (_entity (_string \"SLICE_52"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13226 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13227 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13228 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13229 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13230 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13231 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13232 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13233 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13234 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 13235 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 13236 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13237 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13238 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13239 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13240 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13241 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13242 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13243 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_LSR_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13244 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_LSR_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13245 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13246 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13247 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 13248 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13249 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13250 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13251 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13252 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13253 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13254 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13255 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13256 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13257 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13258 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13259 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13260 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13261 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13262 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13263 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 13265 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13265 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13265 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 13266 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 13266 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13266 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13267 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 13267 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 13267 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 13268 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13268 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 13268 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 13269 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 13269 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 13269 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13278 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13279 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13280 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13281 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13282 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13283 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13284 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13285 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 13286 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13287 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 13288 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13289 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 13290 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13291 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 13292 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 13293 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 13294 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 13295 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 13296 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 13298 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 13299 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 13300 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 13369 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13370 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 13371 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13372 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 13373 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13374 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 13375 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13376 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 13378 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 13379 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 13380 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 13381 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 13382 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 13383 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 13384 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 13385 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 13386 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 13387 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 13366 (_process (_simple)(_target(11)(12)(13)(14))(_sensitivity(15)(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(5395276 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 16 -1
	)
)
V 000050 55 2539          1384067433911 Structure
(_unit VHDL (lut40031 0 13538 (structure 0 13546 ))
	(_version va7)
	(_time 1384067433912 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code bbeeefeeecedeba8bebaabe4eab8b8b8babde8bcbe)
	(_entity
		(_time 1384067268937)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 13548 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111100001000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111100001000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13539 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13539 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13539 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13539 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13540 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2539          1384067433917 Structure
(_unit VHDL (lut40032 0 13559 (structure 0 13567 ))
	(_version va7)
	(_time 1384067433918 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code bbeeefeeecedeba8bebaabe4eab8b8b8b9bde8bcbe)
	(_entity
		(_time 1384067268944)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 13569 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0010001000000010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0010001000000010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13560 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13560 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13560 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13560 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13561 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 19916         1384067433929 Structure
(_unit VHDL (slice_53 0 13580 (structure 0 13640 ))
	(_version va7)
	(_time 1384067433930 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code ca9ece9fc89d97dcc9cdcc998c959ec9c9cdc9cc99ccc3)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268950)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40031
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13678 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13678 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13678 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13678 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13679 (_entity (_out ))))
			)
		)
		(lut40032
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13682 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13682 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13682 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13682 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13683 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 13667 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 13667 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 13667 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 13668 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 13668 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 13668 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 13669 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 13672 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 13675 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13675 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_current_state_ns_1 0 13686 (_component lut40031 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40031)
		)
	)
	(_instantiation SR_16_0_N_58_i 0 13688 (_component lut40032 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40032)
		)
	)
	(_instantiation current_state_3 0 13690 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 13693 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 13695 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation current_state_2 0 13697 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_block WireDelay 0 13702 
		(_object
			(_process
				(line__13704(_architecture 0 0 13704 (_procedure_call (_simple)(_target(16))(_sensitivity(0)))))
				(line__13705(_architecture 1 0 13705 (_procedure_call (_simple)(_target(17))(_sensitivity(1)))))
				(line__13706(_architecture 2 0 13706 (_procedure_call (_simple)(_target(18))(_sensitivity(2)))))
				(line__13707(_architecture 3 0 13707 (_procedure_call (_simple)(_target(19))(_sensitivity(3)))))
				(line__13708(_architecture 4 0 13708 (_procedure_call (_simple)(_target(20))(_sensitivity(4)))))
				(line__13709(_architecture 5 0 13709 (_procedure_call (_simple)(_target(21))(_sensitivity(5)))))
				(line__13710(_architecture 6 0 13710 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__13711(_architecture 7 0 13711 (_procedure_call (_simple)(_target(23))(_sensitivity(7)))))
				(line__13712(_architecture 8 0 13712 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__13713(_architecture 9 0 13713 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
				(line__13714(_architecture 10 0 13714 (_procedure_call (_simple)(_target(28))(_sensitivity(10)))))
				(line__13715(_architecture 11 0 13715 (_procedure_call (_simple)(_target(30))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 13719 
		(_object
			(_process
				(line__13721(_architecture 12 0 13721 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__13722(_architecture 13 0 13722 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__13723(_architecture 14 0 13723 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
				(line__13724(_architecture 15 0 13724 (_procedure_call (_simple)(_target(31))(_sensitivity(30)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 13583 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 13584 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 13585 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 13586 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 13586 (_entity (_string \"SLICE_53"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13588 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13589 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13590 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13591 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13592 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13593 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13594 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13595 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13596 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13597 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 13598 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 13599 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13600 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13601 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13602 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13603 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13604 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13605 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13606 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13607 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_LSR_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13608 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_LSR_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13609 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13610 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13611 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 13612 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13613 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13614 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13615 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13616 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13617 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13618 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13619 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13620 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13621 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13622 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13623 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13624 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13625 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13626 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13627 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 13629 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 13629 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13629 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13630 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 13630 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 13630 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13631 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13631 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 13631 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 13632 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 13632 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13632 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 13633 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 13633 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 13633 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 13634 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13643 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13644 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13645 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13646 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13647 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13648 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13649 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13650 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13651 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 13652 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13653 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 13654 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13655 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 13656 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 13657 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 13658 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 13659 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 13660 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 13661 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 13662 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 13664 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 13665 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 13730 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13731 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 13732 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13733 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 13734 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13735 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 13736 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 13737 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 13739 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 13740 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 13741 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 13742 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 13743 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 13744 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 13745 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 13746 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 13747 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 13748 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 16 0 13727 (_process (_simple)(_target(12)(13)(14)(15))(_sensitivity(16)(17)(18)(19)(20)(21)(22)(23)(25)(27)(29)(31)(32)(33)(34)(35))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(5395276 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 17 -1
	)
)
V 000050 55 2539          1384067433938 Structure
(_unit VHDL (lut40033 0 13902 (structure 0 13910 ))
	(_version va7)
	(_time 1384067433939 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code da8f8e898e8c8ac9dfdbca858bd9d9d9d9dc89dddf)
	(_entity
		(_time 1384067268963)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 13912 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1001101010101010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1001101010101010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13903 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13903 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13903 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13903 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13904 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2539          1384067433944 Structure
(_unit VHDL (lut40034 0 13923 (structure 0 13931 ))
	(_version va7)
	(_time 1384067433945 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code da8f8e898e8c8ac9dfdbca858bd9d9d9dedc89dddf)
	(_entity
		(_time 1384067268969)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 13933 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1100011011000110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1100011011000110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 13924 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 13924 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 13924 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 13924 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 13925 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 19671         1384067433957 Structure
(_unit VHDL (slice_54 0 13944 (structure 0 14001 ))
	(_version va7)
	(_time 1384067433958 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code eabeeeb9e8bdb7fce9edecbbacb5bee9eeede9ecb9ece3)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067268975)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40033
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14042 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14042 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14042 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14042 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14043 (_entity (_out ))))
			)
		)
		(lut40034
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14046 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14046 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14046 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14046 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14047 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 14036 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 14028 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 14028 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 14028 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 14029 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 14029 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 14029 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 14030 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 14033 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 14039 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14039 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_N_91_i_i 0 14050 (_component lut40033 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40033)
		)
	)
	(_instantiation SR_16_0_N_90_i_i 0 14052 (_component lut40034 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40034)
		)
	)
	(_instantiation DRIVEGND 0 14054 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation idx_1 0 14056 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 14059 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 14061 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation idx_0 0 14063 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_block WireDelay 0 14068 
		(_object
			(_process
				(line__14070(_architecture 0 0 14070 (_procedure_call (_simple)(_target(15))(_sensitivity(0)))))
				(line__14071(_architecture 1 0 14071 (_procedure_call (_simple)(_target(16))(_sensitivity(1)))))
				(line__14072(_architecture 2 0 14072 (_procedure_call (_simple)(_target(17))(_sensitivity(2)))))
				(line__14073(_architecture 3 0 14073 (_procedure_call (_simple)(_target(18))(_sensitivity(3)))))
				(line__14074(_architecture 4 0 14074 (_procedure_call (_simple)(_target(19))(_sensitivity(4)))))
				(line__14075(_architecture 5 0 14075 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__14076(_architecture 6 0 14076 (_procedure_call (_simple)(_target(21))(_sensitivity(6)))))
				(line__14077(_architecture 7 0 14077 (_procedure_call (_simple)(_target(22))(_sensitivity(7)))))
				(line__14078(_architecture 8 0 14078 (_procedure_call (_simple)(_target(24))(_sensitivity(8)))))
				(line__14079(_architecture 9 0 14079 (_procedure_call (_simple)(_target(26))(_sensitivity(9)))))
				(line__14080(_architecture 10 0 14080 (_procedure_call (_simple)(_target(28))(_sensitivity(10)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 14084 
		(_object
			(_process
				(line__14086(_architecture 11 0 14086 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__14087(_architecture 12 0 14087 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
				(line__14088(_architecture 13 0 14088 (_procedure_call (_simple)(_target(27))(_sensitivity(26)))))
				(line__14089(_architecture 14 0 14089 (_procedure_call (_simple)(_target(29))(_sensitivity(28)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 13947 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 13948 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 13949 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 13950 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 13950 (_entity (_string \"SLICE_54"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13952 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13953 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13954 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13955 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13956 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13957 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13958 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13959 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13960 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 13961 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 13962 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13963 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13964 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13965 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13966 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13967 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13968 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13969 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_LSR_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13970 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_LSR_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13971 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13972 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 13973 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 13974 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13975 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13976 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13977 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13978 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13979 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13980 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13981 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13982 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13983 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13984 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13985 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13986 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 13987 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13988 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 13989 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 13991 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 13991 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 13991 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 13992 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 13992 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 13992 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 13993 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 13993 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 13993 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 13994 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13994 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 13994 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 13995 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 13995 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 13995 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14004 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14005 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14006 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14007 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14008 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14009 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14010 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14011 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 14012 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14013 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 14014 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14015 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 14016 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14017 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 14018 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 14019 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 14020 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 14021 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 14022 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 14024 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 14025 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 14026 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 14095 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14096 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 14097 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14098 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 14099 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14100 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 14101 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14102 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 14104 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 14105 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 14106 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 14107 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 14108 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 14109 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 14110 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 14111 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 14112 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 14113 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 15 0 14092 (_process (_simple)(_target(11)(12)(13)(14))(_sensitivity(15)(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(5395276 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
	)
	(_model . Structure 16 -1
	)
)
V 000050 55 2539          1384067433966 Structure
(_unit VHDL (lut40035 0 14264 (structure 0 14272 ))
	(_version va7)
	(_time 1384067433967 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code f9acada8f5afa9eafcf8e9a6a8fafafafcffaafefc)
	(_entity
		(_time 1384067268989)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 14274 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111011111110111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111011111110111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14265 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14265 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14265 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14265 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14266 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2539          1384067433972 Structure
(_unit VHDL (lut40036 0 14285 (structure 0 14293 ))
	(_version va7)
	(_time 1384067433973 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code f9acada8f5afa9eafcf8e9a6a8fafafaffffaafefc)
	(_entity
		(_time 1384067268995)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 14295 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1011010010110100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1011010010110100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14286 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14286 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14286 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14286 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14287 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 16949         1384067433981 Structure
(_unit VHDL (slice_55 0 14306 (structure 0 14354 ))
	(_version va7)
	(_time 1384067433982 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 095d020f535e541f0a0e0c094f565d0a0c0e0a0f5a0f00)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269001)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40035
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14391 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14391 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14391 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14391 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14392 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 14385 (_entity (_out ))))
			)
		)
		(lut40036
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14395 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14395 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14395 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14395 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14396 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 14377 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 14377 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 14377 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 14378 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 14378 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 14378 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 14379 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 14382 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 14388 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14388 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_SUM2_0_o2_0 0 14399 (_component lut40035 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40035)
		)
	)
	(_instantiation DRIVEGND 0 14401 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_SUM2_0 0 14403 (_component lut40036 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40036)
		)
	)
	(_instantiation idx_2 0 14405 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 14408 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 14410 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_block WireDelay 0 14414 
		(_object
			(_process
				(line__14416(_architecture 0 0 14416 (_procedure_call (_simple)(_target(12))(_sensitivity(0)))))
				(line__14417(_architecture 1 0 14417 (_procedure_call (_simple)(_target(13))(_sensitivity(1)))))
				(line__14418(_architecture 2 0 14418 (_procedure_call (_simple)(_target(14))(_sensitivity(2)))))
				(line__14419(_architecture 3 0 14419 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__14420(_architecture 4 0 14420 (_procedure_call (_simple)(_target(16))(_sensitivity(4)))))
				(line__14421(_architecture 5 0 14421 (_procedure_call (_simple)(_target(17))(_sensitivity(5)))))
				(line__14422(_architecture 6 0 14422 (_procedure_call (_simple)(_target(18))(_sensitivity(6)))))
				(line__14423(_architecture 7 0 14423 (_procedure_call (_simple)(_target(20))(_sensitivity(7)))))
				(line__14424(_architecture 8 0 14424 (_procedure_call (_simple)(_target(22))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 14428 
		(_object
			(_process
				(line__14430(_architecture 9 0 14430 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__14431(_architecture 10 0 14431 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__14432(_architecture 11 0 14432 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 14309 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 14310 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 14311 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 14312 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 14312 (_entity (_string \"SLICE_55"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14314 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14315 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14316 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14317 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14318 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14319 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14320 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 14321 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 14322 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14323 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14324 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14325 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14326 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14327 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14328 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_LSR_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14329 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14330 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 14331 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14332 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14333 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14334 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14335 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14336 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14337 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14338 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14339 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14340 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14341 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14342 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14343 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 14345 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 14345 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 14345 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 14346 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 14346 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 14346 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 14347 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 14347 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14347 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 14348 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 14348 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 14348 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14357 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14358 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14359 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14360 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14361 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14362 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14363 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 14364 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14365 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 14366 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14367 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 14368 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 14369 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 14370 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 14371 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 14373 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 14374 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 14375 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 14437 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14438 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 14439 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14440 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 14441 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14442 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 14444 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 14445 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 14446 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 14447 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 14448 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 14449 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 14450 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 14451 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 12 0 14435 (_process (_simple)(_target(9)(10)(11))(_sensitivity(12)(13)(14)(15)(16)(17)(19)(21)(23)(24)(25)(26))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(5395276 )
		(12358 )
		(12369 )
		(12614 )
	)
	(_model . Structure 13 -1
	)
)
V 000050 55 2539          1384067433991 Structure
(_unit VHDL (lut40037 0 14570 (structure 0 14578 ))
	(_version va7)
	(_time 1384067433992 2013.11.09 23:10:33)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 095c520e055f591a0c081956580a0a0a0e0f5a0e0c)
	(_entity
		(_time 1384067269014)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 14580 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0100010001000100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0100010001000100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14571 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14571 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14571 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14571 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14572 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 13362         1384067434000 Structure
(_unit VHDL (sr_16_0_slice_56 0 14591 (structure 0 14624 ))
	(_version va7)
	(_time 1384067434001 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 184c131e124c1a0b4b4e0e411f1b181d4e1f1b1e4b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269020)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40037
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14660 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14660 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14660 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14660 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14661 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 14650 (_entity (_out ))))
			)
		)
		(lut40024
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14656 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14656 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14656 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14656 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14657 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 14642 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 14642 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 14642 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 14643 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 14643 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 14643 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 14644 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 14647 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 14653 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14653 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_data_0_sqmuxa 0 14664 (_component lut40037 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40037)
		)
	)
	(_instantiation DRIVEGND 0 14666 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_shift_state_RNIEM99_0 0 14668 (_component lut40024 )
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40024)
		)
	)
	(_instantiation SR_16_0_s_en 0 14670 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 14673 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 14675 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_block WireDelay 0 14679 
		(_object
			(_process
				(line__14681(_architecture 0 0 14681 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__14682(_architecture 1 0 14682 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__14683(_architecture 2 0 14683 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__14684(_architecture 3 0 14684 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__14685(_architecture 4 0 14685 (_procedure_call (_simple)(_target(13))(_sensitivity(4)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 14689 
		(_object
			(_process
				(line__14691(_architecture 5 0 14691 (_procedure_call (_simple)(_target(12))(_sensitivity(11)))))
				(line__14692(_architecture 6 0 14692 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 14594 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 14595 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 14596 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 14597 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 14597 (_entity (_string \"SR_16_0_SLICE_56"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14599 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14600 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14601 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14602 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 14603 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14604 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14605 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14606 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14607 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14608 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14609 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14610 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14611 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 14612 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14613 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 14614 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 14616 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 14616 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 14616 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 14617 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14617 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 14617 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 14618 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 14618 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14627 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14628 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14629 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14630 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 14631 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14632 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 14633 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 14634 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 14635 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 14636 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 14638 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 14639 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 14640 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 14697 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14698 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 14699 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14700 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 14701 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14702 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 14704 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 14705 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 14706 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 14707 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 7 0 14695 (_process (_simple)(_target(5)(6)(7))(_sensitivity(8)(9)(10)(12)(14)(15)(16)(17))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(12358 )
		(12369 )
		(12614 )
	)
	(_model . Structure 8 -1
	)
)
V 000050 55 2539          1384067434009 Structure
(_unit VHDL (lut40038 0 14784 (structure 0 14792 ))
	(_version va7)
	(_time 1384067434010 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 184d431e154e480b1d190847491b1b1b101e4b1f1d)
	(_entity
		(_time 1384067269032)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 14794 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1110010011100100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1110010011100100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14785 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14785 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14785 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14785 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14786 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2539          1384067434015 Structure
(_unit VHDL (lut40039 0 14805 (structure 0 14813 ))
	(_version va7)
	(_time 1384067434016 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 287d732d257e783b2d293877792b2b2b212e7b2f2d)
	(_entity
		(_time 1384067269039)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 14815 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1110111011101110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1110111011101110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14806 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14806 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14806 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14806 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14807 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 1887          1384067434022 Structure
(_unit VHDL (selmux2 0 14826 (structure 0 14834 ))
	(_version va7)
	(_time 1384067434023 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 287c232c257f2f3e7d2e3d73712b2a2f2b2e2d2e7b)
	(_entity
		(_time 1384067269045)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.mux21
			(_object
				(_port (_internal d0 ~extieee.std_logic_1164.STD_LOGIC 1 1034 (_entity (_in ((i 1))))))
				(_port (_internal d1 ~extieee.std_logic_1164.STD_LOGIC 1 1035 (_entity (_in ((i 1))))))
				(_port (_internal sd ~extieee.std_logic_1164.STD_LOGIC 1 1036 (_entity (_in ((i 1))))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 1037 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST1 0 14836 (_component .machxo2.components.mux21 )
		(_port
			((d0)(D0))
			((d1)(D1))
			((sd)(SD))
			((z)(Z))
		)
		(_use (_entity machxo2 mux21)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sd)(sd))
				((z)(z))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 14827 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 14827 (_entity (_in ))))
		(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 14827 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14828 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9465          1384067434029 Structure
(_unit VHDL (sr_16_0_s_out_1_1_10_slice_57 0 14846 (structure 0 14875 ))
	(_version va7)
	(_time 1384067434030 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 386c333c326c3a2b313a2e613f3b383d6e3f3b3d6e)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269052)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40038
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14894 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14894 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14894 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14894 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14895 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 14891 (_entity (_out ))))
			)
		)
		(lut40039
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14898 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14898 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14898 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14898 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14899 (_entity (_out ))))
			)
		)
		(selmux2
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 14902 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 14902 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 14902 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14903 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_10_SLICE_57_K1 0 14906 (_component lut40038 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(SR_16_0_s_out_1_1_10_SLICE_57_SR_16_0_s_out_1_1_10_SLICE_57_K1_H1))
		)
		(_use (_entity . lut40038)
		)
	)
	(_instantiation DRIVEGND 0 14910 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_10_GATE 0 14912 (_component lut40039 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(SR_16_0_s_out_1_1_10_SLICE_57_SR_16_0_s_out_1_1_10_GATE_H0))
		)
		(_use (_entity . lut40039)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_10_SLICE_57_K0K1MUX 0 14915 (_component selmux2 )
		(_port
			((D0)(SR_16_0_s_out_1_1_10_SLICE_57_SR_16_0_s_out_1_1_10_GATE_H0))
			((D1)(SR_16_0_s_out_1_1_10_SLICE_57_SR_16_0_s_out_1_1_10_SLICE_57_K1_H1))
			((SD)(M0_ipd))
			((Z)(OFX0_out))
		)
		(_use (_entity . selmux2)
		)
	)
	(_block WireDelay 0 14921 
		(_object
			(_process
				(line__14923(_architecture 0 0 14923 (_procedure_call (_simple)(_target(7))(_sensitivity(0)))))
				(line__14924(_architecture 1 0 14924 (_procedure_call (_simple)(_target(8))(_sensitivity(1)))))
				(line__14925(_architecture 2 0 14925 (_procedure_call (_simple)(_target(9))(_sensitivity(2)))))
				(line__14926(_architecture 3 0 14926 (_procedure_call (_simple)(_target(10))(_sensitivity(3)))))
				(line__14927(_architecture 4 0 14927 (_procedure_call (_simple)(_target(11))(_sensitivity(4)))))
				(line__14928(_architecture 5 0 14928 (_procedure_call (_simple)(_target(12))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 14849 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 14850 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 14851 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 14852 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 14852 (_entity (_string \"SR_16_0_s_out_1_1_10_SLICE_57"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14854 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14855 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14856 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14857 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14858 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14859 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14860 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14861 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14862 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14863 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14864 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_M0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 14865 (_entity (((ns 0))((ns 0))))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 14867 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 14867 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 14867 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 14868 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 14868 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 14868 (_entity (_in ))))
		(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 14869 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14878 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14879 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14880 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14881 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14882 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 14883 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal OFX0_out ~extieee.std_logic_1164.STD_LOGIC 0 14884 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 14886 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_s_out_1_1_10_SLICE_57_SR_16_0_s_out_1_1_10_SLICE_57_K1_H1 ~extieee.std_logic_1164.STD_LOGIC 0 14888 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_s_out_1_1_10_SLICE_57_SR_16_0_s_out_1_1_10_GATE_H0 ~extieee.std_logic_1164.STD_LOGIC 0 14889 (_architecture (_uni ))))
		(_variable (_internal OFX0_zd ~extieee.std_logic_1164.STD_LOGIC 0 14933 (_process 0 ((i 1)))))
		(_variable (_internal OFX0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 14934 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 14931 (_process (_simple)(_target(6))(_sensitivity(7)(8)(9)(10)(11)(12)(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(811091535 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 2539          1384067434035 Structure
(_unit VHDL (lut40040 0 14978 (structure 0 14986 ))
	(_version va7)
	(_time 1384067434036 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 386d633c356e682b3d392867693b3c3b383e6b3f3d)
	(_entity
		(_time 1384067269061)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 14988 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1100101011001010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1100101011001010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 14979 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 14979 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 14979 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 14979 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 14980 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 10023         1384067434045 Structure
(_unit VHDL (sr_16_0_s_out_1_1_15_slice_58 0 14999 (structure 0 15030 ))
	(_version va7)
	(_time 1384067434046 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 47134c44421345544e4c511e404447421140444211)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269070)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40038
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15050 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15050 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15050 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15050 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15051 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 15047 (_entity (_out ))))
			)
		)
		(lut40040
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15058 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15058 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15058 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15058 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15059 (_entity (_out ))))
			)
		)
		(selmux2
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 15054 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 15054 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 15054 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15055 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_15_SLICE_58_K1 0 15062 (_component lut40038 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(SR_16_0_s_out_1_1_15_SLICE_58_SR_16_0_s_out_1_1_15_SLICE_58_K1_H1))
		)
		(_use (_entity . lut40038)
		)
	)
	(_instantiation DRIVEGND 0 15066 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_15_GATE 0 15068 (_component lut40040 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(SR_16_0_s_out_1_1_15_SLICE_58_SR_16_0_s_out_1_1_15_GATE_H0))
		)
		(_use (_entity . lut40040)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_15_SLICE_58_K0K1MUX 0 15071 (_component selmux2 )
		(_port
			((D0)(SR_16_0_s_out_1_1_15_SLICE_58_SR_16_0_s_out_1_1_15_GATE_H0))
			((D1)(SR_16_0_s_out_1_1_15_SLICE_58_SR_16_0_s_out_1_1_15_SLICE_58_K1_H1))
			((SD)(M0_ipd))
			((Z)(OFX0_out))
		)
		(_use (_entity . selmux2)
		)
	)
	(_block WireDelay 0 15077 
		(_object
			(_process
				(line__15079(_architecture 0 0 15079 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__15080(_architecture 1 0 15080 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__15081(_architecture 2 0 15081 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__15082(_architecture 3 0 15082 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__15083(_architecture 4 0 15083 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__15084(_architecture 5 0 15084 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
				(line__15085(_architecture 6 0 15085 (_procedure_call (_simple)(_target(14))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 15002 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 15003 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 15004 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 15005 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 15005 (_entity (_string \"SR_16_0_s_out_1_1_15_SLICE_58"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15007 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15008 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15009 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15010 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15011 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15012 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15013 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15014 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15015 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15016 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15017 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15018 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15019 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_M0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15020 (_entity (((ns 0))((ns 0))))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 15022 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 15022 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 15022 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 15023 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 15023 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 15023 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 15024 (_entity (_in ))))
		(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 15024 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15033 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15034 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15035 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15036 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15037 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15038 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15039 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal OFX0_out ~extieee.std_logic_1164.STD_LOGIC 0 15040 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 15042 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_s_out_1_1_15_SLICE_58_SR_16_0_s_out_1_1_15_SLICE_58_K1_H1 ~extieee.std_logic_1164.STD_LOGIC 0 15044 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_s_out_1_1_15_SLICE_58_SR_16_0_s_out_1_1_15_GATE_H0 ~extieee.std_logic_1164.STD_LOGIC 0 15045 (_architecture (_uni ))))
		(_variable (_internal OFX0_zd ~extieee.std_logic_1164.STD_LOGIC 0 15090 (_process 0 ((i 1)))))
		(_variable (_internal OFX0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15091 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 7 0 15088 (_process (_simple)(_target(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(811091535 )
	)
	(_model . Structure 8 -1
	)
)
V 000050 55 10006         1384067434055 Structure
(_unit VHDL (sr_16_0_s_out_1_1_6_slice_59 0 15138 (structure 0 15169 ))
	(_version va7)
	(_time 1384067434056 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 47134c44421345544e4c511e404447421140444211)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269078)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40038
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15189 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15189 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15189 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15189 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15190 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 15186 (_entity (_out ))))
			)
		)
		(lut40040
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15197 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15197 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15197 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15197 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15198 (_entity (_out ))))
			)
		)
		(selmux2
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 15193 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 15193 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 15193 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15194 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_6_SLICE_59_K1 0 15201 (_component lut40038 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(SR_16_0_s_out_1_1_6_SLICE_59_SR_16_0_s_out_1_1_6_SLICE_59_K1_H1))
		)
		(_use (_entity . lut40038)
		)
	)
	(_instantiation DRIVEGND 0 15205 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_6_GATE 0 15207 (_component lut40040 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(SR_16_0_s_out_1_1_6_SLICE_59_SR_16_0_s_out_1_1_6_GATE_H0))
		)
		(_use (_entity . lut40040)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_6_SLICE_59_K0K1MUX 0 15210 (_component selmux2 )
		(_port
			((D0)(SR_16_0_s_out_1_1_6_SLICE_59_SR_16_0_s_out_1_1_6_GATE_H0))
			((D1)(SR_16_0_s_out_1_1_6_SLICE_59_SR_16_0_s_out_1_1_6_SLICE_59_K1_H1))
			((SD)(M0_ipd))
			((Z)(OFX0_out))
		)
		(_use (_entity . selmux2)
		)
	)
	(_block WireDelay 0 15216 
		(_object
			(_process
				(line__15218(_architecture 0 0 15218 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__15219(_architecture 1 0 15219 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__15220(_architecture 2 0 15220 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__15221(_architecture 3 0 15221 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__15222(_architecture 4 0 15222 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__15223(_architecture 5 0 15223 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
				(line__15224(_architecture 6 0 15224 (_procedure_call (_simple)(_target(14))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 15141 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 15142 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 15143 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 15144 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 15144 (_entity (_string \"SR_16_0_s_out_1_1_6_SLICE_59"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15146 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15147 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15148 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15149 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15150 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15151 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15152 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15153 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15154 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15155 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15156 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15157 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15158 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_M0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15159 (_entity (((ns 0))((ns 0))))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 15161 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 15161 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 15161 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 15162 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 15162 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 15162 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 15163 (_entity (_in ))))
		(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 15163 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15172 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15173 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15174 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15175 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15176 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15177 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15178 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal OFX0_out ~extieee.std_logic_1164.STD_LOGIC 0 15179 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 15181 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_s_out_1_1_6_SLICE_59_SR_16_0_s_out_1_1_6_SLICE_59_K1_H1 ~extieee.std_logic_1164.STD_LOGIC 0 15183 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_s_out_1_1_6_SLICE_59_SR_16_0_s_out_1_1_6_GATE_H0 ~extieee.std_logic_1164.STD_LOGIC 0 15184 (_architecture (_uni ))))
		(_variable (_internal OFX0_zd ~extieee.std_logic_1164.STD_LOGIC 0 15229 (_process 0 ((i 1)))))
		(_variable (_internal OFX0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15230 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 7 0 15227 (_process (_simple)(_target(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(811091535 )
	)
	(_model . Structure 8 -1
	)
)
V 000050 55 10006         1384067434065 Structure
(_unit VHDL (sr_16_0_s_out_1_1_3_slice_60 0 15277 (structure 0 15308 ))
	(_version va7)
	(_time 1384067434066 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 57035c55520355445e5c410e505457520150545201)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269090)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40038
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15328 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15328 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15328 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15328 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15329 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 15325 (_entity (_out ))))
			)
		)
		(lut40040
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15336 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15336 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15336 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15336 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15337 (_entity (_out ))))
			)
		)
		(selmux2
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 15332 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 15332 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 15332 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15333 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_3_SLICE_60_K1 0 15340 (_component lut40038 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(SR_16_0_s_out_1_1_3_SLICE_60_SR_16_0_s_out_1_1_3_SLICE_60_K1_H1))
		)
		(_use (_entity . lut40038)
		)
	)
	(_instantiation DRIVEGND 0 15344 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_3_GATE 0 15346 (_component lut40040 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(SR_16_0_s_out_1_1_3_SLICE_60_SR_16_0_s_out_1_1_3_GATE_H0))
		)
		(_use (_entity . lut40040)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_3_SLICE_60_K0K1MUX 0 15349 (_component selmux2 )
		(_port
			((D0)(SR_16_0_s_out_1_1_3_SLICE_60_SR_16_0_s_out_1_1_3_GATE_H0))
			((D1)(SR_16_0_s_out_1_1_3_SLICE_60_SR_16_0_s_out_1_1_3_SLICE_60_K1_H1))
			((SD)(M0_ipd))
			((Z)(OFX0_out))
		)
		(_use (_entity . selmux2)
		)
	)
	(_block WireDelay 0 15355 
		(_object
			(_process
				(line__15357(_architecture 0 0 15357 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__15358(_architecture 1 0 15358 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__15359(_architecture 2 0 15359 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__15360(_architecture 3 0 15360 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__15361(_architecture 4 0 15361 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__15362(_architecture 5 0 15362 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
				(line__15363(_architecture 6 0 15363 (_procedure_call (_simple)(_target(14))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 15280 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 15281 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 15282 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 15283 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 15283 (_entity (_string \"SR_16_0_s_out_1_1_3_SLICE_60"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15285 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15286 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15287 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15288 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15289 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15290 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15291 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15292 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15293 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15294 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15295 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15296 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15297 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_M0_OFX0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15298 (_entity (((ns 0))((ns 0))))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 15300 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 15300 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 15300 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 15301 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 15301 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 15301 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 15302 (_entity (_in ))))
		(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 15302 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15311 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15312 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15313 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15314 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15315 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15316 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15317 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal OFX0_out ~extieee.std_logic_1164.STD_LOGIC 0 15318 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 15320 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_s_out_1_1_3_SLICE_60_SR_16_0_s_out_1_1_3_SLICE_60_K1_H1 ~extieee.std_logic_1164.STD_LOGIC 0 15322 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_s_out_1_1_3_SLICE_60_SR_16_0_s_out_1_1_3_GATE_H0 ~extieee.std_logic_1164.STD_LOGIC 0 15323 (_architecture (_uni ))))
		(_variable (_internal OFX0_zd ~extieee.std_logic_1164.STD_LOGIC 0 15368 (_process 0 ((i 1)))))
		(_variable (_internal OFX0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15369 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 7 0 15366 (_process (_simple)(_target(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(811091535 )
	)
	(_model . Structure 8 -1
	)
)
V 000050 55 2539          1384067434072 Structure
(_unit VHDL (lut40041 0 15416 (structure 0 15424 ))
	(_version va7)
	(_time 1384067434073 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 57020c555501074452564708065453545651045052)
	(_entity
		(_time 1384067269101)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 15426 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1110110010100000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1110110010100000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15417 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15417 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15417 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15417 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15418 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2539          1384067434078 Structure
(_unit VHDL (lut40042 0 15437 (structure 0 15445 ))
	(_version va7)
	(_time 1384067434079 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 66333d676530367563677639376562656460356163)
	(_entity
		(_time 1384067269108)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 15447 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1101110111011101"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1101110111011101"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15438 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15438 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15438 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15438 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15439 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 8719          1384067434084 Structure
(_unit VHDL (sr_16_0_slice_61 0 15458 (structure 0 15487 ))
	(_version va7)
	(_time 1384067434085 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 66326d67623264756037703f616566633061656035)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269114)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40041
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15504 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15504 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15504 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15504 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15505 (_entity (_out ))))
			)
		)
		(lut40042
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15508 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15508 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15508 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15508 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15509 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 15501 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_next_state_0_o3_4 0 15512 (_component lut40041 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40041)
		)
	)
	(_instantiation SR_16_0_next_state_0_o3_RNIOPGI_4 0 15514 (_component lut40042 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40042)
		)
	)
	(_instantiation DRIVEGND 0 15516 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 15520 
		(_object
			(_process
				(line__15522(_architecture 0 0 15522 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__15523(_architecture 1 0 15523 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__15524(_architecture 2 0 15524 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__15525(_architecture 3 0 15525 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__15526(_architecture 4 0 15526 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__15527(_architecture 5 0 15527 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 15461 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 15462 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 15463 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 15464 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 15464 (_entity (_string \"SR_16_0_SLICE_61"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15466 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15467 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15468 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15469 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15470 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15471 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15472 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15473 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15474 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15475 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15476 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15477 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 15479 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 15479 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 15479 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 15480 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 15480 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 15480 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 15481 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 15481 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15490 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15491 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15492 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15493 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15494 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15495 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 15496 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 15497 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 15499 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 15532 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15533 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 15534 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15535 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 15530 (_process (_simple)(_target(6)(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 9510          1384067434094 Structure
(_unit VHDL (sr_16_0_slice_62 0 15584 (structure 0 15618 ))
	(_version va7)
	(_time 1384067434095 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 76227d76722274657f71602f717576732071757025)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269125)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40023
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15633 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15633 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15633 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15633 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15634 (_entity (_out ))))
			)
		)
		(lut40027
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15637 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15637 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15637 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15637 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15638 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_state_next6lto30_i_a2_22 0 15641 (_component lut40023 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40023)
		)
	)
	(_instantiation SR_16_0_shift_state_next6lto30_i_a2_28 0 15643 (_component lut40027 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40027)
		)
	)
	(_block WireDelay 0 15647 
		(_object
			(_process
				(line__15649(_architecture 0 0 15649 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__15650(_architecture 1 0 15650 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__15651(_architecture 2 0 15651 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__15652(_architecture 3 0 15652 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__15653(_architecture 4 0 15653 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__15654(_architecture 5 0 15654 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__15655(_architecture 6 0 15655 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__15656(_architecture 7 0 15656 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 15587 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 15588 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 15589 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 15590 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 15590 (_entity (_string \"SR_16_0_SLICE_62"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15592 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15593 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15594 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15595 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15596 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15597 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15598 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15599 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15600 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15601 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15602 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15603 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15604 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15605 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15606 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15607 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 15609 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 15609 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 15609 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 15610 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 15610 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 15610 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 15611 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 15611 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 15611 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 15612 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15621 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15622 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15623 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15624 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15625 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15626 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15627 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15628 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 15629 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 15630 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 15661 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15662 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 15663 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15664 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 15659 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 2539          1384067434102 Structure
(_unit VHDL (lut40043 0 15719 (structure 0 15727 ))
	(_version va7)
	(_time 1384067434103 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 76232d767520266573776629277572757570257173)
	(_entity
		(_time 1384067269134)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 15729 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000000100000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000000100000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15720 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15720 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15720 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15720 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15721 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9510          1384067434112 Structure
(_unit VHDL (sr_16_0_slice_63 0 15740 (structure 0 15774 ))
	(_version va7)
	(_time 1384067434113 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 86d28d8982d284958f8190df81858683d0818580d5)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269141)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40023
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15789 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15789 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15789 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15789 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15790 (_entity (_out ))))
			)
		)
		(lut40043
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15793 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15793 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15793 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15793 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15794 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_state_next6lto30_i_a2_16 0 15797 (_component lut40023 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40023)
		)
	)
	(_instantiation SR_16_0_shift_state_next6lto30_i_a2_23 0 15799 (_component lut40043 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40043)
		)
	)
	(_block WireDelay 0 15803 
		(_object
			(_process
				(line__15805(_architecture 0 0 15805 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__15806(_architecture 1 0 15806 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__15807(_architecture 2 0 15807 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__15808(_architecture 3 0 15808 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__15809(_architecture 4 0 15809 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__15810(_architecture 5 0 15810 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__15811(_architecture 6 0 15811 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__15812(_architecture 7 0 15812 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 15743 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 15744 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 15745 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 15746 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 15746 (_entity (_string \"SR_16_0_SLICE_63"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15748 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15749 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15750 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15751 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15752 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15753 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15754 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15755 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15756 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15757 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15758 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15759 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15760 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15761 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15762 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15763 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 15765 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 15765 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 15765 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 15766 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 15766 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 15766 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 15767 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 15767 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 15767 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 15768 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15777 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15778 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15779 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15780 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15781 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15782 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15783 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15784 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 15785 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 15786 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 15817 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15818 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 15819 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15820 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 15815 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 2539          1384067434120 Structure
(_unit VHDL (lut40044 0 15875 (structure 0 15883 ))
	(_version va7)
	(_time 1384067434121 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 86d3dd8985d0d695838796d9d78582858280d58183)
	(_entity
		(_time 1384067269152)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 15885 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0000001000000010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0000001000000010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15876 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15876 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15876 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15876 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15877 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2539          1384067434126 Structure
(_unit VHDL (lut40045 0 15896 (structure 0 15904 ))
	(_version va7)
	(_time 1384067434127 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 95c0ce9b95c3c586909485cac49691969093c69290)
	(_entity
		(_time 1384067269159)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 15906 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1010101110101011"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1010101110101011"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15897 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15897 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15897 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15897 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15898 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 8712          1384067434135 Structure
(_unit VHDL (sr_16_0_slice_64 0 15917 (structure 0 15946 ))
	(_version va7)
	(_time 1384067434136 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 95c19e9b92c1978693c483cc92969590c3929693c6)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269165)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40044
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15963 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15963 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15963 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15963 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15964 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 15960 (_entity (_out ))))
			)
		)
		(lut40045
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 15967 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 15967 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 15967 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 15967 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 15968 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_un1_spi_packet_1 0 15971 (_component lut40044 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40044)
		)
	)
	(_instantiation DRIVEGND 0 15973 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_un8_spi_packet_i_89 0 15975 (_component lut40045 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40045)
		)
	)
	(_block WireDelay 0 15979 
		(_object
			(_process
				(line__15981(_architecture 0 0 15981 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__15982(_architecture 1 0 15982 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__15983(_architecture 2 0 15983 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__15984(_architecture 3 0 15984 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__15985(_architecture 4 0 15985 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__15986(_architecture 5 0 15986 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 15920 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 15921 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 15922 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 15923 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 15923 (_entity (_string \"SR_16_0_SLICE_64"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15925 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15926 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15927 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15928 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15929 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15930 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15931 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15932 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15933 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15934 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15935 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 15936 (_entity (((ns 0))((ns 0))))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 15938 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 15938 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 15938 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 15939 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 15939 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 15939 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 15940 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 15940 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15949 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15950 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15951 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15952 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15953 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 15954 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 15955 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 15956 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 15958 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 15991 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15992 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 15993 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 15994 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 15989 (_process (_simple)(_target(6)(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 2539          1384067434142 Structure
(_unit VHDL (lut40046 0 16043 (structure 0 16051 ))
	(_version va7)
	(_time 1384067434143 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code a5f0fef3a5f3f5b6a0a4b5faf4a6a1a6a3a3f6a2a0)
	(_entity
		(_time 1384067269177)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 16053 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0101011101010101"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0101011101010101"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16044 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16044 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 16044 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16044 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16045 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 17433         1384067434152 Structure
(_unit VHDL (sr_16_0_slice_65 0 16064 (structure 0 16114 ))
	(_version va7)
	(_time 1384067434153 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code b4e0bfe1b2e0b6a7b5b6b2b8f2ebe5b1e2b3b7b2e7b2bd)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269188)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40044
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16152 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16152 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 16152 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16152 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16153 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 16141 (_entity (_out ))))
			)
		)
		(lut40046
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16156 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16156 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 16156 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16156 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16157 (_entity (_out ))))
			)
		)
		(vmuxregsre0026
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 16147 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 16147 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 16147 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 16148 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 16148 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 16148 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 16149 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 16138 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 16144 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16144 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_current_state_ns_i_a3_1_4 0 16160 (_component lut40044 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40044)
		)
	)
	(_instantiation DRIVEGND 0 16162 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_rst_counter_0_sqmuxa_i 0 16164 (_component lut40046 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40046)
		)
	)
	(_instantiation SR_16_0_rst_count 0 16166 (_component vmuxregsre0026 )
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_NOTIN))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0026)
		)
	)
	(_instantiation DRIVEVCC 0 16169 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLK_INVERTERIN 0 16171 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLK_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_block WireDelay 0 16175 
		(_object
			(_process
				(line__16177(_architecture 0 0 16177 (_procedure_call (_simple)(_target(13))(_sensitivity(0)))))
				(line__16178(_architecture 1 0 16178 (_procedure_call (_simple)(_target(14))(_sensitivity(1)))))
				(line__16179(_architecture 2 0 16179 (_procedure_call (_simple)(_target(15))(_sensitivity(2)))))
				(line__16180(_architecture 3 0 16180 (_procedure_call (_simple)(_target(16))(_sensitivity(3)))))
				(line__16181(_architecture 4 0 16181 (_procedure_call (_simple)(_target(17))(_sensitivity(4)))))
				(line__16182(_architecture 5 0 16182 (_procedure_call (_simple)(_target(18))(_sensitivity(5)))))
				(line__16183(_architecture 6 0 16183 (_procedure_call (_simple)(_target(19))(_sensitivity(6)))))
				(line__16184(_architecture 7 0 16184 (_procedure_call (_simple)(_target(20))(_sensitivity(7)))))
				(line__16185(_architecture 8 0 16185 (_procedure_call (_simple)(_target(22))(_sensitivity(8)))))
				(line__16186(_architecture 9 0 16186 (_procedure_call (_simple)(_target(24))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 16190 
		(_object
			(_process
				(line__16192(_architecture 10 0 16192 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__16193(_architecture 11 0 16193 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__16194(_architecture 12 0 16194 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 16067 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 16068 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 16069 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 16070 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 16070 (_entity (_string \"SR_16_0_SLICE_65"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16072 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16073 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16074 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16075 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16076 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16077 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16078 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16079 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 16080 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 16081 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16082 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16083 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16084 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16085 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16086 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16087 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16088 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16089 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 16090 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16091 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16092 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 16093 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16094 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16095 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 16096 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 16097 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16098 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M0_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16099 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 16100 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16101 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16102 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 16104 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 16104 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 16104 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 16105 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 16105 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 16105 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 16106 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 16106 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 16106 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16107 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 16107 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 16107 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 16108 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16117 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16118 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16119 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16120 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16121 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16122 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16123 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16124 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_dly ~extieee.std_logic_1164.STD_LOGIC 0 16125 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16126 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 16127 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16128 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 16129 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 16130 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 16131 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 16132 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 16134 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 16135 (_architecture (_uni ))))
		(_signal (_internal CLK_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 16136 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 16199 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16200 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 16201 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16202 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 16203 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16204 (_process 0 )))
		(_variable (_internal tviol_M0_CLK ~extieee.std_logic_1164.X01 0 16206 (_process 0 ((i 2)))))
		(_variable (_internal M0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 16207 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 16208 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 16209 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 16210 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 16211 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 16212 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 16213 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 16197 (_process (_simple)(_target(10)(11)(12))(_sensitivity(13)(14)(15)(16)(17)(18)(19)(21)(23)(25)(26)(27)(28))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(12365 )
		(4934723 )
		(5395276 )
		(12358 )
		(12369 )
		(12614 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 2539          1384067434173 Structure
(_unit VHDL (lut40047 0 16332 (structure 0 16340 ))
	(_version va7)
	(_time 1384067434174 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code c4919f90c59294d7c1c5d49b95c7c0c7c3c297c3c1)
	(_entity
		(_time 1384067269205)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 16342 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111110011111110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111110011111110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16333 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16333 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 16333 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16333 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16334 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 8721          1384067434186 Structure
(_unit VHDL (sr_16_0_slice_66 0 16353 (structure 0 16382 ))
	(_version va7)
	(_time 1384067434187 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code d480df87d280d6c7d285c28dd3d7d4d182d3d7d287)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269216)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40022
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16399 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16399 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 16399 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16399 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16400 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 16396 (_entity (_out ))))
			)
		)
		(lut40047
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16403 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16403 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 16403 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16403 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16404 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_un8_spi_packet_i_a2_83 0 16407 (_component lut40022 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40022)
		)
	)
	(_instantiation DRIVEGND 0 16409 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation SR_16_0_current_state_ns_i_1_4 0 16411 (_component lut40047 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40047)
		)
	)
	(_block WireDelay 0 16415 
		(_object
			(_process
				(line__16417(_architecture 0 0 16417 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__16418(_architecture 1 0 16418 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__16419(_architecture 2 0 16419 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__16420(_architecture 3 0 16420 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__16421(_architecture 4 0 16421 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__16422(_architecture 5 0 16422 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 16356 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 16357 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 16358 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 16359 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 16359 (_entity (_string \"SR_16_0_SLICE_66"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16361 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16362 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16363 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16364 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16365 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16366 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16367 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16368 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16369 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16370 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16371 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16372 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 16374 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 16374 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 16374 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 16375 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 16375 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 16375 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 16376 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 16376 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16385 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16386 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16387 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16388 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16389 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16390 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 16391 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 16392 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 16394 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 16427 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16428 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 16429 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16430 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 16425 (_process (_simple)(_target(6)(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 9042          1384067434211 Structure
(_unit VHDL (sr_16_0_slice_67 0 16479 (structure 0 16513 ))
	(_version va7)
	(_time 1384067434212 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code e3b7e8b1e2b7e1f0eae0f5bae4e0e3e6b5e4e0e5b0)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269226)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40023
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16528 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16528 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 16528 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16528 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16529 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_state_next6lto30_i_a2_20 0 16532 (_component lut40023 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40023)
		)
	)
	(_instantiation SR_16_0_shift_state_next6lto30_i_a2_21 0 16534 (_component lut40023 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40023)
		)
	)
	(_block WireDelay 0 16538 
		(_object
			(_process
				(line__16540(_architecture 0 0 16540 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__16541(_architecture 1 0 16541 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__16542(_architecture 2 0 16542 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__16543(_architecture 3 0 16543 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__16544(_architecture 4 0 16544 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__16545(_architecture 5 0 16545 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__16546(_architecture 6 0 16546 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__16547(_architecture 7 0 16547 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 16482 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 16483 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 16484 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 16485 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 16485 (_entity (_string \"SR_16_0_SLICE_67"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16487 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16488 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16489 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16490 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16491 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16492 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16493 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16494 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16495 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16496 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16497 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16498 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16499 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16500 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16501 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16502 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 16504 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 16504 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 16504 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 16505 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 16505 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 16505 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 16506 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 16506 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 16506 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 16507 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16516 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16517 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16518 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16519 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16520 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16521 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16522 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16523 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 16524 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 16525 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 16552 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16553 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 16554 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16555 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 16550 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 9042          1384067434222 Structure
(_unit VHDL (sr_16_0_slice_68 0 16610 (structure 0 16644 ))
	(_version va7)
	(_time 1384067434223 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code f3a7f8a2f2a7f1e0faf0e5aaf4f0f3f6a5f4f0f5a0)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269242)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40023
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 16659 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 16659 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 16659 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 16659 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16660 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_shift_state_next6lto30_i_a2_17 0 16663 (_component lut40023 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40023)
		)
	)
	(_instantiation SR_16_0_shift_state_next6lto30_i_a2_18 0 16665 (_component lut40023 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40023)
		)
	)
	(_block WireDelay 0 16669 
		(_object
			(_process
				(line__16671(_architecture 0 0 16671 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__16672(_architecture 1 0 16672 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__16673(_architecture 2 0 16673 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__16674(_architecture 3 0 16674 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__16675(_architecture 4 0 16675 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__16676(_architecture 5 0 16676 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__16677(_architecture 6 0 16677 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__16678(_architecture 7 0 16678 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 16613 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 16614 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 16615 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 16616 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 16616 (_entity (_string \"SR_16_0_SLICE_68"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16618 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16619 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16620 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16621 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16622 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16623 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16624 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16625 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16626 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16627 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16628 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16629 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16630 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16631 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16632 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16633 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 16635 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 16635 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 16635 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 16636 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 16636 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 16636 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 16637 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 16637 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 16637 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 16638 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16647 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16648 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16649 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16650 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16651 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16652 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16653 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16654 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 16655 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 16656 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 16683 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16684 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 16685 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16686 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 16681 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 1664          1384067434234 Structure
(_unit VHDL (xo2iobuf 0 16741 (structure 0 16748 ))
	(_version va7)
	(_time 1384067434235 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 02560304565054140a0444585105070404050a0454)
	(_entity
		(_time 1384067269252)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.obzpd
			(_object
				(_port (_internal i ~extieee.std_logic_1164.STD_LOGIC 1 1665 (_entity (_in ((i 1))))))
				(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 1 1666 (_entity (_in ((i 1))))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 1 1667 (_entity (_out ))))
			)
		)
	)
	(_instantiation INST5 0 16750 (_component .machxo2.components.obzpd )
		(_port
			((i)(I))
			((t)(T))
			((o)(PAD))
		)
		(_use (_entity machxo2 obzpd)
			(_port
				((i)(i))
				((t)(t))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 16742 (_entity (_in ))))
		(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 16742 (_entity (_in ))))
		(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 16742 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 4637          1384067434242 Structure
(_unit VHDL (sclkb 0 16760 (structure 0 16777 ))
	(_version va7)
	(_time 1384067434243 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 025608040355051454021059500401045104500400)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269264)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 16788 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 16788 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 16788 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 16785 (_entity (_out ))))
			)
		)
	)
	(_instantiation sclk_pad 0 16791 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(sclkS_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 16793 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 16797 
		(_object
			(_process
				(line__16799(_architecture 0 0 16799 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 16763 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 16764 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 16765 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 16766 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 16766 (_entity (_string \"sclkB"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 16768 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_sclkS ~extvital2000.VITAL_Timing.VitalDelayType01 0 16769 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 16771 (_entity (_in ))))
		(_port (_internal sclkS ~extieee.std_logic_1164.STD_LOGIC 0 16771 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16780 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal sclkS_out ~extieee.std_logic_1164.STD_LOGIC 0 16781 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 16783 (_architecture (_uni ))))
		(_variable (_internal sclkS_zd ~extieee.std_logic_1164.STD_LOGIC 0 16803 (_process 0 ((i 1)))))
		(_variable (_internal sclkS_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16804 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 16802 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1802265459 83 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 1462          1384067434250 Structure
(_unit VHDL (xo2iobuf0048 0 16833 (structure 0 16840 ))
	(_version va7)
	(_time 1384067434251 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 12461315464044041a145448411517141411121112)
	(_entity
		(_time 1384067269276)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.ibpd
			(_object
				(_port (_internal i ~extieee.std_logic_1164.STD_LOGIC 1 1626 (_entity (_in ((i 1))))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 1 1627 (_entity (_out ))))
			)
		)
	)
	(_instantiation INST1 0 16842 (_component .machxo2.components.ibpd )
		(_port
			((i)(PAD))
			((o)(Z))
		)
		(_use (_entity machxo2 ibpd)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16834 (_entity (_out ))))
		(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 16834 (_entity (_in ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 5150          1384067434258 Structure
(_unit VHDL (clkb 0 16852 (structure 0 16872 ))
	(_version va7)
	(_time 1384067434259 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 124718154345140415150148101440141014111441)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269283)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0048
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 16879 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 16879 (_entity (_in ))))
			)
		)
	)
	(_instantiation clk_pad 0 16882 (_component xo2iobuf0048 )
		(_port
			((Z)(PADDI_out))
			((PAD)(clkS_ipd))
		)
		(_use (_entity . xo2iobuf0048)
		)
	)
	(_block WireDelay 0 16886 
		(_object
			(_process
				(line__16888(_architecture 0 0 16888 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 16855 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 16856 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 16857 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 16858 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 16858 (_entity (_string \"clkB"\))))
		(_generic (_internal tipd_clkS ~extvital2000.VITAL_Timing.VitalDelayType01 0 16860 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_clkS_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 16861 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_clkS ~extvital2000.VITAL_Timing.VitalDelayType 0 16862 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_clkS_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16863 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_clkS_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 16864 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 16866 (_entity (_out )(_param_out))))
		(_port (_internal clkS ~extieee.std_logic_1164.STD_LOGIC 0 16866 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 16875 (_architecture (_uni ((i 1))))))
		(_signal (_internal clkS_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16876 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 16892 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16893 (_process 0 )))
		(_variable (_internal tviol_clkS_clkS ~extieee.std_logic_1164.X01 0 16895 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_clkS ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 16896 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 16891 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1399549027 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4645          1384067434272 Structure
(_unit VHDL (leds_7_b 0 16936 (structure 0 16953 ))
	(_version va7)
	(_time 1384067434273 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 22777826257572352521647d742774242024712427)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269295)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 16964 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 16964 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 16964 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 16961 (_entity (_out ))))
			)
		)
	)
	(_instantiation leds_pad_7 0 16967 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds7_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 16969 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 16973 
		(_object
			(_process
				(line__16975(_architecture 0 0 16975 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 16939 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 16940 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 16941 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 16942 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 16942 (_entity (_string \"leds_7_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 16944 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_leds7 ~extvital2000.VITAL_Timing.VitalDelayType01 0 16945 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 16947 (_entity (_in ))))
		(_port (_internal leds7 ~extieee.std_logic_1164.STD_LOGIC 0 16947 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 16956 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal leds7_out ~extieee.std_logic_1164.STD_LOGIC 0 16957 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 16959 (_architecture (_uni ))))
		(_variable (_internal leds7_zd ~extieee.std_logic_1164.STD_LOGIC 0 16979 (_process 0 ((i 1)))))
		(_variable (_internal leds7_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 16980 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 16978 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1935959404 55 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4645          1384067434280 Structure
(_unit VHDL (leds_6_b 0 17009 (structure 0 17026 ))
	(_version va7)
	(_time 1384067434281 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 31646b34356661263632776e663467373337623734)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269306)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 17037 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 17037 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 17037 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 17034 (_entity (_out ))))
			)
		)
	)
	(_instantiation leds_pad_6 0 17040 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds6_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 17042 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 17046 
		(_object
			(_process
				(line__17048(_architecture 0 0 17048 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 17012 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 17013 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 17014 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 17015 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 17015 (_entity (_string \"leds_6_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 17017 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_leds6 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17018 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 17020 (_entity (_in ))))
		(_port (_internal leds6 ~extieee.std_logic_1164.STD_LOGIC 0 17020 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17029 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal leds6_out ~extieee.std_logic_1164.STD_LOGIC 0 17030 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 17032 (_architecture (_uni ))))
		(_variable (_internal leds6_zd ~extieee.std_logic_1164.STD_LOGIC 0 17052 (_process 0 ((i 1)))))
		(_variable (_internal leds6_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17053 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 17051 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1935959404 54 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4645          1384067434292 Structure
(_unit VHDL (leds_5_b 0 17082 (structure 0 17099 ))
	(_version va7)
	(_time 1384067434293 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 31646b34356661263632776e653467373337623734)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269318)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 17110 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 17110 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 17110 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 17107 (_entity (_out ))))
			)
		)
	)
	(_instantiation leds_pad_5 0 17113 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds5_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 17115 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 17119 
		(_object
			(_process
				(line__17121(_architecture 0 0 17121 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 17085 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 17086 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 17087 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 17088 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 17088 (_entity (_string \"leds_5_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 17090 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_leds5 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17091 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 17093 (_entity (_in ))))
		(_port (_internal leds5 ~extieee.std_logic_1164.STD_LOGIC 0 17093 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17102 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal leds5_out ~extieee.std_logic_1164.STD_LOGIC 0 17103 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 17105 (_architecture (_uni ))))
		(_variable (_internal leds5_zd ~extieee.std_logic_1164.STD_LOGIC 0 17125 (_process 0 ((i 1)))))
		(_variable (_internal leds5_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17126 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 17124 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1935959404 53 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4645          1384067434302 Structure
(_unit VHDL (leds_4_b 0 17155 (structure 0 17172 ))
	(_version va7)
	(_time 1384067434303 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 41141b43451611564642071e144417474347124744)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269331)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 17183 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 17183 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 17183 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 17180 (_entity (_out ))))
			)
		)
	)
	(_instantiation leds_pad_4 0 17186 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds4_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 17188 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 17192 
		(_object
			(_process
				(line__17194(_architecture 0 0 17194 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 17158 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 17159 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 17160 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 17161 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 17161 (_entity (_string \"leds_4_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 17163 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_leds4 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17164 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 17166 (_entity (_in ))))
		(_port (_internal leds4 ~extieee.std_logic_1164.STD_LOGIC 0 17166 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17175 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal leds4_out ~extieee.std_logic_1164.STD_LOGIC 0 17176 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 17178 (_architecture (_uni ))))
		(_variable (_internal leds4_zd ~extieee.std_logic_1164.STD_LOGIC 0 17198 (_process 0 ((i 1)))))
		(_variable (_internal leds4_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17199 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 17197 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1935959404 52 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4645          1384067434311 Structure
(_unit VHDL (leds_3_b 0 17228 (structure 0 17245 ))
	(_version va7)
	(_time 1384067434312 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 50050a53550700475753160f025506565256035655)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269339)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 17256 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 17256 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 17256 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 17253 (_entity (_out ))))
			)
		)
	)
	(_instantiation leds_pad_3 0 17259 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds3_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 17261 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 17265 
		(_object
			(_process
				(line__17267(_architecture 0 0 17267 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 17231 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 17232 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 17233 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 17234 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 17234 (_entity (_string \"leds_3_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 17236 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_leds3 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17237 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 17239 (_entity (_in ))))
		(_port (_internal leds3 ~extieee.std_logic_1164.STD_LOGIC 0 17239 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17248 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal leds3_out ~extieee.std_logic_1164.STD_LOGIC 0 17249 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 17251 (_architecture (_uni ))))
		(_variable (_internal leds3_zd ~extieee.std_logic_1164.STD_LOGIC 0 17271 (_process 0 ((i 1)))))
		(_variable (_internal leds3_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17272 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 17270 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1935959404 51 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4645          1384067434323 Structure
(_unit VHDL (leds_2_b 0 17301 (structure 0 17318 ))
	(_version va7)
	(_time 1384067434324 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 60353a60653730776763263f336536666266336665)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269348)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 17329 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 17329 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 17329 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 17326 (_entity (_out ))))
			)
		)
	)
	(_instantiation leds_pad_2 0 17332 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds2_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 17334 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 17338 
		(_object
			(_process
				(line__17340(_architecture 0 0 17340 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 17304 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 17305 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 17306 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 17307 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 17307 (_entity (_string \"leds_2_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 17309 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_leds2 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17310 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 17312 (_entity (_in ))))
		(_port (_internal leds2 ~extieee.std_logic_1164.STD_LOGIC 0 17312 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17321 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal leds2_out ~extieee.std_logic_1164.STD_LOGIC 0 17322 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 17324 (_architecture (_uni ))))
		(_variable (_internal leds2_zd ~extieee.std_logic_1164.STD_LOGIC 0 17344 (_process 0 ((i 1)))))
		(_variable (_internal leds2_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17345 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 17343 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1935959404 50 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4645          1384067434332 Structure
(_unit VHDL (leds_1_b 0 17374 (structure 0 17391 ))
	(_version va7)
	(_time 1384067434333 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 60353a60653730776763263f306536666266336665)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269363)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 17402 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 17402 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 17402 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 17399 (_entity (_out ))))
			)
		)
	)
	(_instantiation leds_pad_1 0 17405 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds1_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 17407 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 17411 
		(_object
			(_process
				(line__17413(_architecture 0 0 17413 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 17377 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 17378 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 17379 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 17380 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 17380 (_entity (_string \"leds_1_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 17382 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_leds1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17383 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 17385 (_entity (_in ))))
		(_port (_internal leds1 ~extieee.std_logic_1164.STD_LOGIC 0 17385 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17394 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal leds1_out ~extieee.std_logic_1164.STD_LOGIC 0 17395 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 17397 (_architecture (_uni ))))
		(_variable (_internal leds1_zd ~extieee.std_logic_1164.STD_LOGIC 0 17417 (_process 0 ((i 1)))))
		(_variable (_internal leds1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17418 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 17416 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1935959404 49 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4645          1384067434341 Structure
(_unit VHDL (leds_0_b 0 17447 (structure 0 17464 ))
	(_version va7)
	(_time 1384067434342 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 70252a71752720677773362f217526767276237675)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269376)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 17475 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 17475 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 17475 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 17472 (_entity (_out ))))
			)
		)
	)
	(_instantiation leds_pad_0 0 17478 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds0_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 17480 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 17484 
		(_object
			(_process
				(line__17486(_architecture 0 0 17486 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 17450 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 17451 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 17452 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 17453 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 17453 (_entity (_string \"leds_0_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 17455 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_leds0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 17456 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 17458 (_entity (_in ))))
		(_port (_internal leds0 ~extieee.std_logic_1164.STD_LOGIC 0 17458 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17467 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal leds0_out ~extieee.std_logic_1164.STD_LOGIC 0 17468 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 17470 (_architecture (_uni ))))
		(_variable (_internal leds0_zd ~extieee.std_logic_1164.STD_LOGIC 0 17490 (_process 0 ((i 1)))))
		(_variable (_internal leds0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17491 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 17489 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1935959404 48 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4655          1384067434354 Structure
(_unit VHDL (uart_txb 0 17520 (structure 0 17537 ))
	(_version va7)
	(_time 1384067434355 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 70247c71712626677073362b257778767277757671)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269388)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 17548 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 17548 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 17548 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 17545 (_entity (_out ))))
			)
		)
	)
	(_instantiation uart_tx_pad 0 17551 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(uarttx_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 17553 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 17557 
		(_object
			(_process
				(line__17559(_architecture 0 0 17559 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 17523 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 17524 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 17525 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 17526 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 17526 (_entity (_string \"uart_txB"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 17528 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_uarttx ~extvital2000.VITAL_Timing.VitalDelayType01 0 17529 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 17531 (_entity (_in ))))
		(_port (_internal uarttx ~extieee.std_logic_1164.STD_LOGIC 0 17531 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17540 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal uarttx_out ~extieee.std_logic_1164.STD_LOGIC 0 17541 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 17543 (_architecture (_uni ))))
		(_variable (_internal uarttx_zd ~extieee.std_logic_1164.STD_LOGIC 0 17563 (_process 0 ((i 1)))))
		(_variable (_internal uarttx_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17564 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 17562 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1953653109 30836 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4619          1384067434362 Structure
(_unit VHDL (s_enb 0 17593 (structure 0 17610 ))
	(_version va7)
	(_time 1384067434363 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 7f2b757d7f282e692e7f6d242d7a29797a792a797d)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269398)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 17621 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 17621 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 17621 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 17618 (_entity (_out ))))
			)
		)
	)
	(_instantiation s_en_pad 0 17624 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(sen_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 17626 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 17630 
		(_object
			(_process
				(line__17632(_architecture 0 0 17632 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 17596 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 17597 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 17598 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 17599 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 17599 (_entity (_string \"s_enB"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 17601 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_sen ~extvital2000.VITAL_Timing.VitalDelayType01 0 17602 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 17604 (_entity (_in ))))
		(_port (_internal sen ~extieee.std_logic_1164.STD_LOGIC 0 17604 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17613 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal sen_out ~extieee.std_logic_1164.STD_LOGIC 0 17614 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 17616 (_architecture (_uni ))))
		(_variable (_internal sen_zd ~extieee.std_logic_1164.STD_LOGIC 0 17636 (_process 0 ((i 1)))))
		(_variable (_internal sen_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17637 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 17635 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(7234931 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4637          1384067434374 Structure
(_unit VHDL (mosib 0 17666 (structure 0 17683 ))
	(_version va7)
	(_time 1384067434375 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 8fdad2818fd9d899828f9dd58a89d9888c8986898d)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269408)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 17694 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 17694 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 17694 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 17691 (_entity (_out ))))
			)
		)
	)
	(_instantiation mosi_pad 0 17697 (_component xo2iobuf )
		(_port
			((I)(IOLDO_ipd))
			((T)(GNDI))
			((PAD)(mosiS_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 17699 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 17703 
		(_object
			(_process
				(line__17705(_architecture 0 0 17705 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 17669 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 17670 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 17671 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 17672 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 17672 (_entity (_string \"mosiB"\))))
		(_generic (_internal tipd_IOLDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 17674 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_IOLDO_mosiS ~extvital2000.VITAL_Timing.VitalDelayType01 0 17675 (_entity (((ns 0))((ns 0))))))
		(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 17677 (_entity (_in ))))
		(_port (_internal mosiS ~extieee.std_logic_1164.STD_LOGIC 0 17677 (_entity (_out )(_param_out))))
		(_signal (_internal IOLDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17686 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal mosiS_out ~extieee.std_logic_1164.STD_LOGIC 0 17687 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 17689 (_architecture (_uni ))))
		(_variable (_internal mosiS_zd ~extieee.std_logic_1164.STD_LOGIC 0 17709 (_process 0 ((i 1)))))
		(_variable (_internal mosiS_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17710 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 17708 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1769172845 83 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 2480          1384067434384 Structure
(_unit VHDL (mfflsre 0 17739 (structure 0 17747 ))
	(_version va7)
	(_time 1384067434385 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 8fdad281dfd8dd99dd8a9cd4dc898a89db89898989)
	(_entity
		(_time 1384067269420)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.fd1p3jx
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1555 1 634 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 1 636 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 637 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 1 638 (_entity (_in ((i 1))))))
				(_port (_internal pd ~extieee.std_logic_1164.STD_LOGIC 1 639 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 640 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 17749 (_component .machxo2.components.fd1p3jx )
		(_generic
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d)(D0))
			((sp)(SP))
			((ck)(CK))
			((pd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fd1p3jx)
			(_generic
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d)(d))
				((sp)(sp))
				((pd)(pd))
				((ck)(ck))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 17740 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 17740 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 17740 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 17741 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 17741 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1555 (machxo2 components ~STRING~1555)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 10214         1384067434396 Structure
(_unit VHDL (mosi_mgiol 0 17760 (structure 0 17790 ))
	(_version va7)
	(_time 1384067434397 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 9ecbc3919dc8c988c69bd8c49b9899989798c898cd)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269429)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(mfflsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 17810 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 17810 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 17810 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 17811 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 17811 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 17804 (_entity (_out ))))
			)
		)
		(inverter
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 17807 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 17807 (_entity (_out ))))
			)
		)
	)
	(_instantiation SR_16_0_s_outio 0 17814 (_component mfflsre )
		(_port
			((D0)(OPOS_dly))
			((SP)(VCCI))
			((CK)(CLKS_NOTIN))
			((LSR)(LSR_dly))
			((Q)(IOLDO_out))
		)
		(_use (_entity . mfflsre)
		)
	)
	(_instantiation DRIVEVCC 0 17817 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation CLKS_INVERTERIN 0 17819 (_component inverter )
		(_port
			((I)(CLK_dly))
			((Z)(CLKS_NOTIN))
		)
		(_use (_entity . inverter)
		)
	)
	(_block WireDelay 0 17823 
		(_object
			(_process
				(line__17825(_architecture 0 0 17825 (_procedure_call (_simple)(_target(5))(_sensitivity(1)))))
				(line__17826(_architecture 1 0 17826 (_procedure_call (_simple)(_target(7))(_sensitivity(2)))))
				(line__17827(_architecture 2 0 17827 (_procedure_call (_simple)(_target(9))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 17831 
		(_object
			(_process
				(line__17833(_architecture 3 0 17833 (_procedure_call (_simple)(_target(6))(_sensitivity(5)))))
				(line__17834(_architecture 4 0 17834 (_procedure_call (_simple)(_target(8))(_sensitivity(7)))))
				(line__17835(_architecture 5 0 17835 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 17763 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 17764 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 17765 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 17766 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 17766 (_entity (_string \"mosi_MGIOL"\))))
		(_generic (_internal tipd_OPOS ~extvital2000.VITAL_Timing.VitalDelayType01 0 17768 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 17769 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 17770 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_IOLDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 17771 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 17772 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17773 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17774 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 17775 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_OPOS_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 17776 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_OPOS_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17777 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_OPOS_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17778 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 17779 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17780 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17781 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 17783 (_entity (_out )(_param_out))))
		(_port (_internal OPOS ~extieee.std_logic_1164.STD_LOGIC 0 17783 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 17783 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17784 (_entity (_in ))))
		(_signal (_internal IOLDO_out ~extieee.std_logic_1164.STD_LOGIC 0 17793 (_architecture (_uni ((i 1))))))
		(_signal (_internal OPOS_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17794 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal OPOS_dly ~extieee.std_logic_1164.STD_LOGIC 0 17795 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17796 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 17797 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17798 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 17799 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 17801 (_architecture (_uni ))))
		(_signal (_internal CLKS_NOTIN ~extieee.std_logic_1164.STD_LOGIC 0 17802 (_architecture (_uni ))))
		(_variable (_internal IOLDO_zd ~extieee.std_logic_1164.STD_LOGIC 0 17839 (_process 0 ((i 1)))))
		(_variable (_internal IOLDO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17840 (_process 0 )))
		(_variable (_internal tviol_OPOS_CLK ~extieee.std_logic_1164.X01 0 17842 (_process 0 ((i 2)))))
		(_variable (_internal OPOS_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 17843 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 17844 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 17845 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 17846 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 17847 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 17838 (_process (_simple)(_target(0))(_sensitivity(4)(6)(8)(10))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1397706831 )
		(4934723 )
		(5395276 )
		(1145851721 79 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 5150          1384067434407 Structure
(_unit VHDL (rstb 0 17923 (structure 0 17943 ))
	(_version va7)
	(_time 1384067434408 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code aefaa5f8f8f8feb8a9a8bcf5fca9aaa8aca9aca9ad)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269445)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0048
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 17950 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 17950 (_entity (_in ))))
			)
		)
	)
	(_instantiation rst_pad 0 17953 (_component xo2iobuf0048 )
		(_port
			((Z)(PADDI_out))
			((PAD)(rstS_ipd))
		)
		(_use (_entity . xo2iobuf0048)
		)
	)
	(_block WireDelay 0 17957 
		(_object
			(_process
				(line__17959(_architecture 0 0 17959 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 17926 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 17927 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 17928 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 17929 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 17929 (_entity (_string \"rstB"\))))
		(_generic (_internal tipd_rstS ~extvital2000.VITAL_Timing.VitalDelayType01 0 17931 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_rstS_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 17932 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_rstS ~extvital2000.VITAL_Timing.VitalDelayType 0 17933 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_rstS_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17934 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_rstS_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 17935 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 17937 (_entity (_out )(_param_out))))
		(_port (_internal rstS ~extieee.std_logic_1164.STD_LOGIC 0 17937 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 17946 (_architecture (_uni ((i 1))))))
		(_signal (_internal rstS_ipd ~extieee.std_logic_1164.STD_LOGIC 0 17947 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 17963 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 17964 (_process 0 )))
		(_variable (_internal tviol_rstS_rstS ~extieee.std_logic_1164.X01 0 17966 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_rstS ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 17967 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 17962 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1400140658 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 1810          1384067434419 Structure
(_unit VHDL (gsr5mode 0 18007 (structure 0 18014 ))
	(_version va7)
	(_time 1384067434420 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code beebb0ebe8e8e8adbabbfae4b9b8bab8bbb8b9b9bd)
	(_entity
		(_time 1384067269456)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 943 (_entity (_in ((i 1))))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 944 (_entity (_out ((i 1))))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_internal gsr ~extieee.std_logic_1164.STD_LOGIC 1 930 (_entity (_in ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 18017 (_component .machxo2.components.inv )
		(_port
			((a)(GSRP))
			((z)(GSRMODE))
		)
		(_use (_entity machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_instantiation INST20 0 18019 (_component .machxo2.components.gsr )
		(_port
			((gsr)(GSRMODE))
		)
		(_use (_entity machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_object
		(_port (_internal GSRP ~extieee.std_logic_1164.STD_LOGIC 0 18008 (_entity (_in ))))
		(_signal (_internal GSRMODE ~extieee.std_logic_1164.STD_LOGIC 0 18015 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2717          1384067434428 Structure
(_unit VHDL (gsr_instb 0 18029 (structure 0 18045 ))
	(_version va7)
	(_time 1384067434429 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code beebb0ebe8e8e8abebbca7e4bab9bdb9bab8bcb8b9)
	(_attribute vital vital_level0)
	(_entity
		(_time 1384067269463)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(GSR5MODE
			(_object
				(_port (_internal GSRP ~extieee.std_logic_1164.STD_LOGIC 0 18051 (_entity (_in ))))
			)
		)
	)
	(_instantiation GSR_INST_GSRMODE 0 18054 (_component GSR5MODE )
		(_port
			((GSRP)(GSRNET_ipd))
		)
		(_use (_entity . GSR5MODE)
		)
	)
	(_block WireDelay 0 18058 
		(_object
			(_process
				(line__18060(_architecture 0 0 18060 (_procedure_call (_simple)(_target(1))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 18032 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 18033 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 18034 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 18035 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 18035 (_entity (_string \"GSR_INSTB"\))))
		(_generic (_internal tipd_GSRNET ~extvital2000.VITAL_Timing.VitalDelayType01 0 18037 (_entity (((ns 0))((ns 0))))))
		(_port (_internal GSRNET ~extieee.std_logic_1164.STD_LOGIC 0 18039 (_entity (_in ))))
		(_signal (_internal GSRNET_ipd ~extieee.std_logic_1164.STD_LOGIC 0 18048 (_architecture (_uni ((i 1)))(_param_out))))
		(_process
			(VitalBehavior(_architecture 1 0 18063 (_process (_simple)(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 133226        1384067434490 Structure
(_unit VHDL (ap1220_controller_top 0 18084 (structure 0 18094 ))
	(_version va7)
	(_time 1384067434491 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\(\C:/lscc/diamond/2.2_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code fca9f4adafaea9effefbf6f9eca5fbfafffaaafaa9fbf8)
	(_entity
		(_time 1384067269472)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_component
		(SLICE_0
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18336 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18336 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18336 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18337 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18337 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18337 (_entity (_in ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18338 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18338 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18338 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_1
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18341 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18341 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18341 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18342 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18342 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18342 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_2
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18345 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18345 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18345 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18346 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18346 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18346 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18347 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18347 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18347 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18348 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18348 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_3
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18351 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18351 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18351 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18352 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18352 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18352 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18353 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18353 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18353 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18354 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18354 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_4
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18357 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18357 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18357 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18358 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18358 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18358 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18359 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18359 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18359 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18360 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18360 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_5
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18363 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18363 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18363 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18364 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18364 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18364 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18365 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18365 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18365 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18366 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18366 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_6
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18369 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18369 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18369 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18370 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18370 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18370 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18371 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18371 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18371 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18372 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18372 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_7
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18375 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18375 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18375 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18376 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18376 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18376 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18377 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18377 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18377 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18378 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18378 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_8
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18381 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18381 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18381 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18382 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18382 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18382 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18383 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18383 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18383 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18384 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18384 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_9
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18387 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18387 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18387 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18388 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18388 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18388 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18389 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18389 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18389 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18390 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18390 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_10
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18393 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18393 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18393 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18394 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18394 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18394 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18395 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18395 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18395 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18396 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18396 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_11
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18399 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18399 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18399 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18400 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18400 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18400 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18401 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18401 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18401 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18402 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18402 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_12
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18405 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18405 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18405 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18406 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18406 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18406 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18407 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18407 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18407 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18408 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18408 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_13
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18411 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18411 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18411 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18412 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18412 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18412 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18413 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18413 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18413 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18414 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18414 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_14
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18417 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18417 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18417 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18418 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18418 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18418 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18419 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18419 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18419 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18420 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18420 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_15
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18423 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18423 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18423 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18424 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18424 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18424 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18425 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18425 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18425 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18426 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18426 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_16
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18429 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18429 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18429 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18430 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18430 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18430 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18431 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18431 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18431 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18432 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18432 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_17
			(_object
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18435 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18435 (_entity (_out ))))
			)
		)
		(SLICE_18
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18438 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18438 (_entity (_in ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18438 (_entity (_out ))))
			)
		)
		(SLICE_19
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18441 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18441 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18441 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18442 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18442 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18442 (_entity (_out ))))
			)
		)
		(SLICE_20
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18445 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18445 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18445 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18446 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18446 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18446 (_entity (_out ))))
			)
		)
		(SLICE_21
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18449 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18449 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18449 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18450 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18450 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18450 (_entity (_out ))))
			)
		)
		(SLICE_22
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18453 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18453 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18453 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18454 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18454 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18454 (_entity (_out ))))
			)
		)
		(SLICE_23
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18457 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18457 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18457 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18458 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18458 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18458 (_entity (_out ))))
			)
		)
		(SLICE_24
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18461 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18461 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18461 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18462 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18462 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18462 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18463 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18463 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18463 (_entity (_out ))))
			)
		)
		(SLICE_25
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18466 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18466 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18466 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18467 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18467 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18467 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18468 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18468 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18468 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18469 (_entity (_out ))))
			)
		)
		(SLICE_26
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18472 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18472 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18472 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18473 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18473 (_entity (_out ))))
			)
		)
		(SLICE_27
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18476 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18476 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18476 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18477 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18477 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18477 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18478 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18478 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18478 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18479 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18479 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18479 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18480 (_entity (_out ))))
			)
		)
		(SLICE_28
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18483 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18483 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18483 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18484 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18484 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18484 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18485 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18485 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18485 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18486 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18486 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18486 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18487 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18487 (_entity (_out ))))
			)
		)
		(SLICE_29
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18490 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18490 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18490 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18491 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18491 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18491 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18492 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18492 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18492 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18493 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18493 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18493 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18494 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18494 (_entity (_out ))))
			)
		)
		(SLICE_30
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18497 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18497 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18497 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18498 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18498 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18498 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18499 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18499 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18499 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18500 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18500 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18500 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18501 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18501 (_entity (_out ))))
			)
		)
		(SLICE_31
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18504 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18504 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18504 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18505 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18505 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18505 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18506 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18506 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18506 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18507 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18507 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18507 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18508 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18508 (_entity (_out ))))
			)
		)
		(SLICE_32
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18511 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18511 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18511 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18512 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18512 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18512 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18513 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18513 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18513 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18514 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18514 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18514 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18515 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18515 (_entity (_out ))))
			)
		)
		(SLICE_33
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18518 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18518 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18518 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18519 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18519 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18519 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18520 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18520 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18520 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18521 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18521 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18521 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18522 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18522 (_entity (_out ))))
			)
		)
		(SLICE_34
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18525 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18525 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18525 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18526 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18526 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18526 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18527 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18527 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18527 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18528 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18528 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18528 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18529 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18529 (_entity (_out ))))
			)
		)
		(SLICE_35
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18532 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18532 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18532 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18533 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18533 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18533 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18534 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18534 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18534 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18535 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18535 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18535 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18536 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18536 (_entity (_out ))))
			)
		)
		(SLICE_36
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18539 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18539 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18539 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18540 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18540 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18540 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18541 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18541 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18541 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18542 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18542 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18542 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18543 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18543 (_entity (_out ))))
			)
		)
		(SLICE_37
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18546 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18546 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18546 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18547 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18547 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18547 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18548 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18548 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18548 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18549 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18549 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18549 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18550 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18550 (_entity (_out ))))
			)
		)
		(SLICE_38
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18553 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18553 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18553 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18554 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18554 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18554 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18555 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18555 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18555 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18556 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18556 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18556 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18557 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18557 (_entity (_out ))))
			)
		)
		(SLICE_39
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18560 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18560 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18560 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18561 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18561 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18561 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18562 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18562 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18562 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18563 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18563 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18563 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18564 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18564 (_entity (_out ))))
			)
		)
		(SLICE_40
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18567 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18567 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18567 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18568 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18568 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18568 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18569 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18569 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18569 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18570 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18570 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18570 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18571 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18571 (_entity (_out ))))
			)
		)
		(SLICE_41
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18574 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18574 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18574 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18575 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18575 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18575 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18576 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18576 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 18576 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18577 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18577 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18577 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18578 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 18578 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_42
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18581 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18581 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18581 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18582 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18582 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18582 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18583 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18583 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18583 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18584 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18584 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18584 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18585 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18585 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_43
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18588 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18588 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18588 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18589 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18589 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18589 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18590 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18590 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18590 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18591 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18591 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18591 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18592 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18592 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_44
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18595 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18595 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18595 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18596 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18596 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18596 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18597 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18597 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18597 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18598 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18598 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18598 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18599 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_45
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18602 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18602 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18602 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18603 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18603 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18603 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18604 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18604 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18604 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18605 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18605 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18605 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18606 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18606 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_46
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18609 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18609 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18609 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18610 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18610 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18610 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18611 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18611 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18611 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18612 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18612 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18612 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18613 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_47
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18616 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18616 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18616 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18617 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18617 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18617 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 18618 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18618 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18618 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18619 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18619 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18619 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_49
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18622 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18622 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18622 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18623 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18623 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18623 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18624 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18624 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18624 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18625 (_entity (_out ))))
			)
		)
		(SLICE_50
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18628 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 18628 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 18628 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18629 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18629 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18629 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18630 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_51
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18633 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18633 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18633 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18634 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18634 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18634 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18635 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18635 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18635 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18636 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18636 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18636 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18637 (_entity (_out ))))
			)
		)
		(SLICE_52
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18640 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18640 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18640 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18641 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18641 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18641 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18642 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18642 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18642 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 18643 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18643 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18643 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18644 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18644 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18644 (_entity (_out ))))
			)
		)
		(SLICE_53
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18647 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18647 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18647 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18648 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18648 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18648 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18649 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18649 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18649 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18650 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 18650 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18650 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18651 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18651 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18651 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18652 (_entity (_out ))))
			)
		)
		(SLICE_54
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18655 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18655 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18655 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18656 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18656 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18656 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18657 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 18657 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18657 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 18658 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18658 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18658 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18659 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18659 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 18659 (_entity (_out ))))
			)
		)
		(SLICE_55
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18662 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18662 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18662 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18663 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18663 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18663 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18664 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 18664 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18664 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18665 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18665 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18665 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_56
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18668 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18668 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18668 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 18669 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18669 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18669 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18670 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18670 (_entity (_out ))))
			)
		)
		(SR_16_0_s_out_1_1_10_SLICE_57
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18673 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18673 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18673 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18674 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18674 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 18674 (_entity (_in ))))
				(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 18675 (_entity (_out ))))
			)
		)
		(SR_16_0_s_out_1_1_15_SLICE_58
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18678 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18678 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18678 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18679 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18679 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18679 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 18680 (_entity (_in ))))
				(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 18680 (_entity (_out ))))
			)
		)
		(SR_16_0_s_out_1_1_6_SLICE_59
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18683 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18683 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18683 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18684 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18684 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18684 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 18685 (_entity (_in ))))
				(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 18685 (_entity (_out ))))
			)
		)
		(SR_16_0_s_out_1_1_3_SLICE_60
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18688 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18688 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18688 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18689 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18689 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18689 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 18690 (_entity (_in ))))
				(_port (_internal OFX0 ~extieee.std_logic_1164.STD_LOGIC 0 18690 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_61
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18693 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18693 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18693 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18694 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18694 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18694 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18695 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18695 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_62
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18698 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18698 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18698 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18699 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18699 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18699 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18700 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18700 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18700 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18701 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_63
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18704 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18704 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18704 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18705 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18705 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18705 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18706 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18706 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18706 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18707 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_64
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18710 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18710 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18710 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18711 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18711 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18711 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18712 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18712 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_65
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18715 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18715 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18715 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18716 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18716 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18716 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18717 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 18717 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 18717 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18718 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18718 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 18718 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18719 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_66
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18722 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18722 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18722 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18723 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18723 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18723 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18724 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18724 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_67
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18727 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18727 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18727 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18728 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18728 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18728 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18729 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18729 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18729 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18730 (_entity (_out ))))
			)
		)
		(SR_16_0_SLICE_68
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18733 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 18733 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 18733 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 18734 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18734 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 18734 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 18735 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 18735 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 18735 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 18736 (_entity (_out ))))
			)
		)
		(sclkB
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 18739 (_entity (_in ))))
				(_port (_internal sclkS ~extieee.std_logic_1164.STD_LOGIC 0 18739 (_entity (_out ))))
			)
		)
		(clkB
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 18742 (_entity (_out ))))
				(_port (_internal clkS ~extieee.std_logic_1164.STD_LOGIC 0 18742 (_entity (_in ))))
			)
		)
		(leds_7_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 18745 (_entity (_in ))))
				(_port (_internal leds7 ~extieee.std_logic_1164.STD_LOGIC 0 18745 (_entity (_out ))))
			)
		)
		(leds_6_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 18748 (_entity (_in ))))
				(_port (_internal leds6 ~extieee.std_logic_1164.STD_LOGIC 0 18748 (_entity (_out ))))
			)
		)
		(leds_5_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 18751 (_entity (_in ))))
				(_port (_internal leds5 ~extieee.std_logic_1164.STD_LOGIC 0 18751 (_entity (_out ))))
			)
		)
		(leds_4_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 18754 (_entity (_in ))))
				(_port (_internal leds4 ~extieee.std_logic_1164.STD_LOGIC 0 18754 (_entity (_out ))))
			)
		)
		(leds_3_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 18757 (_entity (_in ))))
				(_port (_internal leds3 ~extieee.std_logic_1164.STD_LOGIC 0 18757 (_entity (_out ))))
			)
		)
		(leds_2_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 18760 (_entity (_in ))))
				(_port (_internal leds2 ~extieee.std_logic_1164.STD_LOGIC 0 18760 (_entity (_out ))))
			)
		)
		(leds_1_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 18763 (_entity (_in ))))
				(_port (_internal leds1 ~extieee.std_logic_1164.STD_LOGIC 0 18763 (_entity (_out ))))
			)
		)
		(leds_0_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 18766 (_entity (_in ))))
				(_port (_internal leds0 ~extieee.std_logic_1164.STD_LOGIC 0 18766 (_entity (_out ))))
			)
		)
		(uart_txB
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 18769 (_entity (_in ))))
				(_port (_internal uarttx ~extieee.std_logic_1164.STD_LOGIC 0 18769 (_entity (_out ))))
			)
		)
		(s_enB
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 18772 (_entity (_in ))))
				(_port (_internal sen ~extieee.std_logic_1164.STD_LOGIC 0 18772 (_entity (_out ))))
			)
		)
		(mosiB
			(_object
				(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 18775 (_entity (_in ))))
				(_port (_internal mosiS ~extieee.std_logic_1164.STD_LOGIC 0 18775 (_entity (_out ))))
			)
		)
		(mosi_MGIOL
			(_object
				(_port (_internal IOLDO ~extieee.std_logic_1164.STD_LOGIC 0 18778 (_entity (_out ))))
				(_port (_internal OPOS ~extieee.std_logic_1164.STD_LOGIC 0 18778 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 18778 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18779 (_entity (_in ))))
			)
		)
		(rstB
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 18782 (_entity (_out ))))
				(_port (_internal rstS ~extieee.std_logic_1164.STD_LOGIC 0 18782 (_entity (_in ))))
			)
		)
		(GSR_INSTB
			(_object
				(_port (_internal GSRNET ~extieee.std_logic_1164.STD_LOGIC 0 18785 (_entity (_in ))))
			)
		)
		(.machxo2.components.vhi
			(_object
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 1462 (_entity (_out ((i 1))))))
			)
		)
		(.machxo2.components.pur
			(_object
				(_generic (_internal RST_PULSE ~extSTD.STANDARD.INTEGER 1 1352 (_entity -1 ((i 1)))))
				(_port (_internal pur ~extieee.std_logic_1164.STD_LOGIC 1 1354 (_entity (_in ((i 1))))))
			)
		)
	)
	(_instantiation SLICE_0I 0 18788 (_component SLICE_0 )
		(_port
			((B1)(count_32_bit_0))
			((A1)(N_83))
			((B0)(N_83))
			((DI1)(count_32_bit_s_0))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((F1)(count_32_bit_s_0))
			((Q1)(count_32_bit_0))
			((FCO)(count_32_bit_cry_0))
		)
		(_use (_entity . SLICE_0)
		)
	)
	(_instantiation SR_16_0_SLICE_1I 0 18792 (_component SR_16_0_SLICE_1 )
		(_port
			((A0)(SR_16_0_shift_count_i_31))
			((DI0)(SR_16_0_un2_shift_count_1))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_30))
			((F0)(SR_16_0_un2_shift_count_1))
			((Q0)(SR_16_0_shift_count_31))
		)
		(_use (_entity . SR_16_0_SLICE_1)
		)
	)
	(_instantiation SR_16_0_SLICE_2I 0 18796 (_component SR_16_0_SLICE_2 )
		(_port
			((A1)(SR_16_0_shift_count_30))
			((A0)(SR_16_0_shift_count_29))
			((DI1)(SR_16_0_un2_shift_count_2))
			((DI0)(SR_16_0_un2_shift_count_3))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_28))
			((F0)(SR_16_0_un2_shift_count_3))
			((Q0)(SR_16_0_shift_count_29))
			((F1)(SR_16_0_un2_shift_count_2))
			((Q1)(SR_16_0_shift_count_30))
			((FCO)(SR_16_0_un2_shift_count_cry_30))
		)
		(_use (_entity . SR_16_0_SLICE_2)
		)
	)
	(_instantiation SR_16_0_SLICE_3I 0 18803 (_component SR_16_0_SLICE_3 )
		(_port
			((A1)(SR_16_0_shift_count_28))
			((A0)(SR_16_0_shift_count_27))
			((DI1)(SR_16_0_un2_shift_count_4))
			((DI0)(SR_16_0_un2_shift_count_5))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_26))
			((F0)(SR_16_0_un2_shift_count_5))
			((Q0)(SR_16_0_shift_count_27))
			((F1)(SR_16_0_un2_shift_count_4))
			((Q1)(SR_16_0_shift_count_28))
			((FCO)(SR_16_0_un2_shift_count_cry_28))
		)
		(_use (_entity . SR_16_0_SLICE_3)
		)
	)
	(_instantiation SR_16_0_SLICE_4I 0 18810 (_component SR_16_0_SLICE_4 )
		(_port
			((A1)(SR_16_0_shift_count_26))
			((A0)(SR_16_0_shift_count_25))
			((DI1)(SR_16_0_un2_shift_count_6))
			((DI0)(SR_16_0_un2_shift_count_7))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_24))
			((F0)(SR_16_0_un2_shift_count_7))
			((Q0)(SR_16_0_shift_count_25))
			((F1)(SR_16_0_un2_shift_count_6))
			((Q1)(SR_16_0_shift_count_26))
			((FCO)(SR_16_0_un2_shift_count_cry_26))
		)
		(_use (_entity . SR_16_0_SLICE_4)
		)
	)
	(_instantiation SR_16_0_SLICE_5I 0 18817 (_component SR_16_0_SLICE_5 )
		(_port
			((A1)(SR_16_0_shift_count_24))
			((A0)(SR_16_0_shift_count_23))
			((DI1)(SR_16_0_un2_shift_count_8))
			((DI0)(SR_16_0_un2_shift_count_9))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_22))
			((F0)(SR_16_0_un2_shift_count_9))
			((Q0)(SR_16_0_shift_count_23))
			((F1)(SR_16_0_un2_shift_count_8))
			((Q1)(SR_16_0_shift_count_24))
			((FCO)(SR_16_0_un2_shift_count_cry_24))
		)
		(_use (_entity . SR_16_0_SLICE_5)
		)
	)
	(_instantiation SR_16_0_SLICE_6I 0 18824 (_component SR_16_0_SLICE_6 )
		(_port
			((A1)(SR_16_0_shift_count_22))
			((A0)(SR_16_0_shift_count_21))
			((DI1)(SR_16_0_un2_shift_count_10))
			((DI0)(SR_16_0_un2_shift_count_11))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_20))
			((F0)(SR_16_0_un2_shift_count_11))
			((Q0)(SR_16_0_shift_count_21))
			((F1)(SR_16_0_un2_shift_count_10))
			((Q1)(SR_16_0_shift_count_22))
			((FCO)(SR_16_0_un2_shift_count_cry_22))
		)
		(_use (_entity . SR_16_0_SLICE_6)
		)
	)
	(_instantiation SR_16_0_SLICE_7I 0 18832 (_component SR_16_0_SLICE_7 )
		(_port
			((A1)(SR_16_0_shift_count_20))
			((A0)(SR_16_0_shift_count_19))
			((DI1)(SR_16_0_un2_shift_count_12))
			((DI0)(SR_16_0_un2_shift_count_13))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_18))
			((F0)(SR_16_0_un2_shift_count_13))
			((Q0)(SR_16_0_shift_count_19))
			((F1)(SR_16_0_un2_shift_count_12))
			((Q1)(SR_16_0_shift_count_20))
			((FCO)(SR_16_0_un2_shift_count_cry_20))
		)
		(_use (_entity . SR_16_0_SLICE_7)
		)
	)
	(_instantiation SR_16_0_SLICE_8I 0 18840 (_component SR_16_0_SLICE_8 )
		(_port
			((A1)(SR_16_0_shift_count_18))
			((A0)(SR_16_0_shift_count_17))
			((DI1)(SR_16_0_un2_shift_count_14))
			((DI0)(SR_16_0_un2_shift_count_15))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_16))
			((F0)(SR_16_0_un2_shift_count_15))
			((Q0)(SR_16_0_shift_count_17))
			((F1)(SR_16_0_un2_shift_count_14))
			((Q1)(SR_16_0_shift_count_18))
			((FCO)(SR_16_0_un2_shift_count_cry_18))
		)
		(_use (_entity . SR_16_0_SLICE_8)
		)
	)
	(_instantiation SR_16_0_SLICE_9I 0 18848 (_component SR_16_0_SLICE_9 )
		(_port
			((A1)(SR_16_0_shift_count_16))
			((A0)(SR_16_0_shift_count_15))
			((DI1)(SR_16_0_un2_shift_count_16))
			((DI0)(SR_16_0_un2_shift_count_17))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_14))
			((F0)(SR_16_0_un2_shift_count_17))
			((Q0)(SR_16_0_shift_count_15))
			((F1)(SR_16_0_un2_shift_count_16))
			((Q1)(SR_16_0_shift_count_16))
			((FCO)(SR_16_0_un2_shift_count_cry_16))
		)
		(_use (_entity . SR_16_0_SLICE_9)
		)
	)
	(_instantiation SR_16_0_SLICE_10I 0 18856 (_component SR_16_0_SLICE_10 )
		(_port
			((A1)(SR_16_0_shift_count_14))
			((A0)(SR_16_0_shift_count_13))
			((DI1)(SR_16_0_un2_shift_count_18))
			((DI0)(SR_16_0_un2_shift_count_19))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_12))
			((F0)(SR_16_0_un2_shift_count_19))
			((Q0)(SR_16_0_shift_count_13))
			((F1)(SR_16_0_un2_shift_count_18))
			((Q1)(SR_16_0_shift_count_14))
			((FCO)(SR_16_0_un2_shift_count_cry_14))
		)
		(_use (_entity . SR_16_0_SLICE_10)
		)
	)
	(_instantiation SR_16_0_SLICE_11I 0 18864 (_component SR_16_0_SLICE_11 )
		(_port
			((A1)(SR_16_0_shift_count_12))
			((A0)(SR_16_0_shift_count_11))
			((DI1)(SR_16_0_un2_shift_count_20))
			((DI0)(SR_16_0_un2_shift_count_21))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_10))
			((F0)(SR_16_0_un2_shift_count_21))
			((Q0)(SR_16_0_shift_count_11))
			((F1)(SR_16_0_un2_shift_count_20))
			((Q1)(SR_16_0_shift_count_12))
			((FCO)(SR_16_0_un2_shift_count_cry_12))
		)
		(_use (_entity . SR_16_0_SLICE_11)
		)
	)
	(_instantiation SR_16_0_SLICE_12I 0 18872 (_component SR_16_0_SLICE_12 )
		(_port
			((A1)(SR_16_0_shift_count_10))
			((A0)(SR_16_0_shift_count_9))
			((DI1)(SR_16_0_un2_shift_count_22))
			((DI0)(SR_16_0_un2_shift_count_23))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_8))
			((F0)(SR_16_0_un2_shift_count_23))
			((Q0)(SR_16_0_shift_count_9))
			((F1)(SR_16_0_un2_shift_count_22))
			((Q1)(SR_16_0_shift_count_10))
			((FCO)(SR_16_0_un2_shift_count_cry_10))
		)
		(_use (_entity . SR_16_0_SLICE_12)
		)
	)
	(_instantiation SR_16_0_SLICE_13I 0 18880 (_component SR_16_0_SLICE_13 )
		(_port
			((A1)(SR_16_0_shift_count_8))
			((A0)(SR_16_0_shift_count_7))
			((DI1)(SR_16_0_un2_shift_count_24))
			((DI0)(SR_16_0_un2_shift_count_25))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_6))
			((F0)(SR_16_0_un2_shift_count_25))
			((Q0)(SR_16_0_shift_count_7))
			((F1)(SR_16_0_un2_shift_count_24))
			((Q1)(SR_16_0_shift_count_8))
			((FCO)(SR_16_0_un2_shift_count_cry_8))
		)
		(_use (_entity . SR_16_0_SLICE_13)
		)
	)
	(_instantiation SR_16_0_SLICE_14I 0 18888 (_component SR_16_0_SLICE_14 )
		(_port
			((A1)(SR_16_0_shift_count_6))
			((A0)(SR_16_0_shift_count_5))
			((DI1)(SR_16_0_un2_shift_count_26))
			((DI0)(SR_16_0_un2_shift_count_27))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_4))
			((F0)(SR_16_0_un2_shift_count_27))
			((Q0)(SR_16_0_shift_count_5))
			((F1)(SR_16_0_un2_shift_count_26))
			((Q1)(SR_16_0_shift_count_6))
			((FCO)(SR_16_0_un2_shift_count_cry_6))
		)
		(_use (_entity . SR_16_0_SLICE_14)
		)
	)
	(_instantiation SR_16_0_SLICE_15I 0 18896 (_component SR_16_0_SLICE_15 )
		(_port
			((A1)(SR_16_0_shift_count_4))
			((A0)(SR_16_0_shift_count_3))
			((DI1)(SR_16_0_un2_shift_count_28))
			((DI0)(SR_16_0_un2_shift_count_29))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_2))
			((F0)(SR_16_0_un2_shift_count_29))
			((Q0)(SR_16_0_shift_count_3))
			((F1)(SR_16_0_un2_shift_count_28))
			((Q1)(SR_16_0_shift_count_4))
			((FCO)(SR_16_0_un2_shift_count_cry_4))
		)
		(_use (_entity . SR_16_0_SLICE_15)
		)
	)
	(_instantiation SR_16_0_SLICE_16I 0 18904 (_component SR_16_0_SLICE_16 )
		(_port
			((A1)(SR_16_0_shift_count_2))
			((A0)(SR_16_0_shift_count_1))
			((DI1)(SR_16_0_un2_shift_count_30))
			((DI0)(SR_16_0_un2_shift_count_31))
			((CLK)(clk_c))
			((FCI)(SR_16_0_un2_shift_count_cry_0))
			((F0)(SR_16_0_un2_shift_count_31))
			((Q0)(SR_16_0_shift_count_1))
			((F1)(SR_16_0_un2_shift_count_30))
			((Q1)(SR_16_0_shift_count_2))
			((FCO)(SR_16_0_un2_shift_count_cry_2))
		)
		(_use (_entity . SR_16_0_SLICE_16)
		)
	)
	(_instantiation SR_16_0_SLICE_17I 0 18912 (_component SR_16_0_SLICE_17 )
		(_port
			((A1)(SR_16_0_shift_count_0))
			((FCO)(SR_16_0_un2_shift_count_cry_0))
		)
		(_use (_entity . SR_16_0_SLICE_17)
		)
	)
	(_instantiation SLICE_18I 0 18914 (_component SLICE_18 )
		(_port
			((A0)(count_32_bit_30))
			((FCI)(un2_count_32_bit_0_data_tmp_14))
			((F1)(un2_count_32_bit_0_N_2))
		)
		(_use (_entity . SLICE_18)
		)
	)
	(_instantiation SLICE_19I 0 18917 (_component SLICE_19 )
		(_port
			((B1)(count_32_bit_29))
			((A1)(count_32_bit_28))
			((B0)(count_32_bit_27))
			((A0)(count_32_bit_26))
			((FCI)(un2_count_32_bit_0_data_tmp_12))
			((FCO)(un2_count_32_bit_0_data_tmp_14))
		)
		(_use (_entity . SLICE_19)
		)
	)
	(_instantiation SLICE_20I 0 18921 (_component SLICE_20 )
		(_port
			((B1)(count_32_bit_25))
			((A1)(count_32_bit_24))
			((B0)(count_32_bit_23))
			((A0)(count_32_bit_22))
			((FCI)(un2_count_32_bit_0_data_tmp_10))
			((FCO)(un2_count_32_bit_0_data_tmp_12))
		)
		(_use (_entity . SLICE_20)
		)
	)
	(_instantiation SLICE_21I 0 18925 (_component SLICE_21 )
		(_port
			((B1)(count_32_bit_21))
			((A1)(count_32_bit_20))
			((B0)(count_32_bit_19))
			((A0)(count_32_bit_18))
			((FCI)(un2_count_32_bit_0_data_tmp_8))
			((FCO)(un2_count_32_bit_0_data_tmp_10))
		)
		(_use (_entity . SLICE_21)
		)
	)
	(_instantiation SLICE_22I 0 18929 (_component SLICE_22 )
		(_port
			((B1)(count_32_bit_17))
			((A1)(count_32_bit_16))
			((B0)(count_32_bit_15))
			((A0)(count_32_bit_14))
			((FCI)(un2_count_32_bit_0_data_tmp_6))
			((FCO)(un2_count_32_bit_0_data_tmp_8))
		)
		(_use (_entity . SLICE_22)
		)
	)
	(_instantiation SLICE_23I 0 18933 (_component SLICE_23 )
		(_port
			((B1)(count_32_bit_13))
			((A1)(count_32_bit_12))
			((B0)(count_32_bit_11))
			((A0)(count_32_bit_10))
			((FCI)(un2_count_32_bit_0_data_tmp_4))
			((FCO)(un2_count_32_bit_0_data_tmp_6))
		)
		(_use (_entity . SLICE_23)
		)
	)
	(_instantiation SLICE_24I 0 18937 (_component SLICE_24 )
		(_port
			((C1)(idx_2))
			((B1)(count_32_bit_9))
			((A1)(count_32_bit_8))
			((D0)(un1_spi_packet_3))
			((C0)(count_32_bit_7))
			((B0)(count_32_bit_6))
			((A0)(un8_spi_packet_0_a2_92))
			((FCI)(un2_count_32_bit_0_data_tmp_2))
			((FCO)(un2_count_32_bit_0_data_tmp_4))
		)
		(_use (_entity . SLICE_24)
		)
	)
	(_instantiation SLICE_25I 0 18942 (_component SLICE_25 )
		(_port
			((D1)(idx_1))
			((C1)(idx_0))
			((B1)(count_32_bit_5))
			((A1)(count_32_bit_4))
			((D0)(un1_spi_packet_3))
			((C0)(count_32_bit_3))
			((B0)(count_32_bit_2))
			((A0)(N_127))
			((FCI)(un2_count_32_bit_0_data_tmp_0))
			((FCO)(un2_count_32_bit_0_data_tmp_2))
		)
		(_use (_entity . SLICE_25)
		)
	)
	(_instantiation SLICE_26I 0 18947 (_component SLICE_26 )
		(_port
			((D1)(idx_0))
			((C1)(count_32_bit_1))
			((B1)(count_32_bit_0))
			((A1)(un8_spi_packet_i_a2_83))
			((FCO)(un2_count_32_bit_0_data_tmp_0))
		)
		(_use (_entity . SLICE_26)
		)
	)
	(_instantiation SLICE_27I 0 18950 (_component SLICE_27 )
		(_port
			((B1)(count_32_bit_30))
			((A1)(N_83))
			((B0)(count_32_bit_29))
			((A0)(N_83))
			((DI1)(count_32_bit_s_30))
			((DI0)(count_32_bit_s_29))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((FCI)(count_32_bit_cry_28))
			((F0)(count_32_bit_s_29))
			((Q0)(count_32_bit_29))
			((F1)(count_32_bit_s_30))
			((Q1)(count_32_bit_30))
		)
		(_use (_entity . SLICE_27)
		)
	)
	(_instantiation SLICE_28I 0 18956 (_component SLICE_28 )
		(_port
			((B1)(count_32_bit_28))
			((A1)(N_83))
			((B0)(count_32_bit_27))
			((A0)(N_83))
			((DI1)(count_32_bit_s_28))
			((DI0)(count_32_bit_s_27))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((FCI)(count_32_bit_cry_26))
			((F0)(count_32_bit_s_27))
			((Q0)(count_32_bit_27))
			((F1)(count_32_bit_s_28))
			((Q1)(count_32_bit_28))
			((FCO)(count_32_bit_cry_28))
		)
		(_use (_entity . SLICE_28)
		)
	)
	(_instantiation SLICE_29I 0 18963 (_component SLICE_29 )
		(_port
			((B1)(count_32_bit_26))
			((A1)(N_83))
			((B0)(count_32_bit_25))
			((A0)(N_83))
			((DI1)(count_32_bit_s_26))
			((DI0)(count_32_bit_s_25))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((FCI)(count_32_bit_cry_24))
			((F0)(count_32_bit_s_25))
			((Q0)(count_32_bit_25))
			((F1)(count_32_bit_s_26))
			((Q1)(count_32_bit_26))
			((FCO)(count_32_bit_cry_26))
		)
		(_use (_entity . SLICE_29)
		)
	)
	(_instantiation SLICE_30I 0 18970 (_component SLICE_30 )
		(_port
			((B1)(count_32_bit_24))
			((A1)(N_83))
			((B0)(count_32_bit_23))
			((A0)(N_83))
			((DI1)(count_32_bit_s_24))
			((DI0)(count_32_bit_s_23))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((FCI)(count_32_bit_cry_22))
			((F0)(count_32_bit_s_23))
			((Q0)(count_32_bit_23))
			((F1)(count_32_bit_s_24))
			((Q1)(count_32_bit_24))
			((FCO)(count_32_bit_cry_24))
		)
		(_use (_entity . SLICE_30)
		)
	)
	(_instantiation SLICE_31I 0 18977 (_component SLICE_31 )
		(_port
			((B1)(count_32_bit_22))
			((A1)(N_83))
			((B0)(count_32_bit_21))
			((A0)(N_83))
			((DI1)(count_32_bit_s_22))
			((DI0)(count_32_bit_s_21))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((FCI)(count_32_bit_cry_20))
			((F0)(count_32_bit_s_21))
			((Q0)(count_32_bit_21))
			((F1)(count_32_bit_s_22))
			((Q1)(count_32_bit_22))
			((FCO)(count_32_bit_cry_22))
		)
		(_use (_entity . SLICE_31)
		)
	)
	(_instantiation SLICE_32I 0 18984 (_component SLICE_32 )
		(_port
			((B1)(count_32_bit_20))
			((A1)(N_83))
			((B0)(count_32_bit_19))
			((A0)(N_83))
			((DI1)(count_32_bit_s_20))
			((DI0)(count_32_bit_s_19))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((FCI)(count_32_bit_cry_18))
			((F0)(count_32_bit_s_19))
			((Q0)(count_32_bit_19))
			((F1)(count_32_bit_s_20))
			((Q1)(count_32_bit_20))
			((FCO)(count_32_bit_cry_20))
		)
		(_use (_entity . SLICE_32)
		)
	)
	(_instantiation SLICE_33I 0 18991 (_component SLICE_33 )
		(_port
			((B1)(count_32_bit_18))
			((A1)(N_83))
			((B0)(count_32_bit_17))
			((A0)(N_83))
			((DI1)(count_32_bit_s_18))
			((DI0)(count_32_bit_s_17))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((FCI)(count_32_bit_cry_16))
			((F0)(count_32_bit_s_17))
			((Q0)(count_32_bit_17))
			((F1)(count_32_bit_s_18))
			((Q1)(count_32_bit_18))
			((FCO)(count_32_bit_cry_18))
		)
		(_use (_entity . SLICE_33)
		)
	)
	(_instantiation SLICE_34I 0 18998 (_component SLICE_34 )
		(_port
			((B1)(count_32_bit_16))
			((A1)(N_83))
			((B0)(count_32_bit_15))
			((A0)(N_83))
			((DI1)(count_32_bit_s_16))
			((DI0)(count_32_bit_s_15))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((FCI)(count_32_bit_cry_14))
			((F0)(count_32_bit_s_15))
			((Q0)(count_32_bit_15))
			((F1)(count_32_bit_s_16))
			((Q1)(count_32_bit_16))
			((FCO)(count_32_bit_cry_16))
		)
		(_use (_entity . SLICE_34)
		)
	)
	(_instantiation SLICE_35I 0 19005 (_component SLICE_35 )
		(_port
			((B1)(count_32_bit_14))
			((A1)(N_83))
			((B0)(count_32_bit_13))
			((A0)(N_83))
			((DI1)(count_32_bit_s_14))
			((DI0)(count_32_bit_s_13))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((FCI)(count_32_bit_cry_12))
			((F0)(count_32_bit_s_13))
			((Q0)(count_32_bit_13))
			((F1)(count_32_bit_s_14))
			((Q1)(count_32_bit_14))
			((FCO)(count_32_bit_cry_14))
		)
		(_use (_entity . SLICE_35)
		)
	)
	(_instantiation SLICE_36I 0 19012 (_component SLICE_36 )
		(_port
			((B1)(count_32_bit_12))
			((A1)(N_83))
			((B0)(count_32_bit_11))
			((A0)(N_83))
			((DI1)(count_32_bit_s_12))
			((DI0)(count_32_bit_s_11))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((FCI)(count_32_bit_cry_10))
			((F0)(count_32_bit_s_11))
			((Q0)(count_32_bit_11))
			((F1)(count_32_bit_s_12))
			((Q1)(count_32_bit_12))
			((FCO)(count_32_bit_cry_12))
		)
		(_use (_entity . SLICE_36)
		)
	)
	(_instantiation SLICE_37I 0 19019 (_component SLICE_37 )
		(_port
			((B1)(count_32_bit_10))
			((A1)(N_83))
			((B0)(count_32_bit_9))
			((A0)(N_83))
			((DI1)(count_32_bit_s_10))
			((DI0)(count_32_bit_s_9))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((FCI)(count_32_bit_cry_8))
			((F0)(count_32_bit_s_9))
			((Q0)(count_32_bit_9))
			((F1)(count_32_bit_s_10))
			((Q1)(count_32_bit_10))
			((FCO)(count_32_bit_cry_10))
		)
		(_use (_entity . SLICE_37)
		)
	)
	(_instantiation SLICE_38I 0 19026 (_component SLICE_38 )
		(_port
			((B1)(count_32_bit_8))
			((A1)(N_83))
			((B0)(count_32_bit_7))
			((A0)(N_83))
			((DI1)(count_32_bit_s_8))
			((DI0)(count_32_bit_s_7))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((FCI)(count_32_bit_cry_6))
			((F0)(count_32_bit_s_7))
			((Q0)(count_32_bit_7))
			((F1)(count_32_bit_s_8))
			((Q1)(count_32_bit_8))
			((FCO)(count_32_bit_cry_8))
		)
		(_use (_entity . SLICE_38)
		)
	)
	(_instantiation SLICE_39I 0 19032 (_component SLICE_39 )
		(_port
			((B1)(count_32_bit_6))
			((A1)(N_83))
			((B0)(count_32_bit_5))
			((A0)(N_83))
			((DI1)(count_32_bit_s_6))
			((DI0)(count_32_bit_s_5))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((FCI)(count_32_bit_cry_4))
			((F0)(count_32_bit_s_5))
			((Q0)(count_32_bit_5))
			((F1)(count_32_bit_s_6))
			((Q1)(count_32_bit_6))
			((FCO)(count_32_bit_cry_6))
		)
		(_use (_entity . SLICE_39)
		)
	)
	(_instantiation SLICE_40I 0 19038 (_component SLICE_40 )
		(_port
			((B1)(count_32_bit_4))
			((A1)(N_83))
			((B0)(count_32_bit_3))
			((A0)(N_83))
			((DI1)(count_32_bit_s_4))
			((DI0)(count_32_bit_s_3))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((FCI)(count_32_bit_cry_2))
			((F0)(count_32_bit_s_3))
			((Q0)(count_32_bit_3))
			((F1)(count_32_bit_s_4))
			((Q1)(count_32_bit_4))
			((FCO)(count_32_bit_cry_4))
		)
		(_use (_entity . SLICE_40)
		)
	)
	(_instantiation SLICE_41I 0 19044 (_component SLICE_41 )
		(_port
			((B1)(count_32_bit_2))
			((A1)(N_83))
			((B0)(count_32_bit_1))
			((A0)(N_83))
			((DI1)(count_32_bit_s_2))
			((DI0)(count_32_bit_s_1))
			((CE)(count_32_bite))
			((CLK)(clk_c))
			((FCI)(count_32_bit_cry_0))
			((F0)(count_32_bit_s_1))
			((Q0)(count_32_bit_1))
			((F1)(count_32_bit_s_2))
			((Q1)(count_32_bit_2))
			((FCO)(count_32_bit_cry_2))
		)
		(_use (_entity . SLICE_41)
		)
	)
	(_instantiation SR_16_0_SLICE_42I 0 19050 (_component SR_16_0_SLICE_42 )
		(_port
			((C1)(idx_2))
			((B1)(idx_1))
			((A1)(idx_0))
			((C0)(idx_0))
			((B0)(idx_1))
			((A0)(idx_2))
			((DI1)(SR_16_0_N_72_i))
			((DI0)(SR_16_0_N_86_i))
			((CE)(SR_16_0_data_0_sqmuxa))
			((CLK)(clk_c))
			((F0)(SR_16_0_N_86_i))
			((Q0)(SR_16_0_data_0))
			((F1)(SR_16_0_N_72_i))
			((Q1)(SR_16_0_data_1))
		)
		(_use (_entity . SR_16_0_SLICE_42)
		)
	)
	(_instantiation SR_16_0_SLICE_43I 0 19055 (_component SR_16_0_SLICE_43 )
		(_port
			((C1)(idx_2))
			((B1)(idx_1))
			((A1)(idx_0))
			((C0)(idx_1))
			((B0)(idx_2))
			((A0)(idx_0))
			((DI1)(SR_16_0_N_116_i))
			((DI0)(SR_16_0_N_117_i))
			((CE)(SR_16_0_data_0_sqmuxa))
			((CLK)(clk_c))
			((F0)(SR_16_0_N_117_i))
			((Q0)(SR_16_0_data_2))
			((F1)(SR_16_0_N_116_i))
			((Q1)(SR_16_0_data_3))
		)
		(_use (_entity . SR_16_0_SLICE_43)
		)
	)
	(_instantiation SR_16_0_SLICE_44I 0 19060 (_component SR_16_0_SLICE_44 )
		(_port
			((B1)(idx_1))
			((A1)(idx_2))
			((C0)(idx_2))
			((B0)(idx_1))
			((A0)(idx_0))
			((DI1)(SR_16_0_N_109_i))
			((DI0)(SR_16_0_current_state_ns_i_o3_2))
			((CE)(SR_16_0_data_0_sqmuxa))
			((CLK)(clk_c))
			((F0)(SR_16_0_current_state_ns_i_o3_2))
			((Q0)(SR_16_0_data_4))
			((F1)(SR_16_0_N_109_i))
			((Q1)(SR_16_0_data_5))
		)
		(_use (_entity . SR_16_0_SLICE_44)
		)
	)
	(_instantiation SR_16_0_SLICE_45I 0 19066 (_component SR_16_0_SLICE_45 )
		(_port
			((C1)(idx_1))
			((B1)(idx_2))
			((A1)(idx_0))
			((C0)(idx_2))
			((B0)(idx_1))
			((A0)(idx_0))
			((DI1)(SR_16_0_data_RNO_8))
			((DI0)(SR_16_0_N_66_i))
			((CE)(SR_16_0_data_0_sqmuxa))
			((CLK)(clk_c))
			((F0)(SR_16_0_N_66_i))
			((Q0)(SR_16_0_data_6))
			((F1)(SR_16_0_data_RNO_8))
			((Q1)(SR_16_0_data_8))
		)
		(_use (_entity . SR_16_0_SLICE_45)
		)
	)
	(_instantiation SR_16_0_SLICE_46I 0 19071 (_component SR_16_0_SLICE_46 )
		(_port
			((C1)(idx_0))
			((B1)(idx_2))
			((A1)(idx_1))
			((B0)(idx_2))
			((A0)(idx_1))
			((DI1)(SR_16_0_N_95_i))
			((DI0)(un8_spi_packet_0_a2_92))
			((CE)(SR_16_0_data_0_sqmuxa))
			((CLK)(clk_c))
			((F0)(un8_spi_packet_0_a2_92))
			((Q0)(SR_16_0_data_10))
			((F1)(SR_16_0_N_95_i))
			((Q1)(SR_16_0_data_12))
		)
		(_use (_entity . SR_16_0_SLICE_46)
		)
	)
	(_instantiation SR_16_0_SLICE_47I 0 19077 (_component SR_16_0_SLICE_47 )
		(_port
			((B1)(idx_2))
			((A1)(idx_0))
			((B0)(idx_2))
			((A0)(idx_0))
			((DI1)(SR_16_0_un8_spi_packet_a3_76))
			((DI0)(SR_16_0_un8_spi_packet_a3_75))
			((CE)(SR_16_0_data_0_sqmuxa))
			((CLK)(clk_c))
			((F0)(SR_16_0_un8_spi_packet_a3_75))
			((Q0)(SR_16_0_data_13))
			((F1)(SR_16_0_un8_spi_packet_a3_76))
			((Q1)(SR_16_0_data_14))
		)
		(_use (_entity . SR_16_0_SLICE_47)
		)
	)
	(_instantiation SR_16_0_SLICE_49I 0 19084 (_component SR_16_0_SLICE_49 )
		(_port
			((D1)(SR_16_0_shift_count_19))
			((C1)(SR_16_0_shift_count_18))
			((B1)(SR_16_0_shift_count_17))
			((A1)(SR_16_0_shift_count_0))
			((A0)(SR_16_0_shift_count_0))
			((DI0)(SR_16_0_shift_count_i_0))
			((CLK)(clk_c))
			((F0)(SR_16_0_shift_count_i_0))
			((Q0)(SR_16_0_shift_count_0))
			((F1)(SR_16_0_shift_state_next6lto30_i_a2_19))
		)
		(_use (_entity . SR_16_0_SLICE_49)
		)
	)
	(_instantiation SLICE_50I 0 19091 (_component SLICE_50 )
		(_port
			((A0)(SR_16_0_shift_count_31))
			((M0)(SR_16_0_shift_state_next_0))
			((LSR)(rst_c))
			((CLK)(clk_c))
			((F0)(SR_16_0_shift_count_i_31))
			((Q0)(SR_16_0_shift_state_0))
			((F1)(GNDS))
		)
		(_use (_entity . SLICE_50)
		)
	)
	(_instantiation SR_16_0_SLICE_51I 0 19095 (_component SR_16_0_SLICE_51 )
		(_port
			((D1)(SR_16_0_shift_state_next6lto30_i_a2_28))
			((C1)(SR_16_0_shift_state_next6lto30_i_a2_23))
			((B1)(SR_16_0_shift_state_next6lto30_i_a2_18))
			((A1)(SR_16_0_shift_state_next6lto30_i_a2_17))
			((D0)(current_state_2))
			((C0)(SR_16_0_shift_state_0))
			((B0)(SR_16_0_shift_count_31))
			((A0)(SR_16_0_N_59))
			((DI0)(SR_16_0_shift_state_next_4_0))
			((CLK)(clk_c))
			((F0)(SR_16_0_shift_state_next_4_0))
			((Q0)(SR_16_0_shift_state_next_0))
			((F1)(SR_16_0_N_59))
		)
		(_use (_entity . SR_16_0_SLICE_51)
		)
	)
	(_instantiation SLICE_52I 0 19105 (_component SLICE_52 )
		(_port
			((C1)(s_en_c))
			((B1)(current_state_2))
			((A1)(current_state_1))
			((D0)(un2_count_32_bit_0_N_2))
			((C0)(current_state_3))
			((B0)(SR_16_0_current_state_ns_i_1_4))
			((A0)(SR_16_0_N_101))
			((DI1)(current_state_ns_3))
			((DI0)(N_61_i))
			((LSR)(rst_c))
			((CLK)(clk_c))
			((F0)(N_61_i))
			((Q0)(current_state_0))
			((F1)(current_state_ns_3))
			((Q1)(current_state_1))
		)
		(_use (_entity . SLICE_52)
		)
	)
	(_instantiation SLICE_53I 0 19112 (_component SLICE_53 )
		(_port
			((D1)(SR_16_0_next_state_4))
			((C1)(idx_0))
			((B1)(current_state_0))
			((A1)(un8_spi_packet_i_a2_83))
			((D0)(idx_0))
			((C0)(idx_1))
			((B0)(idx_2))
			((A0)(current_state_0))
			((DI1)(current_state_ns_1))
			((DI0)(N_58_i))
			((LSR)(rst_c))
			((CLK)(clk_c))
			((F0)(N_58_i))
			((Q0)(current_state_2))
			((F1)(current_state_ns_1))
			((Q1)(current_state_3))
		)
		(_use (_entity . SLICE_53)
		)
	)
	(_instantiation SLICE_54I 0 19118 (_component SLICE_54 )
		(_port
			((D1)(current_state_3))
			((C1)(idx_0))
			((B1)(un2_count_32_bit_0_N_2))
			((A1)(idx_1))
			((C0)(un2_count_32_bit_0_N_2))
			((B0)(idx_0))
			((A0)(current_state_3))
			((DI1)(N_91_i_i))
			((DI0)(N_90_i_i))
			((LSR)(rst_c))
			((CLK)(clk_c))
			((F0)(N_90_i_i))
			((Q0)(idx_0))
			((F1)(N_91_i_i))
			((Q1)(idx_1))
		)
		(_use (_entity . SLICE_54)
		)
	)
	(_instantiation SLICE_55I 0 19123 (_component SLICE_55 )
		(_port
			((C1)(un2_count_32_bit_0_N_2))
			((B1)(idx_0))
			((A1)(current_state_3))
			((C0)(idx_2))
			((B0)(idx_1))
			((A0)(SR_16_0_N_85))
			((DI0)(idx_2_2))
			((LSR)(rst_c))
			((CLK)(clk_c))
			((F0)(idx_2_2))
			((Q0)(idx_2))
			((F1)(SR_16_0_N_85))
		)
		(_use (_entity . SLICE_55)
		)
	)
	(_instantiation SR_16_0_SLICE_56I 0 19128 (_component SR_16_0_SLICE_56 )
		(_port
			((B1)(current_state_2))
			((A1)(SR_16_0_shift_state_0))
			((A0)(SR_16_0_shift_state_0))
			((DI0)(SR_16_0_shift_state_i_0))
			((CLK)(clk_c))
			((F0)(SR_16_0_shift_state_i_0))
			((Q0)(s_en_c))
			((F1)(SR_16_0_data_0_sqmuxa))
		)
		(_use (_entity . SR_16_0_SLICE_56)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_10_SLICE_57I 0 19133 (_component SR_16_0_s_out_1_1_10_SLICE_57 )
		(_port
			((C1)(SR_16_0_data_13))
			((B1)(SR_16_0_data_5))
			((A1)(SR_16_0_shift_count_3))
			((B0)(SR_16_0_shift_count_3))
			((A0)(SR_16_0_data_1))
			((M0)(SR_16_0_shift_count_2))
			((OFX0)(SR_16_0_N_147))
		)
		(_use (_entity . SR_16_0_s_out_1_1_10_SLICE_57)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_15_SLICE_58I 0 19138 (_component SR_16_0_s_out_1_1_15_SLICE_58 )
		(_port
			((C1)(SR_16_0_data_3))
			((B1)(SR_16_0_N_147))
			((A1)(SR_16_0_shift_count_1))
			((C0)(SR_16_0_shift_count_1))
			((B0)(SR_16_0_N_143))
			((A0)(SR_16_0_N_140))
			((M0)(SR_16_0_shift_count_0))
			((OFX0)(SR_16_0_s_out_1_1))
		)
		(_use (_entity . SR_16_0_s_out_1_1_15_SLICE_58)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_6_SLICE_59I 0 19143 (_component SR_16_0_s_out_1_1_6_SLICE_59 )
		(_port
			((C1)(SR_16_0_data_14))
			((B1)(SR_16_0_data_6))
			((A1)(SR_16_0_shift_count_3))
			((C0)(SR_16_0_shift_count_3))
			((B0)(SR_16_0_data_10))
			((A0)(SR_16_0_data_2))
			((M0)(SR_16_0_shift_count_2))
			((OFX0)(SR_16_0_N_143))
		)
		(_use (_entity . SR_16_0_s_out_1_1_6_SLICE_59)
		)
	)
	(_instantiation SR_16_0_s_out_1_1_3_SLICE_60I 0 19148 (_component SR_16_0_s_out_1_1_3_SLICE_60 )
		(_port
			((C1)(SR_16_0_data_12))
			((B1)(SR_16_0_data_4))
			((A1)(SR_16_0_shift_count_3))
			((C0)(SR_16_0_shift_count_3))
			((B0)(SR_16_0_data_8))
			((A0)(SR_16_0_data_0))
			((M0)(SR_16_0_shift_count_2))
			((OFX0)(SR_16_0_N_140))
		)
		(_use (_entity . SR_16_0_s_out_1_1_3_SLICE_60)
		)
	)
	(_instantiation SR_16_0_SLICE_61I 0 19153 (_component SR_16_0_SLICE_61 )
		(_port
			((D1)(un2_count_32_bit_0_N_2))
			((C1)(s_en_c))
			((B1)(current_state_3))
			((A1)(current_state_1))
			((B0)(SR_16_0_next_state_4))
			((A0)(N_83))
			((F0)(count_32_bite))
			((F1)(SR_16_0_next_state_4))
		)
		(_use (_entity . SR_16_0_SLICE_61)
		)
	)
	(_instantiation SR_16_0_SLICE_62I 0 19157 (_component SR_16_0_SLICE_62 )
		(_port
			((D1)(SR_16_0_shift_count_29))
			((C1)(SR_16_0_shift_count_28))
			((B1)(SR_16_0_shift_count_2))
			((A1)(SR_16_0_shift_count_1))
			((D0)(SR_16_0_shift_state_next6lto30_i_a2_22))
			((C0)(SR_16_0_shift_state_next6lto30_i_a2_21))
			((B0)(SR_16_0_shift_state_next6lto30_i_a2_20))
			((A0)(SR_16_0_shift_state_next6lto30_i_a2_19))
			((F0)(SR_16_0_shift_state_next6lto30_i_a2_28))
			((F1)(SR_16_0_shift_state_next6lto30_i_a2_22))
		)
		(_use (_entity . SR_16_0_SLICE_62)
		)
	)
	(_instantiation SR_16_0_SLICE_63I 0 19166 (_component SR_16_0_SLICE_63 )
		(_port
			((D1)(SR_16_0_shift_count_8))
			((C1)(SR_16_0_shift_count_7))
			((B1)(SR_16_0_shift_count_6))
			((A1)(SR_16_0_shift_count_5))
			((D0)(SR_16_0_shift_state_next6lto30_i_a2_16))
			((C0)(SR_16_0_shift_count_30))
			((B0)(SR_16_0_shift_count_4))
			((A0)(SR_16_0_shift_count_3))
			((F0)(SR_16_0_shift_state_next6lto30_i_a2_23))
			((F1)(SR_16_0_shift_state_next6lto30_i_a2_16))
		)
		(_use (_entity . SR_16_0_SLICE_63)
		)
	)
	(_instantiation SR_16_0_SLICE_64I 0 19174 (_component SR_16_0_SLICE_64 )
		(_port
			((C1)(idx_2))
			((B1)(idx_1))
			((A1)(idx_0))
			((C0)(idx_0))
			((B0)(idx_2))
			((A0)(idx_1))
			((F0)(N_127))
			((F1)(un1_spi_packet_3))
		)
		(_use (_entity . SR_16_0_SLICE_64)
		)
	)
	(_instantiation SR_16_0_SLICE_65I 0 19177 (_component SR_16_0_SLICE_65 )
		(_port
			((C1)(idx_1))
			((B1)(idx_0))
			((A1)(current_state_0))
			((D0)(idx_2))
			((C0)(idx_1))
			((B0)(idx_0))
			((A0)(current_state_0))
			((M0)(current_state_2))
			((LSR)(SR_16_0_shift_state_0))
			((CLK)(clk_c))
			((F0)(N_83))
			((Q0)(SR_16_0_rst_count))
			((F1)(SR_16_0_N_101))
		)
		(_use (_entity . SR_16_0_SLICE_65)
		)
	)
	(_instantiation SR_16_0_SLICE_66I 0 19182 (_component SR_16_0_SLICE_66 )
		(_port
			((B1)(idx_2))
			((A1)(idx_1))
			((D0)(idx_2))
			((C0)(current_state_2))
			((B0)(current_state_1))
			((A0)(current_state_0))
			((F0)(SR_16_0_current_state_ns_i_1_4))
			((F1)(un8_spi_packet_i_a2_83))
		)
		(_use (_entity . SR_16_0_SLICE_66)
		)
	)
	(_instantiation SR_16_0_SLICE_67I 0 19186 (_component SR_16_0_SLICE_67 )
		(_port
			((D1)(SR_16_0_shift_count_23))
			((C1)(SR_16_0_shift_count_22))
			((B1)(SR_16_0_shift_count_21))
			((A1)(SR_16_0_shift_count_20))
			((D0)(SR_16_0_shift_count_27))
			((C0)(SR_16_0_shift_count_26))
			((B0)(SR_16_0_shift_count_25))
			((A0)(SR_16_0_shift_count_24))
			((F0)(SR_16_0_shift_state_next6lto30_i_a2_21))
			((F1)(SR_16_0_shift_state_next6lto30_i_a2_20))
		)
		(_use (_entity . SR_16_0_SLICE_67)
		)
	)
	(_instantiation SR_16_0_SLICE_68I 0 19193 (_component SR_16_0_SLICE_68 )
		(_port
			((D1)(SR_16_0_shift_count_12))
			((C1)(SR_16_0_shift_count_11))
			((B1)(SR_16_0_shift_count_10))
			((A1)(SR_16_0_shift_count_9))
			((D0)(SR_16_0_shift_count_16))
			((C0)(SR_16_0_shift_count_15))
			((B0)(SR_16_0_shift_count_14))
			((A0)(SR_16_0_shift_count_13))
			((F0)(SR_16_0_shift_state_next6lto30_i_a2_18))
			((F1)(SR_16_0_shift_state_next6lto30_i_a2_17))
		)
		(_use (_entity . SR_16_0_SLICE_68)
		)
	)
	(_instantiation sclkI 0 19200 (_component sclkB )
		(_port
			((PADDO)(clk_c))
			((sclkS)(sclk))
		)
		(_use (_entity . sclkB)
		)
	)
	(_instantiation clkI 0 19202 (_component clkB )
		(_port
			((PADDI)(clk_c))
			((clkS)(clk))
		)
		(_use (_entity . clkB)
		)
	)
	(_instantiation leds_7_I 0 19204 (_component leds_7_B )
		(_port
			((PADDO)(GNDS))
			((leds7)(leds(7)))
		)
		(_use (_entity . leds_7_B)
		)
	)
	(_instantiation leds_6_I 0 19206 (_component leds_6_B )
		(_port
			((PADDO)(GNDS))
			((leds6)(leds(6)))
		)
		(_use (_entity . leds_6_B)
		)
	)
	(_instantiation leds_5_I 0 19208 (_component leds_5_B )
		(_port
			((PADDO)(GNDS))
			((leds5)(leds(5)))
		)
		(_use (_entity . leds_5_B)
		)
	)
	(_instantiation leds_4_I 0 19210 (_component leds_4_B )
		(_port
			((PADDO)(GNDS))
			((leds4)(leds(4)))
		)
		(_use (_entity . leds_4_B)
		)
	)
	(_instantiation leds_3_I 0 19212 (_component leds_3_B )
		(_port
			((PADDO)(GNDS))
			((leds3)(leds(3)))
		)
		(_use (_entity . leds_3_B)
		)
	)
	(_instantiation leds_2_I 0 19214 (_component leds_2_B )
		(_port
			((PADDO)(GNDS))
			((leds2)(leds(2)))
		)
		(_use (_entity . leds_2_B)
		)
	)
	(_instantiation leds_1_I 0 19216 (_component leds_1_B )
		(_port
			((PADDO)(GNDS))
			((leds1)(leds(1)))
		)
		(_use (_entity . leds_1_B)
		)
	)
	(_instantiation leds_0_I 0 19218 (_component leds_0_B )
		(_port
			((PADDO)(GNDS))
			((leds0)(leds(0)))
		)
		(_use (_entity . leds_0_B)
		)
	)
	(_instantiation uart_txI 0 19220 (_component uart_txB )
		(_port
			((PADDO)(GNDS))
			((uarttx)(uart_tx))
		)
		(_use (_entity . uart_txB)
		)
	)
	(_instantiation s_enI 0 19222 (_component s_enB )
		(_port
			((PADDO)(s_en_c))
			((sen)(s_en))
		)
		(_use (_entity . s_enB)
		)
	)
	(_instantiation mosiI 0 19224 (_component mosiB )
		(_port
			((IOLDO)(mosi_c))
			((mosiS)(mosi))
		)
		(_use (_entity . mosiB)
		)
	)
	(_instantiation mosi_MGIOLI 0 19226 (_component mosi_MGIOL )
		(_port
			((IOLDO)(mosi_c))
			((OPOS)(SR_16_0_shift_state_i_0))
			((LSR)(SR_16_0_s_out_1_1))
			((CLK)(clk_c))
		)
		(_use (_entity . mosi_MGIOL)
		)
	)
	(_instantiation rstI 0 19229 (_component rstB )
		(_port
			((PADDI)(rst_c))
			((rstS)(rst))
		)
		(_use (_entity . rstB)
		)
	)
	(_instantiation GSR_INST 0 19231 (_component GSR_INSTB )
		(_port
			((GSRNET)(SR_16_0_rst_count))
		)
		(_use (_entity . GSR_INSTB)
		)
	)
	(_instantiation VHI_INST 0 19233 (_component .machxo2.components.vhi )
		(_port
			((z)(VCCI))
		)
		(_use (_entity machxo2 vhi)
		)
	)
	(_instantiation PUR_INST 0 19235 (_component .machxo2.components.pur )
		(_port
			((pur)(VCCI))
		)
		(_use (_entity machxo2 pur)
			(_port
				((pur)(pur))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 18085 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 18085 (_entity (_in ))))
		(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 18085 (_entity (_out ))))
		(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 18086 (_entity (_in ))))
		(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 18086 (_entity (_out ))))
		(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 18086 (_entity (_out ))))
		(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 18087 (_entity (_in ))))
		(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 18087 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18088 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18088 (_entity (_out ))))
		(_signal (_internal count_32_bit_0 ~extieee.std_logic_1164.STD_LOGIC 0 18095 (_architecture (_uni ))))
		(_signal (_internal N_83 ~extieee.std_logic_1164.STD_LOGIC 0 18096 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_0 ~extieee.std_logic_1164.STD_LOGIC 0 18097 (_architecture (_uni ))))
		(_signal (_internal count_32_bite ~extieee.std_logic_1164.STD_LOGIC 0 18098 (_architecture (_uni ))))
		(_signal (_internal clk_c ~extieee.std_logic_1164.STD_LOGIC 0 18099 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_cry_0 ~extieee.std_logic_1164.STD_LOGIC 0 18100 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_i_31 ~extieee.std_logic_1164.STD_LOGIC 0 18101 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_1 ~extieee.std_logic_1164.STD_LOGIC 0 18102 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_30 ~extieee.std_logic_1164.STD_LOGIC 0 18103 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_31 ~extieee.std_logic_1164.STD_LOGIC 0 18104 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_30 ~extieee.std_logic_1164.STD_LOGIC 0 18105 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_29 ~extieee.std_logic_1164.STD_LOGIC 0 18106 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_2 ~extieee.std_logic_1164.STD_LOGIC 0 18107 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_3 ~extieee.std_logic_1164.STD_LOGIC 0 18108 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_28 ~extieee.std_logic_1164.STD_LOGIC 0 18109 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_28 ~extieee.std_logic_1164.STD_LOGIC 0 18110 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_27 ~extieee.std_logic_1164.STD_LOGIC 0 18111 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_4 ~extieee.std_logic_1164.STD_LOGIC 0 18112 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_5 ~extieee.std_logic_1164.STD_LOGIC 0 18113 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_26 ~extieee.std_logic_1164.STD_LOGIC 0 18114 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_26 ~extieee.std_logic_1164.STD_LOGIC 0 18115 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_25 ~extieee.std_logic_1164.STD_LOGIC 0 18116 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_6 ~extieee.std_logic_1164.STD_LOGIC 0 18117 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_7 ~extieee.std_logic_1164.STD_LOGIC 0 18118 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_24 ~extieee.std_logic_1164.STD_LOGIC 0 18119 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_24 ~extieee.std_logic_1164.STD_LOGIC 0 18120 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_23 ~extieee.std_logic_1164.STD_LOGIC 0 18121 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_8 ~extieee.std_logic_1164.STD_LOGIC 0 18122 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_9 ~extieee.std_logic_1164.STD_LOGIC 0 18123 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_22 ~extieee.std_logic_1164.STD_LOGIC 0 18124 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_22 ~extieee.std_logic_1164.STD_LOGIC 0 18125 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_21 ~extieee.std_logic_1164.STD_LOGIC 0 18126 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_10 ~extieee.std_logic_1164.STD_LOGIC 0 18127 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_11 ~extieee.std_logic_1164.STD_LOGIC 0 18128 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_20 ~extieee.std_logic_1164.STD_LOGIC 0 18129 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_20 ~extieee.std_logic_1164.STD_LOGIC 0 18130 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_19 ~extieee.std_logic_1164.STD_LOGIC 0 18131 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_12 ~extieee.std_logic_1164.STD_LOGIC 0 18132 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_13 ~extieee.std_logic_1164.STD_LOGIC 0 18133 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_18 ~extieee.std_logic_1164.STD_LOGIC 0 18134 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_18 ~extieee.std_logic_1164.STD_LOGIC 0 18135 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_17 ~extieee.std_logic_1164.STD_LOGIC 0 18136 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_14 ~extieee.std_logic_1164.STD_LOGIC 0 18137 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_15 ~extieee.std_logic_1164.STD_LOGIC 0 18138 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_16 ~extieee.std_logic_1164.STD_LOGIC 0 18139 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_16 ~extieee.std_logic_1164.STD_LOGIC 0 18140 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_15 ~extieee.std_logic_1164.STD_LOGIC 0 18141 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_16 ~extieee.std_logic_1164.STD_LOGIC 0 18142 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_17 ~extieee.std_logic_1164.STD_LOGIC 0 18143 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_14 ~extieee.std_logic_1164.STD_LOGIC 0 18144 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_14 ~extieee.std_logic_1164.STD_LOGIC 0 18145 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_13 ~extieee.std_logic_1164.STD_LOGIC 0 18146 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_18 ~extieee.std_logic_1164.STD_LOGIC 0 18147 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_19 ~extieee.std_logic_1164.STD_LOGIC 0 18148 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_12 ~extieee.std_logic_1164.STD_LOGIC 0 18149 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_12 ~extieee.std_logic_1164.STD_LOGIC 0 18150 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_11 ~extieee.std_logic_1164.STD_LOGIC 0 18151 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_20 ~extieee.std_logic_1164.STD_LOGIC 0 18152 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_21 ~extieee.std_logic_1164.STD_LOGIC 0 18153 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_10 ~extieee.std_logic_1164.STD_LOGIC 0 18154 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_10 ~extieee.std_logic_1164.STD_LOGIC 0 18155 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_9 ~extieee.std_logic_1164.STD_LOGIC 0 18156 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_22 ~extieee.std_logic_1164.STD_LOGIC 0 18157 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_23 ~extieee.std_logic_1164.STD_LOGIC 0 18158 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_8 ~extieee.std_logic_1164.STD_LOGIC 0 18159 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_8 ~extieee.std_logic_1164.STD_LOGIC 0 18160 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_7 ~extieee.std_logic_1164.STD_LOGIC 0 18161 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_24 ~extieee.std_logic_1164.STD_LOGIC 0 18162 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_25 ~extieee.std_logic_1164.STD_LOGIC 0 18163 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_6 ~extieee.std_logic_1164.STD_LOGIC 0 18164 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_6 ~extieee.std_logic_1164.STD_LOGIC 0 18165 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_5 ~extieee.std_logic_1164.STD_LOGIC 0 18166 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_26 ~extieee.std_logic_1164.STD_LOGIC 0 18167 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_27 ~extieee.std_logic_1164.STD_LOGIC 0 18168 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_4 ~extieee.std_logic_1164.STD_LOGIC 0 18169 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_4 ~extieee.std_logic_1164.STD_LOGIC 0 18170 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_3 ~extieee.std_logic_1164.STD_LOGIC 0 18171 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_28 ~extieee.std_logic_1164.STD_LOGIC 0 18172 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_29 ~extieee.std_logic_1164.STD_LOGIC 0 18173 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_2 ~extieee.std_logic_1164.STD_LOGIC 0 18174 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_2 ~extieee.std_logic_1164.STD_LOGIC 0 18175 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_1 ~extieee.std_logic_1164.STD_LOGIC 0 18176 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_30 ~extieee.std_logic_1164.STD_LOGIC 0 18177 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_31 ~extieee.std_logic_1164.STD_LOGIC 0 18178 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un2_shift_count_cry_0 ~extieee.std_logic_1164.STD_LOGIC 0 18179 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_0 ~extieee.std_logic_1164.STD_LOGIC 0 18180 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_30 ~extieee.std_logic_1164.STD_LOGIC 0 18181 (_architecture (_uni ))))
		(_signal (_internal un2_count_32_bit_0_data_tmp_14 ~extieee.std_logic_1164.STD_LOGIC 0 18182 (_architecture (_uni ))))
		(_signal (_internal un2_count_32_bit_0_N_2 ~extieee.std_logic_1164.STD_LOGIC 0 18183 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_29 ~extieee.std_logic_1164.STD_LOGIC 0 18184 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_28 ~extieee.std_logic_1164.STD_LOGIC 0 18185 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_27 ~extieee.std_logic_1164.STD_LOGIC 0 18186 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_26 ~extieee.std_logic_1164.STD_LOGIC 0 18187 (_architecture (_uni ))))
		(_signal (_internal un2_count_32_bit_0_data_tmp_12 ~extieee.std_logic_1164.STD_LOGIC 0 18188 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_25 ~extieee.std_logic_1164.STD_LOGIC 0 18189 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_24 ~extieee.std_logic_1164.STD_LOGIC 0 18190 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_23 ~extieee.std_logic_1164.STD_LOGIC 0 18191 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_22 ~extieee.std_logic_1164.STD_LOGIC 0 18192 (_architecture (_uni ))))
		(_signal (_internal un2_count_32_bit_0_data_tmp_10 ~extieee.std_logic_1164.STD_LOGIC 0 18193 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_21 ~extieee.std_logic_1164.STD_LOGIC 0 18194 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_20 ~extieee.std_logic_1164.STD_LOGIC 0 18195 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_19 ~extieee.std_logic_1164.STD_LOGIC 0 18196 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_18 ~extieee.std_logic_1164.STD_LOGIC 0 18197 (_architecture (_uni ))))
		(_signal (_internal un2_count_32_bit_0_data_tmp_8 ~extieee.std_logic_1164.STD_LOGIC 0 18198 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_17 ~extieee.std_logic_1164.STD_LOGIC 0 18199 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_16 ~extieee.std_logic_1164.STD_LOGIC 0 18200 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_15 ~extieee.std_logic_1164.STD_LOGIC 0 18201 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_14 ~extieee.std_logic_1164.STD_LOGIC 0 18202 (_architecture (_uni ))))
		(_signal (_internal un2_count_32_bit_0_data_tmp_6 ~extieee.std_logic_1164.STD_LOGIC 0 18203 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_13 ~extieee.std_logic_1164.STD_LOGIC 0 18204 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_12 ~extieee.std_logic_1164.STD_LOGIC 0 18205 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_11 ~extieee.std_logic_1164.STD_LOGIC 0 18206 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_10 ~extieee.std_logic_1164.STD_LOGIC 0 18207 (_architecture (_uni ))))
		(_signal (_internal un2_count_32_bit_0_data_tmp_4 ~extieee.std_logic_1164.STD_LOGIC 0 18208 (_architecture (_uni ))))
		(_signal (_internal idx_2 ~extieee.std_logic_1164.STD_LOGIC 0 18209 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_9 ~extieee.std_logic_1164.STD_LOGIC 0 18210 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_8 ~extieee.std_logic_1164.STD_LOGIC 0 18211 (_architecture (_uni ))))
		(_signal (_internal un1_spi_packet_3 ~extieee.std_logic_1164.STD_LOGIC 0 18212 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_7 ~extieee.std_logic_1164.STD_LOGIC 0 18213 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_6 ~extieee.std_logic_1164.STD_LOGIC 0 18214 (_architecture (_uni ))))
		(_signal (_internal un8_spi_packet_0_a2_92 ~extieee.std_logic_1164.STD_LOGIC 0 18215 (_architecture (_uni ))))
		(_signal (_internal un2_count_32_bit_0_data_tmp_2 ~extieee.std_logic_1164.STD_LOGIC 0 18216 (_architecture (_uni ))))
		(_signal (_internal idx_1 ~extieee.std_logic_1164.STD_LOGIC 0 18217 (_architecture (_uni ))))
		(_signal (_internal idx_0 ~extieee.std_logic_1164.STD_LOGIC 0 18218 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_5 ~extieee.std_logic_1164.STD_LOGIC 0 18219 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_4 ~extieee.std_logic_1164.STD_LOGIC 0 18220 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_3 ~extieee.std_logic_1164.STD_LOGIC 0 18221 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_2 ~extieee.std_logic_1164.STD_LOGIC 0 18222 (_architecture (_uni ))))
		(_signal (_internal N_127 ~extieee.std_logic_1164.STD_LOGIC 0 18223 (_architecture (_uni ))))
		(_signal (_internal un2_count_32_bit_0_data_tmp_0 ~extieee.std_logic_1164.STD_LOGIC 0 18224 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_1 ~extieee.std_logic_1164.STD_LOGIC 0 18225 (_architecture (_uni ))))
		(_signal (_internal un8_spi_packet_i_a2_83 ~extieee.std_logic_1164.STD_LOGIC 0 18226 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_30 ~extieee.std_logic_1164.STD_LOGIC 0 18227 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_29 ~extieee.std_logic_1164.STD_LOGIC 0 18228 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_cry_28 ~extieee.std_logic_1164.STD_LOGIC 0 18229 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_28 ~extieee.std_logic_1164.STD_LOGIC 0 18230 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_27 ~extieee.std_logic_1164.STD_LOGIC 0 18231 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_cry_26 ~extieee.std_logic_1164.STD_LOGIC 0 18232 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_26 ~extieee.std_logic_1164.STD_LOGIC 0 18233 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_25 ~extieee.std_logic_1164.STD_LOGIC 0 18234 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_cry_24 ~extieee.std_logic_1164.STD_LOGIC 0 18235 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_24 ~extieee.std_logic_1164.STD_LOGIC 0 18236 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_23 ~extieee.std_logic_1164.STD_LOGIC 0 18237 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_cry_22 ~extieee.std_logic_1164.STD_LOGIC 0 18238 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_22 ~extieee.std_logic_1164.STD_LOGIC 0 18239 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_21 ~extieee.std_logic_1164.STD_LOGIC 0 18240 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_cry_20 ~extieee.std_logic_1164.STD_LOGIC 0 18241 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_20 ~extieee.std_logic_1164.STD_LOGIC 0 18242 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_19 ~extieee.std_logic_1164.STD_LOGIC 0 18243 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_cry_18 ~extieee.std_logic_1164.STD_LOGIC 0 18244 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_18 ~extieee.std_logic_1164.STD_LOGIC 0 18245 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_17 ~extieee.std_logic_1164.STD_LOGIC 0 18246 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_cry_16 ~extieee.std_logic_1164.STD_LOGIC 0 18247 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_16 ~extieee.std_logic_1164.STD_LOGIC 0 18248 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_15 ~extieee.std_logic_1164.STD_LOGIC 0 18249 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_cry_14 ~extieee.std_logic_1164.STD_LOGIC 0 18250 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_14 ~extieee.std_logic_1164.STD_LOGIC 0 18251 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_13 ~extieee.std_logic_1164.STD_LOGIC 0 18252 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_cry_12 ~extieee.std_logic_1164.STD_LOGIC 0 18253 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_12 ~extieee.std_logic_1164.STD_LOGIC 0 18254 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_11 ~extieee.std_logic_1164.STD_LOGIC 0 18255 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_cry_10 ~extieee.std_logic_1164.STD_LOGIC 0 18256 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_10 ~extieee.std_logic_1164.STD_LOGIC 0 18257 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_9 ~extieee.std_logic_1164.STD_LOGIC 0 18258 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_cry_8 ~extieee.std_logic_1164.STD_LOGIC 0 18259 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_8 ~extieee.std_logic_1164.STD_LOGIC 0 18260 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_7 ~extieee.std_logic_1164.STD_LOGIC 0 18261 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_cry_6 ~extieee.std_logic_1164.STD_LOGIC 0 18262 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_6 ~extieee.std_logic_1164.STD_LOGIC 0 18263 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_5 ~extieee.std_logic_1164.STD_LOGIC 0 18264 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_cry_4 ~extieee.std_logic_1164.STD_LOGIC 0 18265 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_4 ~extieee.std_logic_1164.STD_LOGIC 0 18266 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_3 ~extieee.std_logic_1164.STD_LOGIC 0 18267 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_cry_2 ~extieee.std_logic_1164.STD_LOGIC 0 18268 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_2 ~extieee.std_logic_1164.STD_LOGIC 0 18269 (_architecture (_uni ))))
		(_signal (_internal count_32_bit_s_1 ~extieee.std_logic_1164.STD_LOGIC 0 18270 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_N_72_i ~extieee.std_logic_1164.STD_LOGIC 0 18271 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_N_86_i ~extieee.std_logic_1164.STD_LOGIC 0 18272 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_0_sqmuxa ~extieee.std_logic_1164.STD_LOGIC 0 18273 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_0 ~extieee.std_logic_1164.STD_LOGIC 0 18274 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_1 ~extieee.std_logic_1164.STD_LOGIC 0 18275 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_N_116_i ~extieee.std_logic_1164.STD_LOGIC 0 18276 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_N_117_i ~extieee.std_logic_1164.STD_LOGIC 0 18277 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_2 ~extieee.std_logic_1164.STD_LOGIC 0 18278 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_3 ~extieee.std_logic_1164.STD_LOGIC 0 18279 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_N_109_i ~extieee.std_logic_1164.STD_LOGIC 0 18280 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_current_state_ns_i_o3_2 ~extieee.std_logic_1164.STD_LOGIC 0 18281 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_4 ~extieee.std_logic_1164.STD_LOGIC 0 18282 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_5 ~extieee.std_logic_1164.STD_LOGIC 0 18283 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_RNO_8 ~extieee.std_logic_1164.STD_LOGIC 0 18284 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_N_66_i ~extieee.std_logic_1164.STD_LOGIC 0 18285 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_6 ~extieee.std_logic_1164.STD_LOGIC 0 18286 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_8 ~extieee.std_logic_1164.STD_LOGIC 0 18287 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_N_95_i ~extieee.std_logic_1164.STD_LOGIC 0 18288 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_10 ~extieee.std_logic_1164.STD_LOGIC 0 18289 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_12 ~extieee.std_logic_1164.STD_LOGIC 0 18290 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un8_spi_packet_a3_76 ~extieee.std_logic_1164.STD_LOGIC 0 18291 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_un8_spi_packet_a3_75 ~extieee.std_logic_1164.STD_LOGIC 0 18292 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_13 ~extieee.std_logic_1164.STD_LOGIC 0 18293 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_data_14 ~extieee.std_logic_1164.STD_LOGIC 0 18294 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_count_i_0 ~extieee.std_logic_1164.STD_LOGIC 0 18295 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_state_next6lto30_i_a2_19 ~extieee.std_logic_1164.STD_LOGIC 0 18296 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_state_next_0 ~extieee.std_logic_1164.STD_LOGIC 0 18297 (_architecture (_uni ))))
		(_signal (_internal rst_c ~extieee.std_logic_1164.STD_LOGIC 0 18298 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_state_0 ~extieee.std_logic_1164.STD_LOGIC 0 18299 (_architecture (_uni ))))
		(_signal (_internal GNDS ~extieee.std_logic_1164.STD_LOGIC 0 18300 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_state_next6lto30_i_a2_28 ~extieee.std_logic_1164.STD_LOGIC 0 18301 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_state_next6lto30_i_a2_23 ~extieee.std_logic_1164.STD_LOGIC 0 18302 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_state_next6lto30_i_a2_18 ~extieee.std_logic_1164.STD_LOGIC 0 18303 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_state_next6lto30_i_a2_17 ~extieee.std_logic_1164.STD_LOGIC 0 18304 (_architecture (_uni ))))
		(_signal (_internal current_state_2 ~extieee.std_logic_1164.STD_LOGIC 0 18305 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_N_59 ~extieee.std_logic_1164.STD_LOGIC 0 18306 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_state_next_4_0 ~extieee.std_logic_1164.STD_LOGIC 0 18307 (_architecture (_uni ))))
		(_signal (_internal s_en_c ~extieee.std_logic_1164.STD_LOGIC 0 18308 (_architecture (_uni ))))
		(_signal (_internal current_state_1 ~extieee.std_logic_1164.STD_LOGIC 0 18309 (_architecture (_uni ))))
		(_signal (_internal current_state_3 ~extieee.std_logic_1164.STD_LOGIC 0 18310 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_current_state_ns_i_1_4 ~extieee.std_logic_1164.STD_LOGIC 0 18311 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_N_101 ~extieee.std_logic_1164.STD_LOGIC 0 18312 (_architecture (_uni ))))
		(_signal (_internal current_state_ns_3 ~extieee.std_logic_1164.STD_LOGIC 0 18313 (_architecture (_uni ))))
		(_signal (_internal N_61_i ~extieee.std_logic_1164.STD_LOGIC 0 18314 (_architecture (_uni ))))
		(_signal (_internal current_state_0 ~extieee.std_logic_1164.STD_LOGIC 0 18315 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_next_state_4 ~extieee.std_logic_1164.STD_LOGIC 0 18316 (_architecture (_uni ))))
		(_signal (_internal current_state_ns_1 ~extieee.std_logic_1164.STD_LOGIC 0 18317 (_architecture (_uni ))))
		(_signal (_internal N_58_i ~extieee.std_logic_1164.STD_LOGIC 0 18318 (_architecture (_uni ))))
		(_signal (_internal N_91_i_i ~extieee.std_logic_1164.STD_LOGIC 0 18319 (_architecture (_uni ))))
		(_signal (_internal N_90_i_i ~extieee.std_logic_1164.STD_LOGIC 0 18320 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_N_85 ~extieee.std_logic_1164.STD_LOGIC 0 18321 (_architecture (_uni ))))
		(_signal (_internal idx_2_2 ~extieee.std_logic_1164.STD_LOGIC 0 18322 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_state_i_0 ~extieee.std_logic_1164.STD_LOGIC 0 18323 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_N_147 ~extieee.std_logic_1164.STD_LOGIC 0 18324 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_N_143 ~extieee.std_logic_1164.STD_LOGIC 0 18325 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_N_140 ~extieee.std_logic_1164.STD_LOGIC 0 18326 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_s_out_1_1 ~extieee.std_logic_1164.STD_LOGIC 0 18327 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_state_next6lto30_i_a2_22 ~extieee.std_logic_1164.STD_LOGIC 0 18328 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_state_next6lto30_i_a2_21 ~extieee.std_logic_1164.STD_LOGIC 0 18329 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_state_next6lto30_i_a2_20 ~extieee.std_logic_1164.STD_LOGIC 0 18330 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_shift_state_next6lto30_i_a2_16 ~extieee.std_logic_1164.STD_LOGIC 0 18331 (_architecture (_uni ))))
		(_signal (_internal SR_16_0_rst_count ~extieee.std_logic_1164.STD_LOGIC 0 18332 (_architecture (_uni ))))
		(_signal (_internal mosi_c ~extieee.std_logic_1164.STD_LOGIC 0 18333 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 18334 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
)
V 000032 55 391 0 structure_con
(_configuration VHDL (structure_con 0 19242 (AP1220_controller_top))
	(_version va7)
	(_time 1384067434503 2013.11.09 23:10:34)
	(_source (\./../../SPI_controller/SPI_controller_SPI_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 0c585e0b5b5a5a1b090f1f57590b090b0e0a09095a)
	(_architecture Structure
	)
)
V 000056 55 3435          1384067434646 TB_ARCHITECTURE
(_unit VHDL (ap1220_controller_top_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1384067434647 2013.11.09 23:10:34)
	(_source (\./../src/ap1220_controller_top_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 98cdc89690cacd8b9e928ac7c99dce9e9b9ece9ecd)
	(_entity
		(_time 1384067270250)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(AP1220_controller_top
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
				(_port (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 43 (_component AP1220_controller_top )
		(_port
			((clk)(clk))
			((rst)(rst))
			((sclk)(sclk))
			((miso)(miso))
			((mosi)(mosi))
			((s_en)(s_en))
			((uart_rx)(uart_rx))
			((uart_tx)(uart_tx))
			((leds)(leds))
		)
		(_use (_entity . AP1220_controller_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 3))))))
		(_signal (_internal miso ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal uart_rx ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal mosi ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal s_en ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal uart_tx ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal leds ~STD_LOGIC_VECTOR{7~downto~0}~132 0 35 (_architecture (_uni ))))
		(_constant (_internal PERIOD ~extSTD.STANDARD.TIME 0 38 (_architecture ((ns 4639833516098453504)))))
		(_process
			(line__57(_architecture 0 0 57 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(STIMULI(_architecture 1 0 60 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
V 000054 55 448 0 testbench_for_ap1220_controller_top
(_configuration VHDL (testbench_for_ap1220_controller_top 0 76 (ap1220_controller_top_tb))
	(_version va7)
	(_time 1384067434653 2013.11.09 23:10:34)
	(_source (\./../src/ap1220_controller_top_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code a8fcfdffa5feffbfaca9baf2fcaefdaeabaea0adfe)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . AP1220_controller_top behavioral
			)
		)
	)
)
