# inst_vdd vdd_drop gnd_bounce ideal_vdd pwr_net location inst_name
0.8783 0.01566 0.006076 0.9 VDD 229.382,61.198 core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_bank_i
0.8868 0.007724 0.005467 0.9 VDD 61.152,61.198 core_region_i/data_mem/sp_ram_bank_i
0.8225 0.0626 0.0149 0.9 VDD 49.783,216.528 FE_PHC87_uart_rx
0.8461 0.04025 0.01364 0.9 VDD 94.603,264.912 FE_PHC83_gpio_in_13
0.8349 0.0441 0.02102 0.9 VDD 102.793,260.880 FE_PHC82_gpio_in_23
0.8384 0.04431 0.01726 0.9 VDD 98.473,259.728 FE_PHC81_gpio_in_22
0.8354 0.04823 0.01639 0.9 VDD 100.003,252.816 FE_PHC80_gpio_in_14
0.8491 0.03728 0.01361 0.9 VDD 97.753,268.944 FE_PHC78_gpio_in_20
0.8328 0.04533 0.02191 0.9 VDD 78.133,264.336 FE_PHC77_gpio_in_5
0.8496 0.03707 0.0133 0.9 VDD 97.213,268.944 FE_PHC76_gpio_in_27
0.8337 0.04394 0.0224 0.9 VDD 78.943,265.488 FE_PHC75_gpio_in_4
0.8363 0.04427 0.01943 0.9 VDD 110.173,253.968 FE_PHC74_gpio_in_31
0.8495 0.03544 0.01502 0.9 VDD 80.113,275.856 FE_PHC73_gpio_in_8
0.8526 0.03243 0.01495 0.9 VDD 78.853,279.312 FE_PHC72_gpio_in_3
0.8367 0.04533 0.01799 0.9 VDD 88.213,252.816 FE_PHC71_gpio_in_11
0.8431 0.03849 0.01839 0.9 VDD 110.623,272.976 FE_PHC69_gpio_in_30
0.8493 0.0359 0.01481 0.9 VDD 81.643,273.552 FE_PHC68_gpio_in_9
0.8424 0.03868 0.01896 0.9 VDD 78.763,271.248 FE_PHC66_gpio_in_1
0.8363 0.04304 0.02064 0.9 VDD 78.493,270.096 FE_PHC65_gpio_in_2
0.8298 0.04676 0.0234 0.9 VDD 80.203,259.728 FE_PHC64_gpio_in_7
0.8408 0.04377 0.01539 0.9 VDD 92.533,252.816 FE_PHC63_gpio_in_12
0.8314 0.04719 0.02145 0.9 VDD 81.733,257.424 FE_PHC62_gpio_in_10
0.8441 0.03985 0.01609 0.9 VDD 98.923,271.248 FE_PHC61_gpio_in_26
0.8227 0.06246 0.01481 0.9 VDD 50.053,216.528 FE_PHC60_uart_rx
0.844 0.04042 0.01557 0.9 VDD 100.273,271.824 FE_PHC59_gpio_in_21
0.8389 0.04143 0.01965 0.9 VDD 103.513,271.248 FE_PHC58_gpio_in_18
0.844 0.03802 0.01794 0.9 VDD 109.813,268.368 FE_PHC57_gpio_in_24
0.8521 0.03333 0.01455 0.9 VDD 113.503,277.008 FE_PHC53_gpio_in_17
0.8508 0.03441 0.01482 0.9 VDD 113.053,278.736 FE_PHC52_gpio_in_16
0.8471 0.0376 0.01531 0.9 VDD 112.513,274.128 FE_PHC51_gpio_in_15
0.83 0.04674 0.02331 0.9 VDD 112.603,259.152 FE_PHC50_gpio_in_29
0.8315 0.06065 0.007876 0.9 VDD 63.733,210.192 FE_PHC49_uart_dsr
0.831 0.06048 0.008524 0.9 VDD 62.563,210.768 FE_PHC48_uart_cts
0.849 0.03617 0.01479 0.9 VDD 79.393,273.552 FE_PHC0_gpio_in_6
0.8554 0.0363 0.008314 0.9 VDD 155.803,74.832 FE_OFC134_n1
0.8538 0.03767 0.008524 0.9 VDD 140.143,75.984 FE_OFC133_n1
0.8491 0.03717 0.01376 0.9 VDD 144.103,62.160 FE_OFC131_n1
0.852 0.03276 0.01529 0.9 VDD 149.278,53.520 FE_OFC129_n1
0.8561 0.04009 0.003831 0.9 VDD 121.468,92.688 FE_OFC122_n1
0.8599 0.03295 0.007129 0.9 VDD 179.068,66.768 FE_OFC121_n1
0.845 0.04804 0.006943 0.9 VDD 182.578,108.816 FE_OFC120_n1
0.849 0.04335 0.007669 0.9 VDD 182.803,97.296 FE_OFC117_n1
0.8472 0.0427 0.01009 0.9 VDD 175.063,86.352 FE_OFC116_n1
0.8452 0.04618 0.008626 0.9 VDD 175.693,95.568 FE_OFC115_n1
0.8424 0.05033 0.007246 0.9 VDD 155.803,113.424 FE_OFC114_n1
0.8451 0.04821 0.006648 0.9 VDD 160.798,114.000 FE_OFC113_n1
0.8414 0.0497 0.008879 0.9 VDD 154.543,109.968 FE_OFC111_n1
0.8459 0.04542 0.008734 0.9 VDD 151.888,96.720 FE_OFC110_n1
0.8459 0.04584 0.008251 0.9 VDD 144.733,96.144 FE_OFC109_n1
0.836 0.05252 0.01147 0.9 VDD 143.923,107.088 FE_OFC108_n1
0.8423 0.051 0.006728 0.9 VDD 134.158,108.240 FE_OFC107_n1
0.8369 0.05711 0.006007 0.9 VDD 143.113,137.616 FE_OFC103_n1
0.8351 0.05979 0.005087 0.9 VDD 32.773,168.144 FE_OFC100_n1
0.8357 0.05996 0.00438 0.9 VDD 32.728,175.632 FE_OFC99_n1
0.8354 0.06087 0.003769 0.9 VDD 69.718,184.848 FE_OFC63_n1
0.8358 0.06102 0.003197 0.9 VDD 79.258,186.576 FE_OFC61_n1
0.8358 0.05937 0.004843 0.9 VDD 90.103,171.600 FE_OFC58_n1
0.8354 0.06057 0.004 0.9 VDD 97.168,176.208 FE_OFC56_n1
0.8561 0.04001 0.003843 0.9 VDD 122.863,92.688 FE_OFC55_n1
0.8399 0.05135 0.008727 0.9 VDD 135.688,107.664 FE_OFC54_n1
0.8498 0.04557 0.00467 0.9 VDD 122.773,104.208 FE_OFC53_n1
0.8368 0.05946 0.003693 0.9 VDD 132.358,162.384 FE_OFC49_n1
0.8375 0.05835 0.004166 0.9 VDD 129.568,152.016 FE_OFC47_n1
0.8368 0.05717 0.006049 0.9 VDD 142.438,137.616 FE_OFC45_n1
0.83 0.0606 0.00938 0.9 VDD 146.038,147.408 FE_OFC44_n1
0.8265 0.06388 0.009643 0.9 VDD 146.308,158.352 FE_OFC43_n1
0.8393 0.05745 0.003248 0.9 VDD 139.378,178.512 FE_OFC41_n1
0.8385 0.058 0.003501 0.9 VDD 146.893,181.392 FE_OFC40_n1
0.8388 0.05641 0.004769 0.9 VDD 168.943,181.968 FE_OFC39_n1
0.8353 0.05783 0.006841 0.9 VDD 186.268,142.800 FE_OFC38_n1
0.8356 0.05703 0.007413 0.9 VDD 185.818,153.168 FE_OFC34_n1
0.839 0.05753 0.003505 0.9 VDD 185.323,165.840 FE_OFC33_n1
0.8307 0.05294 0.01637 0.9 VDD 54.058,234.960 FE_OFC32_n1
0.8368 0.06 0.003173 0.9 VDD 96.898,186.576 FE_OFC7_n1
0.8342 0.06109 0.004662 0.9 VDD 116.248,185.424 FE_OFC6_n1
0.8359 0.05997 0.004119 0.9 VDD 133.168,187.152 FE_OFC5_n1
0.8426 0.05265 0.004779 0.9 VDD 192.433,184.848 FE_OFC3_n1
0.8364 0.05657 0.007062 0.9 VDD 184.153,184.272 FE_OFC2_n1
0.8453 0.0525 0.002189 0.9 VDD 199.723,181.392 FE_OFC1_n1
0.8335 0.06017 0.006283 0.9 VDD 139.288,185.424 FE_OFC0_n1
0.8474 0.05037 0.002208 0.9 VDD 201.703,186.000 clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_reg
0.8467 0.05113 0.002213 0.9 VDD 201.793,185.424 clk_rst_gen_i/i_rst_gen_soc/s_rst_ff2_reg
0.8466 0.05114 0.002245 0.9 VDD 201.523,184.848 clk_rst_gen_i/i_rst_gen_soc/s_rst_ff1_reg
0.8469 0.05089 0.002245 0.9 VDD 201.523,184.272 clk_rst_gen_i/i_rst_gen_soc/s_rst_ff0_reg
0.8467 0.05117 0.002082 0.9 VDD 201.433,183.120 clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg
0.8468 0.05117 0.002006 0.9 VDD 199.768,183.120 clk_rst_gen_i/i_rst_gen_soc/U6
0.8463 0.05116 0.002536 0.9 VDD 198.328,183.120 clk_rst_gen_i/i_rst_gen_soc/U3
0.8435 0.05262 0.003898 0.9 VDD 78.628,133.584 core_region_i/FE_RC_12_0
0.8435 0.05294 0.003565 0.9 VDD 80.248,132.432 core_region_i/FE_RC_11_0
0.8563 0.03967 0.004006 0.9 VDD 112.828,93.264 core_region_i/FE_OFC422_core_data_req
0.8569 0.03956 0.003564 0.9 VDD 110.938,90.384 core_region_i/FE_OFC145_lsu_resp_CS_0
0.8661 0.02774 0.006148 0.9 VDD 130.558,53.520 core_region_i/FE_OFC127_n1
0.8621 0.03269 0.005196 0.9 VDD 129.793,62.736 core_region_i/FE_OFC126_n1
0.8558 0.03444 0.009735 0.9 VDD 125.023,70.800 core_region_i/FE_OFC125_n1
0.856 0.03594 0.008031 0.9 VDD 126.418,76.560 core_region_i/FE_OFC124_n1
0.8501 0.04139 0.008531 0.9 VDD 116.968,86.928 core_region_i/FE_OFC123_n1
0.8463 0.0502 0.003488 0.9 VDD 122.773,121.488 core_region_i/FE_OFC51_n1
0.8466 0.05009 0.00328 0.9 VDD 136.498,121.488 core_region_i/FE_OFC50_n1
0.8338 0.05716 0.009042 0.9 VDD 116.293,142.800 core_region_i/FE_OFC46_n1
0.8375 0.05661 0.005846 0.9 VDD 104.863,134.736 core_region_i/CORE.RISCV_CORE/CTS_ccl_a_buf_00134
0.8462 0.0516 0.00222 0.9 VDD 92.983,129.552 core_region_i/CORE.RISCV_CORE/CTS_ccl_a_buf_00127
0.843 0.05358 0.003454 0.9 VDD 92.803,134.736 core_region_i/CORE.RISCV_CORE/CTS_ccl_a_buf_00132
0.8367 0.05663 0.006699 0.9 VDD 106.303,137.616 core_region_i/CORE.RISCV_CORE/CTS_ccl_a_buf_00137
0.8481 0.04985 0.002044 0.9 VDD 95.593,124.944 core_region_i/CORE.RISCV_CORE/FE_OFC1005_dbg_reg_rdata_8
0.8308 0.06185 0.00731 0.9 VDD 81.868,157.776 core_region_i/CORE.RISCV_CORE/FE_OFC869_alu_operand_a_ex_15
0.8488 0.04903 0.002138 0.9 VDD 95.998,124.368 core_region_i/CORE.RISCV_CORE/FE_OFC672_dbg_reg_rdata_10
0.8353 0.0579 0.006762 0.9 VDD 81.868,148.560 core_region_i/CORE.RISCV_CORE/FE_OFC593_n138
0.8404 0.05583 0.003723 0.9 VDD 96.178,135.888 core_region_i/CORE.RISCV_CORE/FE_OFC546_data_wdata_ex_16
0.8374 0.05722 0.005344 0.9 VDD 82.678,146.832 core_region_i/CORE.RISCV_CORE/FE_OFC529_n142
0.838 0.05669 0.005312 0.9 VDD 83.668,146.256 core_region_i/CORE.RISCV_CORE/FE_OFC527_n139
0.8285 0.06306 0.008401 0.9 VDD 81.598,162.960 core_region_i/CORE.RISCV_CORE/FE_OFC522_n145
0.828 0.06181 0.0102 0.9 VDD 81.958,157.200 core_region_i/CORE.RISCV_CORE/FE_OFC514_n137
0.8268 0.06322 0.009986 0.9 VDD 81.418,160.656 core_region_i/CORE.RISCV_CORE/FE_OFC502_n146
0.8348 0.05802 0.007209 0.9 VDD 82.678,152.016 core_region_i/CORE.RISCV_CORE/FE_OFC486_n141
0.8278 0.06483 0.007331 0.9 VDD 78.628,152.592 core_region_i/CORE.RISCV_CORE/FE_OFC463_n140
0.8316 0.06106 0.007369 0.9 VDD 81.598,164.112 core_region_i/CORE.RISCV_CORE/FE_OFC442_n149
0.8286 0.063 0.008401 0.9 VDD 81.598,162.384 core_region_i/CORE.RISCV_CORE/FE_OFC440_n150
0.8263 0.06378 0.00992 0.9 VDD 81.598,160.080 core_region_i/CORE.RISCV_CORE/FE_OFC433_n183
0.8279 0.06086 0.01125 0.9 VDD 84.748,154.896 core_region_i/CORE.RISCV_CORE/FE_OFC412_n144
0.8345 0.05881 0.00673 0.9 VDD 82.318,149.136 core_region_i/CORE.RISCV_CORE/FE_OFC402_n148
0.8261 0.06186 0.01209 0.9 VDD 83.218,154.320 core_region_i/CORE.RISCV_CORE/FE_OFC396_n147
0.828 0.0607 0.01134 0.9 VDD 81.058,158.928 core_region_i/CORE.RISCV_CORE/FE_OFC365_n154
0.8356 0.05729 0.007113 0.9 VDD 80.518,147.408 core_region_i/CORE.RISCV_CORE/FE_OFC317_n157
0.8452 0.05031 0.004536 0.9 VDD 106.438,119.760 core_region_i/CORE.RISCV_CORE/FE_OFC105_n1
0.8314 0.06085 0.007737 0.9 VDD 105.403,154.896 core_region_i/CORE.RISCV_CORE/FE_OFC104_n1
0.8248 0.0654 0.009805 0.9 VDD 69.853,162.384 core_region_i/CORE.RISCV_CORE/FE_OFC64_n1
0.8462 0.05002 0.003766 0.9 VDD 106.663,120.912 core_region_i/CORE.RISCV_CORE/FE_OFC52_n1
0.8318 0.06033 0.007831 0.9 VDD 106.843,154.320 core_region_i/CORE.RISCV_CORE/FE_OFC48_n1
0.8325 0.06019 0.007286 0.9 VDD 106.258,153.168 core_region_i/CORE.RISCV_CORE/core_clock_gate_i/clk_en_reg
0.831 0.06007 0.008889 0.9 VDD 108.418,152.592 core_region_i/CORE.RISCV_CORE/core_clock_gate_i/U2
0.8284 0.06261 0.008976 0.9 VDD 106.978,152.016 core_region_i/CORE.RISCV_CORE/core_clock_gate_i/U3
0.8318 0.05986 0.008298 0.9 VDD 108.508,135.888 core_region_i/CORE.RISCV_CORE/if_stage_i/CTS_ccl_a_buf_00118
0.8346 0.05955 0.005817 0.9 VDD 108.508,141.648 core_region_i/CORE.RISCV_CORE/if_stage_i/FE_OFC162_n116
0.8392 0.05618 0.004596 0.9 VDD 114.853,139.344 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/FE_PHC88_n26
0.8392 0.05622 0.004622 0.9 VDD 114.583,139.344 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/FE_PHC86_n26
0.8389 0.05638 0.004716 0.9 VDD 113.503,139.344 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/FE_PHC79_n26
0.8382 0.05714 0.004671 0.9 VDD 114.043,139.920 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/FE_PHC42_n26
0.8306 0.06116 0.008285 0.9 VDD 110.938,158.352 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/FE_OFC435_n131
0.835 0.05927 0.005724 0.9 VDD 111.208,141.648 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/FE_DBTC48_branch_req
0.8357 0.05946 0.004884 0.9 VDD 105.358,163.536 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/FE_DBTC47_instr_addr_q_15
0.8342 0.06046 0.005344 0.9 VDD 101.668,168.144 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/FE_DBTC46_instr_addr_q_19
0.83 0.06145 0.008505 0.9 VDD 113.368,152.016 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/FE_DBTC45_instr_addr_q_9
0.8335 0.05915 0.007363 0.9 VDD 104.728,160.080 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/FE_DBTC44_instr_addr_q_27
0.8333 0.06082 0.005828 0.9 VDD 110.758,161.808 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/FE_DBTC43_instr_addr_q_13
0.8349 0.06024 0.004845 0.9 VDD 102.208,165.840 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/FE_DBTC42_instr_addr_q_17
0.8332 0.06107 0.005736 0.9 VDD 102.838,161.808 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/FE_DBTC41_instr_addr_q_25
0.8323 0.05871 0.00898 0.9 VDD 116.653,143.376 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/CTS_ccl_a_buf_00124
0.8382 0.05542 0.006357 0.9 VDD 116.293,136.464 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/CTS_cdb_buf_00367
0.8608 0.0276 0.01157 0.9 VDD 115.663,51.792 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/CTS_ccl_a_buf_00122
0.8686 0.02517 0.006254 0.9 VDD 115.348,55.248 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/FE_OFC826_n184
0.8558 0.03757 0.006637 0.9 VDD 115.663,81.168 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/FE_OFC788_n255
0.8675 0.02613 0.006398 0.9 VDD 116.248,57.552 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/FE_OFC785_n133
0.8676 0.0261 0.006327 0.9 VDD 115.798,57.552 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/FE_OFC780_n134
0.8687 0.02513 0.006179 0.9 VDD 114.898,55.248 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/FE_OFC670_n318
0.8671 0.02793 0.004983 0.9 VDD 117.238,60.432 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/FE_OFC362_axi_instr_rdata_0
0.8685 0.02519 0.006294 0.9 VDD 115.618,55.248 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/FE_OFC352_n218
0.8573 0.03975 0.002941 0.9 VDD 113.818,92.688 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/FE_OFC272_n255
0.856 0.03934 0.004622 0.9 VDD 113.728,91.536 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/FE_OFC245_n90
0.8326 0.05991 0.007486 0.9 VDD 111.478,148.560 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/FE_OFC163_valid_Q_0
0.8688 0.02387 0.007359 0.9 VDD 122.323,52.944 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/FE_OFC128_n1
0.8666 0.02767 0.005724 0.9 VDD 117.913,59.280 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]
0.8528 0.04268 0.004486 0.9 VDD 115.393,93.840 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q_reg[2]
0.8508 0.04267 0.006558 0.9 VDD 115.303,94.416 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q_reg[1]
0.8508 0.04261 0.00655 0.9 VDD 115.303,95.568 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q_reg[0]
0.8675 0.02615 0.006307 0.9 VDD 116.563,56.976 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][0]
0.8678 0.02529 0.006873 0.9 VDD 116.833,54.672 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][0]
0.8679 0.02555 0.006542 0.9 VDD 118.723,56.400 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][1]
0.8676 0.02535 0.007076 0.9 VDD 118.993,54.672 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][1]
0.876 0.0186 0.005433 0.9 VDD 117.013,44.880 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][2]
0.8759 0.01857 0.005559 0.9 VDD 119.803,44.880 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][2]
0.8773 0.01829 0.004387 0.9 VDD 110.983,44.304 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][3]
0.8755 0.02005 0.00449 0.9 VDD 108.373,45.456 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][3]
0.8767 0.01718 0.006134 0.9 VDD 117.733,40.848 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][4]
0.8812 0.01356 0.005288 0.9 VDD 118.363,36.816 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][4]
0.8775 0.0165 0.005993 0.9 VDD 119.713,40.272 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][5]
0.8797 0.0149 0.005372 0.9 VDD 119.533,39.120 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][5]
0.8772 0.01688 0.005879 0.9 VDD 120.613,40.848 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][6]
0.8813 0.01411 0.004554 0.9 VDD 121.873,37.968 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][6]
0.8716 0.022 0.006406 0.9 VDD 120.703,50.064 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][7]
0.8715 0.02194 0.006594 0.9 VDD 123.403,50.640 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][7]
0.8755 0.01801 0.006499 0.9 VDD 110.983,42.576 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][8]
0.8774 0.01771 0.004876 0.9 VDD 108.643,42.000 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][8]
0.8752 0.01833 0.006499 0.9 VDD 110.983,43.152 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][9]
0.8759 0.01808 0.005978 0.9 VDD 108.643,43.152 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][9]
0.8771 0.01677 0.006134 0.9 VDD 117.733,40.272 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][10]
0.8803 0.01443 0.005274 0.9 VDD 118.543,37.392 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][10]
0.8731 0.01981 0.007138 0.9 VDD 121.243,46.608 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][11]
0.8762 0.01831 0.005512 0.9 VDD 123.493,44.880 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][11]
0.8677 0.02523 0.007076 0.9 VDD 118.993,54.096 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][12]
0.8675 0.02508 0.007366 0.9 VDD 120.973,53.520 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][12]
0.868 0.02508 0.006937 0.9 VDD 115.753,53.520 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][13]
0.8647 0.02388 0.0114 0.9 VDD 116.743,52.368 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][13]
0.8722 0.02217 0.005623 0.9 VDD 110.893,49.488 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][14]
0.8729 0.02194 0.005206 0.9 VDD 108.373,49.488 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][14]
0.8673 0.02656 0.006154 0.9 VDD 111.343,51.216 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][15]
0.8684 0.02587 0.005727 0.9 VDD 109.093,51.216 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][15]
0.8671 0.02619 0.006692 0.9 VDD 121.513,56.976 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][16]
0.8677 0.0256 0.006692 0.9 VDD 121.423,56.400 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][16]
0.8676 0.02528 0.00708 0.9 VDD 121.243,55.248 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][17]
0.8677 0.02527 0.007038 0.9 VDD 121.423,54.672 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][17]
0.8803 0.01495 0.004697 0.9 VDD 116.563,38.544 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][18]
0.8829 0.01366 0.003427 0.9 VDD 116.563,36.240 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][18]
0.8779 0.01678 0.005364 0.9 VDD 110.353,40.272 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][19]
0.8787 0.0166 0.004684 0.9 VDD 109.093,39.696 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][19]
0.876 0.01756 0.006436 0.9 VDD 121.603,42.576 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][20]
0.8768 0.0171 0.006067 0.9 VDD 123.853,42.576 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][20]
0.8787 0.01604 0.005246 0.9 VDD 122.053,39.696 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][21]
0.8801 0.01468 0.00519 0.9 VDD 122.593,39.120 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][21]
0.8769 0.01813 0.00499 0.9 VDD 121.783,43.728 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][22]
0.8761 0.0178 0.006105 0.9 VDD 123.673,43.152 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][22]
0.873 0.02105 0.005989 0.9 VDD 120.883,48.336 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][23]
0.8731 0.02086 0.006017 0.9 VDD 122.953,48.336 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][23]
0.8801 0.01457 0.005328 0.9 VDD 113.863,37.392 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][24]
0.8812 0.01354 0.005224 0.9 VDD 112.603,36.816 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][24]
0.8811 0.01465 0.004219 0.9 VDD 109.903,38.544 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][25]
0.8809 0.01428 0.004844 0.9 VDD 109.813,37.392 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][25]
0.8808 0.01458 0.004641 0.9 VDD 114.763,37.968 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][26]
0.881 0.01367 0.005368 0.9 VDD 115.213,36.816 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][26]
0.8743 0.01977 0.005957 0.9 VDD 123.043,47.184 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][27]
0.8734 0.01963 0.006985 0.9 VDD 123.493,46.032 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][27]
0.8658 0.02391 0.01028 0.9 VDD 121.603,52.368 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][28]
0.8692 0.0242 0.006602 0.9 VDD 123.313,51.216 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][28]
0.866 0.02749 0.006549 0.9 VDD 115.123,51.216 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][29]
0.8717 0.02207 0.006245 0.9 VDD 116.743,49.488 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][29]
0.8734 0.02029 0.00633 0.9 VDD 110.803,46.032 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][30]
0.8742 0.02003 0.005797 0.9 VDD 108.283,46.032 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][30]
0.875 0.01944 0.005539 0.9 VDD 110.983,47.184 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][31]
0.8732 0.02194 0.004863 0.9 VDD 108.373,48.912 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][31]
0.8662 0.02716 0.006674 0.9 VDD 118.183,58.128 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][1]
0.8726 0.02034 0.007014 0.9 VDD 116.473,46.032 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][2]
0.873 0.02038 0.006655 0.9 VDD 112.873,46.032 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][3]
0.8749 0.01823 0.00683 0.9 VDD 115.843,42.576 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][4]
0.877 0.0172 0.005816 0.9 VDD 117.193,41.424 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][5]
0.8763 0.01793 0.005762 0.9 VDD 119.173,42.000 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][6]
0.8679 0.02545 0.006687 0.9 VDD 120.883,51.216 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][7]
0.875 0.0182 0.006812 0.9 VDD 113.683,42.576 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][8]
0.8747 0.01847 0.006812 0.9 VDD 113.683,43.152 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][9]
0.876 0.01823 0.005778 0.9 VDD 115.843,42.000 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][10]
0.8727 0.02011 0.007156 0.9 VDD 119.803,46.032 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][11]
0.8675 0.02523 0.007258 0.9 VDD 118.813,53.520 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][12]
0.8679 0.02518 0.006899 0.9 VDD 117.013,54.096 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][13]
0.8726 0.02217 0.005215 0.9 VDD 110.893,48.912 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][14]
0.8719 0.02169 0.006363 0.9 VDD 112.873,50.640 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][15]
0.8659 0.02724 0.006862 0.9 VDD 120.343,58.128 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][16]
0.8668 0.02723 0.005974 0.9 VDD 121.243,58.704 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][17]
0.8768 0.01718 0.006055 0.9 VDD 115.663,40.848 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][18]
0.8773 0.01705 0.005623 0.9 VDD 113.953,41.424 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][19]
0.8749 0.0184 0.006654 0.9 VDD 119.533,43.152 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][20]
0.8773 0.017 0.005711 0.9 VDD 119.803,41.424 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][21]
0.8766 0.0184 0.004982 0.9 VDD 119.623,43.728 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][22]
0.8718 0.02179 0.006409 0.9 VDD 120.433,49.488 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][23]
0.8771 0.01699 0.005858 0.9 VDD 113.593,40.272 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][24]
0.8779 0.01696 0.005122 0.9 VDD 112.513,39.696 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][25]
0.8777 0.01695 0.005337 0.9 VDD 115.573,39.696 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][26]
0.8729 0.02106 0.006014 0.9 VDD 120.793,47.760 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][27]
0.8636 0.02574 0.01064 0.9 VDD 120.253,51.792 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][28]
0.8695 0.02374 0.006749 0.9 VDD 114.583,52.944 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][29]
0.8734 0.0209 0.00573 0.9 VDD 112.963,47.760 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][30]
0.8737 0.02074 0.00554 0.9 VDD 110.983,47.760 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][31]
0.8319 0.05892 0.009193 0.9 VDD 115.213,143.376 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][2]
0.8375 0.05689 0.00561 0.9 VDD 116.023,144.528 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][3]
0.8332 0.0597 0.007076 0.9 VDD 116.113,145.680 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][4]
0.833 0.05944 0.007602 0.9 VDD 116.293,146.832 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][5]
0.8321 0.05949 0.008391 0.9 VDD 116.113,147.408 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][6]
0.8323 0.0595 0.008187 0.9 VDD 115.843,149.712 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][7]
0.8306 0.06079 0.008571 0.9 VDD 115.663,150.864 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][8]
0.8335 0.05934 0.007125 0.9 VDD 115.663,153.168 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][9]
0.8332 0.0596 0.007232 0.9 VDD 115.573,154.320 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][10]
0.8308 0.06063 0.008554 0.9 VDD 115.303,156.624 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][11]
0.8323 0.05967 0.00802 0.9 VDD 115.303,157.776 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][12]
0.8337 0.0609 0.005395 0.9 VDD 112.783,158.928 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][13]
0.8337 0.0592 0.007107 0.9 VDD 110.443,162.960 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][14]
0.8344 0.06039 0.005205 0.9 VDD 109.543,164.688 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][15]
0.8318 0.06103 0.007153 0.9 VDD 109.363,162.384 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][16]
0.8343 0.06092 0.004747 0.9 VDD 104.863,166.992 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][17]
0.8357 0.05993 0.004374 0.9 VDD 104.323,169.872 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][18]
0.8362 0.05991 0.0039 0.9 VDD 104.773,170.448 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][19]
0.8348 0.06079 0.00437 0.9 VDD 105.583,169.296 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][20]
0.834 0.06082 0.005227 0.9 VDD 105.223,168.720 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][21]
0.8345 0.06076 0.004712 0.9 VDD 108.913,166.992 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][22]
0.8343 0.0609 0.004789 0.9 VDD 106.843,166.992 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][23]
0.8345 0.06067 0.004838 0.9 VDD 109.633,166.416 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][24]
0.8347 0.06005 0.005286 0.9 VDD 108.373,165.264 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][25]
0.8335 0.0594 0.00714 0.9 VDD 107.923,162.960 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][26]
0.8329 0.06106 0.006042 0.9 VDD 109.003,161.808 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][27]
0.8327 0.0613 0.006004 0.9 VDD 109.453,161.232 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][28]
0.831 0.06126 0.007727 0.9 VDD 109.813,160.656 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][29]
0.8332 0.05912 0.00773 0.9 VDD 110.083,160.080 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][30]
0.8332 0.06132 0.005524 0.9 VDD 109.723,158.928 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][31]
0.8614 0.03175 0.006861 0.9 VDD 116.743,63.888 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][1]
0.8345 0.06015 0.005306 0.9 VDD 107.203,165.264 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U3
0.8564 0.03753 0.006077 0.9 VDD 116.698,81.744 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U4
0.8686 0.02527 0.006086 0.9 VDD 115.213,56.400 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U5
0.8687 0.02524 0.006026 0.9 VDD 114.853,56.400 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U6
0.8352 0.05998 0.004786 0.9 VDD 106.933,167.568 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U7
0.8362 0.05989 0.003879 0.9 VDD 102.703,170.448 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U8
0.8685 0.02529 0.006261 0.9 VDD 115.393,55.824 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U9
0.8659 0.02847 0.005675 0.9 VDD 117.058,61.584 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U10
0.8643 0.02916 0.00655 0.9 VDD 114.898,63.312 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U11
0.8304 0.06137 0.008263 0.9 VDD 109.138,158.352 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U12
0.8333 0.05914 0.007592 0.9 VDD 107.743,160.080 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U13
0.8342 0.06085 0.004938 0.9 VDD 107.608,166.416 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U15
0.8344 0.0603 0.005287 0.9 VDD 103.603,168.144 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U16
0.8362 0.05926 0.004545 0.9 VDD 109.723,163.536 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U17
0.8334 0.05897 0.007615 0.9 VDD 112.243,160.080 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U18
0.8666 0.02698 0.006391 0.9 VDD 116.203,58.128 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U22
0.8542 0.03919 0.006656 0.9 VDD 114.583,84.624 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U23
0.831 0.06142 0.007551 0.9 VDD 107.158,160.656 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U24
0.8621 0.03139 0.006534 0.9 VDD 114.808,63.888 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U32
0.8677 0.02605 0.006228 0.9 VDD 115.213,57.552 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U33
0.8667 0.02694 0.006327 0.9 VDD 115.798,58.128 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U34
0.833 0.06148 0.005493 0.9 VDD 107.518,158.928 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U36
0.8327 0.06138 0.005949 0.9 VDD 105.718,161.232 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U37
0.8344 0.06026 0.005323 0.9 VDD 105.808,165.264 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U38
0.8359 0.05987 0.004259 0.9 VDD 102.118,169.872 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U39
0.835 0.06031 0.004644 0.9 VDD 103.468,167.568 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U40
0.8346 0.06065 0.004755 0.9 VDD 107.158,164.112 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U41
0.8356 0.059 0.005437 0.9 VDD 111.838,159.504 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U42
0.8323 0.05993 0.007761 0.9 VDD 115.348,146.256 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U43
0.8685 0.02531 0.006153 0.9 VDD 115.618,56.400 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U44
0.8354 0.05913 0.005517 0.9 VDD 109.138,159.504 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U46
0.831 0.06142 0.007602 0.9 VDD 107.878,160.656 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U47
0.8318 0.06112 0.007126 0.9 VDD 107.698,162.384 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U48
0.8344 0.06075 0.004829 0.9 VDD 106.168,164.112 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U49
0.856 0.03936 0.004656 0.9 VDD 114.088,91.536 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U50
0.8551 0.03889 0.006046 0.9 VDD 115.168,82.320 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U51
0.8663 0.02829 0.005417 0.9 VDD 114.898,61.584 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U52
0.8666 0.02786 0.005566 0.9 VDD 116.068,61.008 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U53
0.8675 0.02775 0.004725 0.9 VDD 114.808,60.432 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U54
0.866 0.02839 0.005576 0.9 VDD 116.158,61.584 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U55
0.8667 0.02779 0.005466 0.9 VDD 115.258,61.008 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U56
0.8641 0.02924 0.006687 0.9 VDD 115.708,63.312 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U57
0.8666 0.02783 0.005523 0.9 VDD 115.708,61.008 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U58
0.8719 0.02213 0.005947 0.9 VDD 113.863,49.488 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U59
0.8672 0.02742 0.005399 0.9 VDD 115.438,59.280 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U60
0.8673 0.02737 0.005333 0.9 VDD 114.943,59.280 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U61
0.8723 0.02211 0.005559 0.9 VDD 115.033,48.912 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U63
0.8731 0.02104 0.005877 0.9 VDD 119.263,48.336 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U65
0.8731 0.02103 0.005838 0.9 VDD 118.723,48.336 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U66
0.8767 0.01855 0.004744 0.9 VDD 115.843,44.304 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U68
0.8733 0.01966 0.007018 0.9 VDD 116.563,46.608 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U69
0.877 0.01846 0.00458 0.9 VDD 113.503,43.728 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U71
0.8735 0.01961 0.006882 0.9 VDD 115.123,46.608 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U72
0.8767 0.01842 0.00489 0.9 VDD 118.093,43.728 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U74
0.8727 0.0202 0.007104 0.9 VDD 118.543,46.032 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U75
0.8765 0.01858 0.004961 0.9 VDD 119.263,44.304 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U77
0.8727 0.02024 0.007081 0.9 VDD 118.003,46.032 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U78
0.8766 0.0186 0.004833 0.9 VDD 117.193,44.304 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U80
0.8733 0.021 0.005732 0.9 VDD 117.283,48.336 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U81
0.8717 0.02195 0.006356 0.9 VDD 119.173,50.064 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U83
0.8718 0.02191 0.006312 0.9 VDD 118.183,50.064 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U84
0.8686 0.02495 0.006491 0.9 VDD 114.853,54.096 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U86
0.8665 0.02688 0.006612 0.9 VDD 117.463,51.216 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U87
0.8665 0.02707 0.006409 0.9 VDD 113.413,51.216 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U89
0.8717 0.02177 0.006498 0.9 VDD 114.493,50.640 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U90
0.8762 0.01853 0.005265 0.9 VDD 115.393,44.880 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U92
0.8734 0.02098 0.005643 0.9 VDD 116.113,48.336 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U93
0.8689 0.0239 0.007221 0.9 VDD 118.453,52.944 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U95
0.8626 0.0264 0.011 0.9 VDD 118.633,51.792 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U96
0.8769 0.01846 0.004632 0.9 VDD 114.223,43.728 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U98
0.8728 0.02036 0.006847 0.9 VDD 114.763,46.032 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U99
0.8672 0.02769 0.005102 0.9 VDD 118.408,59.856 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U101
0.8425 0.0511 0.006424 0.9 VDD 111.928,112.272 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U102
0.8663 0.02777 0.005922 0.9 VDD 120.523,59.280 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U103
0.8673 0.02767 0.005066 0.9 VDD 118.048,59.856 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U104
0.867 0.02797 0.005038 0.9 VDD 117.778,60.432 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U105
0.8675 0.02754 0.004916 0.9 VDD 116.608,59.856 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U106
0.8745 0.02037 0.005111 0.9 VDD 113.953,45.456 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U107
0.8733 0.02094 0.005797 0.9 VDD 114.583,47.760 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U108
0.8666 0.02701 0.006437 0.9 VDD 116.518,58.128 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U110
0.8664 0.02773 0.005835 0.9 VDD 119.353,59.280 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U111
0.8673 0.02786 0.004859 0.9 VDD 116.068,60.432 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U113
0.877 0.01843 0.00458 0.9 VDD 113.503,44.304 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U114
0.8746 0.01961 0.005814 0.9 VDD 115.033,47.184 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U115
0.8769 0.01848 0.004651 0.9 VDD 114.493,44.304 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U117
0.8736 0.01959 0.006829 0.9 VDD 114.583,46.608 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U118
0.873 0.02104 0.005967 0.9 VDD 119.263,47.760 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U120
0.8722 0.02193 0.005832 0.9 VDD 118.633,48.912 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U121
0.8768 0.01846 0.004695 0.9 VDD 115.123,43.728 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U123
0.8745 0.01966 0.005873 0.9 VDD 116.563,47.184 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U124
0.8765 0.01859 0.004912 0.9 VDD 118.453,44.304 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U126
0.873 0.02102 0.00594 0.9 VDD 118.453,47.760 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U127
0.8765 0.01859 0.004873 0.9 VDD 117.823,44.304 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U129
0.8743 0.01973 0.00595 0.9 VDD 118.723,47.184 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U130
0.8744 0.02036 0.005284 0.9 VDD 115.573,45.456 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U132
0.8731 0.02099 0.005886 0.9 VDD 116.923,47.760 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U133
0.8768 0.01844 0.004792 0.9 VDD 116.563,43.728 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U135
0.8722 0.02204 0.005725 0.9 VDD 117.193,48.912 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U136
0.8738 0.01954 0.006692 0.9 VDD 113.233,46.608 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U138
0.8735 0.02096 0.005573 0.9 VDD 115.213,48.336 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U139
0.8652 0.0239 0.01094 0.9 VDD 118.903,52.368 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U141
0.8669 0.02644 0.006638 0.9 VDD 118.543,51.216 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U142
0.8684 0.0249 0.00673 0.9 VDD 114.493,53.520 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U144
0.8719 0.02188 0.006266 0.9 VDD 117.193,50.064 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U145
0.8724 0.02214 0.005428 0.9 VDD 113.413,48.912 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U147
0.8718 0.0221 0.006108 0.9 VDD 115.393,49.488 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U148
0.8714 0.02196 0.006657 0.9 VDD 119.353,50.640 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U150
0.8717 0.02191 0.006344 0.9 VDD 118.903,49.488 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U151
0.8658 0.02362 0.01063 0.9 VDD 113.503,52.368 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U153
0.8721 0.02179 0.006071 0.9 VDD 115.033,50.064 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U154
0.8669 0.02687 0.006204 0.9 VDD 115.078,58.128 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U156
0.8669 0.02689 0.006235 0.9 VDD 115.258,58.128 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U157
0.8678 0.02686 0.005339 0.9 VDD 114.988,58.704 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U158
0.8674 0.02703 0.005577 0.9 VDD 116.788,58.704 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U159
0.867 0.02751 0.005519 0.9 VDD 116.338,59.280 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U160
0.8354 0.05912 0.005523 0.9 VDD 109.588,159.504 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U161
0.8354 0.05915 0.00548 0.9 VDD 106.798,159.504 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U163
0.8335 0.05944 0.007051 0.9 VDD 106.528,162.960 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U164
0.8328 0.06135 0.005878 0.9 VDD 104.728,161.232 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U166
0.8326 0.06138 0.00606 0.9 VDD 108.418,161.232 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U167
0.8334 0.05915 0.007435 0.9 VDD 105.628,160.080 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U169
0.8343 0.06079 0.004895 0.9 VDD 108.508,166.416 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U170
0.8341 0.06091 0.005033 0.9 VDD 105.358,166.416 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U172
0.8342 0.0607 0.005126 0.9 VDD 106.348,168.720 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U173
0.8346 0.06019 0.005246 0.9 VDD 104.728,168.144 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U175
0.835 0.06006 0.004903 0.9 VDD 108.328,165.840 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U176
0.8335 0.05945 0.007015 0.9 VDD 105.988,162.960 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U178
0.8665 0.0279 0.005631 0.9 VDD 116.653,61.008 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U179
0.8558 0.03759 0.006567 0.9 VDD 114.853,81.168 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U180
0.8669 0.0283 0.004805 0.9 VDD 115.078,62.160 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U181
0.867 0.02827 0.004765 0.9 VDD 114.718,62.160 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U182
0.8509 0.03875 0.01031 0.9 VDD 116.518,75.984 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U184
0.8663 0.02795 0.005712 0.9 VDD 117.418,61.008 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U185
0.8664 0.02792 0.005675 0.9 VDD 117.058,61.008 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U187
0.866 0.02919 0.004815 0.9 VDD 115.168,62.736 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U188
0.8659 0.02923 0.004865 0.9 VDD 115.618,62.736 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U190
0.8638 0.02935 0.006876 0.9 VDD 116.878,63.312 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U191
0.8657 0.02931 0.004965 0.9 VDD 116.518,62.736 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U192
0.8639 0.0293 0.006808 0.9 VDD 116.428,63.312 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U193
0.8564 0.03759 0.006032 0.9 VDD 114.628,81.744 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U196
0.856 0.03986 0.004157 0.9 VDD 115.303,90.384 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U197
0.8557 0.03945 0.004799 0.9 VDD 115.663,91.536 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U198
0.8557 0.03987 0.004469 0.9 VDD 115.303,93.264 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U199
0.8554 0.03984 0.004714 0.9 VDD 114.718,90.960 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U202
0.8559 0.0394 0.004718 0.9 VDD 114.763,91.536 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U203
0.8575 0.0394 0.003054 0.9 VDD 114.763,92.112 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U204
0.8352 0.05905 0.005718 0.9 VDD 113.683,143.952 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U205
0.8357 0.057 0.007337 0.9 VDD 114.448,145.104 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U206
0.8373 0.05698 0.005676 0.9 VDD 114.628,144.528 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U207
0.8354 0.05897 0.005676 0.9 VDD 114.628,143.952 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U208
0.8372 0.05708 0.005741 0.9 VDD 113.143,144.528 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U209
0.8355 0.05705 0.007429 0.9 VDD 113.638,145.104 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U210
0.8373 0.05703 0.005708 0.9 VDD 113.908,144.528 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U211
0.8358 0.05696 0.007267 0.9 VDD 114.898,145.104 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U212
0.8326 0.05974 0.007655 0.9 VDD 115.978,146.256 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U213
0.836 0.05691 0.00714 0.9 VDD 115.708,145.104 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U214
0.8315 0.0599 0.008567 0.9 VDD 113.683,149.712 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U215
0.8301 0.06135 0.00852 0.9 VDD 113.953,150.288 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U216
0.8319 0.05974 0.008395 0.9 VDD 114.673,149.712 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U217
0.833 0.05957 0.007419 0.9 VDD 113.503,148.560 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U218
0.8321 0.05995 0.007991 0.9 VDD 113.953,146.832 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U219
0.8319 0.05939 0.008748 0.9 VDD 114.313,147.984 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U220
0.8335 0.05926 0.007275 0.9 VDD 114.898,148.560 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U221
0.831 0.06082 0.008173 0.9 VDD 115.483,152.016 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U222
0.833 0.05965 0.007325 0.9 VDD 113.908,153.168 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U225
0.8333 0.05958 0.007125 0.9 VDD 115.663,153.744 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U227
0.8323 0.06088 0.006776 0.9 VDD 114.223,156.048 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U228
0.8329 0.05968 0.007383 0.9 VDD 114.043,154.896 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U229
0.831 0.06005 0.008987 0.9 VDD 112.648,157.200 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U230
0.8315 0.05982 0.00873 0.9 VDD 114.268,157.200 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U232
0.8336 0.05964 0.006765 0.9 VDD 114.313,155.472 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U233
0.8307 0.06102 0.008298 0.9 VDD 114.853,152.016 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U234
0.8302 0.0613 0.00845 0.9 VDD 113.953,152.016 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U235
0.8356 0.05895 0.005407 0.9 VDD 112.513,159.504 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U238
0.8321 0.06084 0.007086 0.9 VDD 110.668,162.384 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U239
0.8364 0.05913 0.004436 0.9 VDD 110.938,163.536 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U241
0.8356 0.06005 0.004386 0.9 VDD 111.478,164.112 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U242
0.835 0.06039 0.00456 0.9 VDD 109.543,164.112 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U245
0.8357 0.05945 0.004841 0.9 VDD 105.988,163.536 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U246
0.8359 0.05941 0.004713 0.9 VDD 107.698,163.536 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U248
0.8348 0.06053 0.004663 0.9 VDD 108.328,164.112 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U249
0.8351 0.06025 0.004695 0.9 VDD 104.143,167.568 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U252
0.8673 0.02616 0.006533 0.9 VDD 117.193,57.552 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U253
0.8665 0.02705 0.006501 0.9 VDD 116.968,58.128 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U254
0.8747 0.01955 0.005755 0.9 VDD 113.548,47.184 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U255
0.8747 0.01953 0.00573 0.9 VDD 112.963,47.184 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U256
0.874 0.01949 0.006535 0.9 VDD 112.108,46.608 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U257
0.8799 0.01485 0.005236 0.9 VDD 114.088,39.120 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U258
0.8778 0.01698 0.005233 0.9 VDD 114.043,39.696 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U259
0.88 0.01484 0.005204 0.9 VDD 113.638,39.120 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U260
0.8685 0.02488 0.006649 0.9 VDD 122.008,51.216 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U261
0.8673 0.026 0.006662 0.9 VDD 119.623,51.216 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U262
0.8655 0.02391 0.01061 0.9 VDD 120.388,52.368 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U263
0.8736 0.02094 0.005505 0.9 VDD 114.358,48.336 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U264
0.8725 0.02215 0.005338 0.9 VDD 112.333,48.912 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U265
0.8737 0.0209 0.005387 0.9 VDD 112.918,48.336 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U266
0.8721 0.02157 0.006321 0.9 VDD 122.008,49.488 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U267
0.8722 0.02183 0.005921 0.9 VDD 119.893,48.912 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U268
0.8723 0.02177 0.005967 0.9 VDD 120.568,48.912 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U269
0.876 0.01849 0.005547 0.9 VDD 121.018,44.880 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U270
0.8765 0.01854 0.004985 0.9 VDD 120.253,44.304 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U271
0.8765 0.0185 0.004987 0.9 VDD 120.838,44.304 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U272
0.88 0.01481 0.005172 0.9 VDD 113.188,39.120 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U273
0.8773 0.01695 0.00579 0.9 VDD 113.143,40.848 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U274
0.8801 0.0148 0.005145 0.9 VDD 112.828,39.120 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U275
0.8779 0.01663 0.005434 0.9 VDD 121.828,41.424 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U276
0.8767 0.01769 0.005576 0.9 VDD 120.793,42.000 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U277
0.8777 0.01678 0.005533 0.9 VDD 121.108,41.424 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U278
0.8721 0.0216 0.006333 0.9 VDD 121.828,49.488 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U279
0.8714 0.02197 0.006668 0.9 VDD 119.893,50.640 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U280
0.8713 0.022 0.006681 0.9 VDD 120.568,50.640 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U281
0.8799 0.01487 0.005267 0.9 VDD 114.538,39.120 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U282
0.877 0.01695 0.006022 0.9 VDD 115.303,40.272 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U283
0.8771 0.01697 0.005975 0.9 VDD 114.808,40.272 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U284
0.8732 0.01977 0.007026 0.9 VDD 122.908,46.608 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U285
0.8742 0.01977 0.00599 0.9 VDD 119.983,47.184 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U286
0.8742 0.0198 0.006013 0.9 VDD 120.838,47.184 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U287
0.8661 0.02733 0.006583 0.9 VDD 116.338,51.216 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U288
0.8617 0.02731 0.01102 0.9 VDD 114.403,51.792 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U289
0.865 0.02376 0.0112 0.9 VDD 114.808,52.368 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U290
0.8754 0.01817 0.006451 0.9 VDD 121.468,43.152 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U291
0.8757 0.01775 0.006569 0.9 VDD 120.343,42.576 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U292
0.8753 0.01824 0.006508 0.9 VDD 120.928,43.152 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U293
0.8769 0.0171 0.005958 0.9 VDD 114.628,40.848 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U294
0.8778 0.01684 0.005399 0.9 VDD 112.333,41.424 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U295
0.8775 0.01683 0.005647 0.9 VDD 112.198,40.848 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U296
0.8778 0.01685 0.005352 0.9 VDD 116.788,39.696 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U297
0.877 0.01689 0.00608 0.9 VDD 116.293,40.272 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U298
0.877 0.01693 0.006061 0.9 VDD 115.798,40.272 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U299
0.8743 0.02031 0.005428 0.9 VDD 116.968,45.456 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U300
0.8743 0.02034 0.005386 0.9 VDD 116.563,45.456 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U301
0.8743 0.02029 0.005448 0.9 VDD 117.328,45.456 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U302
0.8672 0.02618 0.006596 0.9 VDD 119.668,56.976 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U303
0.867 0.02618 0.006823 0.9 VDD 119.893,57.552 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U304
0.8671 0.02618 0.006773 0.9 VDD 119.308,57.552 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U305
0.8747 0.01846 0.006823 0.9 VDD 114.898,43.152 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U306
0.8771 0.01838 0.004512 0.9 VDD 112.603,44.304 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U307
0.8771 0.0184 0.004495 0.9 VDD 112.378,43.728 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U308
0.8771 0.01709 0.005774 0.9 VDD 118.768,41.424 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U309
0.8755 0.01787 0.006653 0.9 VDD 119.533,42.576 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U310
0.877 0.01703 0.006016 0.9 VDD 119.398,40.848 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U311
0.8764 0.01848 0.005155 0.9 VDD 114.358,44.880 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U312
0.8766 0.0184 0.005003 0.9 VDD 112.963,44.880 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U313
0.8748 0.02034 0.004899 0.9 VDD 112.018,45.456 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U314
0.8718 0.02174 0.00645 0.9 VDD 113.908,50.640 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U315
0.863 0.02685 0.0102 0.9 VDD 112.513,51.792 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U316
0.8726 0.02163 0.005767 0.9 VDD 112.198,50.064 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U317
0.877 0.01686 0.006096 0.9 VDD 116.698,40.272 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U318
0.8747 0.01845 0.00683 0.9 VDD 115.753,43.152 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U319
0.877 0.01718 0.005779 0.9 VDD 115.888,41.424 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U320
0.8619 0.02686 0.01124 0.9 VDD 117.508,51.792 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U321
0.869 0.02388 0.007071 0.9 VDD 117.013,52.944 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U322
0.8677 0.02518 0.007085 0.9 VDD 117.148,53.520 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U323
0.8761 0.01808 0.005808 0.9 VDD 117.508,42.000 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U324
0.8748 0.01844 0.006772 0.9 VDD 117.103,43.152 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U325
0.8752 0.01808 0.006752 0.9 VDD 117.508,42.576 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U326
0.8731 0.01983 0.007087 0.9 VDD 122.008,46.032 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U327
0.8743 0.01976 0.005973 0.9 VDD 119.443,47.184 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U328
0.8745 0.01999 0.00555 0.9 VDD 120.748,45.456 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U329
0.8769 0.01707 0.006042 0.9 VDD 119.038,40.848 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U330
0.8753 0.01799 0.006702 0.9 VDD 118.543,42.576 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U331
0.8771 0.01712 0.005784 0.9 VDD 118.408,41.424 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U332
0.8676 0.02531 0.007058 0.9 VDD 120.208,54.672 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U333
0.8669 0.02619 0.006889 0.9 VDD 121.153,57.552 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U334
0.8669 0.02618 0.006869 0.9 VDD 120.568,57.552 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U335
0.8719 0.02212 0.006028 0.9 VDD 114.628,49.488 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U336
0.872 0.02215 0.005821 0.9 VDD 112.693,49.488 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U337
0.8725 0.02169 0.005836 0.9 VDD 112.828,50.064 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U338
0.863 0.02617 0.01087 0.9 VDD 119.218,51.792 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U339
0.8688 0.0239 0.0073 0.9 VDD 119.623,52.944 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U340
0.8688 0.0239 0.00727 0.9 VDD 119.038,52.944 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U341
0.8672 0.02617 0.006682 0.9 VDD 118.273,57.552 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U342
0.8671 0.02617 0.006725 0.9 VDD 118.768,57.552 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U343
0.8761 0.01821 0.005657 0.9 VDD 114.358,42.000 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U344
0.8763 0.01817 0.005536 0.9 VDD 113.323,42.000 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U345
0.8765 0.01811 0.005418 0.9 VDD 112.468,42.000 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U346
0.835 0.06041 0.004553 0.9 VDD 102.298,167.568 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U347
0.8338 0.06086 0.005319 0.9 VDD 102.568,168.720 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U349
0.8348 0.06085 0.004331 0.9 VDD 103.468,169.296 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U350
0.8362 0.0599 0.003886 0.9 VDD 103.333,170.448 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U353
0.8345 0.06019 0.005312 0.9 VDD 106.753,165.264 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U354
0.8339 0.06074 0.005317 0.9 VDD 106.348,164.688 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U355
0.8343 0.06035 0.005307 0.9 VDD 102.973,168.144 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U356
0.8352 0.06005 0.004776 0.9 VDD 106.213,167.568 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U357
0.8349 0.06002 0.005109 0.9 VDD 106.528,168.144 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U358
0.8359 0.05976 0.00431 0.9 VDD 106.708,169.872 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U359
0.836 0.05973 0.00429 0.9 VDD 107.068,169.872 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U360
0.8352 0.06056 0.004263 0.9 VDD 107.518,169.296 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U361
0.8352 0.05984 0.00495 0.9 VDD 108.238,168.144 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U362
0.8346 0.06045 0.004937 0.9 VDD 108.373,168.720 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U363
0.8355 0.0598 0.004724 0.9 VDD 108.598,167.568 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U364
0.8553 0.03986 0.004803 0.9 VDD 115.708,90.960 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U365
0.8797 0.01495 0.005351 0.9 VDD 116.743,39.120 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U366
0.8797 0.01494 0.005344 0.9 VDD 116.158,39.120 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U367
0.8728 0.02153 0.005663 0.9 VDD 111.253,50.064 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U368
0.873 0.02144 0.005527 0.9 VDD 110.308,50.064 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U369
0.8732 0.01978 0.007054 0.9 VDD 122.503,46.608 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U370
0.8742 0.0198 0.005995 0.9 VDD 121.558,47.184 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U371
0.8751 0.02023 0.004694 0.9 VDD 110.173,45.456 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U372
0.8769 0.01831 0.004809 0.9 VDD 111.208,44.880 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U373
0.8636 0.02662 0.0098 0.9 VDD 111.613,51.792 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U374
0.8723 0.02155 0.006161 0.9 VDD 111.388,50.640 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U375
0.8781 0.0165 0.005363 0.9 VDD 119.713,39.696 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U376
0.8781 0.01658 0.00537 0.9 VDD 119.128,39.696 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U377
0.874 0.02076 0.005246 0.9 VDD 111.253,48.336 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U378
0.8743 0.0206 0.005084 0.9 VDD 109.948,48.336 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U379
0.8772 0.01835 0.004422 0.9 VDD 111.433,43.728 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U380
0.8774 0.01828 0.004322 0.9 VDD 110.488,43.728 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U381
0.8675 0.02558 0.006946 0.9 VDD 120.253,55.824 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U382
0.8678 0.02558 0.006616 0.9 VDD 120.028,56.400 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U383
0.8647 0.0238 0.01149 0.9 VDD 115.483,52.368 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U384
0.8716 0.02181 0.006561 0.9 VDD 115.528,50.640 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U385
0.8649 0.0249 0.01016 0.9 VDD 121.963,51.792 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U386
0.8645 0.02515 0.01031 0.9 VDD 121.468,51.792 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U387
0.878 0.01667 0.005365 0.9 VDD 118.453,39.696 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U388
0.8779 0.01675 0.005361 0.9 VDD 117.868,39.696 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U389
0.8746 0.0199 0.005543 0.9 VDD 121.423,45.456 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U390
0.8729 0.01992 0.007135 0.9 VDD 121.288,46.032 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U391
0.8688 0.02391 0.007331 0.9 VDD 120.253,52.944 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U392
0.8653 0.0239 0.01077 0.9 VDD 119.668,52.368 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U393
0.8799 0.0148 0.005306 0.9 VDD 120.883,39.120 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U394
0.8783 0.01638 0.005335 0.9 VDD 120.298,39.696 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U395
0.868 0.02546 0.006571 0.9 VDD 117.553,55.824 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U396
0.8683 0.02538 0.006311 0.9 VDD 116.608,56.400 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U397
0.8714 0.02198 0.006654 0.9 VDD 121.873,50.640 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U398
0.8713 0.02199 0.006677 0.9 VDD 121.198,50.640 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U399
0.8797 0.01492 0.005337 0.9 VDD 115.573,39.120 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U400
0.8804 0.01491 0.00466 0.9 VDD 115.348,38.544 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U401
0.8809 0.01474 0.00437 0.9 VDD 111.613,38.544 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U402
0.8803 0.01473 0.00499 0.9 VDD 111.478,39.120 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U403
0.8724 0.0216 0.006002 0.9 VDD 121.783,48.912 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U404
0.8723 0.02168 0.005993 0.9 VDD 121.198,48.912 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U405
0.8797 0.01494 0.005357 0.9 VDD 117.373,39.120 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U406
0.8778 0.01681 0.005356 0.9 VDD 117.238,39.696 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U407
0.8673 0.0256 0.007102 0.9 VDD 121.513,55.824 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U408
0.8674 0.02559 0.007025 0.9 VDD 120.838,55.824 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U409
0.8806 0.01485 0.004572 0.9 VDD 113.953,38.544 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U410
0.8807 0.01479 0.004468 0.9 VDD 112.738,38.544 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U411
0.8766 0.01805 0.005298 0.9 VDD 111.613,42.000 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U412
0.8768 0.01798 0.005178 0.9 VDD 110.758,42.000 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U413
0.8692 0.02385 0.006994 0.9 VDD 116.293,52.944 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U414
0.8692 0.02382 0.006941 0.9 VDD 115.798,52.944 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U415
0.8777 0.01674 0.005544 0.9 VDD 111.523,40.848 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U416
0.8779 0.01665 0.005441 0.9 VDD 110.848,40.848 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U417
0.8741 0.01945 0.006401 0.9 VDD 111.253,46.608 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U418
0.8745 0.01935 0.006169 0.9 VDD 110.038,46.608 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U419
0.8782 0.01609 0.005669 0.9 VDD 121.783,40.272 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U420
0.8777 0.01663 0.005661 0.9 VDD 121.828,40.848 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U421
0.8771 0.01751 0.005428 0.9 VDD 121.873,42.000 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U422
0.8769 0.0176 0.005496 0.9 VDD 121.378,42.000 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U423
0.8766 0.01843 0.004985 0.9 VDD 121.873,44.304 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U424
0.876 0.01846 0.005542 0.9 VDD 121.468,44.880 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U425
0.8676 0.02556 0.006823 0.9 VDD 119.353,55.824 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U426
0.8678 0.02553 0.006704 0.9 VDD 118.498,55.824 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U427
0.8743 0.02022 0.005492 0.9 VDD 118.273,45.456 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U428
0.8743 0.02026 0.005469 0.9 VDD 117.778,45.456 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U429
0.8341 0.0609 0.004987 0.9 VDD 106.483,166.416 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U430
0.8348 0.06021 0.004989 0.9 VDD 106.438,165.840 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U431
0.8341 0.06091 0.00502 0.9 VDD 104.773,166.416 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U432
0.8349 0.06017 0.004968 0.9 VDD 106.933,165.840 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U433
0.8341 0.06089 0.00497 0.9 VDD 106.888,166.416 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U434
0.8341 0.06064 0.005304 0.9 VDD 107.293,164.688 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U437
0.857 0.03987 0.003117 0.9 VDD 115.303,92.688 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U438
0.8359 0.0598 0.004339 0.9 VDD 106.168,169.872 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U439
0.8318 0.06118 0.00703 0.9 VDD 106.213,162.384 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U440
0.8328 0.06116 0.006012 0.9 VDD 106.618,161.808 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U441
0.8318 0.06116 0.007069 0.9 VDD 106.798,162.384 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U442
0.8318 0.06114 0.007093 0.9 VDD 107.158,162.384 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U443
0.8342 0.06087 0.004953 0.9 VDD 103.738,166.416 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U444
0.8313 0.06052 0.00822 0.9 VDD 107.608,157.776 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U445
0.835 0.06037 0.004589 0.9 VDD 102.748,167.568 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U446
0.837 0.0572 0.005816 0.9 VDD 111.028,144.528 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U447
0.8324 0.06008 0.007477 0.9 VDD 111.838,149.136 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U448
0.8317 0.06019 0.008128 0.9 VDD 111.658,146.832 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U449
0.8328 0.05975 0.007453 0.9 VDD 112.648,148.560 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U450
0.8371 0.05713 0.005774 0.9 VDD 112.288,144.528 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U451
0.8296 0.06169 0.008697 0.9 VDD 112.918,150.288 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U452
0.8327 0.05984 0.007465 0.9 VDD 113.188,154.896 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U453
0.8332 0.05985 0.006909 0.9 VDD 113.098,155.472 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U454
0.8367 0.05897 0.004321 0.9 VDD 112.153,163.536 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U455
0.8317 0.05972 0.008614 0.9 VDD 115.033,147.408 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U456
0.8338 0.05908 0.007165 0.9 VDD 115.663,148.560 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U457
0.8361 0.05933 0.004614 0.9 VDD 108.913,163.536 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U458
0.8333 0.05953 0.007158 0.9 VDD 115.708,149.136 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U459
0.8309 0.06085 0.008252 0.9 VDD 115.483,150.288 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U461
0.8306 0.06106 0.008363 0.9 VDD 114.853,150.288 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U462
0.8339 0.06084 0.005277 0.9 VDD 103.873,168.720 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U463
0.8354 0.05914 0.005505 0.9 VDD 108.283,159.504 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U464
0.8333 0.05915 0.007501 0.9 VDD 106.483,160.080 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U465
0.833 0.06149 0.005487 0.9 VDD 107.158,158.928 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U468
0.8332 0.05914 0.007644 0.9 VDD 108.508,160.080 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U470
0.8303 0.06144 0.008242 0.9 VDD 108.238,158.352 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U471
0.8679 0.02604 0.006079 0.9 VDD 115.168,56.976 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U472
0.8682 0.0253 0.006539 0.9 VDD 117.328,55.248 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U473
0.8683 0.02528 0.006442 0.9 VDD 116.653,55.248 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U474
0.8677 0.02555 0.006767 0.9 VDD 118.948,55.824 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U475
0.868 0.02533 0.00671 0.9 VDD 118.543,55.248 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U476
0.8675 0.02557 0.006891 0.9 VDD 119.848,55.824 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U477
0.8678 0.02532 0.006885 0.9 VDD 119.803,55.248 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U478
0.868 0.02495 0.006998 0.9 VDD 122.008,54.096 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U479
0.8679 0.02506 0.007043 0.9 VDD 121.153,54.096 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U480
0.8802 0.01451 0.005336 0.9 VDD 116.518,37.392 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U481
0.8808 0.0145 0.004691 0.9 VDD 116.833,37.968 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U482
0.8759 0.01858 0.005514 0.9 VDD 118.768,44.880 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U483
0.8743 0.02018 0.005516 0.9 VDD 118.813,45.456 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U484
0.8785 0.01652 0.005019 0.9 VDD 108.688,40.272 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U485
0.8784 0.01647 0.005178 0.9 VDD 109.453,40.848 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U486
0.878 0.01797 0.003999 0.9 VDD 108.058,44.304 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U487
0.8775 0.01802 0.004501 0.9 VDD 108.463,44.880 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U488
0.8787 0.01619 0.00513 0.9 VDD 123.988,41.424 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U489
0.8775 0.01727 0.005263 0.9 VDD 123.043,42.000 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U490
0.8804 0.01494 0.004673 0.9 VDD 117.598,38.544 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U491
0.8809 0.01447 0.004672 0.9 VDD 117.643,37.968 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U492
0.8786 0.01591 0.00553 0.9 VDD 122.548,40.272 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U493
0.8781 0.01644 0.005489 0.9 VDD 122.773,40.848 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U494
0.881 0.01435 0.004626 0.9 VDD 119.398,37.968 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U495
0.8804 0.01491 0.004637 0.9 VDD 118.993,38.544 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U496
0.8774 0.01775 0.004881 0.9 VDD 123.898,43.728 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U497
0.8767 0.01835 0.004931 0.9 VDD 122.953,44.304 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U498
0.8807 0.01477 0.004572 0.9 VDD 121.288,38.544 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U499
0.8806 0.01482 0.004591 0.9 VDD 120.613,38.544 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U500
0.8726 0.02137 0.005997 0.9 VDD 123.448,48.912 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U501
0.8725 0.02148 0.006014 0.9 VDD 122.683,48.912 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U502
0.8718 0.02196 0.006285 0.9 VDD 122.548,50.064 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U503
0.8723 0.02146 0.006264 0.9 VDD 122.863,49.488 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U504
0.8834 0.01349 0.003136 0.9 VDD 112.108,36.240 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U505
0.8812 0.01444 0.004402 0.9 VDD 111.973,37.968 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U506
0.8783 0.01657 0.005101 0.9 VDD 110.218,41.424 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U507
0.8787 0.01637 0.004889 0.9 VDD 108.733,41.424 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U508
0.8837 0.01329 0.003006 0.9 VDD 110.128,36.240 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U509
0.8815 0.01429 0.004219 0.9 VDD 109.903,37.968 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U510
0.8777 0.01811 0.004167 0.9 VDD 109.318,44.304 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U511
0.8779 0.01807 0.004065 0.9 VDD 108.553,43.728 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U512
0.8801 0.01454 0.005354 0.9 VDD 115.798,37.392 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U513
0.8801 0.01457 0.005366 0.9 VDD 115.123,37.392 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U514
0.881 0.0144 0.004641 0.9 VDD 118.858,37.968 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U515
0.8804 0.01493 0.004656 0.9 VDD 118.273,38.544 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U516
0.8732 0.01976 0.007014 0.9 VDD 123.088,46.608 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U517
0.8748 0.01967 0.005517 0.9 VDD 123.223,45.456 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U518
0.876 0.01842 0.005535 0.9 VDD 122.008,44.880 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U519
0.8747 0.01981 0.005533 0.9 VDD 122.143,45.456 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U520
0.8664 0.02402 0.009614 0.9 VDD 123.628,51.792 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U521
0.8655 0.02453 0.009927 0.9 VDD 122.683,51.792 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U522
0.8687 0.02391 0.007363 0.9 VDD 121.558,52.944 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U523
0.8687 0.02391 0.007361 0.9 VDD 120.883,52.944 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U524
0.872 0.02184 0.006195 0.9 VDD 116.248,50.064 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U525
0.8716 0.02184 0.006582 0.9 VDD 116.293,50.640 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U526
0.8616 0.02708 0.01135 0.9 VDD 116.968,51.792 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U527
0.8613 0.02724 0.01143 0.9 VDD 116.563,51.792 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U528
0.8762 0.01904 0.004724 0.9 VDD 106.978,47.184 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U529
0.875 0.01919 0.005835 0.9 VDD 108.463,46.608 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U530
0.8732 0.02123 0.005542 0.9 VDD 108.328,50.640 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U531
0.8735 0.02127 0.005266 0.9 VDD 108.733,50.064 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U532
0.8747 0.02043 0.004908 0.9 VDD 108.688,48.336 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U533
0.8745 0.02043 0.005082 0.9 VDD 108.733,47.760 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U534
0.865 0.02605 0.008943 0.9 VDD 109.678,51.792 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U535
0.8727 0.02139 0.005865 0.9 VDD 109.813,50.640 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U536
0.8355 0.05887 0.005632 0.9 VDD 115.573,143.952 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U537
0.837 0.05716 0.005792 0.9 VDD 111.748,144.528 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U538
0.8353 0.05716 0.007526 0.9 VDD 111.748,145.104 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U540
0.8325 0.05971 0.007806 0.9 VDD 115.078,146.832 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U541
0.8312 0.06063 0.008136 0.9 VDD 116.068,150.288 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U542
0.8326 0.06002 0.007342 0.9 VDD 112.738,153.744 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U544
0.8335 0.05935 0.007191 0.9 VDD 115.843,154.896 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U545
0.8333 0.05948 0.007272 0.9 VDD 115.168,154.896 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U546
0.8338 0.05949 0.006665 0.9 VDD 115.123,155.472 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U547
0.8327 0.06066 0.006659 0.9 VDD 115.168,156.048 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U548
0.8317 0.05968 0.00857 0.9 VDD 115.213,157.200 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U549
0.8311 0.05996 0.008896 0.9 VDD 113.278,157.200 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U551
0.8354 0.05908 0.005487 0.9 VDD 110.668,159.504 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U553
0.8353 0.06024 0.004485 0.9 VDD 110.398,164.112 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U555
0.8345 0.06071 0.004796 0.9 VDD 106.618,164.112 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U557
0.8358 0.05944 0.004803 0.9 VDD 106.528,163.536 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U559
0.8343 0.06082 0.004891 0.9 VDD 102.838,166.416 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U561
0.8349 0.06087 0.004235 0.9 VDD 101.668,169.296 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U563
0.8342 0.06043 0.005332 0.9 VDD 102.118,168.144 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U565
0.8351 0.06063 0.004295 0.9 VDD 106.978,169.296 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U566
0.8344 0.06056 0.005017 0.9 VDD 107.518,168.720 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U567
0.8343 0.06063 0.005068 0.9 VDD 106.978,168.720 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U568
0.835 0.05993 0.005026 0.9 VDD 107.428,168.144 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U569
0.8354 0.05986 0.004745 0.9 VDD 108.058,167.568 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U570
0.8353 0.05991 0.004761 0.9 VDD 107.608,167.568 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U571
0.8344 0.06031 0.005319 0.9 VDD 104.818,165.264 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U573
0.8328 0.06112 0.00608 0.9 VDD 107.743,161.808 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U574
0.8335 0.05915 0.007392 0.9 VDD 105.088,160.080 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U576
0.8311 0.0614 0.007501 0.9 VDD 106.483,160.656 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U577
0.8326 0.06141 0.006024 0.9 VDD 106.798,161.232 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U578
0.831 0.06138 0.007635 0.9 VDD 108.373,160.656 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U579
0.8303 0.06148 0.008208 0.9 VDD 107.428,158.352 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U581
0.8333 0.05915 0.007541 0.9 VDD 107.023,160.080 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U582
0.8354 0.05915 0.005488 0.9 VDD 107.248,159.504 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U583
0.8386 0.05659 0.004853 0.9 VDD 111.883,138.768 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/CS_reg[1]
0.8291 0.06182 0.009092 0.9 VDD 106.573,156.624 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[31]
0.8305 0.06153 0.007928 0.9 VDD 104.233,158.352 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[30]
0.8306 0.06054 0.008837 0.9 VDD 105.043,157.200 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[29]
0.8314 0.06133 0.007321 0.9 VDD 104.233,160.656 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[28]
0.8312 0.06132 0.007499 0.9 VDD 102.073,158.352 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[27]
0.8323 0.06094 0.006774 0.9 VDD 101.353,160.656 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[26]
0.8335 0.06095 0.0056 0.9 VDD 101.173,161.808 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[25]
0.8346 0.06032 0.005042 0.9 VDD 105.133,165.840 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[24]
0.8338 0.06086 0.005331 0.9 VDD 104.953,164.688 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[23]
0.8328 0.06092 0.006238 0.9 VDD 100.993,162.384 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[22]
0.8349 0.0604 0.004745 0.9 VDD 100.723,164.112 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[21]
0.8338 0.06088 0.005349 0.9 VDD 100.003,168.720 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[20]
0.8341 0.06056 0.005376 0.9 VDD 100.363,168.144 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[19]
0.8345 0.06072 0.004745 0.9 VDD 100.903,166.416 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[18]
0.8349 0.0602 0.004946 0.9 VDD 100.993,165.264 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[17]
0.8318 0.06122 0.006955 0.9 VDD 105.133,162.384 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[16]
0.8342 0.06086 0.004905 0.9 VDD 105.043,164.112 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[15]
0.8324 0.06065 0.006969 0.9 VDD 111.883,162.384 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[14]
0.8315 0.06087 0.007653 0.9 VDD 111.973,160.656 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[13]
0.8298 0.06121 0.008978 0.9 VDD 112.783,156.624 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[12]
0.8328 0.05991 0.007324 0.9 VDD 113.953,153.744 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[11]
0.832 0.05962 0.008423 0.9 VDD 114.223,152.592 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[10]
0.8296 0.06138 0.009017 0.9 VDD 113.683,151.440 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[9]
0.8327 0.05986 0.007396 0.9 VDD 114.043,149.136 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[8]
0.8312 0.05995 0.008815 0.9 VDD 113.953,147.408 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[7]
0.8317 0.06036 0.007991 0.9 VDD 113.953,146.256 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[6]
0.8322 0.06036 0.007413 0.9 VDD 113.953,145.680 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[5]
0.8316 0.05908 0.009331 0.9 VDD 113.323,143.376 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[4]
0.8354 0.05898 0.005616 0.9 VDD 113.413,141.648 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[3]
0.8331 0.05761 0.009335 0.9 VDD 113.593,142.800 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[2]
0.8336 0.05904 0.007366 0.9 VDD 113.143,141.072 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[1]
0.8345 0.0578 0.007703 0.9 VDD 110.893,140.496 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/CS_reg[0]
0.8405 0.05617 0.00329 0.9 VDD 112.513,134.160 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U3
0.8378 0.05741 0.004775 0.9 VDD 112.783,139.920 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U4
0.8389 0.05637 0.004689 0.9 VDD 113.548,138.768 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U5
0.839 0.05633 0.004686 0.9 VDD 113.863,139.344 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U7
0.838 0.05725 0.004712 0.9 VDD 113.548,139.920 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U9
0.8388 0.05646 0.004764 0.9 VDD 112.918,139.344 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U10
0.8379 0.05734 0.004749 0.9 VDD 113.098,139.920 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U11
0.8387 0.0565 0.004792 0.9 VDD 112.558,139.344 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U12
0.8326 0.06006 0.007348 0.9 VDD 112.198,153.744 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U13
0.8307 0.06105 0.008255 0.9 VDD 111.748,158.352 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U14
0.8349 0.05755 0.007522 0.9 VDD 112.108,140.496 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U16
0.8377 0.05751 0.00481 0.9 VDD 112.333,139.920 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U17
0.8321 0.06106 0.006867 0.9 VDD 113.458,156.048 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U18
0.8352 0.05906 0.005767 0.9 VDD 112.468,143.952 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U19
0.8354 0.05712 0.007486 0.9 VDD 112.558,145.104 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U20
0.8309 0.06012 0.008948 0.9 VDD 112.333,147.408 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U21
0.8311 0.06004 0.008815 0.9 VDD 112.198,149.712 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U22
0.8297 0.06172 0.008624 0.9 VDD 112.018,152.016 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U23
0.8329 0.05978 0.007346 0.9 VDD 112.423,153.168 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U24
0.833 0.05998 0.00699 0.9 VDD 112.378,155.472 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U26
0.8316 0.06134 0.007055 0.9 VDD 111.793,156.048 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U27
0.832 0.06114 0.006909 0.9 VDD 113.098,156.048 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U28
0.8317 0.06126 0.00699 0.9 VDD 112.378,156.048 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U29
0.8339 0.06061 0.005523 0.9 VDD 112.918,161.232 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U30
0.8336 0.06068 0.005697 0.9 VDD 111.703,161.808 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U31
0.8356 0.05949 0.004868 0.9 VDD 103.918,163.536 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U33
0.8344 0.0607 0.004851 0.9 VDD 103.423,164.112 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U34
0.8356 0.05948 0.004886 0.9 VDD 104.458,163.536 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U35
0.8336 0.06076 0.005601 0.9 VDD 112.378,161.232 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U38
0.8331 0.06109 0.005828 0.9 VDD 110.758,161.232 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U39
0.8332 0.0609 0.005895 0.9 VDD 110.263,161.808 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U40
0.8335 0.06077 0.005778 0.9 VDD 111.118,161.808 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U41
0.8317 0.06069 0.007574 0.9 VDD 110.623,145.680 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U42
0.8331 0.05928 0.007664 0.9 VDD 111.163,141.072 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U43
0.8337 0.05949 0.00678 0.9 VDD 104.098,162.960 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U45
0.8321 0.06114 0.006741 0.9 VDD 103.873,162.384 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U46
0.8336 0.05947 0.006933 0.9 VDD 104.998,162.960 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U47
0.8324 0.06005 0.007536 0.9 VDD 112.378,154.320 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U48
0.8326 0.06009 0.007349 0.9 VDD 111.793,153.744 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U49
0.8325 0.06 0.007482 0.9 VDD 113.008,154.320 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U50
0.8391 0.05626 0.004647 0.9 VDD 114.313,139.344 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U51
0.8338 0.05949 0.006687 0.9 VDD 103.558,162.960 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U52
0.8346 0.06025 0.005124 0.9 VDD 102.748,165.264 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U53
0.8343 0.0608 0.004855 0.9 VDD 102.343,166.416 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U54
0.8348 0.06075 0.004487 0.9 VDD 101.488,166.992 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U56
0.8349 0.06065 0.0044 0.9 VDD 100.453,166.992 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U57
0.8351 0.06056 0.004373 0.9 VDD 100.138,167.568 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U58
0.8357 0.0595 0.004846 0.9 VDD 103.288,163.536 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U61
0.8344 0.06054 0.005043 0.9 VDD 101.938,164.688 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U62
0.835 0.0602 0.004766 0.9 VDD 101.173,165.840 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U63
0.835 0.06023 0.004818 0.9 VDD 101.848,165.840 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U64
0.8332 0.0578 0.008992 0.9 VDD 110.488,142.800 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U65
0.8352 0.05903 0.005819 0.9 VDD 110.893,143.952 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U66
0.832 0.05902 0.009016 0.9 VDD 110.668,143.376 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U67
0.8312 0.05991 0.008933 0.9 VDD 111.478,147.984 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U69
0.8311 0.05996 0.008923 0.9 VDD 110.983,147.984 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U70
0.8315 0.05964 0.00888 0.9 VDD 113.188,147.984 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U71
0.8313 0.05999 0.008726 0.9 VDD 112.738,149.712 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U72
0.8324 0.06013 0.007489 0.9 VDD 111.208,149.136 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U73
0.8292 0.06197 0.008837 0.9 VDD 112.063,150.288 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U74
0.8326 0.05998 0.007446 0.9 VDD 112.828,149.136 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U75
0.835 0.06049 0.004472 0.9 VDD 101.308,167.568 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U77
0.835 0.06053 0.004423 0.9 VDD 100.723,167.568 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U78
0.8338 0.06087 0.005353 0.9 VDD 101.308,168.720 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U79
0.8318 0.05904 0.009118 0.9 VDD 111.478,143.376 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U81
0.8352 0.05904 0.005799 0.9 VDD 111.523,143.952 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U82
0.8318 0.05906 0.009194 0.9 VDD 112.108,143.376 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U83
0.8292 0.06165 0.009181 0.9 VDD 112.378,151.440 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U84
0.8299 0.06155 0.00855 0.9 VDD 112.873,152.016 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U87
0.829 0.06175 0.009243 0.9 VDD 111.883,151.440 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U88
0.8354 0.05714 0.007504 0.9 VDD 112.198,145.104 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U89
0.8315 0.06047 0.008062 0.9 VDD 112.828,146.256 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U91
0.832 0.06053 0.007502 0.9 VDD 112.243,145.680 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U92
0.8318 0.06063 0.007549 0.9 VDD 111.253,145.680 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U93
0.8366 0.05771 0.005685 0.9 VDD 112.018,142.224 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U94
0.8332 0.05777 0.009061 0.9 VDD 111.028,142.800 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U95
0.8365 0.05776 0.005725 0.9 VDD 111.163,142.224 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U96
0.8331 0.05773 0.00914 0.9 VDD 111.658,142.800 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U97
0.835 0.06044 0.004524 0.9 VDD 101.938,167.568 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U98
0.8346 0.06056 0.004802 0.9 VDD 102.118,164.112 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U99
0.8343 0.06061 0.005102 0.9 VDD 102.523,164.688 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U100
0.8345 0.06065 0.004833 0.9 VDD 102.928,164.112 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U102
0.8342 0.06067 0.005163 0.9 VDD 103.153,164.688 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U103
0.8344 0.0603 0.005269 0.9 VDD 104.278,165.264 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U104
0.8347 0.06052 0.004788 0.9 VDD 101.758,164.112 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U105
0.8357 0.05951 0.004826 0.9 VDD 102.748,163.536 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U107
0.834 0.05951 0.006468 0.9 VDD 102.298,162.960 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U108
0.8342 0.05952 0.006254 0.9 VDD 101.083,162.960 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U109
0.8341 0.05952 0.006373 0.9 VDD 101.758,162.960 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U110
0.8319 0.06058 0.007526 0.9 VDD 111.748,145.680 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U111
0.8313 0.06058 0.008125 0.9 VDD 111.703,146.256 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U112
0.8319 0.06008 0.008067 0.9 VDD 112.738,146.832 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U113
0.8296 0.0618 0.008654 0.9 VDD 111.658,152.016 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U114
0.8328 0.05983 0.007348 0.9 VDD 111.883,153.168 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U115
0.8317 0.05975 0.008562 0.9 VDD 112.738,152.592 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U116
0.8347 0.06029 0.004977 0.9 VDD 104.098,165.840 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U117
0.8346 0.06027 0.005176 0.9 VDD 103.288,165.264 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U118
0.8348 0.06026 0.004907 0.9 VDD 103.063,165.840 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U119
0.8348 0.06028 0.004953 0.9 VDD 103.738,165.840 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U120
0.8337 0.05913 0.007119 0.9 VDD 103.153,160.080 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U121
0.834 0.06074 0.005219 0.9 VDD 103.738,164.688 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U122
0.833 0.06115 0.005831 0.9 VDD 104.098,161.808 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U123
0.8331 0.06111 0.005784 0.9 VDD 103.468,161.808 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U125
0.833 0.06153 0.005423 0.9 VDD 104.368,158.928 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U126
0.8331 0.06147 0.005404 0.9 VDD 103.648,158.928 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U127
0.8355 0.05913 0.005393 0.9 VDD 103.243,159.504 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U128
0.8355 0.05912 0.005366 0.9 VDD 102.298,159.504 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U129
0.8339 0.05951 0.006547 0.9 VDD 102.748,162.960 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U130
0.8323 0.0611 0.006641 0.9 VDD 103.288,162.384 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U132
0.8331 0.06115 0.005743 0.9 VDD 102.928,161.232 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U133
0.8333 0.061 0.005652 0.9 VDD 101.803,161.232 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U134
0.8332 0.06108 0.0057 0.9 VDD 102.388,161.232 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U135
0.8336 0.05914 0.007262 0.9 VDD 103.918,160.080 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U138
0.8337 0.05914 0.007178 0.9 VDD 103.468,160.080 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U139
0.8317 0.06117 0.007094 0.9 VDD 103.018,160.656 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U140
0.8338 0.05913 0.007043 0.9 VDD 102.748,160.080 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U141
0.839 0.05631 0.004649 0.9 VDD 113.953,138.768 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U142
0.8334 0.06093 0.00571 0.9 VDD 111.613,161.232 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U143
0.8333 0.05902 0.007672 0.9 VDD 111.523,160.080 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U144
0.8347 0.06024 0.005084 0.9 VDD 102.343,165.264 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U145
0.8345 0.06048 0.004984 0.9 VDD 101.353,164.688 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U146
0.8357 0.05952 0.004783 0.9 VDD 101.623,163.536 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U147
0.8357 0.05952 0.004757 0.9 VDD 100.993,163.536 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U148
0.8333 0.06104 0.005704 0.9 VDD 102.433,161.808 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U149
0.8335 0.06092 0.005608 0.9 VDD 101.263,161.232 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U150
0.8335 0.05915 0.00734 0.9 VDD 104.458,160.080 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U151
0.8354 0.05915 0.005442 0.9 VDD 105.088,159.504 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U153
0.833 0.06153 0.005437 0.9 VDD 104.908,158.928 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U155
0.8304 0.06152 0.008053 0.9 VDD 105.538,158.352 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U156
0.8314 0.06054 0.00807 0.9 VDD 105.718,157.776 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U157
0.8296 0.06165 0.008741 0.9 VDD 104.683,156.624 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U158
0.8354 0.05915 0.005465 0.9 VDD 106.078,159.504 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U159
0.8304 0.06152 0.008095 0.9 VDD 105.988,158.352 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U161
0.833 0.06152 0.005461 0.9 VDD 105.898,158.928 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U162
0.833 0.06152 0.005452 0.9 VDD 105.493,158.928 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U163
0.8318 0.06039 0.007769 0.9 VDD 103.423,157.776 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U164
0.8303 0.0615 0.008175 0.9 VDD 106.978,158.352 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U165
0.8303 0.06151 0.008148 0.9 VDD 106.618,158.352 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U166
0.833 0.0615 0.005478 0.9 VDD 106.708,158.928 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U167
0.8313 0.06053 0.008138 0.9 VDD 106.483,157.776 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U168
0.8307 0.06179 0.007467 0.9 VDD 106.213,156.048 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U169
0.8703 0.02442 0.005249 0.9 VDD 108.688,54.672 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/FE_OFC448_n79
0.8696 0.02492 0.005472 0.9 VDD 111.658,56.400 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/FE_OFC415_fetch_rdata_0
0.8683 0.02748 0.004221 0.9 VDD 107.158,61.584 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/FE_OFC401_n167
0.8715 0.02423 0.004223 0.9 VDD 105.178,56.400 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/FE_OFC383_n28
0.8675 0.02845 0.004067 0.9 VDD 108.778,62.736 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/FE_OFC356_instr_compressed_int
0.8681 0.02644 0.005473 0.9 VDD 110.983,58.128 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U3
0.8642 0.03032 0.005486 0.9 VDD 109.408,63.888 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U4
0.869 0.02567 0.005381 0.9 VDD 111.163,56.976 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U6
0.8707 0.02332 0.005979 0.9 VDD 111.028,52.944 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U7
0.8694 0.02478 0.005861 0.9 VDD 111.658,54.672 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U8
0.8594 0.03295 0.007698 0.9 VDD 108.598,65.040 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U9
0.868 0.026 0.005989 0.9 VDD 114.628,56.976 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U10
0.8702 0.02349 0.006297 0.9 VDD 112.468,52.944 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U11
0.8686 0.02726 0.00417 0.9 VDD 110.218,60.432 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U12
0.8684 0.02733 0.004249 0.9 VDD 110.848,60.432 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U13
0.8663 0.0255 0.008216 0.9 VDD 108.058,51.792 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U15
0.8696 0.02585 0.004515 0.9 VDD 106.168,58.128 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U17
0.8716 0.02366 0.004705 0.9 VDD 106.123,54.096 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U18
0.869 0.02464 0.006316 0.9 VDD 112.558,53.520 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U19
0.8705 0.02416 0.005381 0.9 VDD 109.318,54.096 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U20
0.8708 0.02395 0.005275 0.9 VDD 107.923,53.520 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U21
0.8689 0.02292 0.008176 0.9 VDD 107.968,52.368 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U22
0.8646 0.02622 0.009183 0.9 VDD 110.218,51.792 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U23
0.8701 0.02423 0.005696 0.9 VDD 109.768,53.520 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U24
0.8674 0.02325 0.009303 0.9 VDD 110.488,52.368 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U26
0.8667 0.02342 0.009919 0.9 VDD 111.883,52.368 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U27
0.8689 0.02481 0.00628 0.9 VDD 113.773,54.096 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U29
0.8686 0.02578 0.005587 0.9 VDD 112.288,56.976 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U30
0.8687 0.02571 0.005581 0.9 VDD 111.568,57.552 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U31
0.8706 0.02442 0.005011 0.9 VDD 108.688,55.248 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U32
0.8708 0.02435 0.004894 0.9 VDD 108.103,55.248 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U33
0.8701 0.0247 0.00517 0.9 VDD 109.498,55.824 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U34
0.8697 0.02438 0.005919 0.9 VDD 110.758,53.520 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U35
0.8702 0.02458 0.005257 0.9 VDD 109.948,55.248 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U37
0.8699 0.02467 0.005395 0.9 VDD 110.668,55.248 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U38
0.8699 0.0248 0.005253 0.9 VDD 110.488,56.400 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U39
0.869 0.0256 0.005378 0.9 VDD 110.488,57.552 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U41
0.8682 0.02308 0.008702 0.9 VDD 109.138,52.368 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U42
0.8722 0.02342 0.004381 0.9 VDD 104.638,54.096 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U44
0.8707 0.02428 0.005012 0.9 VDD 107.563,54.672 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U46
0.8709 0.02427 0.004777 0.9 VDD 107.518,55.248 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U47
0.8694 0.02451 0.006129 0.9 VDD 111.703,53.520 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U48
0.8693 0.02466 0.006076 0.9 VDD 112.738,54.096 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U49
0.8727 0.02259 0.004701 0.9 VDD 105.448,52.944 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U50
0.8682 0.02593 0.005867 0.9 VDD 113.908,56.976 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U51
0.8675 0.0273 0.005237 0.9 VDD 114.268,59.280 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U52
0.8684 0.02585 0.005705 0.9 VDD 112.963,56.976 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U54
0.8697 0.02476 0.00554 0.9 VDD 111.433,55.248 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U55
0.8719 0.02289 0.005223 0.9 VDD 107.698,52.944 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U56
0.8713 0.02309 0.005573 0.9 VDD 109.228,52.944 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U57
0.8704 0.0241 0.005502 0.9 VDD 108.913,53.520 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U58
0.8713 0.02375 0.004994 0.9 VDD 106.708,53.520 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U59
0.8697 0.02273 0.007526 0.9 VDD 106.528,52.368 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U60
0.8709 0.02397 0.005126 0.9 VDD 108.103,54.096 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U61
0.8701 0.02433 0.005613 0.9 VDD 110.443,54.096 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U63
0.8718 0.02354 0.00468 0.9 VDD 105.358,53.520 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U64
0.8717 0.02388 0.004381 0.9 VDD 104.638,54.672 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U65
0.8682 0.0259 0.005946 0.9 VDD 113.593,57.552 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U66
0.8674 0.02669 0.005898 0.9 VDD 113.323,58.128 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U67
0.8697 0.02467 0.005659 0.9 VDD 110.668,54.672 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U68
0.8712 0.02385 0.004955 0.9 VDD 107.293,54.096 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U69
0.8716 0.02403 0.004412 0.9 VDD 105.718,55.248 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U71
0.8712 0.02418 0.004632 0.9 VDD 106.798,55.248 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U72
0.8693 0.02622 0.004463 0.9 VDD 109.138,58.704 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U73
0.8696 0.02636 0.004011 0.9 VDD 106.348,59.280 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U75
0.87 0.02593 0.004085 0.9 VDD 106.798,58.704 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U76
0.8702 0.02612 0.003702 0.9 VDD 104.503,59.280 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U77
0.8718 0.02394 0.004282 0.9 VDD 105.088,55.248 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U78
0.8698 0.02666 0.003502 0.9 VDD 105.223,60.432 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U79
0.8714 0.02429 0.004341 0.9 VDD 105.763,56.400 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U80
0.869 0.02734 0.003695 0.9 VDD 105.988,62.160 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U82
0.8655 0.02967 0.004836 0.9 VDD 106.348,63.888 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U83
0.8655 0.0287 0.005764 0.9 VDD 110.758,63.312 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U84
0.8648 0.03004 0.005203 0.9 VDD 108.058,63.888 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U85
0.8684 0.02797 0.003584 0.9 VDD 105.178,62.736 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U87
0.8675 0.02796 0.004556 0.9 VDD 105.088,63.312 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U89
0.8682 0.02771 0.004116 0.9 VDD 109.183,62.160 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U90
0.8684 0.02711 0.004517 0.9 VDD 108.958,61.008 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U91
0.8691 0.02633 0.004603 0.9 VDD 110.038,58.704 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U92
0.8691 0.02607 0.00487 0.9 VDD 107.923,58.128 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U93
0.8689 0.02689 0.004226 0.9 VDD 110.668,59.856 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U94
0.8692 0.02675 0.004073 0.9 VDD 109.453,59.856 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U95
0.8688 0.02716 0.004055 0.9 VDD 109.318,60.432 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U96
0.8715 0.02397 0.004529 0.9 VDD 105.313,54.672 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U97
0.8707 0.02497 0.004287 0.9 VDD 105.088,57.552 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U98
0.8703 0.02623 0.003508 0.9 VDD 105.268,59.856 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U99
0.8697 0.02534 0.004924 0.9 VDD 108.193,57.552 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U100
0.8704 0.0245 0.005126 0.9 VDD 109.273,55.248 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U101
0.8686 0.02577 0.00568 0.9 VDD 112.108,57.552 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U102
0.8694 0.02549 0.005066 0.9 VDD 109.498,56.976 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U103
0.8705 0.02507 0.004459 0.9 VDD 105.898,57.552 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U104
0.8699 0.02598 0.004152 0.9 VDD 107.203,58.704 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U105
0.8692 0.02654 0.00424 0.9 VDD 107.743,59.280 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U106
0.869 0.02686 0.00416 0.9 VDD 106.798,61.008 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U107
0.8696 0.02677 0.003621 0.9 VDD 106.078,60.432 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U110
0.8702 0.02519 0.004662 0.9 VDD 106.888,57.552 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U112
0.8693 0.02671 0.003962 0.9 VDD 105.628,61.008 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U113
0.8688 0.02726 0.003916 0.9 VDD 105.358,61.584 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U114
0.8694 0.02596 0.004689 0.9 VDD 107.023,58.128 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U116
0.8672 0.02793 0.00487 0.9 VDD 111.208,61.584 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U118
0.8636 0.03062 0.005782 0.9 VDD 110.848,63.888 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U119
0.8689 0.02666 0.004406 0.9 VDD 108.778,59.280 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U120
0.8695 0.02658 0.003895 0.9 VDD 108.103,59.856 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U121
0.8687 0.02697 0.004326 0.9 VDD 107.788,61.008 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U122
0.8691 0.02703 0.003912 0.9 VDD 108.238,60.432 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U124
0.868 0.02762 0.004415 0.9 VDD 108.328,61.584 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U125
0.8696 0.02608 0.004283 0.9 VDD 108.013,58.704 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U126
0.8666 0.0283 0.005098 0.9 VDD 107.563,63.312 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U127
0.867 0.02769 0.005321 0.9 VDD 114.223,61.008 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U128
0.8692 0.02508 0.005744 0.9 VDD 113.188,56.400 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U134
0.8672 0.02759 0.005178 0.9 VDD 113.233,61.008 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U135
0.8647 0.029 0.006274 0.9 VDD 113.368,63.312 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U136
0.8691 0.02505 0.005808 0.9 VDD 112.873,55.824 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U137
0.8689 0.02513 0.005974 0.9 VDD 113.773,55.824 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U138
0.8674 0.02805 0.004502 0.9 VDD 112.423,62.160 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U139
0.8687 0.0262 0.005076 0.9 VDD 108.958,58.128 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U140
0.8684 0.02688 0.004687 0.9 VDD 110.578,59.280 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U141
0.8675 0.02747 0.005008 0.9 VDD 112.108,61.008 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U142
0.865 0.02889 0.006084 0.9 VDD 112.378,63.312 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U143
0.8694 0.02499 0.005587 0.9 VDD 112.288,56.400 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U144
0.8689 0.02517 0.005905 0.9 VDD 114.133,56.400 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U145
0.8683 0.02666 0.005054 0.9 VDD 113.008,58.704 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U146
0.8671 0.0282 0.004673 0.9 VDD 113.908,62.160 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U147
0.8645 0.02907 0.006389 0.9 VDD 113.998,63.312 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U148
0.8703 0.02468 0.005032 0.9 VDD 109.318,56.400 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U150
0.868 0.0282 0.003811 0.9 VDD 106.843,62.736 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U151
0.8672 0.0286 0.004209 0.9 VDD 109.948,62.736 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U152
0.8645 0.03015 0.005318 0.9 VDD 108.598,63.888 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U153
0.87 0.02454 0.005437 0.9 VDD 109.588,54.672 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U154
0.8687 0.025 0.006263 0.9 VDD 113.683,54.672 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U155
0.8657 0.02863 0.005653 0.9 VDD 110.218,63.312 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U156
0.8612 0.03047 0.008292 0.9 VDD 110.128,64.464 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U157
0.8687 0.02747 0.003848 0.9 VDD 107.113,62.160 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U158
0.8701 0.02523 0.004632 0.9 VDD 107.248,56.976 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U159
0.8706 0.02456 0.004824 0.9 VDD 108.238,56.400 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U160
0.8698 0.02535 0.004841 0.9 VDD 108.328,56.976 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U161
0.8705 0.02509 0.004404 0.9 VDD 106.078,56.976 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U162
0.8681 0.02724 0.00469 0.9 VDD 110.038,61.008 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U163
0.869 0.02502 0.005982 0.9 VDD 113.818,55.248 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U164
0.8694 0.02488 0.00575 0.9 VDD 112.558,55.248 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U165
0.8675 0.0278 0.004676 0.9 VDD 109.948,61.584 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U166
0.8682 0.02741 0.004343 0.9 VDD 111.613,60.432 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U167
0.8677 0.0272 0.005107 0.9 VDD 113.368,59.280 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U168
0.8688 0.02646 0.004777 0.9 VDD 111.163,58.704 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U169
0.8681 0.02703 0.00488 0.9 VDD 111.838,59.280 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U170
0.8684 0.02759 0.003972 0.9 VDD 108.058,62.160 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U171
0.8678 0.0279 0.004328 0.9 VDD 110.938,62.160 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U172
0.8676 0.02726 0.005179 0.9 VDD 113.863,59.280 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U174
0.8676 0.02799 0.004434 0.9 VDD 111.838,62.160 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U176
0.8714 0.02375 0.00483 0.9 VDD 106.708,54.096 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U178
0.8712 0.0241 0.004724 0.9 VDD 106.213,54.672 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U179
0.8699 0.02575 0.004364 0.9 VDD 105.448,58.128 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U180
0.8709 0.02495 0.004169 0.9 VDD 104.908,56.976 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U181
0.8706 0.02565 0.003741 0.9 VDD 104.728,58.704 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U182
0.8681 0.02676 0.005192 0.9 VDD 113.953,58.704 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U183
0.8673 0.02812 0.00458 0.9 VDD 113.098,62.160 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U184
0.8627 0.03108 0.00624 0.9 VDD 113.188,63.888 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U185
0.8678 0.02656 0.005672 0.9 VDD 112.063,58.128 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U186
0.8671 0.02681 0.006103 0.9 VDD 114.493,58.128 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U187
0.8654 0.02876 0.005872 0.9 VDD 111.298,63.312 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U188
0.8631 0.03085 0.006014 0.9 VDD 112.018,63.888 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U189
0.8602 0.03087 0.00895 0.9 VDD 112.108,64.464 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U190
0.8703 0.02579 0.003907 0.9 VDD 105.718,58.704 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U191
0.8677 0.02768 0.004646 0.9 VDD 114.133,60.432 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U192
0.8718 0.02415 0.004077 0.9 VDD 104.458,56.400 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U194
0.8716 0.02418 0.004208 0.9 VDD 104.728,55.824 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U195
0.8702 0.02563 0.004172 0.9 VDD 104.548,58.128 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U196
0.8665 0.02819 0.005262 0.9 VDD 113.818,61.584 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U197
0.8669 0.02807 0.005076 0.9 VDD 112.558,61.584 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U198
0.8679 0.02756 0.004512 0.9 VDD 113.008,60.432 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U199
0.8667 0.02813 0.005171 0.9 VDD 113.188,61.584 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U200
0.8686 0.02704 0.004387 0.9 VDD 111.973,59.856 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U202
0.8668 0.0288 0.004413 0.9 VDD 111.658,62.736 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U203
0.8671 0.02811 0.004797 0.9 VDD 106.168,63.312 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U204
0.8681 0.02726 0.004614 0.9 VDD 113.863,59.856 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U205
0.8699 0.0264 0.003695 0.9 VDD 106.618,59.856 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U206
0.8398 0.05663 0.003557 0.9 VDD 108.733,134.160 core_region_i/CORE.RISCV_CORE/if_stage_i/clk_gate_pc_id_o_reg/latch
0.8438 0.05309 0.003109 0.9 VDD 111.973,133.008 core_region_i/CORE.RISCV_CORE/if_stage_i/offset_fsm_cs_reg[0]
0.8321 0.06108 0.006846 0.9 VDD 100.723,156.048 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[31]
0.8341 0.05911 0.006795 0.9 VDD 101.443,160.080 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[30]
0.8364 0.05881 0.004833 0.9 VDD 93.883,158.352 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[29]
0.8379 0.05665 0.005414 0.9 VDD 92.443,147.408 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[28]
0.8385 0.05672 0.004787 0.9 VDD 92.713,146.256 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[27]
0.8361 0.05881 0.005122 0.9 VDD 93.883,158.928 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[26]
0.837 0.05935 0.003609 0.9 VDD 93.883,166.416 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[25]
0.8364 0.0595 0.004088 0.9 VDD 93.883,168.144 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[24]
0.8359 0.05953 0.004578 0.9 VDD 99.553,163.536 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[23]
0.834 0.06061 0.005387 0.9 VDD 100.003,161.232 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[22]
0.8372 0.05869 0.00406 0.9 VDD 93.883,163.536 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[21]
0.8355 0.0603 0.004178 0.9 VDD 95.863,168.720 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[20]
0.8368 0.05935 0.00383 0.9 VDD 93.883,166.992 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[19]
0.8358 0.0603 0.003862 0.9 VDD 95.863,169.296 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[18]
0.8372 0.05894 0.003837 0.9 VDD 93.883,165.264 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[17]
0.8335 0.06113 0.005329 0.9 VDD 101.083,158.928 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[16]
0.8352 0.0604 0.004378 0.9 VDD 98.833,166.416 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[15]
0.8355 0.05995 0.004563 0.9 VDD 99.103,165.264 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[14]
0.8367 0.05815 0.005122 0.9 VDD 93.883,159.504 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[13]
0.8362 0.05866 0.005095 0.9 VDD 93.883,156.048 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[12]
0.836 0.05825 0.005745 0.9 VDD 93.703,154.896 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[11]
0.8338 0.05964 0.006559 0.9 VDD 99.823,154.320 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[10]
0.8346 0.05941 0.006006 0.9 VDD 98.743,153.744 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[9]
0.8368 0.05788 0.005316 0.9 VDD 93.883,149.712 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[8]
0.8331 0.0598 0.00712 0.9 VDD 104.773,148.560 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[7]
0.8377 0.05725 0.005005 0.9 VDD 93.883,147.984 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[6]
0.8351 0.05864 0.006231 0.9 VDD 98.923,147.984 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[5]
0.832 0.05993 0.008062 0.9 VDD 104.953,147.408 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[4]
0.8311 0.06079 0.008092 0.9 VDD 108.013,146.256 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[3]
0.8322 0.06008 0.007761 0.9 VDD 105.943,146.832 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[2]
0.8316 0.06028 0.008083 0.9 VDD 107.923,146.832 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[1]
0.8438 0.05311 0.003122 0.9 VDD 111.703,132.432 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_valid_id_o_reg
0.8444 0.05036 0.005268 0.9 VDD 106.213,112.272 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[31]
0.8432 0.0511 0.005696 0.9 VDD 105.493,115.152 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[30]
0.8398 0.05207 0.008085 0.9 VDD 108.193,113.424 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[29]
0.8428 0.05072 0.006451 0.9 VDD 107.833,117.456 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]
0.8438 0.05045 0.005775 0.9 VDD 105.943,115.728 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[26]
0.8411 0.05082 0.00811 0.9 VDD 108.283,112.848 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[25]
0.8452 0.05034 0.004462 0.9 VDD 107.833,118.608 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[24]
0.8432 0.05036 0.006483 0.9 VDD 108.013,118.032 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[23]
0.8448 0.05044 0.004774 0.9 VDD 108.103,119.760 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[22]
0.8451 0.05012 0.004756 0.9 VDD 107.923,120.336 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[21]
0.8455 0.05026 0.004234 0.9 VDD 106.033,119.184 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[20]
0.8467 0.04911 0.004191 0.9 VDD 99.868,115.728 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[19]
0.8449 0.04945 0.005603 0.9 VDD 99.958,114.576 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[18]
0.8464 0.04941 0.004191 0.9 VDD 99.868,115.152 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[17]
0.8472 0.04893 0.003911 0.9 VDD 99.688,116.880 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[16]
0.8451 0.04937 0.005548 0.9 VDD 99.868,114.000 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[15]
0.8406 0.05111 0.008268 0.9 VDD 105.583,114.576 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[14]
0.8429 0.05033 0.006767 0.9 VDD 102.073,114.000 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[11]
0.8425 0.05037 0.007124 0.9 VDD 102.793,114.576 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[10]
0.8433 0.05075 0.005898 0.9 VDD 108.103,116.880 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[9]
0.844 0.04954 0.006463 0.9 VDD 103.693,112.848 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[8]
0.8456 0.04974 0.004628 0.9 VDD 101.983,116.304 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[7]
0.8437 0.05036 0.005958 0.9 VDD 105.763,117.456 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[6]
0.8447 0.05011 0.005237 0.9 VDD 103.513,115.728 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[5]
0.8413 0.05105 0.00764 0.9 VDD 103.963,114.000 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[4]
0.8438 0.05009 0.006059 0.9 VDD 106.123,118.032 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[3]
0.8447 0.05019 0.005137 0.9 VDD 103.963,116.304 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[2]
0.8397 0.05145 0.008874 0.9 VDD 107.743,114.576 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[1]
0.8426 0.05145 0.005996 0.9 VDD 107.743,115.152 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[0]
0.8425 0.05099 0.006502 0.9 VDD 103.783,113.424 core_region_i/CORE.RISCV_CORE/if_stage_i/illegal_c_insn_id_o_reg
0.8424 0.05028 0.007336 0.9 VDD 105.943,112.848 core_region_i/CORE.RISCV_CORE/if_stage_i/is_compressed_id_o_reg
0.8391 0.05201 0.008894 0.9 VDD 107.833,114.000 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[28]
0.8437 0.05053 0.005732 0.9 VDD 106.933,116.304 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[12]
0.84 0.05158 0.008371 0.9 VDD 105.898,114.000 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[13]
0.8446 0.05311 0.002335 0.9 VDD 110.398,131.856 core_region_i/CORE.RISCV_CORE/if_stage_i/U3
0.8447 0.05307 0.002262 0.9 VDD 112.693,131.856 core_region_i/CORE.RISCV_CORE/if_stage_i/U4
0.8445 0.0531 0.002379 0.9 VDD 108.913,131.856 core_region_i/CORE.RISCV_CORE/if_stage_i/U5
0.8436 0.05307 0.003286 0.9 VDD 112.558,133.584 core_region_i/CORE.RISCV_CORE/if_stage_i/U7
0.8435 0.05308 0.003418 0.9 VDD 110.983,133.584 core_region_i/CORE.RISCV_CORE/if_stage_i/U10
0.8404 0.05627 0.003357 0.9 VDD 111.748,134.160 core_region_i/CORE.RISCV_CORE/if_stage_i/U11
0.8436 0.05308 0.003357 0.9 VDD 111.748,133.584 core_region_i/CORE.RISCV_CORE/if_stage_i/U12
0.8328 0.0594 0.007779 0.9 VDD 110.038,141.072 core_region_i/CORE.RISCV_CORE/if_stage_i/U13
0.8347 0.05952 0.005809 0.9 VDD 108.868,141.648 core_region_i/CORE.RISCV_CORE/if_stage_i/U14
0.8343 0.05793 0.007818 0.9 VDD 109.588,140.496 core_region_i/CORE.RISCV_CORE/if_stage_i/U15
0.8327 0.05947 0.00784 0.9 VDD 109.318,141.072 core_region_i/CORE.RISCV_CORE/if_stage_i/U16
0.8362 0.05798 0.005777 0.9 VDD 90.013,158.352 core_region_i/CORE.RISCV_CORE/if_stage_i/U17
0.8364 0.05784 0.005783 0.9 VDD 109.633,142.224 core_region_i/CORE.RISCV_CORE/if_stage_i/U20
0.8317 0.06078 0.007548 0.9 VDD 108.823,145.680 core_region_i/CORE.RISCV_CORE/if_stage_i/U24
0.8343 0.05873 0.007016 0.9 VDD 89.203,160.080 core_region_i/CORE.RISCV_CORE/if_stage_i/U25
0.8349 0.05748 0.007641 0.9 VDD 90.823,154.896 core_region_i/CORE.RISCV_CORE/if_stage_i/U27
0.8353 0.05824 0.006462 0.9 VDD 89.473,155.472 core_region_i/CORE.RISCV_CORE/if_stage_i/U28
0.8356 0.05972 0.004635 0.9 VDD 96.853,161.808 core_region_i/CORE.RISCV_CORE/if_stage_i/U30
0.8359 0.06017 0.003928 0.9 VDD 96.853,167.568 core_region_i/CORE.RISCV_CORE/if_stage_i/U31
0.8369 0.05881 0.004308 0.9 VDD 94.603,161.232 core_region_i/CORE.RISCV_CORE/if_stage_i/U33
0.8352 0.06019 0.004582 0.9 VDD 96.943,168.144 core_region_i/CORE.RISCV_CORE/if_stage_i/U34
0.8348 0.05813 0.007052 0.9 VDD 90.283,161.232 core_region_i/CORE.RISCV_CORE/if_stage_i/U36
0.8374 0.05848 0.004119 0.9 VDD 89.743,165.840 core_region_i/CORE.RISCV_CORE/if_stage_i/U37
0.8363 0.0579 0.005817 0.9 VDD 108.508,142.224 core_region_i/CORE.RISCV_CORE/if_stage_i/U39
0.8349 0.05935 0.005751 0.9 VDD 110.488,141.648 core_region_i/CORE.RISCV_CORE/if_stage_i/U40
0.8336 0.05956 0.006798 0.9 VDD 99.193,157.200 core_region_i/CORE.RISCV_CORE/if_stage_i/U41
0.8356 0.05885 0.005565 0.9 VDD 97.933,160.080 core_region_i/CORE.RISCV_CORE/if_stage_i/U42
0.8364 0.0578 0.005812 0.9 VDD 92.353,152.592 core_region_i/CORE.RISCV_CORE/if_stage_i/U44
0.8361 0.05742 0.006505 0.9 VDD 91.543,153.744 core_region_i/CORE.RISCV_CORE/if_stage_i/U45
0.8367 0.05806 0.005289 0.9 VDD 91.453,162.960 core_region_i/CORE.RISCV_CORE/if_stage_i/U47
0.836 0.05892 0.005089 0.9 VDD 90.553,168.144 core_region_i/CORE.RISCV_CORE/if_stage_i/U48
0.8364 0.05836 0.005244 0.9 VDD 90.373,164.112 core_region_i/CORE.RISCV_CORE/if_stage_i/U50
0.835 0.0595 0.005491 0.9 VDD 89.203,168.144 core_region_i/CORE.RISCV_CORE/if_stage_i/U51
0.8368 0.05758 0.005603 0.9 VDD 90.733,157.776 core_region_i/CORE.RISCV_CORE/if_stage_i/U53
0.8349 0.05894 0.006136 0.9 VDD 89.293,162.384 core_region_i/CORE.RISCV_CORE/if_stage_i/U54
0.8352 0.05722 0.007558 0.9 VDD 109.363,145.104 core_region_i/CORE.RISCV_CORE/if_stage_i/U56
0.8369 0.05722 0.005886 0.9 VDD 108.463,144.528 core_region_i/CORE.RISCV_CORE/if_stage_i/U58
0.8321 0.05899 0.008895 0.9 VDD 109.768,143.376 core_region_i/CORE.RISCV_CORE/if_stage_i/U59
0.8352 0.05896 0.005872 0.9 VDD 109.003,143.952 core_region_i/CORE.RISCV_CORE/if_stage_i/U60
0.8369 0.05722 0.005871 0.9 VDD 109.048,144.528 core_region_i/CORE.RISCV_CORE/if_stage_i/U61
0.8364 0.05782 0.00577 0.9 VDD 109.993,142.224 core_region_i/CORE.RISCV_CORE/if_stage_i/U63
0.8333 0.05785 0.008852 0.9 VDD 109.453,142.800 core_region_i/CORE.RISCV_CORE/if_stage_i/U64
0.8317 0.06075 0.007562 0.9 VDD 109.588,145.680 core_region_i/CORE.RISCV_CORE/if_stage_i/U65
0.8333 0.06021 0.006504 0.9 VDD 97.933,150.864 core_region_i/CORE.RISCV_CORE/if_stage_i/U66
0.8341 0.05936 0.006522 0.9 VDD 97.753,152.592 core_region_i/CORE.RISCV_CORE/if_stage_i/U67
0.8364 0.05838 0.005244 0.9 VDD 90.373,163.536 core_region_i/CORE.RISCV_CORE/if_stage_i/U69
0.8348 0.05965 0.005571 0.9 VDD 88.933,168.720 core_region_i/CORE.RISCV_CORE/if_stage_i/U70
0.8353 0.05722 0.007529 0.9 VDD 108.193,145.104 core_region_i/CORE.RISCV_CORE/if_stage_i/U72
0.8369 0.05721 0.005911 0.9 VDD 107.473,144.528 core_region_i/CORE.RISCV_CORE/if_stage_i/U73
0.8337 0.06017 0.006128 0.9 VDD 97.123,151.440 core_region_i/CORE.RISCV_CORE/if_stage_i/U75
0.8352 0.05925 0.005592 0.9 VDD 97.303,153.168 core_region_i/CORE.RISCV_CORE/if_stage_i/U76
0.8317 0.06078 0.007509 0.9 VDD 107.563,145.680 core_region_i/CORE.RISCV_CORE/if_stage_i/U78
0.8353 0.05721 0.007512 0.9 VDD 107.653,145.104 core_region_i/CORE.RISCV_CORE/if_stage_i/U79
0.8323 0.05896 0.00876 0.9 VDD 108.778,143.376 core_region_i/CORE.RISCV_CORE/if_stage_i/U82
0.8334 0.0579 0.008716 0.9 VDD 108.463,142.800 core_region_i/CORE.RISCV_CORE/if_stage_i/U83
0.8333 0.05788 0.008784 0.9 VDD 108.958,142.800 core_region_i/CORE.RISCV_CORE/if_stage_i/U84
0.8363 0.05786 0.005799 0.9 VDD 109.183,142.224 core_region_i/CORE.RISCV_CORE/if_stage_i/U85
0.8352 0.05999 0.004829 0.9 VDD 97.663,161.808 core_region_i/CORE.RISCV_CORE/if_stage_i/U86
0.8359 0.06008 0.004012 0.9 VDD 97.303,166.992 core_region_i/CORE.RISCV_CORE/if_stage_i/U87
0.8352 0.05892 0.005878 0.9 VDD 98.743,160.080 core_region_i/CORE.RISCV_CORE/if_stage_i/U89
0.8365 0.05934 0.004168 0.9 VDD 97.483,163.536 core_region_i/CORE.RISCV_CORE/if_stage_i/U90
0.8314 0.06074 0.007835 0.9 VDD 106.393,146.256 core_region_i/CORE.RISCV_CORE/if_stage_i/U92
0.8353 0.0572 0.00749 0.9 VDD 107.023,145.104 core_region_i/CORE.RISCV_CORE/if_stage_i/U93
0.8349 0.05911 0.005985 0.9 VDD 96.763,152.592 core_region_i/CORE.RISCV_CORE/if_stage_i/U95
0.8349 0.05912 0.006003 0.9 VDD 97.483,157.200 core_region_i/CORE.RISCV_CORE/if_stage_i/U96
0.8363 0.05779 0.00587 0.9 VDD 91.723,160.656 core_region_i/CORE.RISCV_CORE/if_stage_i/U98
0.8374 0.05857 0.004032 0.9 VDD 90.463,166.416 core_region_i/CORE.RISCV_CORE/if_stage_i/U99
0.8371 0.05808 0.004851 0.9 VDD 91.543,163.536 core_region_i/CORE.RISCV_CORE/if_stage_i/U101
0.8368 0.05872 0.004522 0.9 VDD 91.003,167.568 core_region_i/CORE.RISCV_CORE/if_stage_i/U102
0.8356 0.05761 0.006838 0.9 VDD 89.833,150.288 core_region_i/CORE.RISCV_CORE/if_stage_i/U105
0.8351 0.05794 0.006931 0.9 VDD 90.058,157.200 core_region_i/CORE.RISCV_CORE/if_stage_i/U107
0.8354 0.05745 0.007109 0.9 VDD 91.633,154.320 core_region_i/CORE.RISCV_CORE/if_stage_i/U108
0.8339 0.05855 0.007584 0.9 VDD 89.473,159.504 core_region_i/CORE.RISCV_CORE/if_stage_i/U109
0.834 0.0579 0.008113 0.9 VDD 90.103,154.320 core_region_i/CORE.RISCV_CORE/if_stage_i/U112
0.8361 0.05763 0.006227 0.9 VDD 90.238,156.048 core_region_i/CORE.RISCV_CORE/if_stage_i/U114
0.8347 0.05761 0.007697 0.9 VDD 89.833,150.864 core_region_i/CORE.RISCV_CORE/if_stage_i/U116
0.8354 0.05766 0.00689 0.9 VDD 90.148,156.624 core_region_i/CORE.RISCV_CORE/if_stage_i/U118
0.8344 0.0594 0.006239 0.9 VDD 98.563,157.776 core_region_i/CORE.RISCV_CORE/if_stage_i/U120
0.8338 0.05964 0.0066 0.9 VDD 99.508,157.776 core_region_i/CORE.RISCV_CORE/if_stage_i/U122
0.8328 0.06046 0.006754 0.9 VDD 98.473,150.864 core_region_i/CORE.RISCV_CORE/if_stage_i/U123
0.8316 0.06105 0.007316 0.9 VDD 99.598,152.016 core_region_i/CORE.RISCV_CORE/if_stage_i/U125
0.8438 0.05307 0.003114 0.9 VDD 110.398,133.008 core_region_i/CORE.RISCV_CORE/if_stage_i/U126
0.8438 0.05311 0.003113 0.9 VDD 110.308,132.432 core_region_i/CORE.RISCV_CORE/if_stage_i/U127
0.8403 0.05634 0.003396 0.9 VDD 111.298,134.160 core_region_i/CORE.RISCV_CORE/if_stage_i/U128
0.8402 0.05639 0.003427 0.9 VDD 110.848,134.160 core_region_i/CORE.RISCV_CORE/if_stage_i/U129
0.8373 0.05763 0.005091 0.9 VDD 99.823,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_RC_22_0
0.8367 0.05793 0.005317 0.9 VDD 101.263,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_RC_21_0
0.8369 0.05787 0.00527 0.9 VDD 100.948,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_RC_20_0
0.8469 0.05119 0.001954 0.9 VDD 101.668,128.400 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_RC_19_0
0.8471 0.0507 0.002233 0.9 VDD 101.218,126.672 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_RC_17_0
0.8459 0.05213 0.002 0.9 VDD 99.778,129.552 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_RC_16_0
0.846 0.05209 0.001955 0.9 VDD 99.058,129.552 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_RC_3_1
0.8456 0.05215 0.002236 0.9 VDD 100.363,131.280 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC10_instr_rdata_id_24
0.8365 0.05908 0.004368 0.9 VDD 55.588,173.328 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC7_FE_OFN185_data_wdata_ex_12
0.8379 0.05703 0.005106 0.9 VDD 99.913,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_RC_7_0
0.8376 0.05709 0.00533 0.9 VDD 101.353,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_RC_6_0
0.8377 0.05707 0.005263 0.9 VDD 100.903,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_RC_5_0
0.8362 0.05763 0.006215 0.9 VDD 99.823,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_RC_4_0
0.836 0.05769 0.006314 0.9 VDD 100.093,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_RC_3_0
0.8358 0.05776 0.006426 0.9 VDD 100.408,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_RC_2_0
0.8374 0.05712 0.005445 0.9 VDD 102.163,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_RC_1_0
0.8374 0.05713 0.005502 0.9 VDD 102.568,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_RC_0_0
0.8307 0.06229 0.007012 0.9 VDD 62.068,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC946_multdiv_operand_a_ex_22
0.8358 0.05796 0.006279 0.9 VDD 52.618,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC945_multdiv_operand_a_ex_22
0.8383 0.0565 0.005216 0.9 VDD 86.188,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC912_n151
0.824 0.06283 0.01316 0.9 VDD 80.788,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC908_n256
0.8472 0.05102 0.001814 0.9 VDD 98.068,128.400 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC882_n101
0.8482 0.04912 0.002705 0.9 VDD 98.608,124.368 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC850_n232
0.8475 0.05061 0.00193 0.9 VDD 100.588,127.824 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC831_imm_b_mux_sel_1
0.8471 0.05072 0.002152 0.9 VDD 101.488,126.096 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC828_imm_b_mux_sel_1
0.8469 0.05068 0.002376 0.9 VDD 103.288,127.248 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC819_instr_rdata_id_21
0.8461 0.05006 0.003807 0.9 VDD 107.113,120.912 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC816_instr_rdata_id_21
0.8371 0.05614 0.006739 0.9 VDD 87.448,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC811_n136
0.8456 0.05225 0.002158 0.9 VDD 102.838,129.552 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC803_instr_rdata_id_20
0.8473 0.0507 0.001986 0.9 VDD 104.728,127.824 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC799_instr_rdata_id_20
0.8476 0.05042 0.001995 0.9 VDD 98.248,126.672 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC793_n165
0.8355 0.06019 0.004318 0.9 VDD 58.828,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC782_multdiv_operand_a_ex_18
0.8344 0.05969 0.005943 0.9 VDD 45.553,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC781_multdiv_operand_a_ex_18
0.8415 0.05374 0.004763 0.9 VDD 54.958,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC651_data_wdata_ex_22
0.825 0.06549 0.00954 0.9 VDD 73.498,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC648_data_wdata_ex_23
0.8243 0.06573 0.009951 0.9 VDD 67.018,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC646_dbg_reg_rdata_31
0.847 0.05106 0.001937 0.9 VDD 98.788,128.976 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC622_n204
0.8356 0.05868 0.005684 0.9 VDD 52.528,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC619_FE_OFN169_data_wdata_ex_30
0.8389 0.05635 0.004777 0.9 VDD 86.728,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC618_n135
0.8471 0.05018 0.002742 0.9 VDD 98.788,124.944 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC603_n230
0.8475 0.05046 0.002034 0.9 VDD 98.698,126.672 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC598_n171
0.8456 0.05216 0.002247 0.9 VDD 100.588,131.280 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC583_instr_rdata_id_23
0.846 0.05227 0.00172 0.9 VDD 103.558,130.128 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC573_n210
0.8472 0.05051 0.002255 0.9 VDD 87.088,127.824 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC571_data_wdata_ex_21
0.8403 0.05451 0.005228 0.9 VDD 70.528,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC545_data_wdata_ex_16
0.8469 0.05069 0.002409 0.9 VDD 103.828,127.248 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC505_id_wb_fsm_cs
0.8468 0.05056 0.002655 0.9 VDD 86.638,127.248 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC466_dbg_reg_rdata_24
0.8344 0.05932 0.006278 0.9 VDD 50.908,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC465_dbg_reg_rdata_24
0.8469 0.05114 0.001918 0.9 VDD 100.138,128.400 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC438_alu_op_b_mux_sel_1
0.8465 0.05037 0.00315 0.9 VDD 100.858,124.944 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC437_alu_op_b_mux_sel_1
0.8416 0.05424 0.004133 0.9 VDD 78.898,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC378_data_wdata_ex_17
0.8252 0.06566 0.009099 0.9 VDD 67.468,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC369_multdiv_operand_a_ex_24
0.8469 0.05069 0.002393 0.9 VDD 103.558,127.248 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC361_instr_rdata_id_22
0.8412 0.05427 0.004544 0.9 VDD 81.598,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC349_data_wdata_ex_19
0.8456 0.05195 0.002402 0.9 VDD 87.178,130.704 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC347_data_wdata_ex_20
0.8362 0.0577 0.006109 0.9 VDD 65.713,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC327_FE_OFN200_data_wdata_ex_7
0.8343 0.06022 0.005518 0.9 VDD 86.098,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC320_FE_OFN197_data_wdata_ex_8
0.8357 0.05865 0.005637 0.9 VDD 52.798,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC308_FE_OFN182_data_wdata_ex_14
0.8482 0.04935 0.002489 0.9 VDD 98.068,123.216 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC306_FE_OFN166_data_wdata_ex_31
0.8185 0.06853 0.01297 0.9 VDD 71.518,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC300_FE_OFN163_n13
0.8254 0.06521 0.009384 0.9 VDD 75.118,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC298_FE_OFN194_data_wdata_ex_9
0.8372 0.05855 0.004204 0.9 VDD 57.883,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC288_FE_OFN179_data_wdata_ex_15
0.835 0.06066 0.004362 0.9 VDD 60.403,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC284_FE_OFN188_data_wdata_ex_11
0.8414 0.05451 0.004131 0.9 VDD 70.798,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC275_dbg_reg_rdata_18
0.8477 0.04951 0.002752 0.9 VDD 99.598,123.216 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_DBTC20_instr_rdata_id_25
0.8349 0.05843 0.006709 0.9 VDD 44.698,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC6_n725
0.8292 0.06241 0.008399 0.9 VDD 62.788,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC5_n725
0.8345 0.05895 0.006581 0.9 VDD 66.478,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC4_n890
0.832 0.06226 0.005765 0.9 VDD 62.248,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CTS_ccl_a_buf_00098
0.8189 0.06881 0.01227 0.9 VDD 68.368,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CTS_ccl_a_buf_00115
0.8167 0.06742 0.01591 0.9 VDD 69.763,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CTS_ccl_a_buf_00113
0.8269 0.06406 0.009081 0.9 VDD 61.933,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CTS_ccl_a_buf_00101
0.8203 0.06658 0.01316 0.9 VDD 65.398,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CTS_ccl_a_buf_00111
0.8346 0.05855 0.006887 0.9 VDD 44.248,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC1009_n724
0.8358 0.05901 0.00518 0.9 VDD 47.308,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC1001_n1266
0.8281 0.0648 0.007084 0.9 VDD 61.798,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC999_n59
0.8372 0.05672 0.006109 0.9 VDD 68.368,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC997_n57
0.8354 0.05966 0.004928 0.9 VDD 51.178,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC995_n738
0.8365 0.05738 0.00617 0.9 VDD 66.568,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC994_n738
0.8395 0.05546 0.005071 0.9 VDD 57.928,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC992_n740
0.8371 0.05721 0.005688 0.9 VDD 64.678,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC991_n740
0.8239 0.06487 0.01121 0.9 VDD 67.288,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC985_n1266
0.8274 0.06342 0.009133 0.9 VDD 64.498,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC981_n178
0.8307 0.06278 0.006515 0.9 VDD 71.338,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC973_n1248
0.8366 0.05941 0.003991 0.9 VDD 48.478,180.240 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC970_n739
0.8225 0.06669 0.01082 0.9 VDD 65.038,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC967_n83
0.836 0.05749 0.006483 0.9 VDD 68.143,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC966_n97
0.8306 0.06302 0.006425 0.9 VDD 69.628,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC956_n69
0.836 0.05821 0.005836 0.9 VDD 46.768,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC954_n723
0.8284 0.06484 0.006798 0.9 VDD 66.208,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC953_n723
0.8234 0.06665 0.009947 0.9 VDD 64.948,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC949_n741
0.8353 0.05807 0.006674 0.9 VDD 70.078,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC942_n74
0.8294 0.06338 0.007247 0.9 VDD 66.748,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC938_n738
0.8317 0.06016 0.00816 0.9 VDD 63.058,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC935_n749
0.8359 0.05825 0.005833 0.9 VDD 51.943,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC934_n85
0.8387 0.05554 0.005736 0.9 VDD 65.758,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC932_n85
0.837 0.05675 0.006211 0.9 VDD 70.258,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC931_n66
0.8374 0.05719 0.005439 0.9 VDD 64.903,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC924_n746
0.8339 0.0592 0.006947 0.9 VDD 70.393,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC913_n70
0.8278 0.06073 0.01147 0.9 VDD 67.468,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC907_n748
0.8347 0.0584 0.006882 0.9 VDD 46.768,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC899_n890
0.8357 0.05965 0.004686 0.9 VDD 65.668,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC896_n1532
0.8347 0.05868 0.006616 0.9 VDD 64.723,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC890_n752
0.832 0.06009 0.007856 0.9 VDD 62.698,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC884_n267
0.8349 0.05875 0.006342 0.9 VDD 65.128,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC847_n406
0.8341 0.05911 0.006806 0.9 VDD 68.098,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC846_n383
0.8333 0.06077 0.005952 0.9 VDD 48.118,173.904 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC845_n41
0.8279 0.06479 0.007264 0.9 VDD 67.468,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC844_n170
0.8359 0.05806 0.006056 0.9 VDD 42.448,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC838_n1532
0.825 0.06797 0.007061 0.9 VDD 69.358,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC834_n436
0.828 0.06318 0.00885 0.9 VDD 64.138,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC832_n1527
0.8308 0.05826 0.01097 0.9 VDD 67.828,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC807_n191
0.8354 0.05833 0.006284 0.9 VDD 40.918,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC797_n748
0.8344 0.05844 0.007203 0.9 VDD 71.248,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC794_n1
0.8364 0.05746 0.006109 0.9 VDD 63.958,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC786_n618
0.8376 0.05672 0.00565 0.9 VDD 68.593,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC777_n71
0.8339 0.05919 0.006929 0.9 VDD 69.763,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC767_n733
0.8229 0.06546 0.01165 0.9 VDD 68.278,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC760_n747
0.8324 0.06003 0.007549 0.9 VDD 62.338,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC759_n724
0.8302 0.0607 0.009153 0.9 VDD 65.218,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC751_n382
0.8358 0.05812 0.006102 0.9 VDD 38.218,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC744_n205
0.8216 0.06739 0.01106 0.9 VDD 66.748,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC729_n171
0.8346 0.06092 0.004449 0.9 VDD 59.908,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC723_n181
0.8367 0.05813 0.005218 0.9 VDD 53.878,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC721_n182
0.8248 0.06806 0.00712 0.9 VDD 69.988,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC699_n397
0.8345 0.06036 0.005142 0.9 VDD 46.093,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC660_wdata_a_q_30
0.8261 0.06099 0.01293 0.9 VDD 72.103,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC659_wdata_a_q_31
0.8304 0.06276 0.006811 0.9 VDD 72.103,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC657_wdata_a_q_29
0.8249 0.06802 0.007093 0.9 VDD 69.673,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC540_n55
0.8331 0.05919 0.007693 0.9 VDD 70.708,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC535_n207
0.8262 0.06707 0.00676 0.9 VDD 67.153,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC525_n47
0.8245 0.06563 0.00988 0.9 VDD 66.748,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC524_n47
0.8247 0.06466 0.01063 0.9 VDD 66.928,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC444_n202
0.8343 0.05842 0.007259 0.9 VDD 73.138,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_WE_GLOBAL/clk_en_reg
0.8253 0.06745 0.007253 0.9 VDD 72.868,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_WE_GLOBAL/U2
0.8188 0.06758 0.01361 0.9 VDD 72.598,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_WE_GLOBAL/U3
0.8363 0.05932 0.00434 0.9 VDD 62.608,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[1].CG_Inst/clk_en_reg
0.8262 0.061 0.01282 0.9 VDD 73.228,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[1].CG_Inst/U2
0.8313 0.063 0.005733 0.9 VDD 63.058,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[1].CG_Inst/U3
0.8341 0.05971 0.006216 0.9 VDD 60.808,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[2].CG_Inst/clk_en_reg
0.8195 0.06808 0.01246 0.9 VDD 72.688,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[2].CG_Inst/U2
0.826 0.06545 0.008544 0.9 VDD 62.338,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[2].CG_Inst/U3
0.8321 0.06085 0.007078 0.9 VDD 68.908,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[3].CG_Inst/clk_en_reg
0.8227 0.06526 0.01209 0.9 VDD 72.418,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[3].CG_Inst/U2
0.8231 0.0654 0.01147 0.9 VDD 67.468,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[3].CG_Inst/U3
0.8317 0.061 0.007318 0.9 VDD 72.688,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[4].CG_Inst/clk_en_reg
0.8275 0.0652 0.007314 0.9 VDD 72.598,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[4].CG_Inst/U2
0.8221 0.06561 0.01227 0.9 VDD 71.338,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[4].CG_Inst/U3
0.8344 0.05961 0.006029 0.9 VDD 65.218,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[5].CG_Inst/clk_en_reg
0.8204 0.06748 0.01208 0.9 VDD 74.218,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[5].CG_Inst/U2
0.8294 0.06355 0.007071 0.9 VDD 65.038,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[5].CG_Inst/U3
0.831 0.06027 0.008685 0.9 VDD 63.688,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[6].CG_Inst/clk_en_reg
0.8235 0.06636 0.01016 0.9 VDD 72.508,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[6].CG_Inst/U2
0.8226 0.06702 0.01036 0.9 VDD 64.228,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[6].CG_Inst/U3
0.8343 0.05883 0.006856 0.9 VDD 65.668,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[7].CG_Inst/clk_en_reg
0.8293 0.06061 0.0101 0.9 VDD 72.868,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[7].CG_Inst/U2
0.8253 0.06441 0.01029 0.9 VDD 66.028,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[7].CG_Inst/U3
0.8291 0.0607 0.0102 0.9 VDD 65.308,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[8].CG_Inst/clk_en_reg
0.8182 0.0661 0.01572 0.9 VDD 73.138,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[8].CG_Inst/U2
0.825 0.06536 0.009681 0.9 VDD 66.028,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[8].CG_Inst/U3
0.8331 0.0592 0.007657 0.9 VDD 70.168,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[9].CG_Inst/clk_en_reg
0.8262 0.061 0.01279 0.9 VDD 73.588,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[9].CG_Inst/U2
0.8181 0.06812 0.01381 0.9 VDD 70.438,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[9].CG_Inst/U3
0.829 0.06322 0.007823 0.9 VDD 63.238,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[10].CG_Inst/clk_en_reg
0.8208 0.06686 0.01233 0.9 VDD 73.228,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[10].CG_Inst/U2
0.8304 0.0606 0.008979 0.9 VDD 63.328,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[10].CG_Inst/U3
0.8334 0.05914 0.007447 0.9 VDD 68.458,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[11].CG_Inst/clk_en_reg
0.8197 0.06794 0.01238 0.9 VDD 73.048,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[11].CG_Inst/U2
0.8235 0.0651 0.01135 0.9 VDD 68.908,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[11].CG_Inst/U3
0.8266 0.06417 0.009209 0.9 VDD 63.418,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[12].CG_Inst/clk_en_reg
0.8276 0.06505 0.007333 0.9 VDD 73.048,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[12].CG_Inst/U2
0.8244 0.06501 0.0106 0.9 VDD 63.193,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[12].CG_Inst/U3
0.8355 0.0597 0.004751 0.9 VDD 58.738,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[13].CG_Inst/clk_en_reg
0.8252 0.0653 0.00954 0.9 VDD 73.498,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[13].CG_Inst/U2
0.8321 0.06219 0.005723 0.9 VDD 58.828,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[13].CG_Inst/U3
0.8331 0.0598 0.007104 0.9 VDD 61.438,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[14].CG_Inst/clk_en_reg
0.8196 0.06709 0.0133 0.9 VDD 73.678,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[14].CG_Inst/U2
0.8311 0.06272 0.006196 0.9 VDD 61.798,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[14].CG_Inst/U3
0.8355 0.05801 0.00647 0.9 VDD 65.578,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[15].CG_Inst/clk_en_reg
0.8294 0.06059 0.01004 0.9 VDD 73.228,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[15].CG_Inst/U2
0.8223 0.06624 0.01145 0.9 VDD 65.668,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[15].CG_Inst/U3
0.8323 0.06076 0.006956 0.9 VDD 67.648,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[16].CG_Inst/clk_en_reg
0.8209 0.0659 0.01322 0.9 VDD 73.948,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[16].CG_Inst/U2
0.8173 0.06749 0.01522 0.9 VDD 68.008,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[16].CG_Inst/U3
0.8319 0.06092 0.007175 0.9 VDD 70.168,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[17].CG_Inst/clk_en_reg
0.8317 0.06099 0.007286 0.9 VDD 72.058,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[17].CG_Inst/U2
0.8228 0.06666 0.01058 0.9 VDD 69.718,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[17].CG_Inst/U3
0.8246 0.06576 0.009673 0.9 VDD 71.878,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[18].CG_Inst/clk_en_reg
0.8205 0.06708 0.01246 0.9 VDD 72.688,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[18].CG_Inst/U2
0.8219 0.06569 0.01236 0.9 VDD 71.878,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[18].CG_Inst/U3
0.8275 0.06321 0.009307 0.9 VDD 64.048,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[19].CG_Inst/clk_en_reg
0.8206 0.06712 0.01225 0.9 VDD 72.598,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[19].CG_Inst/U2
0.8278 0.06461 0.007551 0.9 VDD 63.598,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[19].CG_Inst/U3
0.829 0.06066 0.01031 0.9 VDD 71.518,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[20].CG_Inst/clk_en_reg
0.8273 0.06062 0.01206 0.9 VDD 72.598,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[20].CG_Inst/U2
0.8173 0.06658 0.01608 0.9 VDD 71.968,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[20].CG_Inst/U3
0.8322 0.06171 0.006088 0.9 VDD 61.708,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[21].CG_Inst/clk_en_reg
0.8253 0.06517 0.009489 0.9 VDD 74.038,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[21].CG_Inst/U2
0.8266 0.06543 0.007939 0.9 VDD 62.158,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[21].CG_Inst/U3
0.8262 0.06528 0.008541 0.9 VDD 66.028,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[22].CG_Inst/clk_en_reg
0.8179 0.06625 0.01583 0.9 VDD 72.778,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[22].CG_Inst/U2
0.8244 0.06467 0.01095 0.9 VDD 66.388,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[22].CG_Inst/U3
0.8347 0.05831 0.00695 0.9 VDD 68.458,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[23].CG_Inst/clk_en_reg
0.8292 0.06062 0.01016 0.9 VDD 72.508,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[23].CG_Inst/U2
0.8189 0.06782 0.01329 0.9 VDD 68.548,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[23].CG_Inst/U3
0.8233 0.06512 0.01154 0.9 VDD 68.458,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[24].CG_Inst/clk_en_reg
0.8272 0.06064 0.01216 0.9 VDD 71.968,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[24].CG_Inst/U2
0.8193 0.06804 0.01269 0.9 VDD 68.458,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[24].CG_Inst/U3
0.8315 0.06286 0.005668 0.9 VDD 60.178,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[25].CG_Inst/clk_en_reg
0.8226 0.06532 0.01212 0.9 VDD 73.408,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[25].CG_Inst/U2
0.8302 0.06389 0.005867 0.9 VDD 60.268,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[25].CG_Inst/U3
0.8295 0.0631 0.007449 0.9 VDD 69.088,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[26].CG_Inst/clk_en_reg
0.8227 0.06523 0.01206 0.9 VDD 73.768,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[26].CG_Inst/U2
0.8241 0.06613 0.00981 0.9 VDD 69.358,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[26].CG_Inst/U3
0.8318 0.06097 0.007253 0.9 VDD 71.428,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[27].CG_Inst/clk_en_reg
0.821 0.06686 0.01215 0.9 VDD 73.228,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[27].CG_Inst/U2
0.8181 0.06884 0.01302 0.9 VDD 70.708,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[27].CG_Inst/U3
0.8214 0.06714 0.01142 0.9 VDD 66.118,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[28].CG_Inst/clk_en_reg
0.8261 0.061 0.01286 0.9 VDD 72.868,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[28].CG_Inst/U2
0.8289 0.06062 0.01043 0.9 VDD 65.848,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[28].CG_Inst/U3
0.8347 0.06057 0.00473 0.9 VDD 59.998,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[29].CG_Inst/clk_en_reg
0.8252 0.06537 0.009472 0.9 VDD 74.218,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[29].CG_Inst/U2
0.8331 0.06229 0.004604 0.9 VDD 60.088,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[29].CG_Inst/U3
0.8228 0.06538 0.01186 0.9 VDD 69.718,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[30].CG_Inst/clk_en_reg
0.8184 0.06595 0.01561 0.9 VDD 73.498,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[30].CG_Inst/U2
0.819 0.06802 0.01301 0.9 VDD 70.438,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[30].CG_Inst/U3
0.835 0.05959 0.005456 0.9 VDD 58.288,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[31].CG_Inst/clk_en_reg
0.8228 0.06514 0.01203 0.9 VDD 72.778,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[31].CG_Inst/U2
0.8347 0.05914 0.006114 0.9 VDD 58.378,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[31].CG_Inst/U3
0.8288 0.06306 0.008135 0.9 VDD 62.473,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][31]
0.8367 0.05941 0.00386 0.9 VDD 47.443,180.816 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][30]
0.8368 0.05967 0.003545 0.9 VDD 64.633,183.696 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][29]
0.8412 0.05403 0.00478 0.9 VDD 52.168,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][28]
0.8412 0.05404 0.004783 0.9 VDD 53.068,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][27]
0.8355 0.05858 0.005867 0.9 VDD 49.198,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][26]
0.8331 0.06052 0.006413 0.9 VDD 49.648,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][25]
0.8346 0.06053 0.004828 0.9 VDD 49.288,173.328 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][24]
0.826 0.06389 0.01007 0.9 VDD 65.128,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][23]
0.8351 0.0582 0.006736 0.9 VDD 50.548,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][22]
0.8359 0.05775 0.006321 0.9 VDD 50.458,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][21]
0.8367 0.05941 0.003858 0.9 VDD 48.568,180.816 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][20]
0.8361 0.05884 0.00502 0.9 VDD 50.008,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][19]
0.8366 0.05941 0.004 0.9 VDD 47.578,180.240 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][18]
0.8351 0.05819 0.006746 0.9 VDD 49.468,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][17]
0.8415 0.05386 0.004607 0.9 VDD 47.218,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][16]
0.8368 0.05951 0.003686 0.9 VDD 51.088,181.968 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][15]
0.8366 0.05956 0.003827 0.9 VDD 50.008,181.392 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][14]
0.835 0.0589 0.006054 0.9 VDD 49.828,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][13]
0.8372 0.05937 0.003432 0.9 VDD 56.758,182.544 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][12]
0.8373 0.0595 0.003217 0.9 VDD 61.258,183.696 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][11]
0.8345 0.06033 0.00516 0.9 VDD 65.218,177.360 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][10]
0.8359 0.06061 0.00349 0.9 VDD 63.958,183.120 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][9]
0.837 0.05961 0.003424 0.9 VDD 63.238,183.696 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][8]
0.8303 0.06248 0.007194 0.9 VDD 61.528,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][7]
0.8412 0.05404 0.004765 0.9 VDD 54.868,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][6]
0.8405 0.05474 0.004724 0.9 VDD 61.708,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][5]
0.8413 0.05395 0.004712 0.9 VDD 49.288,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][4]
0.8413 0.05399 0.004755 0.9 VDD 50.548,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][3]
0.8419 0.05387 0.004258 0.9 VDD 47.488,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][2]
0.841 0.05476 0.004271 0.9 VDD 57.298,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][1]
0.8405 0.05496 0.004579 0.9 VDD 65.038,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][0]
0.8254 0.06624 0.008349 0.9 VDD 63.283,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][31]
0.8344 0.06026 0.005337 0.9 VDD 42.853,179.088 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][30]
0.8364 0.06 0.003574 0.9 VDD 60.988,180.240 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][29]
0.8398 0.05542 0.004756 0.9 VDD 50.818,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][28]
0.8401 0.05521 0.004717 0.9 VDD 52.978,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][27]
0.8344 0.05857 0.007011 0.9 VDD 45.958,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][26]
0.8344 0.05972 0.005929 0.9 VDD 44.788,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][25]
0.8329 0.06038 0.00668 0.9 VDD 45.328,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][24]
0.8303 0.06321 0.006469 0.9 VDD 63.778,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][23]
0.8356 0.05858 0.0058 0.9 VDD 45.688,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][22]
0.8351 0.05815 0.00676 0.9 VDD 45.238,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][21]
0.836 0.05964 0.004362 0.9 VDD 44.518,177.360 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][20]
0.8348 0.05909 0.00611 0.9 VDD 45.328,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][19]
0.8358 0.06027 0.00391 0.9 VDD 42.448,179.664 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][18]
0.8356 0.05885 0.005567 0.9 VDD 47.668,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][17]
0.8392 0.05514 0.005665 0.9 VDD 42.448,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][16]
0.8369 0.05927 0.003796 0.9 VDD 54.148,180.240 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][15]
0.8366 0.05955 0.003847 0.9 VDD 53.068,179.664 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][14]
0.8354 0.05868 0.00594 0.9 VDD 47.038,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][13]
0.8371 0.05922 0.003676 0.9 VDD 56.218,179.664 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][12]
0.837 0.05956 0.003448 0.9 VDD 58.288,180.816 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][11]
0.8355 0.06017 0.00435 0.9 VDD 63.688,176.784 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][10]
0.8355 0.0603 0.004207 0.9 VDD 63.598,179.088 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][9]
0.8361 0.06015 0.003763 0.9 VDD 62.338,179.664 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][8]
0.8322 0.06251 0.005273 0.9 VDD 59.098,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][7]
0.8396 0.05517 0.005258 0.9 VDD 57.028,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][6]
0.8384 0.0565 0.005132 0.9 VDD 61.438,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][5]
0.8403 0.05519 0.004493 0.9 VDD 43.078,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][4]
0.8398 0.05548 0.00473 0.9 VDD 47.938,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][3]
0.8405 0.05511 0.004426 0.9 VDD 42.178,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][2]
0.8389 0.05641 0.004712 0.9 VDD 59.548,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][1]
0.8368 0.05725 0.005905 0.9 VDD 64.858,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][0]
0.8294 0.06073 0.009916 0.9 VDD 66.883,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][31]
0.837 0.05955 0.003466 0.9 VDD 47.173,183.120 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][30]
0.8366 0.05972 0.003648 0.9 VDD 66.118,183.696 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][29]
0.8414 0.05428 0.004358 0.9 VDD 51.808,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][28]
0.8414 0.05421 0.004346 0.9 VDD 54.328,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][27]
0.8343 0.0586 0.007112 0.9 VDD 47.758,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][26]
0.8343 0.05938 0.006349 0.9 VDD 50.278,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][25]
0.8351 0.05996 0.004952 0.9 VDD 50.098,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][24]
0.8263 0.06481 0.008927 0.9 VDD 67.018,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][23]
0.8352 0.05807 0.006697 0.9 VDD 52.078,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][22]
0.8357 0.058 0.006295 0.9 VDD 52.078,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][21]
0.837 0.05954 0.003471 0.9 VDD 49.828,183.120 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][20]
0.8362 0.05883 0.004928 0.9 VDD 50.188,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][19]
0.8373 0.0592 0.003473 0.9 VDD 48.028,183.696 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][18]
0.8346 0.05833 0.007105 0.9 VDD 50.188,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][17]
0.8411 0.05445 0.004412 0.9 VDD 47.128,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][16]
0.8371 0.05946 0.003437 0.9 VDD 52.168,183.120 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][15]
0.8368 0.05953 0.003708 0.9 VDD 50.098,182.544 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][14]
0.8354 0.05877 0.00582 0.9 VDD 51.628,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][13]
0.8374 0.05927 0.003308 0.9 VDD 55.588,183.120 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][12]
0.8375 0.05934 0.003136 0.9 VDD 58.648,183.696 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][11]
0.8338 0.06053 0.005708 0.9 VDD 67.378,177.360 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][10]
0.8348 0.06073 0.004487 0.9 VDD 65.938,180.816 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][9]
0.8352 0.06109 0.003719 0.9 VDD 67.468,183.120 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][8]
0.8344 0.0594 0.006192 0.9 VDD 60.538,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][7]
0.8414 0.0543 0.004342 0.9 VDD 57.388,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][6]
0.8406 0.0549 0.004513 0.9 VDD 63.958,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][5]
0.8414 0.05428 0.00432 0.9 VDD 49.288,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][4]
0.8414 0.05429 0.00435 0.9 VDD 50.908,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][3]
0.8414 0.05421 0.004418 0.9 VDD 47.308,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][2]
0.8411 0.05466 0.004279 0.9 VDD 60.808,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][1]
0.8397 0.05562 0.00465 0.9 VDD 66.748,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][0]
0.8369 0.05905 0.004057 0.9 VDD 60.718,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][31]
0.8343 0.06029 0.005404 0.9 VDD 34.573,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][30]
0.8352 0.05984 0.004966 0.9 VDD 69.898,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][29]
0.8381 0.05686 0.005048 0.9 VDD 33.988,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][28]
0.8376 0.05734 0.005031 0.9 VDD 33.898,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][27]
0.8371 0.0581 0.004774 0.9 VDD 33.808,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][26]
0.8365 0.05877 0.004712 0.9 VDD 33.898,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][25]
0.8363 0.0589 0.004835 0.9 VDD 33.898,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][24]
0.8337 0.05985 0.006452 0.9 VDD 70.078,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][23]
0.837 0.05762 0.005407 0.9 VDD 33.898,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][22]
0.8375 0.05734 0.005183 0.9 VDD 33.898,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][21]
0.8354 0.05986 0.00479 0.9 VDD 33.448,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][20]
0.8355 0.05944 0.005013 0.9 VDD 33.898,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][19]
0.8354 0.05939 0.005249 0.9 VDD 33.538,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][18]
0.8367 0.0578 0.005472 0.9 VDD 33.988,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][17]
0.8385 0.05622 0.005294 0.9 VDD 39.478,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][16]
0.837 0.05841 0.004593 0.9 VDD 54.508,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][15]
0.8363 0.05874 0.004921 0.9 VDD 51.268,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][14]
0.8363 0.05855 0.005183 0.9 VDD 33.718,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][13]
0.8373 0.05846 0.00428 0.9 VDD 57.298,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][12]
0.837 0.05894 0.004086 0.9 VDD 60.898,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][11]
0.8294 0.06323 0.007364 0.9 VDD 69.898,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][10]
0.8318 0.06302 0.005217 0.9 VDD 67.918,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][9]
0.8362 0.05921 0.00461 0.9 VDD 63.598,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][8]
0.8319 0.06045 0.007638 0.9 VDD 62.968,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][7]
0.8364 0.0574 0.006159 0.9 VDD 55.138,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][6]
0.8202 0.0656 0.01417 0.9 VDD 66.658,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][5]
0.8389 0.05629 0.004797 0.9 VDD 35.068,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][4]
0.8389 0.05644 0.004669 0.9 VDD 34.258,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][3]
0.8388 0.0561 0.005142 0.9 VDD 37.948,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][2]
0.8277 0.06258 0.009682 0.9 VDD 62.428,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][1]
0.8287 0.0607 0.01056 0.9 VDD 69.898,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][0]
0.8301 0.06043 0.009458 0.9 VDD 64.633,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][31]
0.8312 0.06207 0.006692 0.9 VDD 39.073,173.904 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][30]
0.8353 0.05999 0.004718 0.9 VDD 65.398,173.904 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][29]
0.8374 0.05692 0.005723 0.9 VDD 49.378,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][28]
0.8377 0.05666 0.005659 0.9 VDD 53.878,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][27]
0.8357 0.0583 0.005992 0.9 VDD 39.748,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][26]
0.8342 0.06003 0.005812 0.9 VDD 39.748,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][25]
0.8356 0.05915 0.005261 0.9 VDD 40.108,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][24]
0.8304 0.06353 0.00604 0.9 VDD 65.308,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][23]
0.8353 0.05833 0.006414 0.9 VDD 39.748,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][22]
0.8362 0.05795 0.00587 0.9 VDD 40.288,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][21]
0.8332 0.06196 0.004817 0.9 VDD 40.018,173.328 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][20]
0.8355 0.05905 0.005447 0.9 VDD 39.748,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][19]
0.8336 0.05976 0.00669 0.9 VDD 39.118,174.480 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][18]
0.8353 0.05833 0.006387 0.9 VDD 56.488,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][17]
0.8379 0.05675 0.005379 0.9 VDD 40.468,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][16]
0.8358 0.05961 0.004562 0.9 VDD 53.428,173.328 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][15]
0.8349 0.06034 0.004789 0.9 VDD 50.188,173.328 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][14]
0.8367 0.05786 0.005459 0.9 VDD 55.408,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][13]
0.8367 0.05922 0.004116 0.9 VDD 57.928,173.328 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][12]
0.8367 0.05942 0.003892 0.9 VDD 59.638,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][11]
0.8349 0.06007 0.004986 0.9 VDD 64.948,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][10]
0.8352 0.06007 0.004694 0.9 VDD 64.678,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][9]
0.8349 0.06034 0.004754 0.9 VDD 65.668,174.480 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][8]
0.8343 0.05945 0.006262 0.9 VDD 57.388,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][7]
0.8377 0.0567 0.005647 0.9 VDD 54.238,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][6]
0.832 0.06204 0.005967 0.9 VDD 62.518,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][5]
0.8377 0.0568 0.005447 0.9 VDD 41.368,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][4]
0.8374 0.05695 0.005698 0.9 VDD 47.578,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][3]
0.8378 0.0568 0.005386 0.9 VDD 41.278,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][2]
0.8364 0.05835 0.005258 0.9 VDD 58.108,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][1]
0.8302 0.0633 0.006503 0.9 VDD 64.318,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][0]
0.8243 0.06603 0.009671 0.9 VDD 63.508,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][31]
0.8345 0.06022 0.005281 0.9 VDD 43.933,179.088 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][30]
0.8362 0.06002 0.003751 0.9 VDD 61.933,181.392 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][29]
0.8407 0.05452 0.004756 0.9 VDD 50.728,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][28]
0.8403 0.05503 0.00467 0.9 VDD 54.598,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][27]
0.8346 0.05896 0.006402 0.9 VDD 46.318,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][26]
0.8339 0.06017 0.005948 0.9 VDD 46.138,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][25]
0.8324 0.06093 0.0067 0.9 VDD 45.958,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][24]
0.8294 0.06437 0.006204 0.9 VDD 63.238,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][23]
0.8349 0.05841 0.00671 0.9 VDD 46.408,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][22]
0.8348 0.05842 0.006828 0.9 VDD 46.048,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][21]
0.836 0.05963 0.004372 0.9 VDD 45.418,177.360 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][20]
0.8336 0.06023 0.006128 0.9 VDD 46.408,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][19]
0.834 0.0607 0.005267 0.9 VDD 44.158,178.512 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][18]
0.8347 0.05889 0.006413 0.9 VDD 47.218,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][17]
0.8418 0.05399 0.004235 0.9 VDD 43.528,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][16]
0.8371 0.05934 0.003578 0.9 VDD 54.058,181.968 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][15]
0.8356 0.0597 0.004681 0.9 VDD 51.628,179.088 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][14]
0.8338 0.06022 0.005943 0.9 VDD 47.488,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][13]
0.8371 0.05936 0.003525 0.9 VDD 57.118,181.392 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][12]
0.837 0.05952 0.003455 0.9 VDD 58.198,181.392 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][11]
0.8348 0.06024 0.004914 0.9 VDD 64.318,177.360 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][10]
0.8353 0.06039 0.004337 0.9 VDD 64.498,179.088 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][9]
0.8359 0.06013 0.003934 0.9 VDD 62.878,181.392 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][8]
0.834 0.06057 0.005476 0.9 VDD 59.998,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][7]
0.8408 0.05461 0.004555 0.9 VDD 57.388,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][6]
0.8377 0.05705 0.00528 0.9 VDD 63.598,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][5]
0.8415 0.05427 0.00424 0.9 VDD 43.618,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][4]
0.8408 0.05449 0.004738 0.9 VDD 48.298,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][3]
0.8411 0.0543 0.004557 0.9 VDD 44.068,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][2]
0.8399 0.0556 0.004504 0.9 VDD 58.378,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][1]
0.8373 0.05719 0.005476 0.9 VDD 64.498,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][0]
0.8253 0.06445 0.01022 0.9 VDD 65.353,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][31]
0.8346 0.06033 0.005094 0.9 VDD 41.593,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][30]
0.8343 0.06045 0.005206 0.9 VDD 68.548,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][29]
0.8361 0.05756 0.00634 0.9 VDD 50.008,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][28]
0.8365 0.05734 0.006208 0.9 VDD 53.248,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][27]
0.8353 0.0591 0.005554 0.9 VDD 41.728,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][26]
0.8349 0.05912 0.005992 0.9 VDD 42.178,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][25]
0.8344 0.05975 0.005842 0.9 VDD 42.088,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][24]
0.8342 0.0597 0.006151 0.9 VDD 66.298,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][23]
0.8354 0.05813 0.006486 0.9 VDD 41.908,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][22]
0.8362 0.05778 0.006069 0.9 VDD 42.628,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][21]
0.8331 0.06036 0.00652 0.9 VDD 42.448,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][20]
0.8357 0.05871 0.005551 0.9 VDD 41.638,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][19]
0.8332 0.06032 0.006427 0.9 VDD 41.368,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][18]
0.8368 0.05759 0.005653 0.9 VDD 55.768,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][17]
0.8371 0.05698 0.005916 0.9 VDD 42.178,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][16]
0.8364 0.0591 0.004539 0.9 VDD 54.688,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][15]
0.8353 0.05981 0.004884 0.9 VDD 50.998,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][14]
0.8356 0.05776 0.006596 0.9 VDD 54.868,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][13]
0.8367 0.05898 0.00429 0.9 VDD 56.848,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][12]
0.8366 0.05954 0.0039 0.9 VDD 59.818,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][11]
0.8343 0.06029 0.005392 0.9 VDD 67.468,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][10]
0.8342 0.06065 0.005115 0.9 VDD 67.738,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][9]
0.8345 0.06038 0.005104 0.9 VDD 67.648,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][8]
0.8363 0.0573 0.006383 0.9 VDD 56.038,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][7]
0.8372 0.05714 0.005658 0.9 VDD 55.318,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][6]
0.8286 0.06517 0.006252 0.9 VDD 64.498,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][5]
0.8362 0.05765 0.006186 0.9 VDD 43.798,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][4]
0.836 0.05768 0.006333 0.9 VDD 46.768,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][3]
0.8364 0.05763 0.005967 0.9 VDD 43.438,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][2]
0.8363 0.05821 0.005484 0.9 VDD 57.208,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]
0.8323 0.05798 0.009749 0.9 VDD 65.308,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][0]
0.8297 0.06071 0.009594 0.9 VDD 65.893,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][31]
0.8367 0.05962 0.003698 0.9 VDD 46.993,181.968 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][30]
0.8348 0.06054 0.004676 0.9 VDD 67.063,181.392 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][29]
0.8412 0.05427 0.004489 0.9 VDD 52.348,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][28]
0.8414 0.05425 0.004356 0.9 VDD 53.428,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][27]
0.8359 0.05821 0.005851 0.9 VDD 47.488,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][26]
0.8348 0.05939 0.005814 0.9 VDD 50.188,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][25]
0.8356 0.05945 0.004958 0.9 VDD 50.008,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][24]
0.8221 0.06714 0.01076 0.9 VDD 66.118,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][23]
0.8348 0.05814 0.00707 0.9 VDD 51.268,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][22]
0.836 0.0577 0.006311 0.9 VDD 51.358,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][21]
0.8367 0.05955 0.003714 0.9 VDD 49.018,182.544 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][20]
0.8363 0.05884 0.004891 0.9 VDD 50.818,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][19]
0.8367 0.05955 0.00371 0.9 VDD 47.938,182.544 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][18]
0.836 0.05812 0.005842 0.9 VDD 51.538,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][17]
0.8416 0.0542 0.00424 0.9 VDD 47.128,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][16]
0.8372 0.05941 0.003406 0.9 VDD 53.248,183.120 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][15]
0.837 0.0595 0.003458 0.9 VDD 51.088,183.120 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][14]
0.8352 0.05884 0.005944 0.9 VDD 50.728,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][13]
0.8373 0.05935 0.003362 0.9 VDD 54.418,183.120 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][12]
0.8371 0.05981 0.003107 0.9 VDD 59.098,183.120 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][11]
0.8341 0.06045 0.005486 0.9 VDD 66.478,177.360 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][10]
0.8348 0.06085 0.00433 0.9 VDD 66.928,180.240 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][9]
0.8344 0.06098 0.004622 0.9 VDD 66.568,182.544 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][8]
0.8357 0.05866 0.005666 0.9 VDD 58.918,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][7]
0.8414 0.05416 0.004418 0.9 VDD 55.498,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][6]
0.8398 0.05488 0.005285 0.9 VDD 63.598,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][5]
0.8413 0.05428 0.00447 0.9 VDD 49.288,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][4]
0.8412 0.05429 0.004485 0.9 VDD 50.278,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][3]
0.8415 0.05425 0.004287 0.9 VDD 48.208,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][2]
0.8412 0.05459 0.004222 0.9 VDD 60.088,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][1]
0.8404 0.055 0.004628 0.9 VDD 66.118,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][0]
0.8346 0.06059 0.004789 0.9 VDD 58.423,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][31]
0.8345 0.05991 0.005621 0.9 VDD 35.023,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][30]
0.8356 0.05947 0.004891 0.9 VDD 68.323,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][29]
0.8375 0.05723 0.005267 0.9 VDD 35.428,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][28]
0.8372 0.05751 0.00527 0.9 VDD 35.428,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][27]
0.8368 0.05826 0.004936 0.9 VDD 35.338,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][26]
0.8349 0.05972 0.00542 0.9 VDD 36.148,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][25]
0.8346 0.06001 0.005377 0.9 VDD 35.248,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][24]
0.8339 0.0598 0.006322 0.9 VDD 68.188,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][23]
0.8373 0.05773 0.004959 0.9 VDD 34.978,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][22]
0.8362 0.05792 0.00583 0.9 VDD 36.328,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][21]
0.834 0.06035 0.005641 0.9 VDD 35.158,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][20]
0.8351 0.05965 0.005206 0.9 VDD 35.518,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][19]
0.8343 0.06025 0.005497 0.9 VDD 34.258,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][18]
0.837 0.05796 0.005022 0.9 VDD 35.518,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][17]
0.8387 0.0561 0.005178 0.9 VDD 39.658,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][16]
0.8348 0.05915 0.00606 0.9 VDD 52.528,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][15]
0.8346 0.05969 0.005712 0.9 VDD 50.998,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][14]
0.8358 0.05873 0.005443 0.9 VDD 35.428,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][13]
0.8359 0.05891 0.005191 0.9 VDD 54.598,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][12]
0.8356 0.0603 0.004073 0.9 VDD 58.828,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][11]
0.83 0.06303 0.006999 0.9 VDD 68.008,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][10]
0.8325 0.06265 0.004832 0.9 VDD 65.038,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][9]
0.8335 0.06216 0.004353 0.9 VDD 62.068,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][8]
0.8347 0.05944 0.005911 0.9 VDD 58.558,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][7]
0.8357 0.05831 0.006026 0.9 VDD 57.208,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][6]
0.8214 0.06515 0.01345 0.9 VDD 65.758,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][5]
0.8398 0.0557 0.004521 0.9 VDD 35.248,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][4]
0.838 0.05663 0.005332 0.9 VDD 36.058,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][3]
0.8396 0.05549 0.004952 0.9 VDD 37.498,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][2]
0.8323 0.06143 0.006254 0.9 VDD 60.988,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][1]
0.8185 0.06618 0.01533 0.9 VDD 68.278,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][0]
0.8256 0.06562 0.008763 0.9 VDD 62.563,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][31]
0.8338 0.06087 0.005368 0.9 VDD 42.133,178.512 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][30]
0.8364 0.06001 0.00362 0.9 VDD 61.303,179.664 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][29]
0.8376 0.05548 0.006935 0.9 VDD 51.358,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][28]
0.8385 0.0558 0.005694 0.9 VDD 54.688,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][27]
0.8345 0.0586 0.006943 0.9 VDD 44.968,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][26]
0.8345 0.06022 0.005275 0.9 VDD 44.338,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][25]
0.833 0.06038 0.006643 0.9 VDD 44.428,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][24]
0.8361 0.05943 0.004451 0.9 VDD 63.508,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][23]
0.8357 0.05854 0.005728 0.9 VDD 44.158,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][22]
0.8352 0.05813 0.006665 0.9 VDD 44.248,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][21]
0.8358 0.05964 0.0046 0.9 VDD 44.248,176.784 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][20]
0.8337 0.06023 0.006089 0.9 VDD 44.518,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][19]
0.8343 0.06028 0.005384 0.9 VDD 41.638,179.088 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][18]
0.8353 0.05833 0.00639 0.9 VDD 49.738,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][17]
0.8379 0.05613 0.006015 0.9 VDD 41.638,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][16]
0.8362 0.05943 0.004404 0.9 VDD 54.148,179.088 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][15]
0.8359 0.05955 0.004531 0.9 VDD 53.068,179.088 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][14]
0.8359 0.05858 0.005489 0.9 VDD 49.468,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][13]
0.837 0.05943 0.003591 0.9 VDD 57.478,179.664 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][12]
0.8369 0.05961 0.003508 0.9 VDD 58.558,179.664 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][11]
0.8352 0.06045 0.004364 0.9 VDD 63.778,176.208 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][10]
0.8352 0.0606 0.004179 0.9 VDD 63.418,178.512 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][9]
0.8358 0.06017 0.004034 0.9 VDD 62.518,179.088 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][8]
0.8352 0.05943 0.005387 0.9 VDD 57.028,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][7]
0.8393 0.05528 0.005448 0.9 VDD 56.038,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][6]
0.8376 0.05701 0.005434 0.9 VDD 62.878,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][5]
0.8383 0.05615 0.005578 0.9 VDD 41.818,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][4]
0.8365 0.05673 0.006807 0.9 VDD 47.668,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][3]
0.8376 0.05625 0.006166 0.9 VDD 42.628,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][2]
0.839 0.05568 0.005332 0.9 VDD 58.648,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][1]
0.8372 0.05711 0.005711 0.9 VDD 63.688,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][0]
0.8291 0.06073 0.01018 0.9 VDD 67.963,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][31]
0.8336 0.06022 0.006201 0.9 VDD 39.253,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][30]
0.8331 0.06044 0.006441 0.9 VDD 69.628,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][29]
0.8359 0.05776 0.006339 0.9 VDD 50.098,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][28]
0.8363 0.05741 0.006259 0.9 VDD 52.348,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][27]
0.8364 0.05829 0.005289 0.9 VDD 39.478,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][26]
0.8358 0.05914 0.005045 0.9 VDD 39.658,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][25]
0.8341 0.06021 0.005707 0.9 VDD 39.208,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][24]
0.834 0.05975 0.006238 0.9 VDD 67.198,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][23]
0.8355 0.05825 0.006282 0.9 VDD 39.748,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][22]
0.8359 0.05793 0.006154 0.9 VDD 39.928,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][21]
0.8346 0.05972 0.005712 0.9 VDD 39.298,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][20]
0.8357 0.05867 0.005591 0.9 VDD 39.478,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][19]
0.8333 0.06071 0.005995 0.9 VDD 39.208,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][18]
0.8358 0.05773 0.006507 0.9 VDD 54.148,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][17]
0.8366 0.05753 0.005853 0.9 VDD 41.008,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][16]
0.8349 0.05931 0.005772 0.9 VDD 54.328,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][15]
0.8341 0.0598 0.00606 0.9 VDD 52.528,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][14]
0.8365 0.05798 0.0055 0.9 VDD 54.238,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][13]
0.8362 0.05891 0.004901 0.9 VDD 56.488,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][12]
0.8361 0.05927 0.004682 0.9 VDD 58.558,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][11]
0.831 0.06213 0.006871 0.9 VDD 67.378,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][10]
0.8325 0.06181 0.005691 0.9 VDD 65.488,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][9]
0.8315 0.06228 0.006252 0.9 VDD 68.458,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][8]
0.8356 0.05763 0.006721 0.9 VDD 54.508,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][7]
0.8366 0.05725 0.006137 0.9 VDD 54.238,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][6]
0.8307 0.06349 0.005861 0.9 VDD 62.698,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][5]
0.8364 0.05766 0.00589 0.9 VDD 40.288,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][4]
0.836 0.05765 0.006353 0.9 VDD 47.938,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][3]
0.836 0.05768 0.006298 0.9 VDD 45.778,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][2]
0.8359 0.05821 0.005866 0.9 VDD 57.208,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][1]
0.8202 0.06728 0.01255 0.9 VDD 67.378,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][0]
0.8355 0.05962 0.004892 0.9 VDD 57.478,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][31]
0.836 0.05953 0.004509 0.9 VDD 34.618,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][30]
0.8353 0.05982 0.004918 0.9 VDD 68.818,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][29]
0.8376 0.05707 0.005293 0.9 VDD 35.788,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][28]
0.8374 0.05725 0.005296 0.9 VDD 35.608,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][27]
0.8365 0.05805 0.00543 0.9 VDD 35.338,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][26]
0.8351 0.05959 0.005277 0.9 VDD 35.068,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][25]
0.8363 0.05888 0.004831 0.9 VDD 35.518,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][24]
0.8338 0.05983 0.006389 0.9 VDD 69.088,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][23]
0.8365 0.05777 0.005683 0.9 VDD 35.428,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][22]
0.8365 0.05781 0.005668 0.9 VDD 35.338,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][21]
0.8341 0.06039 0.005536 0.9 VDD 35.518,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][20]
0.8365 0.05845 0.005042 0.9 VDD 35.248,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][19]
0.8354 0.05989 0.004671 0.9 VDD 34.708,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][18]
0.836 0.05827 0.005732 0.9 VDD 35.428,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][17]
0.8392 0.05565 0.005161 0.9 VDD 39.478,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][16]
0.835 0.05947 0.005552 0.9 VDD 52.168,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][15]
0.8337 0.06008 0.006209 0.9 VDD 51.448,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][14]
0.8363 0.05869 0.005022 0.9 VDD 35.068,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][13]
0.836 0.05924 0.004799 0.9 VDD 57.028,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][12]
0.836 0.05978 0.004189 0.9 VDD 57.928,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][11]
0.8315 0.06314 0.005343 0.9 VDD 68.998,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][10]
0.8358 0.05934 0.004884 0.9 VDD 65.398,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][9]
0.8364 0.05913 0.004462 0.9 VDD 62.698,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][8]
0.8353 0.05877 0.005972 0.9 VDD 57.748,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][7]
0.8355 0.05845 0.006039 0.9 VDD 57.028,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][6]
0.8242 0.06399 0.01181 0.9 VDD 64.228,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][5]
0.8395 0.05577 0.004762 0.9 VDD 35.968,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][4]
0.8383 0.05653 0.005184 0.9 VDD 35.068,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][3]
0.8399 0.05552 0.004554 0.9 VDD 37.858,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][2]
0.8297 0.06186 0.008444 0.9 VDD 61.528,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][1]
0.8178 0.06648 0.01569 0.9 VDD 69.178,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][0]
0.8238 0.06704 0.009166 0.9 VDD 64.273,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][31]
0.8356 0.05977 0.004669 0.9 VDD 39.433,175.056 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][30]
0.8353 0.06016 0.004505 0.9 VDD 63.913,174.480 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][29]
0.8378 0.05652 0.005675 0.9 VDD 49.738,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][28]
0.838 0.05641 0.005608 0.9 VDD 52.258,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][27]
0.8348 0.05909 0.006102 0.9 VDD 40.918,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][26]
0.8356 0.05915 0.005286 0.9 VDD 41.188,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][25]
0.833 0.06081 0.006169 0.9 VDD 41.008,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][24]
0.8346 0.05952 0.005911 0.9 VDD 64.318,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][23]
0.8351 0.05839 0.006523 0.9 VDD 40.648,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][22]
0.8353 0.05832 0.006391 0.9 VDD 40.828,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][21]
0.8336 0.05979 0.006644 0.9 VDD 40.018,174.480 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][20]
0.8354 0.05909 0.005511 0.9 VDD 40.828,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][19]
0.8355 0.05979 0.004701 0.9 VDD 40.378,175.056 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][18]
0.8361 0.05784 0.006014 0.9 VDD 55.858,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][17]
0.8386 0.05622 0.005135 0.9 VDD 41.368,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][16]
0.8357 0.05927 0.00506 0.9 VDD 53.878,174.480 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][15]
0.8354 0.05937 0.005233 0.9 VDD 52.888,174.480 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][14]
0.8371 0.05785 0.005063 0.9 VDD 55.768,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][13]
0.8364 0.05919 0.004457 0.9 VDD 57.028,174.480 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][12]
0.8364 0.05936 0.004255 0.9 VDD 58.018,174.480 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][11]
0.8348 0.05991 0.005244 0.9 VDD 63.418,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][10]
0.8355 0.05987 0.004583 0.9 VDD 63.958,173.328 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][9]
0.8356 0.06005 0.00436 0.9 VDD 62.968,174.480 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][8]
0.8356 0.05844 0.005915 0.9 VDD 56.938,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][7]
0.8384 0.05616 0.005424 0.9 VDD 55.858,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][6]
0.8311 0.06268 0.006241 0.9 VDD 63.418,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][5]
0.8385 0.05635 0.005135 0.9 VDD 41.368,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][4]
0.8378 0.05655 0.005692 0.9 VDD 47.668,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][3]
0.838 0.05643 0.005547 0.9 VDD 42.898,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][2]
0.8356 0.05919 0.005171 0.9 VDD 59.098,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][1]
0.835 0.05854 0.006426 0.9 VDD 64.048,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][0]
0.8209 0.06775 0.0113 0.9 VDD 65.893,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][31]
0.8359 0.06014 0.003985 0.9 VDD 45.733,179.664 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][30]
0.8343 0.06094 0.004768 0.9 VDD 67.648,180.816 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][29]
0.841 0.05451 0.004486 0.9 VDD 52.618,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][28]
0.8411 0.05448 0.004451 0.9 VDD 54.418,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][27]
0.8352 0.05841 0.006411 0.9 VDD 46.948,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][26]
0.8338 0.05961 0.006558 0.9 VDD 47.128,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][25]
0.8346 0.06032 0.005111 0.9 VDD 47.218,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][24]
0.8281 0.06378 0.008107 0.9 VDD 64.948,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][23]
0.8349 0.05815 0.006961 0.9 VDD 48.028,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][22]
0.8355 0.05815 0.006302 0.9 VDD 47.848,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][21]
0.836 0.05998 0.003996 0.9 VDD 48.208,179.664 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][20]
0.8359 0.05902 0.005069 0.9 VDD 46.948,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][19]
0.8359 0.06006 0.003999 0.9 VDD 47.038,179.664 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][18]
0.836 0.05839 0.005583 0.9 VDD 48.118,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][17]
0.8386 0.05536 0.006043 0.9 VDD 45.508,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][16]
0.837 0.0593 0.003719 0.9 VDD 53.248,180.816 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][15]
0.8362 0.05984 0.003956 0.9 VDD 50.008,179.664 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][14]
0.8357 0.05868 0.005591 0.9 VDD 46.948,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][13]
0.8372 0.05922 0.003625 0.9 VDD 55.318,180.816 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][12]
0.8367 0.05985 0.003485 0.9 VDD 60.628,181.392 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][11]
0.8338 0.06096 0.005279 0.9 VDD 65.668,177.936 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][10]
0.8345 0.06096 0.004495 0.9 VDD 65.668,178.512 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][9]
0.835 0.06074 0.004228 0.9 VDD 66.028,180.240 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][8]
0.8293 0.06426 0.006393 0.9 VDD 60.718,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][7]
0.841 0.05461 0.004342 0.9 VDD 57.388,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][6]
0.8401 0.0551 0.004788 0.9 VDD 61.438,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][5]
0.8408 0.05446 0.004708 0.9 VDD 47.218,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][4]
0.8407 0.05451 0.004756 0.9 VDD 49.828,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][3]
0.84 0.05537 0.004645 0.9 VDD 45.688,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][2]
0.8397 0.05587 0.004449 0.9 VDD 59.278,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][1]
0.8367 0.05744 0.005825 0.9 VDD 66.208,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][0]
0.8264 0.06398 0.009621 0.9 VDD 64.363,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][31]
0.8355 0.05974 0.004797 0.9 VDD 39.523,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][30]
0.8348 0.0604 0.004823 0.9 VDD 65.533,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][29]
0.8372 0.05688 0.005957 0.9 VDD 49.918,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][28]
0.8373 0.05678 0.005876 0.9 VDD 51.898,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][27]
0.8349 0.05906 0.006019 0.9 VDD 40.018,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][26]
0.835 0.0591 0.005864 0.9 VDD 40.378,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][25]
0.8345 0.06024 0.005271 0.9 VDD 40.468,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][24]
0.8304 0.06344 0.006142 0.9 VDD 66.208,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][23]
0.8362 0.05835 0.005464 0.9 VDD 40.018,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][22]
0.8363 0.05771 0.005945 0.9 VDD 41.098,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][21]
0.8352 0.05975 0.00505 0.9 VDD 40.288,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][20]
0.8356 0.0587 0.005671 0.9 VDD 40.648,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][19]
0.8353 0.05974 0.005009 0.9 VDD 39.388,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][18]
0.8367 0.05764 0.005665 0.9 VDD 55.588,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][17]
0.8372 0.05695 0.005859 0.9 VDD 41.098,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][16]
0.8364 0.05902 0.004558 0.9 VDD 54.508,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][15]
0.8359 0.05928 0.004792 0.9 VDD 52.078,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][14]
0.8364 0.05786 0.005733 0.9 VDD 54.328,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][13]
0.8367 0.05918 0.004167 0.9 VDD 57.838,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][12]
0.8361 0.05968 0.004171 0.9 VDD 60.628,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][11]
0.8347 0.06016 0.005137 0.9 VDD 65.848,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][10]
0.8351 0.06024 0.00464 0.9 VDD 64.318,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][9]
0.835 0.06019 0.00485 0.9 VDD 65.758,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][8]
0.8361 0.05777 0.006149 0.9 VDD 57.028,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][7]
0.8377 0.05658 0.005679 0.9 VDD 55.048,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][6]
0.8296 0.06433 0.00606 0.9 VDD 63.598,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][5]
0.8377 0.05696 0.005386 0.9 VDD 41.278,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][4]
0.837 0.05696 0.006018 0.9 VDD 47.578,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][3]
0.837 0.05699 0.005961 0.9 VDD 43.258,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][2]
0.8378 0.05667 0.005503 0.9 VDD 57.028,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][1]
0.8276 0.06599 0.006435 0.9 VDD 65.398,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][0]
0.8372 0.05871 0.004081 0.9 VDD 58.738,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][31]
0.8344 0.05969 0.005898 0.9 VDD 38.353,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][30]
0.8354 0.05956 0.005037 0.9 VDD 72.958,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][29]
0.8367 0.05757 0.005735 0.9 VDD 38.938,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][28]
0.8363 0.05789 0.005778 0.9 VDD 39.388,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][27]
0.8363 0.0585 0.005233 0.9 VDD 38.668,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][26]
0.8359 0.05906 0.005021 0.9 VDD 38.938,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][25]
0.8357 0.05913 0.005216 0.9 VDD 39.028,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][24]
0.8298 0.06255 0.007699 0.9 VDD 72.868,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][23]
0.8358 0.05802 0.006182 0.9 VDD 38.848,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][22]
0.8361 0.05785 0.006009 0.9 VDD 38.938,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][21]
0.8346 0.06019 0.005192 0.9 VDD 38.578,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][20]
0.8344 0.05999 0.00557 0.9 VDD 39.208,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][19]
0.8347 0.05968 0.005641 0.9 VDD 38.218,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][18]
0.8355 0.05826 0.00629 0.9 VDD 38.848,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][17]
0.8368 0.05747 0.005781 0.9 VDD 40.018,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][16]
0.8368 0.05854 0.004678 0.9 VDD 53.608,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][15]
0.8366 0.05866 0.004755 0.9 VDD 52.708,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][14]
0.8351 0.05901 0.005922 0.9 VDD 39.118,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][13]
0.8373 0.05826 0.00449 0.9 VDD 55.498,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][12]
0.8373 0.05882 0.003916 0.9 VDD 59.908,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][11]
0.8308 0.0635 0.005752 0.9 VDD 72.958,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][10]
0.8355 0.0597 0.00475 0.9 VDD 66.388,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][9]
0.8358 0.05959 0.004623 0.9 VDD 65.038,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][8]
0.8344 0.0596 0.00596 0.9 VDD 58.018,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][7]
0.8359 0.05785 0.006253 0.9 VDD 53.338,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][6]
0.8187 0.06706 0.01424 0.9 VDD 66.748,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][5]
0.8371 0.05729 0.005577 0.9 VDD 37.948,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][4]
0.8376 0.0568 0.005607 0.9 VDD 38.218,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][3]
0.8369 0.05738 0.005683 0.9 VDD 38.938,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][2]
0.8314 0.06218 0.006452 0.9 VDD 60.268,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][1]
0.8172 0.06677 0.01605 0.9 VDD 71.608,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][0]
0.8366 0.05901 0.004379 0.9 VDD 60.448,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][31]
0.8353 0.05945 0.005276 0.9 VDD 34.303,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][30]
0.8355 0.05954 0.005007 0.9 VDD 71.023,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][29]
0.8382 0.05685 0.004995 0.9 VDD 33.898,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][28]
0.8379 0.05704 0.005019 0.9 VDD 33.808,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][27]
0.8373 0.05794 0.004784 0.9 VDD 33.898,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][26]
0.8354 0.05944 0.005111 0.9 VDD 33.898,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][25]
0.8364 0.05891 0.004719 0.9 VDD 33.988,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][24]
0.8351 0.05985 0.00501 0.9 VDD 71.158,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][23]
0.8377 0.05757 0.004767 0.9 VDD 33.448,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][22]
0.837 0.05762 0.005407 0.9 VDD 33.898,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][21]
0.8352 0.05995 0.004893 0.9 VDD 34.528,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][20]
0.8366 0.05836 0.005013 0.9 VDD 33.898,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][19]
0.8349 0.05991 0.005239 0.9 VDD 33.988,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][18]
0.8364 0.05811 0.005455 0.9 VDD 33.898,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][17]
0.838 0.0567 0.005259 0.9 VDD 39.748,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][16]
0.837 0.05843 0.004584 0.9 VDD 54.598,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][15]
0.8366 0.05861 0.004776 0.9 VDD 52.798,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][14]
0.8367 0.05839 0.004925 0.9 VDD 34.258,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][13]
0.8373 0.05828 0.004368 0.9 VDD 56.578,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][12]
0.8367 0.05904 0.004287 0.9 VDD 61.708,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][11]
0.8297 0.06268 0.007643 0.9 VDD 71.428,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][10]
0.8354 0.05943 0.005128 0.9 VDD 67.198,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][9]
0.8365 0.05914 0.004364 0.9 VDD 62.788,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][8]
0.8311 0.06063 0.00825 0.9 VDD 63.868,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][7]
0.8365 0.05744 0.006101 0.9 VDD 54.688,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][6]
0.8239 0.06596 0.01011 0.9 VDD 67.648,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][5]
0.8388 0.05635 0.004849 0.9 VDD 35.698,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][4]
0.8392 0.05618 0.004665 0.9 VDD 34.078,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][3]
0.8382 0.05662 0.005217 0.9 VDD 38.668,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][2]
0.8259 0.06329 0.01076 0.9 VDD 63.328,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][1]
0.8174 0.06663 0.01599 0.9 VDD 70.708,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][0]
0.8274 0.06549 0.007066 0.9 VDD 68.773,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][31]
0.834 0.05978 0.006222 0.9 VDD 45.823,174.480 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][30]
0.8339 0.06074 0.005394 0.9 VDD 70.798,175.056 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][29]
0.8375 0.05686 0.005635 0.9 VDD 51.448,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][28]
0.8382 0.0563 0.005527 0.9 VDD 54.058,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][27]
0.8352 0.05841 0.006377 0.9 VDD 45.328,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][26]
0.8346 0.06019 0.00524 0.9 VDD 45.778,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][25]
0.8326 0.06093 0.006501 0.9 VDD 45.688,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][24]
0.8244 0.06589 0.009738 0.9 VDD 70.978,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][23]
0.8356 0.05859 0.005832 0.9 VDD 46.588,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][22]
0.8358 0.05784 0.006337 0.9 VDD 46.948,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][21]
0.8341 0.05976 0.006124 0.9 VDD 46.768,174.480 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][20]
0.8357 0.0587 0.00561 0.9 VDD 45.958,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][19]
0.8355 0.05975 0.004715 0.9 VDD 46.948,175.056 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][18]
0.8347 0.05832 0.006989 0.9 VDD 51.448,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][17]
0.8378 0.05655 0.005681 0.9 VDD 46.588,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][16]
0.8359 0.05953 0.004543 0.9 VDD 50.908,175.056 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][15]
0.8347 0.05961 0.00573 0.9 VDD 49.738,174.480 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][14]
0.8354 0.05828 0.006357 0.9 VDD 50.728,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][13]
0.8365 0.0592 0.004288 0.9 VDD 54.508,175.056 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][12]
0.8364 0.0595 0.004057 0.9 VDD 58.918,174.480 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][11]
0.834 0.06072 0.005293 0.9 VDD 70.438,174.480 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][10]
0.8344 0.06054 0.005025 0.9 VDD 67.828,175.056 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][9]
0.8333 0.06133 0.005414 0.9 VDD 70.978,175.632 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][8]
0.8332 0.06066 0.006114 0.9 VDD 58.378,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][7]
0.8382 0.05643 0.005357 0.9 VDD 56.848,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][6]
0.8365 0.05793 0.005534 0.9 VDD 61.168,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][5]
0.8374 0.05695 0.005687 0.9 VDD 46.948,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][4]
0.8378 0.05654 0.005689 0.9 VDD 48.658,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][3]
0.8378 0.05653 0.005659 0.9 VDD 45.688,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][2]
0.8372 0.05759 0.005175 0.9 VDD 60.088,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][1]
0.8294 0.06389 0.006743 0.9 VDD 65.218,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][0]
0.8319 0.06245 0.005689 0.9 VDD 62.203,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][31]
0.8348 0.06094 0.00428 0.9 VDD 41.053,177.936 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][30]
0.836 0.06021 0.003809 0.9 VDD 61.258,178.512 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][29]
0.839 0.05587 0.005148 0.9 VDD 50.998,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][28]
0.8392 0.05573 0.005074 0.9 VDD 54.058,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][27]
0.8347 0.0591 0.006176 0.9 VDD 41.818,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][26]
0.8345 0.06025 0.00529 0.9 VDD 42.538,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][25]
0.8326 0.06086 0.006506 0.9 VDD 42.268,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][24]
0.8354 0.05928 0.00532 0.9 VDD 62.248,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][23]
0.8359 0.05845 0.005597 0.9 VDD 41.908,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][22]
0.8353 0.05836 0.006373 0.9 VDD 41.638,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][21]
0.8361 0.05962 0.004291 0.9 VDD 41.368,177.360 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][20]
0.8338 0.06018 0.006021 0.9 VDD 42.718,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][19]
0.8337 0.06095 0.005399 0.9 VDD 41.008,178.512 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][18]
0.8362 0.05858 0.005195 0.9 VDD 55.048,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][17]
0.8399 0.0552 0.004855 0.9 VDD 41.008,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][16]
0.8361 0.05947 0.004382 0.9 VDD 54.328,178.512 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][15]
0.8356 0.05976 0.0046 0.9 VDD 52.438,178.512 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][14]
0.8348 0.05941 0.005754 0.9 VDD 52.078,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][13]
0.8366 0.0593 0.004067 0.9 VDD 56.578,178.512 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][12]
0.8366 0.05954 0.003886 0.9 VDD 57.748,178.512 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][11]
0.8354 0.05999 0.004569 0.9 VDD 62.608,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][10]
0.8359 0.05977 0.004293 0.9 VDD 62.158,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][9]
0.8356 0.06043 0.004019 0.9 VDD 62.428,178.512 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][8]
0.8362 0.05902 0.004739 0.9 VDD 57.118,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][7]
0.8393 0.05565 0.005025 0.9 VDD 55.228,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][6]
0.8378 0.05695 0.00524 0.9 VDD 63.238,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][5]
0.8398 0.05526 0.004922 0.9 VDD 41.908,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][4]
0.8393 0.05551 0.005157 0.9 VDD 48.568,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][3]
0.8388 0.05521 0.005942 0.9 VDD 41.188,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][2]
0.8392 0.05596 0.004884 0.9 VDD 57.838,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][1]
0.8374 0.05697 0.005668 0.9 VDD 63.418,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][0]
0.8369 0.05857 0.004532 0.9 VDD 57.973,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][31]
0.8348 0.05963 0.005562 0.9 VDD 37.183,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][30]
0.8351 0.05983 0.005033 0.9 VDD 72.463,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][29]
0.8367 0.05745 0.005841 0.9 VDD 39.838,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][28]
0.8366 0.0576 0.005778 0.9 VDD 39.388,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][27]
0.8359 0.05825 0.00588 0.9 VDD 38.758,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][26]
0.8344 0.05994 0.005691 0.9 VDD 38.488,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][25]
0.8359 0.05911 0.005002 0.9 VDD 38.488,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][24]
0.8308 0.06261 0.00656 0.9 VDD 72.508,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][23]
0.8366 0.05801 0.005346 0.9 VDD 38.668,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][22]
0.8356 0.05818 0.006182 0.9 VDD 38.848,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][21]
0.8348 0.0601 0.005061 0.9 VDD 36.598,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][20]
0.8346 0.05993 0.005492 0.9 VDD 38.308,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][19]
0.8343 0.06013 0.005558 0.9 VDD 37.138,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][18]
0.8352 0.0585 0.006263 0.9 VDD 38.668,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][17]
0.8373 0.05691 0.005796 0.9 VDD 40.198,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][16]
0.8359 0.05857 0.005522 0.9 VDD 53.428,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][15]
0.8364 0.05875 0.004825 0.9 VDD 51.808,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][14]
0.8356 0.05899 0.005375 0.9 VDD 38.758,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][13]
0.8369 0.05832 0.004822 0.9 VDD 56.758,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][12]
0.8373 0.05862 0.004121 0.9 VDD 58.468,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][11]
0.8294 0.0628 0.00783 0.9 VDD 72.508,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][10]
0.8358 0.05943 0.004814 0.9 VDD 67.198,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][9]
0.836 0.05934 0.00466 0.9 VDD 65.398,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][8]
0.835 0.05927 0.005745 0.9 VDD 58.288,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][7]
0.8362 0.05759 0.006264 0.9 VDD 53.068,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][6]
0.8233 0.06614 0.01056 0.9 VDD 64.768,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][5]
0.8378 0.05672 0.005477 0.9 VDD 37.138,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][4]
0.8383 0.0567 0.004981 0.9 VDD 36.868,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][3]
0.8374 0.05686 0.00571 0.9 VDD 39.208,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][2]
0.834 0.0604 0.005604 0.9 VDD 59.458,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][1]
0.8194 0.0669 0.01374 0.9 VDD 71.248,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][0]
0.833 0.06179 0.005186 0.9 VDD 61.213,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][31]
0.8354 0.06009 0.004489 0.9 VDD 40.783,176.208 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][30]
0.8362 0.05985 0.003915 0.9 VDD 61.078,176.784 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][29]
0.8385 0.05589 0.005597 0.9 VDD 50.098,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][28]
0.8385 0.05607 0.005454 0.9 VDD 53.608,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][27]
0.8362 0.05837 0.005445 0.9 VDD 42.088,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][26]
0.8345 0.06025 0.005288 0.9 VDD 41.368,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][25]
0.8327 0.06083 0.006427 0.9 VDD 41.368,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][24]
0.8367 0.05905 0.004227 0.9 VDD 61.798,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][23]
0.8347 0.0586 0.006665 0.9 VDD 41.908,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][22]
0.8352 0.05837 0.006472 0.9 VDD 41.728,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][21]
0.8352 0.06009 0.00471 0.9 VDD 40.738,175.632 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][20]
0.8339 0.06014 0.005969 0.9 VDD 41.818,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][19]
0.8359 0.0596 0.004475 0.9 VDD 40.468,176.784 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][18]
0.8358 0.05884 0.00538 0.9 VDD 54.148,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][17]
0.8395 0.05572 0.004808 0.9 VDD 40.468,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][16]
0.8365 0.05922 0.004281 0.9 VDD 54.328,176.784 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][15]
0.8362 0.05939 0.004452 0.9 VDD 51.718,176.784 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][14]
0.8353 0.05912 0.005573 0.9 VDD 53.158,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][13]
0.8367 0.05925 0.004039 0.9 VDD 56.938,176.208 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][12]
0.8367 0.05942 0.003909 0.9 VDD 58.108,176.784 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][11]
0.8356 0.05968 0.004765 0.9 VDD 61.528,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][10]
0.8361 0.05968 0.00418 0.9 VDD 61.528,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][9]
0.8364 0.05988 0.003766 0.9 VDD 60.268,176.208 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][8]
0.8367 0.05833 0.004963 0.9 VDD 56.128,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][7]
0.8387 0.05593 0.005351 0.9 VDD 55.138,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][6]
0.8379 0.05694 0.005171 0.9 VDD 61.078,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][5]
0.8394 0.05577 0.004884 0.9 VDD 41.368,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][4]
0.8385 0.05592 0.00561 0.9 VDD 47.938,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][3]
0.8384 0.05624 0.00533 0.9 VDD 41.638,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][2]
0.8386 0.05626 0.005112 0.9 VDD 57.838,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][1]
0.8367 0.05736 0.005971 0.9 VDD 63.328,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][0]
0.8291 0.06428 0.006647 0.9 VDD 64.993,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][31]
0.8365 0.05962 0.003855 0.9 VDD 47.083,181.392 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][30]
0.8356 0.06082 0.003601 0.9 VDD 65.398,183.120 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][29]
0.8415 0.05377 0.00477 0.9 VDD 51.268,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][28]
0.8412 0.05404 0.004778 0.9 VDD 53.968,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][27]
0.8359 0.0582 0.005866 0.9 VDD 49.018,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][26]
0.8334 0.0603 0.00632 0.9 VDD 50.548,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][25]
0.8357 0.05947 0.00481 0.9 VDD 49.738,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][24]
0.8281 0.06494 0.006944 0.9 VDD 64.768,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][23]
0.8349 0.05807 0.007058 0.9 VDD 50.638,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][22]
0.8356 0.05807 0.00632 0.9 VDD 50.548,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][21]
0.8366 0.05959 0.003851 0.9 VDD 49.018,181.392 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][20]
0.835 0.05993 0.005045 0.9 VDD 49.648,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][19]
0.8365 0.05961 0.003861 0.9 VDD 48.028,181.392 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][18]
0.8351 0.05816 0.006739 0.9 VDD 50.368,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][17]
0.8418 0.05358 0.004578 0.9 VDD 46.768,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][16]
0.8369 0.05943 0.003637 0.9 VDD 52.618,181.968 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][15]
0.8367 0.05956 0.003708 0.9 VDD 50.098,181.968 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][14]
0.8344 0.05971 0.00592 0.9 VDD 50.908,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][13]
0.837 0.05962 0.003349 0.9 VDD 58.018,182.544 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][12]
0.8361 0.06028 0.003643 0.9 VDD 61.798,182.544 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][11]
0.8348 0.06059 0.004579 0.9 VDD 64.768,175.632 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][10]
0.8355 0.06029 0.004193 0.9 VDD 64.408,181.968 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][9]
0.8363 0.06039 0.003353 0.9 VDD 62.518,183.120 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][8]
0.8274 0.06352 0.009035 0.9 VDD 63.418,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][7]
0.8416 0.05407 0.004308 0.9 VDD 56.128,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][6]
0.8402 0.05482 0.005022 0.9 VDD 62.698,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][5]
0.8417 0.05365 0.004662 0.9 VDD 48.208,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][4]
0.8415 0.05373 0.004743 0.9 VDD 50.098,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][3]
0.842 0.05352 0.004506 0.9 VDD 45.778,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][2]
0.8414 0.05428 0.004275 0.9 VDD 57.208,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][1]
0.84 0.05546 0.004569 0.9 VDD 64.858,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][0]
0.8289 0.06072 0.01041 0.9 VDD 68.953,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][31]
0.8347 0.06023 0.005016 0.9 VDD 39.523,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][30]
0.8339 0.06044 0.005697 0.9 VDD 69.673,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][29]
0.836 0.05772 0.00631 0.9 VDD 51.088,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][28]
0.8361 0.05766 0.006272 0.9 VDD 52.078,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][27]
0.8351 0.05853 0.00639 0.9 VDD 39.568,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][26]
0.8352 0.05907 0.005763 0.9 VDD 39.208,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][25]
0.8345 0.06022 0.005241 0.9 VDD 39.568,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][24]
0.8353 0.05979 0.004866 0.9 VDD 67.918,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][23]
0.8365 0.05805 0.005427 0.9 VDD 39.568,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][22]
0.8356 0.05825 0.006129 0.9 VDD 39.748,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][21]
0.8343 0.05972 0.006014 0.9 VDD 39.388,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][20]
0.8359 0.05866 0.005416 0.9 VDD 39.298,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][19]
0.8331 0.06072 0.006206 0.9 VDD 39.298,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][18]
0.8361 0.05751 0.006346 0.9 VDD 55.138,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][17]
0.8365 0.05752 0.005944 0.9 VDD 40.828,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][16]
0.8358 0.05902 0.005192 0.9 VDD 55.318,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][15]
0.8345 0.05961 0.00593 0.9 VDD 52.078,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][14]
0.8359 0.05799 0.006073 0.9 VDD 55.138,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][13]
0.8363 0.05912 0.004622 0.9 VDD 57.568,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][12]
0.836 0.05956 0.004444 0.9 VDD 60.628,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][11]
0.8318 0.06215 0.006092 0.9 VDD 67.558,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][10]
0.8328 0.06165 0.005502 0.9 VDD 64.588,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][9]
0.8334 0.06035 0.006221 0.9 VDD 68.278,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][8]
0.836 0.05746 0.006526 0.9 VDD 55.408,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][7]
0.8362 0.05756 0.006203 0.9 VDD 53.338,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][6]
0.8293 0.0635 0.007194 0.9 VDD 61.438,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][5]
0.8363 0.05774 0.006009 0.9 VDD 41.548,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][4]
0.836 0.05761 0.006352 0.9 VDD 49.018,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][3]
0.836 0.05781 0.00616 0.9 VDD 43.438,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][2]
0.8351 0.05953 0.005332 0.9 VDD 58.558,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][1]
0.8253 0.06773 0.006938 0.9 VDD 68.368,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][0]
0.8182 0.06884 0.01299 0.9 VDD 70.303,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][31]
0.8354 0.06 0.00461 0.9 VDD 46.183,176.208 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][30]
0.834 0.06073 0.005224 0.9 VDD 70.213,176.784 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][29]
0.8386 0.05583 0.005532 0.9 VDD 52.078,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][28]
0.8389 0.05571 0.005403 0.9 VDD 54.418,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][27]
0.8355 0.05894 0.0056 0.9 VDD 46.588,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][26]
0.8347 0.06014 0.005196 0.9 VDD 46.948,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][25]
0.8353 0.05962 0.005111 0.9 VDD 47.218,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][24]
0.8202 0.06804 0.01175 0.9 VDD 69.268,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][23]
0.8347 0.05838 0.006925 0.9 VDD 47.398,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][22]
0.8359 0.05784 0.006297 0.9 VDD 47.578,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][21]
0.8354 0.05992 0.004693 0.9 VDD 47.668,175.632 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][20]
0.8338 0.06023 0.005933 0.9 VDD 46.588,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][19]
0.8353 0.05998 0.004723 0.9 VDD 46.588,175.632 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][18]
0.8347 0.05826 0.007015 0.9 VDD 51.178,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][17]
0.8382 0.05638 0.005418 0.9 VDD 46.588,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][16]
0.8358 0.05967 0.0045 0.9 VDD 50.728,176.208 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][15]
0.8357 0.05976 0.00454 0.9 VDD 49.738,176.208 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][14]
0.8351 0.05854 0.006361 0.9 VDD 50.638,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][13]
0.8366 0.05915 0.004206 0.9 VDD 55.228,176.784 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][12]
0.8366 0.05961 0.003751 0.9 VDD 59.368,176.784 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][11]
0.8335 0.06121 0.005268 0.9 VDD 69.718,175.632 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][10]
0.8341 0.061 0.004947 0.9 VDD 67.918,176.208 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][9]
0.8335 0.06126 0.005229 0.9 VDD 70.258,176.208 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][8]
0.8319 0.06264 0.005498 0.9 VDD 59.998,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][7]
0.839 0.05575 0.005213 0.9 VDD 56.848,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][6]
0.8376 0.05708 0.005356 0.9 VDD 64.138,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][5]
0.8385 0.05592 0.005592 0.9 VDD 46.948,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][4]
0.8385 0.05591 0.005612 0.9 VDD 49.018,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][3]
0.838 0.05638 0.005592 0.9 VDD 46.948,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][2]
0.8389 0.0563 0.004762 0.9 VDD 59.548,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][1]
0.8367 0.05724 0.006051 0.9 VDD 65.398,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][0]
0.8301 0.06358 0.006335 0.9 VDD 62.023,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][31]
0.8338 0.05982 0.006419 0.9 VDD 43.483,174.480 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][30]
0.8362 0.05982 0.00399 0.9 VDD 61.168,175.056 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][29]
0.838 0.05652 0.00545 0.9 VDD 49.738,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][28]
0.8382 0.05641 0.005407 0.9 VDD 52.258,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][27]
0.8347 0.0591 0.006241 0.9 VDD 42.718,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][26]
0.8357 0.05914 0.005114 0.9 VDD 42.988,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][25]
0.8339 0.05975 0.006341 0.9 VDD 43.078,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][24]
0.836 0.05915 0.004854 0.9 VDD 61.348,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][23]
0.8346 0.05862 0.006758 0.9 VDD 42.808,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][22]
0.8351 0.0584 0.006538 0.9 VDD 42.628,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][21]
0.8335 0.06155 0.004907 0.9 VDD 43.348,173.328 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][20]
0.8357 0.05872 0.0056 0.9 VDD 43.258,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][19]
0.8354 0.05982 0.004746 0.9 VDD 43.258,175.056 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][18]
0.8368 0.05816 0.005063 0.9 VDD 55.768,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][17]
0.8376 0.05687 0.005547 0.9 VDD 42.898,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][16]
0.8363 0.0593 0.004362 0.9 VDD 53.608,175.056 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][15]
0.8361 0.05946 0.004484 0.9 VDD 51.898,175.056 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][14]
0.8363 0.05842 0.005333 0.9 VDD 52.258,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][13]
0.8368 0.05919 0.004054 0.9 VDD 57.028,175.056 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][12]
0.8367 0.05934 0.003961 0.9 VDD 57.928,175.056 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][11]
0.8357 0.0598 0.004535 0.9 VDD 62.428,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][10]
0.836 0.05972 0.004319 0.9 VDD 62.338,173.328 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][9]
0.8359 0.05994 0.004145 0.9 VDD 62.068,175.056 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][8]
0.8344 0.05995 0.005601 0.9 VDD 59.098,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][7]
0.8384 0.05624 0.005311 0.9 VDD 54.778,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][6]
0.837 0.0572 0.005764 0.9 VDD 62.428,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][5]
0.8381 0.05653 0.005383 0.9 VDD 45.508,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][4]
0.838 0.05654 0.005455 0.9 VDD 48.748,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][3]
0.8379 0.05649 0.005613 0.9 VDD 44.338,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][2]
0.8376 0.05721 0.005179 0.9 VDD 59.008,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][1]
0.8359 0.05819 0.005911 0.9 VDD 62.338,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][0]
0.8211 0.06765 0.01125 0.9 VDD 67.423,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][31]
0.8353 0.06035 0.004367 0.9 VDD 47.893,177.936 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][30]
0.8342 0.06085 0.00498 0.9 VDD 69.763,179.088 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][29]
0.8374 0.05647 0.006103 0.9 VDD 52.258,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][28]
0.8388 0.05521 0.005987 0.9 VDD 52.978,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][27]
0.836 0.05841 0.00558 0.9 VDD 47.038,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][26]
0.8339 0.05955 0.006564 0.9 VDD 48.028,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][25]
0.8354 0.05957 0.005064 0.9 VDD 48.208,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][24]
0.8205 0.06801 0.01151 0.9 VDD 68.368,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][23]
0.8349 0.05833 0.006743 0.9 VDD 48.478,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][22]
0.8358 0.05783 0.006353 0.9 VDD 47.938,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][21]
0.8354 0.06024 0.004348 0.9 VDD 48.838,177.936 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][20]
0.836 0.05895 0.005019 0.9 VDD 48.298,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][19]
0.8361 0.05956 0.004361 0.9 VDD 48.298,177.360 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][18]
0.8352 0.05837 0.006407 0.9 VDD 48.748,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][17]
0.8384 0.05543 0.006182 0.9 VDD 46.858,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][16]
0.8353 0.05996 0.00473 0.9 VDD 51.088,178.512 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][15]
0.8355 0.06013 0.004319 0.9 VDD 49.738,177.936 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][14]
0.8355 0.05859 0.005919 0.9 VDD 49.198,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][13]
0.8366 0.05923 0.004199 0.9 VDD 55.678,179.088 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][12]
0.8365 0.05985 0.003606 0.9 VDD 60.178,179.088 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][11]
0.833 0.06071 0.006281 0.9 VDD 69.898,177.360 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][10]
0.8345 0.06071 0.004784 0.9 VDD 68.008,179.088 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][9]
0.8347 0.06078 0.004526 0.9 VDD 68.818,179.664 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][8]
0.8274 0.065 0.007591 0.9 VDD 61.618,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][7]
0.8391 0.05569 0.00524 0.9 VDD 57.118,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][6]
0.8378 0.0569 0.005291 0.9 VDD 61.978,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][5]
0.837 0.05673 0.006258 0.9 VDD 47.668,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][4]
0.8369 0.05679 0.006342 0.9 VDD 48.658,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][3]
0.8367 0.05665 0.006692 0.9 VDD 46.588,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][2]
0.8385 0.05666 0.004858 0.9 VDD 60.538,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][1]
0.8368 0.05733 0.005849 0.9 VDD 65.938,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][0]
0.8273 0.06554 0.007147 0.9 VDD 69.763,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][31]
0.8325 0.06122 0.006248 0.9 VDD 45.553,173.904 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][30]
0.8343 0.0603 0.005427 0.9 VDD 70.348,173.328 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][29]
0.8374 0.0569 0.005723 0.9 VDD 50.278,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][28]
0.8375 0.05681 0.005697 0.9 VDD 52.348,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][27]
0.8346 0.05902 0.00638 0.9 VDD 45.418,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][26]
0.8356 0.0591 0.005265 0.9 VDD 44.878,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][25]
0.8338 0.05972 0.00646 0.9 VDD 44.878,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][24]
0.8247 0.0655 0.009767 0.9 VDD 70.528,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][23]
0.8349 0.05843 0.006683 0.9 VDD 45.418,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][22]
0.8359 0.05784 0.006306 0.9 VDD 45.958,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][21]
0.8352 0.05965 0.005137 0.9 VDD 46.318,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][20]
0.8354 0.05901 0.005613 0.9 VDD 45.598,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][19]
0.8341 0.06105 0.004893 0.9 VDD 46.588,173.328 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][18]
0.8349 0.05819 0.006892 0.9 VDD 52.348,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][17]
0.8375 0.05693 0.005622 0.9 VDD 45.328,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][16]
0.835 0.05951 0.005497 0.9 VDD 51.268,174.480 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][15]
0.8338 0.06044 0.00573 0.9 VDD 49.738,173.904 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][14]
0.8355 0.05823 0.006308 0.9 VDD 51.718,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][13]
0.836 0.05916 0.004877 0.9 VDD 54.868,174.480 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][12]
0.8365 0.05925 0.004216 0.9 VDD 58.198,173.904 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][11]
0.8341 0.06034 0.005524 0.9 VDD 71.248,173.328 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][10]
0.8344 0.06056 0.005049 0.9 VDD 68.098,174.480 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][9]
0.8343 0.06035 0.005385 0.9 VDD 71.428,173.904 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][8]
0.8364 0.05803 0.005582 0.9 VDD 56.758,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][7]
0.8374 0.05711 0.005536 0.9 VDD 56.668,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][6]
0.8357 0.05745 0.00681 0.9 VDD 61.618,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][5]
0.837 0.05699 0.006026 0.9 VDD 46.498,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][4]
0.8373 0.05694 0.005715 0.9 VDD 48.478,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][3]
0.8374 0.05699 0.005645 0.9 VDD 45.868,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][2]
0.8335 0.06047 0.005998 0.9 VDD 60.628,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][1]
0.8266 0.06675 0.006656 0.9 VDD 66.568,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][0]
0.8316 0.06141 0.006957 0.9 VDD 61.258,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][31]
0.8353 0.05971 0.004953 0.9 VDD 38.488,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][30]
0.8327 0.06053 0.006767 0.9 VDD 71.788,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][29]
0.8371 0.05741 0.005506 0.9 VDD 37.138,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][28]
0.8368 0.05771 0.005527 0.9 VDD 37.318,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][27]
0.8364 0.05844 0.005161 0.9 VDD 37.768,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][26]
0.8346 0.05984 0.005572 0.9 VDD 37.408,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][25]
0.8361 0.05899 0.004952 0.9 VDD 37.498,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][24]
0.8336 0.05984 0.006538 0.9 VDD 71.878,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][23]
0.8361 0.05792 0.005981 0.9 VDD 37.318,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][22]
0.836 0.05804 0.005993 0.9 VDD 37.408,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][21]
0.8333 0.06064 0.006081 0.9 VDD 38.308,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][20]
0.836 0.05857 0.005398 0.9 VDD 37.318,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][19]
0.8355 0.05971 0.004742 0.9 VDD 38.398,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][18]
0.8356 0.05841 0.006036 0.9 VDD 37.228,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][17]
0.839 0.05572 0.005252 0.9 VDD 40.558,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][16]
0.8345 0.05956 0.00592 0.9 VDD 53.428,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][15]
0.8338 0.0599 0.006265 0.9 VDD 50.458,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][14]
0.8358 0.0589 0.005266 0.9 VDD 37.498,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][13]
0.8353 0.05904 0.005616 0.9 VDD 55.228,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][12]
0.8345 0.06076 0.004783 0.9 VDD 60.718,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][11]
0.8335 0.06053 0.005927 0.9 VDD 71.698,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][10]
0.8321 0.06198 0.005889 0.9 VDD 66.478,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][9]
0.8333 0.06146 0.005285 0.9 VDD 63.598,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][8]
0.8336 0.0598 0.006572 0.9 VDD 61.438,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][7]
0.8357 0.05845 0.005884 0.9 VDD 57.028,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][6]
0.8264 0.06484 0.008755 0.9 VDD 62.968,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][5]
0.8392 0.05587 0.004888 0.9 VDD 36.958,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][4]
0.839 0.05601 0.00503 0.9 VDD 36.958,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][3]
0.8393 0.05558 0.005071 0.9 VDD 38.578,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][2]
0.8312 0.06249 0.006269 0.9 VDD 60.538,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][1]
0.8249 0.06792 0.007203 0.9 VDD 71.248,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][0]
0.8324 0.0625 0.005055 0.9 VDD 60.403,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][31]
0.8353 0.06006 0.004597 0.9 VDD 44.113,176.208 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][30]
0.8361 0.05997 0.003917 0.9 VDD 60.763,175.632 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][29]
0.8381 0.05631 0.005605 0.9 VDD 49.648,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][28]
0.8384 0.05616 0.005405 0.9 VDD 52.348,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][27]
0.8346 0.05906 0.006343 0.9 VDD 44.518,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][26]
0.8358 0.05913 0.00512 0.9 VDD 43.888,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][25]
0.8325 0.06091 0.006621 0.9 VDD 43.978,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][24]
0.8366 0.0592 0.004214 0.9 VDD 61.708,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][23]
0.8345 0.05862 0.006842 0.9 VDD 43.708,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][22]
0.835 0.05842 0.006595 0.9 VDD 43.528,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][21]
0.8352 0.06007 0.004748 0.9 VDD 43.708,175.632 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][20]
0.8339 0.06021 0.005846 0.9 VDD 43.888,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][19]
0.8354 0.06004 0.004609 0.9 VDD 45.058,176.208 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][18]
0.8366 0.05836 0.005052 0.9 VDD 55.768,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][17]
0.8384 0.05632 0.005271 0.9 VDD 43.258,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][16]
0.8363 0.05938 0.004342 0.9 VDD 53.518,176.208 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][15]
0.8361 0.05948 0.004401 0.9 VDD 52.618,176.208 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][14]
0.8352 0.05932 0.005514 0.9 VDD 52.438,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][13]
0.8368 0.05908 0.004139 0.9 VDD 55.948,176.208 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][12]
0.8366 0.05955 0.003866 0.9 VDD 58.468,176.208 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][11]
0.8358 0.05986 0.004393 0.9 VDD 61.708,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][10]
0.8362 0.05963 0.004164 0.9 VDD 61.438,173.328 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][9]
0.8359 0.06011 0.00401 0.9 VDD 61.618,176.208 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][8]
0.8368 0.05815 0.005039 0.9 VDD 55.858,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][7]
0.8389 0.05586 0.005253 0.9 VDD 55.948,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][6]
0.8374 0.05703 0.005548 0.9 VDD 61.528,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][5]
0.8381 0.05638 0.005523 0.9 VDD 45.058,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][4]
0.838 0.05637 0.005611 0.9 VDD 48.118,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][3]
0.8382 0.05635 0.005471 0.9 VDD 43.978,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][2]
0.838 0.0568 0.005196 0.9 VDD 60.358,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][1]
0.8369 0.0574 0.005704 0.9 VDD 63.598,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][0]
0.8183 0.06883 0.01283 0.9 VDD 69.313,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][31]
0.8358 0.05959 0.004597 0.9 VDD 47.533,176.784 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][30]
0.832 0.06158 0.006377 0.9 VDD 70.348,177.936 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][29]
0.8377 0.05545 0.006885 0.9 VDD 52.348,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][28]
0.8381 0.05536 0.006567 0.9 VDD 54.508,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][27]
0.8344 0.05846 0.007129 0.9 VDD 48.118,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][26]
0.8348 0.06006 0.005118 0.9 VDD 48.478,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][25]
0.8344 0.06072 0.004856 0.9 VDD 48.388,173.328 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][24]
0.82 0.06802 0.01197 0.9 VDD 70.168,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][23]
0.8347 0.0583 0.007009 0.9 VDD 49.018,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][22]
0.8349 0.05813 0.007006 0.9 VDD 48.928,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][21]
0.8355 0.05985 0.00465 0.9 VDD 48.748,175.632 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][20]
0.8349 0.05895 0.006139 0.9 VDD 48.838,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][19]
0.8356 0.05987 0.004578 0.9 VDD 48.478,176.208 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][18]
0.8344 0.05841 0.007165 0.9 VDD 49.108,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][17]
0.8378 0.05549 0.006733 0.9 VDD 46.948,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][16]
0.8357 0.06 0.004266 0.9 VDD 50.818,177.936 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][15]
0.8362 0.05949 0.004315 0.9 VDD 49.828,177.360 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][14]
0.8349 0.05867 0.006396 0.9 VDD 49.468,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][13]
0.8368 0.05926 0.003967 0.9 VDD 55.588,177.936 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][12]
0.8367 0.05968 0.003635 0.9 VDD 59.818,177.360 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][11]
0.8343 0.06065 0.005083 0.9 VDD 68.998,176.784 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][10]
0.833 0.06123 0.005751 0.9 VDD 67.558,177.936 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][9]
0.8324 0.06145 0.006143 0.9 VDD 69.268,177.936 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][8]
0.8331 0.0599 0.007006 0.9 VDD 61.708,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][7]
0.8396 0.05548 0.004918 0.9 VDD 57.298,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][6]
0.8385 0.05618 0.005365 0.9 VDD 62.428,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][5]
0.8393 0.0555 0.005151 0.9 VDD 47.668,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][4]
0.8376 0.05551 0.006934 0.9 VDD 49.108,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][3]
0.8394 0.05548 0.005135 0.9 VDD 46.768,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][2]
0.839 0.05603 0.004962 0.9 VDD 61.258,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][1]
0.838 0.05652 0.005498 0.9 VDD 65.578,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][0]
0.8262 0.06092 0.01287 0.9 VDD 70.213,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][31]
0.8337 0.06141 0.004912 0.9 VDD 44.293,173.328 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][30]
0.8339 0.06065 0.005483 0.9 VDD 71.383,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][29]
0.8366 0.05751 0.005924 0.9 VDD 50.818,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][28]
0.8369 0.05733 0.005795 0.9 VDD 53.338,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][27]
0.8346 0.05909 0.006297 0.9 VDD 43.618,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][26]
0.8358 0.05912 0.00512 0.9 VDD 43.978,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][25]
0.8339 0.05974 0.006405 0.9 VDD 43.978,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][24]
0.8201 0.06776 0.01218 0.9 VDD 71.068,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][23]
0.8349 0.05843 0.006646 0.9 VDD 44.518,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][22]
0.836 0.05783 0.006176 0.9 VDD 44.338,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][21]
0.8345 0.06038 0.005145 0.9 VDD 44.158,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][20]
0.8353 0.05908 0.005609 0.9 VDD 43.978,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][19]
0.8351 0.05972 0.005144 0.9 VDD 44.068,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][18]
0.8354 0.05794 0.006659 0.9 VDD 53.158,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][17]
0.8361 0.05767 0.006252 0.9 VDD 44.878,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][16]
0.836 0.0593 0.00468 0.9 VDD 51.898,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][15]
0.8358 0.0594 0.004763 0.9 VDD 50.638,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][14]
0.8364 0.05809 0.005529 0.9 VDD 53.068,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][13]
0.8367 0.05914 0.004126 0.9 VDD 57.838,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][12]
0.8367 0.05929 0.004014 0.9 VDD 58.738,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][11]
0.8337 0.06089 0.005397 0.9 VDD 70.438,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][10]
0.8345 0.0604 0.005137 0.9 VDD 67.918,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][9]
0.8338 0.06064 0.005524 0.9 VDD 71.248,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][8]
0.8362 0.05758 0.006207 0.9 VDD 55.948,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][7]
0.8379 0.05651 0.005588 0.9 VDD 56.128,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][6]
0.8369 0.05747 0.005632 0.9 VDD 61.708,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][5]
0.8363 0.05768 0.006025 0.9 VDD 46.408,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][4]
0.8363 0.05766 0.006019 0.9 VDD 47.488,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][3]
0.8363 0.05768 0.006015 0.9 VDD 45.508,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][2]
0.8373 0.05729 0.005371 0.9 VDD 60.628,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][1]
0.8331 0.05786 0.009063 0.9 VDD 64.408,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][0]
0.8379 0.05563 0.006438 0.9 VDD 55.228,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[28]
0.8384 0.05596 0.005666 0.9 VDD 57.838,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[27]
0.8342 0.05858 0.007172 0.9 VDD 49.378,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[26]
0.8337 0.06016 0.006138 0.9 VDD 49.108,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[25]
0.8341 0.06001 0.005934 0.9 VDD 49.198,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[24]
0.827 0.06514 0.007841 0.9 VDD 75.478,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[23]
0.8349 0.05801 0.007077 0.9 VDD 52.798,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[22]
0.835 0.05796 0.007085 0.9 VDD 52.708,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[21]
0.8325 0.06091 0.006579 0.9 VDD 47.848,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[20]
0.8339 0.06017 0.00594 0.9 VDD 49.018,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[19]
0.8324 0.06088 0.006725 0.9 VDD 48.118,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[18]
0.8353 0.05923 0.005423 0.9 VDD 58.648,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[17]
0.8368 0.0568 0.006374 0.9 VDD 50.458,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[16]
0.8357 0.05899 0.005336 0.9 VDD 56.758,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[15]
0.8354 0.05947 0.005152 0.9 VDD 57.388,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[14]
0.8353 0.05803 0.006659 0.9 VDD 53.158,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[13]
0.8354 0.06016 0.004476 0.9 VDD 58.918,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[12]
0.834 0.0611 0.004859 0.9 VDD 61.798,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[11]
0.8305 0.06361 0.005924 0.9 VDD 74.848,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[10]
0.8289 0.06295 0.008141 0.9 VDD 74.398,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[9]
0.83 0.06295 0.007061 0.9 VDD 74.218,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[8]
0.8367 0.05787 0.005391 0.9 VDD 60.898,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[7]
0.8381 0.05675 0.005116 0.9 VDD 60.898,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[6]
0.8358 0.05777 0.006447 0.9 VDD 68.728,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[5]
0.8381 0.05553 0.006409 0.9 VDD 49.558,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[4]
0.8368 0.05637 0.006859 0.9 VDD 52.798,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[3]
0.8362 0.05684 0.006993 0.9 VDD 49.918,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[2]
0.8374 0.05696 0.005601 0.9 VDD 63.058,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[1]
0.8359 0.05778 0.006353 0.9 VDD 68.998,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[0]
0.8205 0.06694 0.01258 0.9 VDD 75.568,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[31]
0.833 0.06029 0.00674 0.9 VDD 47.938,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[30]
0.8282 0.06362 0.008146 0.9 VDD 74.488,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[29]
0.8357 0.05753 0.006727 0.9 VDD 71.068,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U3
0.8303 0.05842 0.0113 0.9 VDD 70.303,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U5
0.8333 0.05917 0.007555 0.9 VDD 69.178,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U6
0.835 0.05808 0.006949 0.9 VDD 70.843,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U8
0.836 0.05751 0.006455 0.9 VDD 69.583,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U9
0.8304 0.05844 0.01118 0.9 VDD 71.878,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U11
0.8351 0.06004 0.004822 0.9 VDD 36.688,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U12
0.8344 0.05966 0.005948 0.9 VDD 46.138,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U13
0.8303 0.05844 0.01121 0.9 VDD 71.473,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U14
0.8348 0.06016 0.005019 0.9 VDD 67.828,173.904 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U15
0.8344 0.06081 0.004821 0.9 VDD 66.388,175.632 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U16
0.8271 0.06564 0.007307 0.9 VDD 67.378,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U18
0.8373 0.05738 0.005346 0.9 VDD 56.983,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U19
0.8329 0.06099 0.006103 0.9 VDD 46.948,173.904 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U21
0.8354 0.05973 0.004909 0.9 VDD 43.528,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U22
0.8241 0.06429 0.01159 0.9 VDD 75.298,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U28
0.8299 0.06048 0.009653 0.9 VDD 75.478,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U29
0.8382 0.05624 0.005568 0.9 VDD 51.178,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U30
0.8361 0.05849 0.005402 0.9 VDD 51.088,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U31
0.8339 0.06146 0.004683 0.9 VDD 59.278,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U32
0.8206 0.0682 0.01122 0.9 VDD 66.928,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U33
0.8326 0.06065 0.006787 0.9 VDD 66.118,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U34
0.8364 0.05944 0.004174 0.9 VDD 59.233,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U35
0.8342 0.05975 0.006092 0.9 VDD 51.313,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U36
0.8359 0.05862 0.005491 0.9 VDD 43.078,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U37
0.8195 0.06839 0.01211 0.9 VDD 67.378,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U38
0.8274 0.06509 0.007524 0.9 VDD 68.953,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U44
0.834 0.05894 0.007028 0.9 VDD 66.388,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U45
0.8351 0.0582 0.006683 0.9 VDD 45.418,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U59
0.8303 0.05844 0.01126 0.9 VDD 70.843,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U60
0.8242 0.06457 0.01123 0.9 VDD 71.248,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U61
0.8356 0.05816 0.006255 0.9 VDD 46.093,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U64
0.8323 0.06139 0.006343 0.9 VDD 44.428,173.904 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U65
0.8333 0.0609 0.005799 0.9 VDD 70.528,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U66
0.8342 0.05972 0.006029 0.9 VDD 47.533,174.480 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U67
0.8364 0.05969 0.003913 0.9 VDD 60.268,174.480 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U74
0.8276 0.06497 0.007417 0.9 VDD 68.278,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U75
0.838 0.05689 0.005107 0.9 VDD 62.833,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U80
0.8388 0.0553 0.005946 0.9 VDD 44.653,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U81
0.8331 0.06096 0.005899 0.9 VDD 71.428,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U83
0.8384 0.05613 0.005497 0.9 VDD 52.798,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U86
0.8351 0.06006 0.004844 0.9 VDD 66.388,173.904 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U87
0.8358 0.05861 0.005544 0.9 VDD 44.563,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U88
0.8358 0.05908 0.005098 0.9 VDD 45.778,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U89
0.8376 0.05675 0.00564 0.9 VDD 70.573,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U100
0.841 0.05452 0.004488 0.9 VDD 51.178,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U101
0.8351 0.06059 0.004312 0.9 VDD 64.948,180.816 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U102
0.8366 0.05959 0.003792 0.9 VDD 44.248,181.392 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U103
0.8341 0.06118 0.004691 0.9 VDD 67.243,178.512 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U104
0.8183 0.06791 0.01374 0.9 VDD 71.293,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U105
0.8195 0.06748 0.01304 0.9 VDD 68.143,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U106
0.8345 0.06078 0.004712 0.9 VDD 66.208,176.208 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U107
0.8355 0.05951 0.00501 0.9 VDD 49.153,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U108
0.8361 0.05897 0.004957 0.9 VDD 35.293,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U109
0.8386 0.05658 0.004832 0.9 VDD 35.563,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U110
0.8371 0.05674 0.00618 0.9 VDD 69.538,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U112
0.8363 0.0575 0.006165 0.9 VDD 69.223,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U113
0.8267 0.06374 0.00951 0.9 VDD 64.993,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U114
0.8379 0.05919 0.002901 0.9 VDD 49.873,184.272 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U115
0.8339 0.05899 0.00713 0.9 VDD 66.838,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U116
0.8274 0.06494 0.007618 0.9 VDD 69.718,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U117
0.8251 0.0679 0.007017 0.9 VDD 68.998,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U118
0.8354 0.06008 0.004554 0.9 VDD 42.673,176.208 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U119
0.8349 0.06075 0.004345 0.9 VDD 43.663,177.936 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U120
0.8358 0.05754 0.006686 0.9 VDD 70.213,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U121
0.8355 0.05801 0.006539 0.9 VDD 68.638,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U122
0.8366 0.05736 0.006025 0.9 VDD 65.623,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U123
0.837 0.0572 0.005853 0.9 VDD 64.543,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U124
0.8351 0.05868 0.006262 0.9 VDD 64.723,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U125
0.8259 0.06731 0.006829 0.9 VDD 67.603,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U126
0.8379 0.05681 0.005276 0.9 VDD 57.883,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U127
0.8389 0.05609 0.004982 0.9 VDD 58.333,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U128
0.8335 0.06089 0.005642 0.9 VDD 59.143,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U129
0.8338 0.05775 0.008451 0.9 VDD 63.643,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U130
0.8355 0.05846 0.00604 0.9 VDD 63.643,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U131
0.8375 0.057 0.005511 0.9 VDD 62.743,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U132
0.8386 0.05534 0.006097 0.9 VDD 56.398,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U133
0.8355 0.05903 0.00551 0.9 VDD 59.728,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U134
0.8346 0.0605 0.004936 0.9 VDD 66.343,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U135
0.8339 0.06067 0.005465 0.9 VDD 67.963,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U136
0.8354 0.05836 0.006282 0.9 VDD 52.168,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U137
0.8347 0.05961 0.005673 0.9 VDD 53.248,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U138
0.8396 0.05537 0.005038 0.9 VDD 43.888,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U139
0.8335 0.06083 0.005703 0.9 VDD 69.718,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U140
0.8374 0.05695 0.005692 0.9 VDD 47.713,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U141
0.8373 0.05696 0.005694 0.9 VDD 47.443,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U142
0.8408 0.0545 0.004748 0.9 VDD 49.063,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U143
0.8398 0.0555 0.004743 0.9 VDD 48.703,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U144
0.8402 0.05527 0.00456 0.9 VDD 44.113,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U145
0.8396 0.05579 0.004624 0.9 VDD 36.193,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U146
0.834 0.06017 0.0058 0.9 VDD 66.028,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U147
0.8388 0.05602 0.005217 0.9 VDD 56.803,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U148
0.8371 0.05648 0.006454 0.9 VDD 44.653,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U149
0.8363 0.05678 0.006886 0.9 VDD 48.523,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U150
0.8376 0.05647 0.005935 0.9 VDD 44.563,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U151
0.836 0.05817 0.005816 0.9 VDD 52.438,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U152
0.8357 0.05812 0.006157 0.9 VDD 43.978,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U153
0.8352 0.05818 0.006619 0.9 VDD 43.978,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U154
0.8268 0.06585 0.007381 0.9 VDD 68.233,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U155
0.8344 0.05974 0.005903 0.9 VDD 43.888,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U156
0.8348 0.05913 0.006043 0.9 VDD 43.213,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U157
0.8391 0.05577 0.0051 0.9 VDD 53.248,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U158
0.8395 0.05542 0.005102 0.9 VDD 53.158,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U159
0.8369 0.05748 0.005605 0.9 VDD 37.948,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U160
0.8408 0.0545 0.004715 0.9 VDD 53.068,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U161
0.8384 0.05622 0.005423 0.9 VDD 51.448,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U162
0.8375 0.05714 0.005407 0.9 VDD 36.418,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U163
0.8379 0.05648 0.005655 0.9 VDD 50.638,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U164
0.8311 0.06333 0.005562 0.9 VDD 71.068,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U165
0.834 0.06069 0.0053 0.9 VDD 69.988,175.056 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U166
0.8348 0.06014 0.005078 0.9 VDD 67.468,173.328 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U167
0.8357 0.05965 0.004663 0.9 VDD 37.048,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U168
0.8352 0.06004 0.004739 0.9 VDD 45.148,175.632 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U169
0.8318 0.06172 0.006522 0.9 VDD 41.998,173.904 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U170
0.835 0.05806 0.006931 0.9 VDD 69.808,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U172
0.8361 0.05747 0.006381 0.9 VDD 68.188,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U173
0.8275 0.06481 0.007668 0.9 VDD 70.303,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U174
0.8342 0.05908 0.006755 0.9 VDD 67.648,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U175
0.8368 0.05754 0.005642 0.9 VDD 70.438,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U177
0.8238 0.06487 0.01131 0.9 VDD 70.033,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U178
0.8306 0.05829 0.01112 0.9 VDD 68.233,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U179
0.8366 0.05743 0.006016 0.9 VDD 67.378,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U180
0.8303 0.05834 0.01134 0.9 VDD 68.863,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U181
0.8343 0.05902 0.006674 0.9 VDD 67.063,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U182
0.8371 0.05673 0.00614 0.9 VDD 68.773,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U183
0.8303 0.0584 0.01132 0.9 VDD 69.808,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U184
0.8354 0.05804 0.006606 0.9 VDD 69.313,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U211
0.8352 0.05808 0.006704 0.9 VDD 70.528,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U230
0.8373 0.05711 0.005551 0.9 VDD 63.688,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U231
0.8274 0.06503 0.007566 0.9 VDD 69.268,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U240
0.8349 0.05826 0.006862 0.9 VDD 67.828,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U241
0.8353 0.0591 0.005597 0.9 VDD 43.123,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U243
0.833 0.06038 0.006592 0.9 VDD 43.483,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U244
0.8303 0.05837 0.01134 0.9 VDD 69.358,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U249
0.8374 0.05662 0.005946 0.9 VDD 66.748,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U250
0.8368 0.05753 0.005647 0.9 VDD 69.898,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U253
0.8334 0.06062 0.006022 0.9 VDD 59.998,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U256
0.8352 0.06082 0.003948 0.9 VDD 59.728,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U257
0.8362 0.05855 0.005205 0.9 VDD 36.868,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U258
0.8389 0.0562 0.004932 0.9 VDD 39.208,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U259
0.8354 0.05974 0.004884 0.9 VDD 42.358,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U260
0.8309 0.06326 0.005861 0.9 VDD 63.958,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U261
0.8376 0.05672 0.005685 0.9 VDD 52.888,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U262
0.841 0.0545 0.004464 0.9 VDD 49.018,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U263
0.8376 0.05674 0.00565 0.9 VDD 69.223,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U264
0.8369 0.05752 0.005622 0.9 VDD 71.518,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U265
0.8363 0.05752 0.006222 0.9 VDD 70.528,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U266
0.836 0.05753 0.006462 0.9 VDD 70.798,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U267
0.8377 0.0567 0.005638 0.9 VDD 67.873,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U268
0.8341 0.06092 0.004943 0.9 VDD 67.243,175.632 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U269
0.8373 0.05669 0.006046 0.9 VDD 67.648,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U270
0.8334 0.06111 0.005542 0.9 VDD 66.703,177.936 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U271
0.8368 0.05753 0.005635 0.9 VDD 70.933,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U272
0.8361 0.05745 0.006403 0.9 VDD 67.513,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U273
0.8359 0.05752 0.006554 0.9 VDD 68.773,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U274
0.8346 0.06049 0.004948 0.9 VDD 67.243,174.480 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U275
0.8376 0.05675 0.005634 0.9 VDD 70.978,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U276
0.8368 0.05751 0.005651 0.9 VDD 68.728,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U277
0.8369 0.05749 0.005645 0.9 VDD 68.188,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U279
0.8359 0.05975 0.004309 0.9 VDD 62.653,173.904 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U280
0.8347 0.06045 0.004879 0.9 VDD 66.793,175.056 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U281
0.8376 0.05675 0.005646 0.9 VDD 70.033,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U283
0.8359 0.05939 0.004746 0.9 VDD 66.343,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U285
0.8303 0.06291 0.006805 0.9 VDD 67.063,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U286
0.8363 0.05751 0.006192 0.9 VDD 69.808,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U287
0.8371 0.05674 0.006165 0.9 VDD 69.223,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U288
0.8339 0.05918 0.006897 0.9 VDD 69.268,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U289
0.8351 0.05801 0.006858 0.9 VDD 68.683,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U291
0.8309 0.06268 0.006422 0.9 VDD 65.263,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U292
0.8313 0.06198 0.006682 0.9 VDD 66.478,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U294
0.836 0.0575 0.006452 0.9 VDD 69.178,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U295
0.8377 0.05666 0.005618 0.9 VDD 67.243,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U296
0.8354 0.06034 0.004304 0.9 VDD 64.903,181.392 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U297
0.8365 0.05747 0.006084 0.9 VDD 68.053,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U298
0.8351 0.06048 0.004465 0.9 VDD 65.443,179.088 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U299
0.8363 0.05742 0.006258 0.9 VDD 67.198,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U300
0.8364 0.05748 0.00613 0.9 VDD 68.638,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U301
0.8349 0.06079 0.004355 0.9 VDD 64.633,178.512 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U302
0.8366 0.05741 0.005971 0.9 VDD 66.973,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U303
0.8352 0.06055 0.004244 0.9 VDD 66.163,179.664 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U304
0.8354 0.06046 0.004123 0.9 VDD 65.173,179.664 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U305
0.837 0.0574 0.005597 0.9 VDD 66.838,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U306
0.8369 0.05747 0.005634 0.9 VDD 67.738,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U308
0.8357 0.05986 0.004415 0.9 VDD 62.923,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U309
0.8356 0.05796 0.006468 0.9 VDD 68.008,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U311
0.8345 0.06002 0.005473 0.9 VDD 64.453,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U312
0.8354 0.05789 0.006705 0.9 VDD 67.288,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U313
0.8355 0.05783 0.006624 0.9 VDD 66.748,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U315
0.8355 0.05991 0.004583 0.9 VDD 64.453,173.904 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U316
0.8353 0.05794 0.006771 0.9 VDD 67.783,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U317
0.8347 0.06034 0.005009 0.9 VDD 65.083,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U318
0.8353 0.05995 0.00472 0.9 VDD 64.858,173.328 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U319
0.8325 0.06093 0.006532 0.9 VDD 46.453,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U320
0.8342 0.0609 0.004876 0.9 VDD 47.443,173.328 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U321
0.8327 0.06091 0.006424 0.9 VDD 44.293,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U322
0.8338 0.05969 0.006498 0.9 VDD 45.643,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U323
0.8338 0.05965 0.006526 0.9 VDD 46.318,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U324
0.8358 0.05908 0.005137 0.9 VDD 37.723,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U325
0.8363 0.05895 0.004789 0.9 VDD 34.933,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U326
0.8361 0.059 0.004857 0.9 VDD 35.923,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U327
0.8359 0.05903 0.005054 0.9 VDD 36.508,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U329
0.8356 0.05952 0.004838 0.9 VDD 48.973,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U331
0.8324 0.06092 0.006716 0.9 VDD 46.723,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U333
0.8345 0.06038 0.005145 0.9 VDD 45.013,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U335
0.8349 0.06009 0.005004 0.9 VDD 49.243,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U336
0.8329 0.06035 0.00671 0.9 VDD 46.408,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U337
0.8329 0.06085 0.006242 0.9 VDD 41.863,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U339
0.8345 0.05973 0.005754 0.9 VDD 40.153,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U340
0.8345 0.05974 0.0058 0.9 VDD 41.143,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U341
0.8339 0.06025 0.005832 0.9 VDD 41.863,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U342
0.834 0.05974 0.00623 0.9 VDD 41.728,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U343
0.8247 0.06546 0.009795 0.9 VDD 74.668,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U344
0.8283 0.06426 0.007421 0.9 VDD 75.388,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U345
0.8238 0.06452 0.01171 0.9 VDD 74.623,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U346
0.8253 0.06508 0.009637 0.9 VDD 75.568,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U347
0.8282 0.0644 0.007407 0.9 VDD 74.983,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U348
0.8278 0.06479 0.007363 0.9 VDD 73.813,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U349
0.8316 0.06099 0.007421 0.9 VDD 75.388,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U350
0.8263 0.06099 0.01267 0.9 VDD 74.713,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U351
0.8199 0.06739 0.0127 0.9 VDD 74.443,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U352
0.8279 0.0605 0.01163 0.9 VDD 75.073,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U353
0.8316 0.061 0.007366 0.9 VDD 73.903,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U354
0.825 0.06527 0.009716 0.9 VDD 75.118,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U355
0.8245 0.06563 0.009864 0.9 VDD 74.263,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U356
0.8297 0.06052 0.009779 0.9 VDD 74.758,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U357
0.8296 0.06054 0.009848 0.9 VDD 74.353,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U358
0.8191 0.06567 0.01527 0.9 VDD 74.578,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U359
0.8185 0.06598 0.01554 0.9 VDD 73.723,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U360
0.8196 0.06767 0.01277 0.9 VDD 73.723,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U361
0.8211 0.06669 0.01223 0.9 VDD 73.633,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U362
0.8197 0.06753 0.01274 0.9 VDD 74.083,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U363
0.823 0.06507 0.01195 0.9 VDD 74.443,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U364
0.8205 0.06612 0.01339 0.9 VDD 73.363,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U365
0.8276 0.06057 0.01186 0.9 VDD 73.723,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U366
0.8194 0.06546 0.0151 0.9 VDD 75.118,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U367
0.8187 0.06585 0.01542 0.9 VDD 74.083,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U368
0.8263 0.06099 0.01275 0.9 VDD 73.993,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U369
0.8199 0.06778 0.01228 0.9 VDD 73.453,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U370
0.8219 0.06619 0.01194 0.9 VDD 74.803,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U371
0.8236 0.06464 0.01177 0.9 VDD 74.263,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U372
0.8277 0.06491 0.007349 0.9 VDD 73.453,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U373
0.8187 0.06578 0.01548 0.9 VDD 73.903,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U374
0.8197 0.06526 0.01508 0.9 VDD 75.163,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U375
0.8255 0.06504 0.009441 0.9 VDD 74.533,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U376
0.8263 0.06099 0.01271 0.9 VDD 74.353,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U377
0.8216 0.06638 0.01205 0.9 VDD 74.353,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U378
0.8243 0.06578 0.009924 0.9 VDD 73.903,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U379
0.8218 0.0663 0.01194 0.9 VDD 74.533,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U380
0.8295 0.06055 0.009909 0.9 VDD 73.993,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U381
0.8234 0.06476 0.01183 0.9 VDD 73.903,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U382
0.8213 0.06653 0.01214 0.9 VDD 73.993,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U383
0.8295 0.06057 0.009969 0.9 VDD 73.633,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U384
0.8214 0.06653 0.01203 0.9 VDD 73.993,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U385
0.8353 0.06001 0.004732 0.9 VDD 45.823,175.632 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U386
0.836 0.05959 0.00437 0.9 VDD 47.443,177.360 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U387
0.8338 0.06129 0.004907 0.9 VDD 45.103,173.328 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U389
0.8354 0.05981 0.004746 0.9 VDD 44.023,175.056 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U390
0.8337 0.06055 0.005762 0.9 VDD 37.273,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U391
0.835 0.05957 0.00546 0.9 VDD 36.103,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U392
0.8359 0.05958 0.00457 0.9 VDD 35.563,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U393
0.8366 0.0596 0.003822 0.9 VDD 45.553,181.392 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U395
0.8346 0.06016 0.005194 0.9 VDD 45.193,179.088 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U396
0.8358 0.06022 0.003947 0.9 VDD 44.023,179.664 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U397
0.8367 0.0596 0.003653 0.9 VDD 45.103,181.968 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U399
0.8354 0.06008 0.004524 0.9 VDD 41.773,176.208 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U400
0.8334 0.06026 0.00629 0.9 VDD 40.063,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U401
0.8355 0.0598 0.004718 0.9 VDD 41.233,175.056 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U402
0.8334 0.06175 0.004869 0.9 VDD 41.773,173.328 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U403
0.835 0.05808 0.006946 0.9 VDD 71.653,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U404
0.8339 0.05917 0.006948 0.9 VDD 71.428,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U407
0.8339 0.05916 0.006945 0.9 VDD 71.743,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U408
0.834 0.05913 0.006834 0.9 VDD 68.413,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U409
0.828 0.06073 0.01124 0.9 VDD 67.063,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U412
0.8331 0.05918 0.007714 0.9 VDD 71.068,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U416
0.835 0.05808 0.006948 0.9 VDD 70.438,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U417
0.8336 0.05909 0.007333 0.9 VDD 67.828,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U418
0.8189 0.06864 0.01242 0.9 VDD 67.963,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U419
0.835 0.05809 0.006949 0.9 VDD 71.248,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U420
0.8348 0.05881 0.006414 0.9 VDD 65.533,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U421
0.8331 0.05917 0.007744 0.9 VDD 71.608,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U422
0.8331 0.06039 0.006559 0.9 VDD 64.363,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U423
0.8278 0.06444 0.007753 0.9 VDD 71.788,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U424
0.8281 0.06468 0.00717 0.9 VDD 67.018,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U426
0.8207 0.06744 0.01184 0.9 VDD 66.883,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U427
0.8277 0.06536 0.006926 0.9 VDD 67.378,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U428
0.8278 0.06487 0.007333 0.9 VDD 67.828,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U429
0.8233 0.06636 0.01038 0.9 VDD 64.273,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U431
0.8279 0.06436 0.007768 0.9 VDD 72.103,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U432
0.8245 0.06436 0.01116 0.9 VDD 72.103,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U433
0.8275 0.06506 0.007482 0.9 VDD 68.683,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U434
0.8255 0.06586 0.008626 0.9 VDD 63.103,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U435
0.8313 0.06304 0.005697 0.9 VDD 61.213,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U436
0.8273 0.06482 0.007866 0.9 VDD 64.363,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U437
0.8244 0.06627 0.009307 0.9 VDD 64.048,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U438
0.8245 0.06475 0.01077 0.9 VDD 67.288,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U440
0.8329 0.06048 0.006634 0.9 VDD 64.903,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U441
0.8346 0.05835 0.007028 0.9 VDD 69.088,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U442
0.835 0.05822 0.006797 0.9 VDD 67.378,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U443
0.828 0.06072 0.01132 0.9 VDD 67.063,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U445
0.8228 0.06548 0.01173 0.9 VDD 68.683,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U446
0.8271 0.0608 0.01211 0.9 VDD 68.143,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U447
0.8281 0.06508 0.006858 0.9 VDD 66.748,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U448
0.8346 0.06078 0.004601 0.9 VDD 58.603,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U449
0.837 0.05878 0.004238 0.9 VDD 59.143,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U450
0.825 0.06774 0.007232 0.9 VDD 71.968,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U451
0.8354 0.05997 0.004615 0.9 VDD 58.513,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U452
0.8349 0.06061 0.004462 0.9 VDD 59.458,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U454
0.8327 0.06057 0.006711 0.9 VDD 65.488,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U455
0.8341 0.06065 0.005228 0.9 VDD 69.403,175.056 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U456
0.8335 0.0615 0.004971 0.9 VDD 69.673,178.512 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U457
0.8344 0.0603 0.005279 0.9 VDD 70.303,173.904 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U458
0.836 0.05987 0.004117 0.9 VDD 61.483,174.480 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U459
0.8354 0.05955 0.005026 0.9 VDD 72.013,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U460
0.8349 0.05954 0.005558 0.9 VDD 71.023,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U461
0.8352 0.05949 0.005338 0.9 VDD 68.953,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U462
0.835 0.06074 0.004274 0.9 VDD 64.813,182.544 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U464
0.8354 0.06054 0.004055 0.9 VDD 64.633,180.240 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U465
0.8362 0.06009 0.003678 0.9 VDD 61.573,180.816 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U466
0.835 0.06047 0.00454 0.9 VDD 66.253,181.392 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U467
0.836 0.05997 0.004078 0.9 VDD 62.023,176.784 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U468
0.8337 0.06073 0.005552 0.9 VDD 68.593,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U469
0.8351 0.06025 0.004622 0.9 VDD 64.723,174.480 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U470
0.8347 0.06029 0.004989 0.9 VDD 66.793,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U471
0.8381 0.05645 0.005424 0.9 VDD 51.403,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U472
0.8394 0.05546 0.005129 0.9 VDD 52.033,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U473
0.8374 0.05687 0.005715 0.9 VDD 51.043,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U474
0.8383 0.05627 0.005439 0.9 VDD 50.503,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U475
0.8369 0.05749 0.005627 0.9 VDD 38.083,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U476
0.8379 0.05696 0.005148 0.9 VDD 34.843,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U477
0.8376 0.05707 0.005325 0.9 VDD 35.833,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U478
0.8416 0.05402 0.004355 0.9 VDD 51.493,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U480
0.8407 0.05452 0.004743 0.9 VDD 51.583,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U481
0.8385 0.05534 0.006192 0.9 VDD 51.673,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U482
0.8412 0.05428 0.004489 0.9 VDD 51.493,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U483
0.8386 0.05587 0.005575 0.9 VDD 50.953,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U484
0.8362 0.05751 0.006317 0.9 VDD 50.863,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U485
0.8375 0.05689 0.005658 0.9 VDD 50.503,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U486
0.8374 0.05685 0.00572 0.9 VDD 50.593,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U487
0.8346 0.06059 0.004817 0.9 VDD 67.603,181.968 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U489
0.8343 0.06078 0.004881 0.9 VDD 68.863,179.088 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U490
0.8347 0.06085 0.004436 0.9 VDD 65.623,182.544 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U491
0.8344 0.06109 0.004547 0.9 VDD 69.043,180.240 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U492
0.834 0.06107 0.004954 0.9 VDD 68.908,180.816 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U493
0.8361 0.06017 0.003732 0.9 VDD 62.113,180.240 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U494
0.8361 0.06002 0.003834 0.9 VDD 61.393,179.088 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U495
0.8361 0.05985 0.004002 0.9 VDD 61.123,177.360 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U496
0.8357 0.06016 0.004122 0.9 VDD 61.933,175.632 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U497
0.8353 0.06038 0.004301 0.9 VDD 62.158,177.936 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U498
0.835 0.06017 0.004835 0.9 VDD 65.623,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U499
0.8342 0.06051 0.005284 0.9 VDD 69.313,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U500
0.8336 0.06078 0.005625 0.9 VDD 69.133,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U501
0.8345 0.06027 0.005215 0.9 VDD 69.673,173.904 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U502
0.8339 0.06083 0.005316 0.9 VDD 69.628,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U503
0.8356 0.0595 0.004944 0.9 VDD 69.403,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U504
0.835 0.05952 0.005463 0.9 VDD 70.123,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U505
0.8348 0.05955 0.005667 0.9 VDD 72.103,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U506
0.8313 0.06323 0.005449 0.9 VDD 69.988,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U508
0.8383 0.05631 0.005346 0.9 VDD 53.923,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U510
0.8379 0.0554 0.006698 0.9 VDD 53.743,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U511
0.8383 0.05636 0.005377 0.9 VDD 53.113,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U512
0.8377 0.05673 0.005542 0.9 VDD 53.743,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U513
0.8386 0.05608 0.005361 0.9 VDD 53.518,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U514
0.8368 0.05754 0.005687 0.9 VDD 38.623,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U515
0.8377 0.05714 0.005151 0.9 VDD 34.663,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U516
0.8368 0.05759 0.005568 0.9 VDD 36.193,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U517
0.8373 0.05734 0.005407 0.9 VDD 36.418,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U519
0.8416 0.05404 0.004354 0.9 VDD 53.653,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U520
0.8408 0.05448 0.004685 0.9 VDD 54.103,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U521
0.8381 0.05606 0.005841 0.9 VDD 53.833,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U522
0.8413 0.05423 0.004465 0.9 VDD 53.743,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U524
0.841 0.05449 0.004472 0.9 VDD 53.428,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U525
0.8391 0.05581 0.005116 0.9 VDD 52.573,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U526
0.8367 0.05744 0.005873 0.9 VDD 51.943,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U527
0.8377 0.05677 0.005575 0.9 VDD 53.023,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U528
0.8374 0.05674 0.005833 0.9 VDD 52.663,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U529
0.8376 0.05681 0.005604 0.9 VDD 52.348,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U530
0.841 0.05451 0.004489 0.9 VDD 51.853,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U531
0.839 0.05584 0.005134 0.9 VDD 51.763,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U532
0.8416 0.05403 0.004358 0.9 VDD 52.123,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U533
0.8386 0.05529 0.00611 0.9 VDD 52.213,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U534
0.8399 0.05532 0.004737 0.9 VDD 51.898,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U535
0.8383 0.05539 0.006273 0.9 VDD 51.133,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U536
0.8375 0.05549 0.006966 0.9 VDD 50.593,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U537
0.839 0.05589 0.005152 0.9 VDD 50.233,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U538
0.8381 0.05649 0.005439 0.9 VDD 50.503,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U539
0.8394 0.05549 0.00515 0.9 VDD 50.638,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U540
0.8374 0.05687 0.005723 0.9 VDD 49.963,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U541
0.8373 0.05683 0.005918 0.9 VDD 50.953,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U542
0.8362 0.05746 0.006291 0.9 VDD 51.583,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U543
0.8374 0.05685 0.005709 0.9 VDD 51.583,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U544
0.8375 0.0568 0.00571 0.9 VDD 51.448,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U545
0.8373 0.05733 0.005401 0.9 VDD 36.373,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U546
0.8379 0.05696 0.005178 0.9 VDD 34.843,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U547
0.8371 0.0573 0.005627 0.9 VDD 38.083,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U548
0.8373 0.0572 0.005465 0.9 VDD 37.048,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U550
0.8394 0.05548 0.005141 0.9 VDD 51.448,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U551
0.8352 0.05841 0.006397 0.9 VDD 46.093,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U552
0.8359 0.0585 0.005582 0.9 VDD 47.443,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U553
0.8353 0.0584 0.006313 0.9 VDD 43.933,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U554
0.8352 0.05841 0.006345 0.9 VDD 44.563,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U555
0.8361 0.0584 0.005536 0.9 VDD 44.338,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U556
0.836 0.0582 0.005759 0.9 VDD 37.813,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U557
0.8371 0.05801 0.004875 0.9 VDD 34.753,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U558
0.8369 0.0581 0.005009 0.9 VDD 36.103,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U559
0.8368 0.05814 0.005073 0.9 VDD 36.778,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U561
0.8355 0.05859 0.005861 0.9 VDD 48.433,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U562
0.8359 0.05856 0.005569 0.9 VDD 46.183,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U563
0.8359 0.05858 0.005559 0.9 VDD 45.463,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U564
0.8344 0.05859 0.00704 0.9 VDD 46.453,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U565
0.8344 0.05858 0.006999 0.9 VDD 45.778,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U566
0.836 0.0586 0.005432 0.9 VDD 41.863,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U567
0.8349 0.05856 0.006496 0.9 VDD 40.423,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U568
0.8363 0.05834 0.005391 0.9 VDD 41.143,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U569
0.8355 0.05834 0.006128 0.9 VDD 41.233,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U570
0.836 0.05859 0.005399 0.9 VDD 41.278,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U571
0.8357 0.05904 0.005215 0.9 VDD 46.453,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U572
0.8347 0.0601 0.005159 0.9 VDD 47.713,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U573
0.8356 0.05912 0.005277 0.9 VDD 44.113,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U574
0.8358 0.0591 0.005111 0.9 VDD 44.743,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U575
0.8358 0.05906 0.005096 0.9 VDD 45.868,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U576
0.8354 0.05901 0.005617 0.9 VDD 37.813,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U577
0.8364 0.05883 0.004776 0.9 VDD 34.753,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U578
0.8357 0.05891 0.005402 0.9 VDD 36.013,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U579
0.8362 0.05893 0.004882 0.9 VDD 36.328,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U581
0.8331 0.06051 0.006415 0.9 VDD 49.693,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U582
0.8339 0.06014 0.005947 0.9 VDD 46.903,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U583
0.8339 0.06021 0.005927 0.9 VDD 44.743,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U584
0.8346 0.05945 0.005907 0.9 VDD 49.423,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U585
0.8344 0.05963 0.005948 0.9 VDD 46.768,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U586
0.8356 0.05915 0.005289 0.9 VDD 41.953,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U587
0.8359 0.05909 0.005051 0.9 VDD 39.883,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U588
0.8358 0.05915 0.005074 0.9 VDD 40.873,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U589
0.835 0.05911 0.005927 0.9 VDD 41.233,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U590
0.8358 0.05912 0.005089 0.9 VDD 41.548,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U591
0.8342 0.06061 0.005148 0.9 VDD 68.773,175.056 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U592
0.8327 0.06133 0.005926 0.9 VDD 68.323,177.936 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U593
0.8343 0.06061 0.005131 0.9 VDD 68.863,174.480 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U594
0.8355 0.06027 0.004182 0.9 VDD 62.653,176.208 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U595
0.8338 0.06106 0.005107 0.9 VDD 68.458,175.632 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U596
0.8362 0.05924 0.004518 0.9 VDD 64.093,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U597
0.8331 0.06238 0.004529 0.9 VDD 63.103,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U598
0.833 0.06121 0.005795 0.9 VDD 62.383,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U599
0.8326 0.06141 0.006003 0.9 VDD 63.328,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U601
0.8355 0.06051 0.003957 0.9 VDD 63.283,182.544 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U602
0.8354 0.06044 0.004125 0.9 VDD 63.913,180.816 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U603
0.8357 0.06032 0.003976 0.9 VDD 63.103,180.816 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U604
0.8349 0.06049 0.004614 0.9 VDD 66.523,181.968 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U605
0.8356 0.06024 0.004133 0.9 VDD 63.958,181.392 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U606
0.8357 0.06008 0.004226 0.9 VDD 62.923,176.784 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U607
0.8341 0.06035 0.005502 0.9 VDD 68.233,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U608
0.835 0.0603 0.004654 0.9 VDD 65.263,175.056 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U609
0.835 0.06008 0.004965 0.9 VDD 66.613,173.328 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U610
0.8348 0.06039 0.004781 0.9 VDD 66.118,175.056 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U611
0.8358 0.05836 0.005847 0.9 VDD 51.133,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U612
0.8361 0.05834 0.005568 0.9 VDD 50.053,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U613
0.836 0.05818 0.005862 0.9 VDD 49.783,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U614
0.836 0.05846 0.005582 0.9 VDD 48.253,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U615
0.8356 0.0585 0.00586 0.9 VDD 50.008,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U616
0.8348 0.0588 0.00641 0.9 VDD 48.163,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U617
0.8356 0.0582 0.006199 0.9 VDD 53.383,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U618
0.8365 0.05826 0.005236 0.9 VDD 54.463,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U619
0.8368 0.058 0.005149 0.9 VDD 54.733,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U620
0.8364 0.05831 0.005315 0.9 VDD 52.528,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U621
0.8357 0.05788 0.006381 0.9 VDD 56.533,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U622
0.8363 0.05795 0.005764 0.9 VDD 53.653,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U623
0.8358 0.05778 0.006412 0.9 VDD 54.733,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U624
0.8352 0.05805 0.006793 0.9 VDD 53.203,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U625
0.8362 0.05799 0.00577 0.9 VDD 53.518,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U626
0.8368 0.05805 0.005123 0.9 VDD 36.463,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U627
0.8365 0.05788 0.005611 0.9 VDD 34.753,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U628
0.8365 0.05819 0.00528 0.9 VDD 37.993,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U629
0.8367 0.05812 0.005203 0.9 VDD 37.228,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U631
0.8408 0.05494 0.004221 0.9 VDD 60.133,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U632
0.8394 0.05586 0.004755 0.9 VDD 59.953,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U633
0.8402 0.05563 0.004186 0.9 VDD 59.053,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U634
0.8392 0.05625 0.004585 0.9 VDD 60.583,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U635
0.8405 0.05496 0.004509 0.9 VDD 60.268,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U636
0.8394 0.0558 0.004822 0.9 VDD 59.053,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U637
0.8395 0.05565 0.004843 0.9 VDD 58.423,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U638
0.8385 0.05646 0.005006 0.9 VDD 58.783,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U639
0.8386 0.05631 0.005124 0.9 VDD 58.063,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U640
0.8389 0.05609 0.005041 0.9 VDD 58.468,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U641
0.8364 0.05808 0.005473 0.9 VDD 57.793,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U642
0.8376 0.05704 0.005394 0.9 VDD 59.143,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U643
0.8377 0.05709 0.005228 0.9 VDD 59.413,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U644
0.8351 0.05953 0.005373 0.9 VDD 59.503,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U645
0.8356 0.05904 0.005408 0.9 VDD 58.918,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U646
0.829 0.06315 0.007804 0.9 VDD 61.123,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U647
0.8278 0.06426 0.007975 0.9 VDD 62.203,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U648
0.8337 0.06104 0.005246 0.9 VDD 60.133,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U649
0.8323 0.0622 0.005545 0.9 VDD 61.348,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U651
0.8384 0.05661 0.004955 0.9 VDD 61.213,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U652
0.8409 0.05442 0.004673 0.9 VDD 46.363,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U653
0.8394 0.05546 0.005114 0.9 VDD 46.003,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U654
0.842 0.0538 0.004195 0.9 VDD 46.363,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U655
0.8373 0.05661 0.006104 0.9 VDD 46.093,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U656
0.8379 0.05546 0.006638 0.9 VDD 46.138,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U657
0.8378 0.05637 0.005822 0.9 VDD 43.663,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U658
0.8397 0.05531 0.004968 0.9 VDD 42.673,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U659
0.8392 0.05582 0.004979 0.9 VDD 42.853,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U660
0.8383 0.05643 0.005249 0.9 VDD 42.943,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U661
0.8397 0.05534 0.005002 0.9 VDD 43.258,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U662
0.8377 0.05683 0.005435 0.9 VDD 42.043,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U663
0.8375 0.057 0.005548 0.9 VDD 43.933,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U664
0.8365 0.05759 0.005929 0.9 VDD 42.493,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U665
0.8374 0.05694 0.005658 0.9 VDD 46.273,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U666
0.8376 0.05689 0.005546 0.9 VDD 43.888,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U667
0.8388 0.05624 0.004988 0.9 VDD 39.793,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U668
0.8384 0.05627 0.00536 0.9 VDD 40.243,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U669
0.8378 0.05689 0.005263 0.9 VDD 39.793,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U670
0.8387 0.05628 0.005043 0.9 VDD 40.378,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U672
0.8385 0.05561 0.005902 0.9 VDD 66.613,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U673
0.8378 0.05659 0.005565 0.9 VDD 66.433,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U674
0.8389 0.05549 0.005616 0.9 VDD 65.173,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U675
0.8366 0.05732 0.006067 0.9 VDD 65.893,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U676
0.8363 0.05749 0.00617 0.9 VDD 66.568,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U677
0.8368 0.05725 0.005941 0.9 VDD 65.083,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U678
0.838 0.05637 0.005607 0.9 VDD 64.093,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U679
0.8371 0.0571 0.005835 0.9 VDD 64.273,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U680
0.8353 0.05857 0.006155 0.9 VDD 64.183,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U681
0.8381 0.05643 0.005424 0.9 VDD 64.768,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U682
0.8314 0.05813 0.01051 0.9 VDD 66.613,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U683
0.8198 0.06741 0.01281 0.9 VDD 67.783,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U684
0.8287 0.06438 0.006931 0.9 VDD 65.983,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U685
0.8311 0.0582 0.01074 0.9 VDD 67.198,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U686
0.8174 0.06666 0.01593 0.9 VDD 69.943,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U687
0.8191 0.06744 0.0135 0.9 VDD 69.313,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U688
0.8197 0.06662 0.01367 0.9 VDD 72.013,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U689
0.8192 0.06746 0.01334 0.9 VDD 68.728,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U691
0.8342 0.06065 0.005187 0.9 VDD 69.403,174.480 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U692
0.8337 0.06115 0.00511 0.9 VDD 69.223,176.208 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U693
0.834 0.06059 0.005401 0.9 VDD 70.483,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U694
0.8355 0.06004 0.004417 0.9 VDD 62.923,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U695
0.8341 0.06054 0.005364 0.9 VDD 69.808,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U696
0.8289 0.06338 0.007683 0.9 VDD 71.653,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U697
0.8299 0.06258 0.007504 0.9 VDD 70.663,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U698
0.8305 0.06235 0.007182 0.9 VDD 68.953,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U699
0.8308 0.0626 0.006619 0.9 VDD 70.798,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U701
0.8347 0.06067 0.004591 0.9 VDD 65.353,176.208 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U702
0.8349 0.0604 0.004668 0.9 VDD 65.893,176.784 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U703
0.8349 0.06057 0.004488 0.9 VDD 64.633,176.208 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U704
0.8347 0.06048 0.004793 0.9 VDD 66.793,176.784 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U705
0.8352 0.05978 0.004977 0.9 VDD 62.293,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U706
0.8338 0.06024 0.005948 0.9 VDD 66.793,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U707
0.8349 0.06022 0.004851 0.9 VDD 64.183,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U708
0.8345 0.06022 0.005258 0.9 VDD 66.613,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U709
0.8365 0.05976 0.003772 0.9 VDD 59.593,175.632 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U710
0.8362 0.06002 0.003742 0.9 VDD 60.223,177.936 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U711
0.8366 0.05939 0.003963 0.9 VDD 59.323,173.904 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U712
0.8365 0.05964 0.003844 0.9 VDD 58.963,175.632 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U713
0.8365 0.05967 0.003789 0.9 VDD 60.088,175.056 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U714
0.8372 0.05889 0.003917 0.9 VDD 59.773,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U715
0.8343 0.06157 0.004159 0.9 VDD 61.033,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U716
0.8354 0.06001 0.004577 0.9 VDD 58.333,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U717
0.8337 0.06144 0.004841 0.9 VDD 60.808,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U719
0.8368 0.06005 0.003128 0.9 VDD 60.493,183.120 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U720
0.837 0.05969 0.003355 0.9 VDD 59.413,181.392 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U722
0.8369 0.05973 0.003363 0.9 VDD 59.323,180.816 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U723
0.8374 0.05945 0.003106 0.9 VDD 60.313,183.696 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U724
0.8369 0.05986 0.003249 0.9 VDD 59.368,182.544 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U725
0.8368 0.05937 0.003799 0.9 VDD 57.793,177.360 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U726
0.8362 0.05957 0.00418 0.9 VDD 60.673,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U727
0.8366 0.05949 0.003906 0.9 VDD 60.223,173.904 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U728
0.8363 0.05963 0.004116 0.9 VDD 61.123,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U729
0.8365 0.05953 0.003994 0.9 VDD 60.538,173.328 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U730
0.8379 0.05916 0.002899 0.9 VDD 55.183,184.272 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U731
0.8365 0.05929 0.004229 0.9 VDD 55.453,178.512 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U732
0.8372 0.0594 0.003394 0.9 VDD 57.343,181.968 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U733
0.8371 0.05922 0.003731 0.9 VDD 55.273,180.240 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U734
0.8372 0.05925 0.003513 0.9 VDD 55.318,181.968 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U735
0.837 0.05932 0.003631 0.9 VDD 56.893,180.240 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U736
0.8366 0.05936 0.003991 0.9 VDD 57.073,179.088 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U737
0.8369 0.05919 0.003883 0.9 VDD 56.713,177.360 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U738
0.8367 0.05928 0.00405 0.9 VDD 57.073,175.632 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U739
0.8368 0.05939 0.003859 0.9 VDD 57.028,177.936 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U740
0.8368 0.05897 0.004239 0.9 VDD 56.803,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U741
0.8368 0.05885 0.004379 0.9 VDD 56.083,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U742
0.8362 0.05884 0.00498 0.9 VDD 56.173,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U743
0.8362 0.05909 0.004747 0.9 VDD 55.543,173.904 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U744
0.8366 0.05891 0.004447 0.9 VDD 55.498,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U745
0.8361 0.05904 0.004865 0.9 VDD 56.623,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U746
0.8373 0.05838 0.004325 0.9 VDD 56.803,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U747
0.8373 0.05829 0.004455 0.9 VDD 55.813,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U748
0.8357 0.05877 0.005534 0.9 VDD 55.678,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U750
0.8359 0.05892 0.005137 0.9 VDD 55.543,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U751
0.8366 0.05917 0.00421 0.9 VDD 55.183,176.208 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U752
0.8368 0.05919 0.004024 0.9 VDD 54.733,177.360 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U753
0.8363 0.05901 0.00466 0.9 VDD 55.993,174.480 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U754
0.8367 0.05911 0.004177 0.9 VDD 55.723,175.632 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U755
0.8368 0.05904 0.004173 0.9 VDD 55.768,175.056 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U756
0.8368 0.05818 0.004992 0.9 VDD 55.993,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U757
0.8366 0.05905 0.004335 0.9 VDD 56.713,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U758
0.8362 0.05876 0.005039 0.9 VDD 55.543,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U759
0.8366 0.05885 0.004522 0.9 VDD 55.138,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U761
0.8374 0.05942 0.00323 0.9 VDD 56.983,183.120 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U762
0.8372 0.05923 0.003613 0.9 VDD 55.543,181.392 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U763
0.8372 0.05931 0.003543 0.9 VDD 56.803,180.816 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U764
0.8375 0.05916 0.003323 0.9 VDD 55.273,183.696 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U765
0.8372 0.05929 0.003518 0.9 VDD 55.228,182.544 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U766
0.8367 0.0592 0.004053 0.9 VDD 56.803,176.784 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U767
0.8363 0.05913 0.004609 0.9 VDD 57.613,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U768
0.8364 0.05909 0.004466 0.9 VDD 56.983,173.904 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U769
0.8367 0.05906 0.004229 0.9 VDD 57.343,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U770
0.8367 0.05905 0.004253 0.9 VDD 56.668,173.328 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U771
0.8364 0.05919 0.004409 0.9 VDD 55.138,173.328 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U772
0.8347 0.05965 0.00568 0.9 VDD 51.133,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U773
0.8359 0.0586 0.005453 0.9 VDD 50.143,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U774
0.8356 0.05855 0.005813 0.9 VDD 50.053,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U775
0.8357 0.05876 0.005527 0.9 VDD 48.613,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U776
0.836 0.05852 0.005436 0.9 VDD 50.458,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U777
0.8354 0.05865 0.005943 0.9 VDD 47.893,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U778
0.8362 0.05846 0.005379 0.9 VDD 51.493,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U779
0.8362 0.05835 0.00541 0.9 VDD 53.203,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U780
0.8365 0.05823 0.005273 0.9 VDD 53.113,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U781
0.8361 0.05841 0.005526 0.9 VDD 52.348,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U782
0.8354 0.05794 0.006623 0.9 VDD 54.643,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U783
0.8352 0.05805 0.006751 0.9 VDD 53.563,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U784
0.8364 0.05806 0.005501 0.9 VDD 54.193,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U785
0.8357 0.05811 0.006199 0.9 VDD 53.383,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U786
0.8364 0.05812 0.005524 0.9 VDD 53.248,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U787
0.8364 0.0581 0.005546 0.9 VDD 36.193,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U788
0.8367 0.05799 0.005315 0.9 VDD 34.573,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U789
0.8352 0.05896 0.005828 0.9 VDD 38.353,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U790
0.8355 0.05884 0.005624 0.9 VDD 36.778,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U792
0.8352 0.05845 0.006324 0.9 VDD 51.403,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U793
0.8358 0.05867 0.005487 0.9 VDD 49.513,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U794
0.8356 0.05816 0.006248 0.9 VDD 52.663,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U795
0.8364 0.05836 0.00528 0.9 VDD 53.023,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U796
0.8363 0.05839 0.005355 0.9 VDD 51.898,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U797
0.8353 0.05893 0.005759 0.9 VDD 37.813,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U798
0.836 0.05865 0.005328 0.9 VDD 34.663,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U799
0.8361 0.05876 0.005102 0.9 VDD 35.833,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U800
0.836 0.05881 0.005161 0.9 VDD 36.418,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U802
0.8345 0.05979 0.005747 0.9 VDD 50.593,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U803
0.8358 0.05865 0.005558 0.9 VDD 47.893,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U804
0.8354 0.05862 0.005942 0.9 VDD 48.433,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U805
0.8349 0.05952 0.005612 0.9 VDD 51.673,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U806
0.8358 0.0585 0.005719 0.9 VDD 50.818,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U807
0.8357 0.05895 0.005336 0.9 VDD 53.743,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U808
0.8358 0.05806 0.006142 0.9 VDD 54.193,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U809
0.8359 0.05799 0.006096 0.9 VDD 54.823,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U810
0.8354 0.0579 0.006687 0.9 VDD 54.103,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U811
0.8357 0.05812 0.006158 0.9 VDD 53.968,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U812
0.8358 0.05962 0.004613 0.9 VDD 49.513,175.056 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U813
0.836 0.05948 0.004524 0.9 VDD 50.143,176.784 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U814
0.8348 0.05956 0.005614 0.9 VDD 50.503,174.480 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U815
0.8361 0.05947 0.004431 0.9 VDD 52.663,175.632 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U816
0.8357 0.05971 0.004575 0.9 VDD 50.278,175.632 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U817
0.8365 0.05867 0.004801 0.9 VDD 52.123,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U818
0.8359 0.05933 0.004771 0.9 VDD 52.843,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U819
0.8351 0.05928 0.005669 0.9 VDD 51.313,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U820
0.8356 0.05955 0.004879 0.9 VDD 51.718,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U822
0.8368 0.05937 0.003815 0.9 VDD 50.413,180.816 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U823
0.8363 0.05976 0.003925 0.9 VDD 50.953,179.664 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U824
0.8369 0.0593 0.003837 0.9 VDD 53.293,180.240 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U825
0.8374 0.05919 0.003457 0.9 VDD 51.133,183.696 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U826
0.8367 0.05935 0.003914 0.9 VDD 51.268,180.240 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U827
0.8363 0.05931 0.004381 0.9 VDD 52.933,176.784 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U828
0.835 0.05936 0.005642 0.9 VDD 53.383,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U829
0.8349 0.05983 0.0053 0.9 VDD 52.483,173.904 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U830
0.8362 0.05921 0.004615 0.9 VDD 52.753,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U831
0.8356 0.05979 0.004625 0.9 VDD 52.618,173.328 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U832
0.8351 0.06018 0.004746 0.9 VDD 50.908,173.328 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U833
0.8379 0.05918 0.002901 0.9 VDD 52.483,184.272 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U834
0.8363 0.05944 0.004263 0.9 VDD 50.863,177.360 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U835
0.8368 0.05947 0.003768 0.9 VDD 51.853,181.392 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U836
0.8368 0.05933 0.003877 0.9 VDD 52.303,180.240 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U837
0.8369 0.05933 0.003757 0.9 VDD 52.168,180.816 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U838
0.8368 0.05943 0.003798 0.9 VDD 54.103,179.664 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U839
0.8364 0.05933 0.004303 0.9 VDD 54.913,179.088 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U840
0.8366 0.05928 0.004105 0.9 VDD 53.473,177.360 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U842
0.8364 0.05927 0.0043 0.9 VDD 54.373,175.632 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U843
0.8365 0.05947 0.004051 0.9 VDD 54.328,177.936 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U844
0.8363 0.05914 0.004565 0.9 VDD 53.383,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U845
0.8362 0.05913 0.004659 0.9 VDD 53.473,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U846
0.8353 0.05923 0.005496 0.9 VDD 54.013,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U847
0.8345 0.06005 0.005461 0.9 VDD 51.493,173.904 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U848
0.8361 0.0593 0.004637 0.9 VDD 53.698,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U849
0.8354 0.05914 0.005493 0.9 VDD 52.573,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U850
0.8362 0.05914 0.004676 0.9 VDD 53.743,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U851
0.8368 0.05851 0.004676 0.9 VDD 53.743,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U852
0.8356 0.05903 0.005354 0.9 VDD 53.518,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U854
0.8358 0.05966 0.004546 0.9 VDD 50.863,175.632 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U855
0.8364 0.05938 0.004205 0.9 VDD 51.853,177.360 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U856
0.8352 0.05944 0.005358 0.9 VDD 52.123,174.480 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U857
0.8363 0.05937 0.004366 0.9 VDD 53.563,175.632 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U858
0.836 0.05955 0.004484 0.9 VDD 51.898,175.632 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U859
0.8368 0.05854 0.00469 0.9 VDD 53.473,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U860
0.8357 0.05903 0.005238 0.9 VDD 54.283,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U861
0.8353 0.05929 0.005427 0.9 VDD 53.023,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U862
0.8355 0.05917 0.00534 0.9 VDD 53.608,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U864
0.8369 0.05948 0.003665 0.9 VDD 51.763,182.544 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U865
0.8369 0.0594 0.003724 0.9 VDD 53.113,181.392 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U866
0.8371 0.05927 0.003677 0.9 VDD 54.193,180.816 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U867
0.8374 0.05918 0.003405 0.9 VDD 53.293,183.696 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U868
0.837 0.0594 0.003601 0.9 VDD 53.518,182.544 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U869
0.8367 0.05924 0.004071 0.9 VDD 54.013,177.360 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U870
0.8353 0.0593 0.005412 0.9 VDD 54.373,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U871
0.8356 0.0594 0.004985 0.9 VDD 54.283,173.904 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U872
0.8365 0.05904 0.004479 0.9 VDD 54.373,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U873
0.8361 0.05939 0.004483 0.9 VDD 54.328,173.328 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U874
0.8351 0.05967 0.005186 0.9 VDD 53.158,173.904 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U875
0.837 0.05955 0.003473 0.9 VDD 48.523,183.120 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U876
0.8359 0.05955 0.004577 0.9 VDD 48.523,176.784 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U877
0.8366 0.0594 0.003979 0.9 VDD 49.063,180.240 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U878
0.8348 0.06025 0.00492 0.9 VDD 48.793,178.512 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U879
0.8351 0.05994 0.004923 0.9 VDD 48.748,179.088 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U880
0.8358 0.05964 0.004609 0.9 VDD 45.283,176.784 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U881
0.8358 0.05964 0.004574 0.9 VDD 43.303,176.784 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U882
0.8352 0.06008 0.00474 0.9 VDD 42.763,175.632 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U883
0.8319 0.06163 0.006476 0.9 VDD 42.673,173.904 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U884
0.8354 0.06007 0.004575 0.9 VDD 43.348,176.208 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U885
0.8352 0.05975 0.005076 0.9 VDD 41.053,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U886
0.8345 0.06038 0.00513 0.9 VDD 43.303,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U887
0.8331 0.06077 0.006088 0.9 VDD 40.153,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U888
0.8352 0.05968 0.005144 0.9 VDD 45.553,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U889
0.8345 0.06036 0.005119 0.9 VDD 42.718,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U890
0.8338 0.06044 0.005764 0.9 VDD 36.013,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U891
0.8344 0.06008 0.005486 0.9 VDD 36.373,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U892
0.8342 0.06017 0.005638 0.9 VDD 38.173,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U893
0.834 0.06007 0.005922 0.9 VDD 37.138,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U895
0.8343 0.05859 0.007071 0.9 VDD 46.993,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U896
0.8344 0.05851 0.007086 0.9 VDD 47.263,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U897
0.8359 0.05821 0.005859 0.9 VDD 48.253,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U898
0.8359 0.05853 0.005578 0.9 VDD 46.813,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U899
0.8344 0.05853 0.007053 0.9 VDD 46.678,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U900
0.836 0.05841 0.00556 0.9 VDD 45.553,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U901
0.8359 0.05862 0.005513 0.9 VDD 43.663,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U902
0.8353 0.05839 0.006277 0.9 VDD 43.303,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U903
0.8361 0.05838 0.005481 0.9 VDD 42.853,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U904
0.8361 0.05839 0.005514 0.9 VDD 43.708,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U905
0.8356 0.05833 0.006073 0.9 VDD 40.603,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U906
0.8354 0.05838 0.006244 0.9 VDD 42.763,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U907
0.8361 0.05856 0.005348 0.9 VDD 40.423,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U908
0.836 0.05841 0.005552 0.9 VDD 45.013,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U909
0.8359 0.05861 0.005462 0.9 VDD 42.448,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U910
0.8367 0.05832 0.005009 0.9 VDD 36.103,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U911
0.837 0.05818 0.004856 0.9 VDD 34.573,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U912
0.8366 0.05823 0.005208 0.9 VDD 38.353,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U913
0.8366 0.05837 0.005073 0.9 VDD 36.778,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U915
0.8185 0.06881 0.0127 0.9 VDD 68.503,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U916
0.8202 0.06765 0.01213 0.9 VDD 67.423,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U917
0.8266 0.06087 0.01258 0.9 VDD 69.313,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U918
0.8298 0.06214 0.008103 0.9 VDD 62.383,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U919
0.8359 0.0596 0.004533 0.9 VDD 57.973,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U920
0.837 0.05888 0.0041 0.9 VDD 59.683,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U922
0.8351 0.05904 0.005829 0.9 VDD 57.793,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U923
0.8286 0.06465 0.006749 0.9 VDD 65.803,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U925
0.8229 0.06682 0.01023 0.9 VDD 65.353,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U926
0.8218 0.0674 0.01084 0.9 VDD 65.083,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U927
0.8245 0.06482 0.0107 0.9 VDD 66.163,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U928
0.8289 0.06411 0.006961 0.9 VDD 62.833,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U929
0.8276 0.06543 0.006987 0.9 VDD 67.963,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U930
0.8228 0.0674 0.009819 0.9 VDD 65.083,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U931
0.8284 0.06068 0.01093 0.9 VDD 66.523,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U932
0.8202 0.06808 0.01172 0.9 VDD 66.658,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U933
0.8382 0.05631 0.00545 0.9 VDD 49.783,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U934
0.8389 0.05592 0.005157 0.9 VDD 48.793,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U935
0.8382 0.05638 0.005437 0.9 VDD 47.443,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U936
0.8374 0.05691 0.005721 0.9 VDD 49.063,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U937
0.8382 0.05633 0.005454 0.9 VDD 49.108,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U938
0.8382 0.05676 0.005058 0.9 VDD 37.633,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U939
0.839 0.05625 0.004731 0.9 VDD 34.753,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U940
0.8385 0.05648 0.004999 0.9 VDD 37.048,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U942
0.841 0.05451 0.004479 0.9 VDD 49.873,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U943
0.8417 0.05396 0.004324 0.9 VDD 49.513,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U944
0.838 0.05634 0.005612 0.9 VDD 48.883,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U945
0.8364 0.05763 0.006 0.9 VDD 48.343,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U946
0.8374 0.05694 0.00569 0.9 VDD 48.478,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U947
0.8382 0.05637 0.005453 0.9 VDD 48.253,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U948
0.8379 0.05673 0.005354 0.9 VDD 61.933,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U949
0.8387 0.05608 0.005241 0.9 VDD 61.663,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U950
0.8355 0.05835 0.006145 0.9 VDD 63.103,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U951
0.8329 0.06141 0.005723 0.9 VDD 61.753,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U952
0.8381 0.05681 0.005127 0.9 VDD 62.428,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U953
0.8221 0.06663 0.01132 0.9 VDD 65.533,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U954
0.8209 0.06701 0.01206 0.9 VDD 66.613,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U955
0.8304 0.06068 0.008882 0.9 VDD 64.813,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U957
0.825 0.06543 0.00957 0.9 VDD 63.778,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U958
0.8402 0.05534 0.004497 0.9 VDD 63.733,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U959
0.8408 0.05482 0.004425 0.9 VDD 62.743,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U960
0.8397 0.05524 0.005087 0.9 VDD 62.743,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U961
0.8403 0.05527 0.004448 0.9 VDD 63.058,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U962
0.8373 0.05724 0.005506 0.9 VDD 62.653,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U963
0.8363 0.0577 0.005991 0.9 VDD 63.283,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U964
0.8358 0.05834 0.005909 0.9 VDD 63.058,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U965
0.8383 0.05637 0.00535 0.9 VDD 64.093,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U966
0.841 0.05452 0.004485 0.9 VDD 50.413,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U967
0.8389 0.05591 0.005155 0.9 VDD 49.513,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U968
0.8417 0.05398 0.004335 0.9 VDD 50.053,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U969
0.8397 0.05552 0.004751 0.9 VDD 49.333,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U970
0.8398 0.05549 0.004756 0.9 VDD 50.008,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U971
0.8382 0.05549 0.0063 0.9 VDD 48.163,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U972
0.8376 0.05551 0.006861 0.9 VDD 48.253,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U973
0.8389 0.05592 0.005152 0.9 VDD 47.893,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U974
0.838 0.05655 0.005439 0.9 VDD 47.533,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U975
0.8377 0.0555 0.006807 0.9 VDD 47.668,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U976
0.8374 0.05694 0.005711 0.9 VDD 48.253,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U977
0.8371 0.05693 0.005997 0.9 VDD 48.433,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U978
0.8364 0.0576 0.005979 0.9 VDD 49.153,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U979
0.8374 0.05693 0.005682 0.9 VDD 49.243,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U980
0.8371 0.05691 0.00598 0.9 VDD 49.108,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U981
0.8385 0.05663 0.004895 0.9 VDD 36.103,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U982
0.8387 0.05652 0.004765 0.9 VDD 35.023,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U983
0.8381 0.0568 0.005119 0.9 VDD 38.263,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U984
0.8386 0.05642 0.004931 0.9 VDD 36.418,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U986
0.8334 0.06009 0.006504 0.9 VDD 49.243,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U987
0.8356 0.05957 0.004861 0.9 VDD 48.163,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U988
0.8346 0.06028 0.005075 0.9 VDD 47.983,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U989
0.8348 0.06019 0.005044 0.9 VDD 48.568,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U990
0.8324 0.06092 0.006667 0.9 VDD 45.013,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U991
0.8326 0.06088 0.006561 0.9 VDD 43.033,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U992
0.8328 0.06088 0.00633 0.9 VDD 42.943,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U993
0.8328 0.06087 0.006286 0.9 VDD 42.403,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U994
0.8327 0.0609 0.006386 0.9 VDD 43.708,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U995
0.834 0.06024 0.005796 0.9 VDD 41.053,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U996
0.8344 0.05975 0.005875 0.9 VDD 43.033,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U997
0.834 0.06024 0.005758 0.9 VDD 40.243,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U998
0.8326 0.06092 0.006462 0.9 VDD 44.923,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U999
0.8339 0.06024 0.005871 0.9 VDD 42.898,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1000
0.836 0.059 0.005008 0.9 VDD 35.923,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1001
0.8357 0.0591 0.005172 0.9 VDD 38.263,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1002
0.8358 0.05906 0.005098 0.9 VDD 37.138,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1004
0.8413 0.05425 0.004477 0.9 VDD 53.113,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1005
0.8395 0.05539 0.005081 0.9 VDD 53.833,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1006
0.8416 0.05404 0.004357 0.9 VDD 53.023,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1007
0.8402 0.05513 0.004696 0.9 VDD 53.743,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1008
0.839 0.05512 0.005841 0.9 VDD 53.833,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1009
0.8378 0.05542 0.006806 0.9 VDD 53.113,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1010
0.8388 0.05577 0.005471 0.9 VDD 53.293,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1011
0.8381 0.05636 0.005571 0.9 VDD 53.113,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1012
0.8375 0.05676 0.0057 0.9 VDD 52.213,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1013
0.8375 0.0567 0.005803 0.9 VDD 53.203,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1014
0.8368 0.05739 0.005838 0.9 VDD 52.573,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1015
0.8376 0.05676 0.005674 0.9 VDD 53.293,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1016
0.8369 0.05763 0.005425 0.9 VDD 36.553,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1017
0.8374 0.05743 0.005151 0.9 VDD 34.663,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1018
0.8365 0.05783 0.005687 0.9 VDD 38.623,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1019
0.8368 0.05954 0.003683 0.9 VDD 46.363,182.544 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1021
0.836 0.05961 0.004372 0.9 VDD 46.363,177.360 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1022
0.8368 0.05939 0.003834 0.9 VDD 46.093,180.816 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1023
0.8349 0.06003 0.005026 0.9 VDD 47.443,179.088 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1024
0.8348 0.0601 0.005112 0.9 VDD 46.318,179.088 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1025
0.8348 0.06084 0.004319 0.9 VDD 42.493,177.936 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1026
0.8337 0.05981 0.006495 0.9 VDD 42.403,174.480 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1027
0.836 0.05964 0.004335 0.9 VDD 43.168,177.360 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1028
0.8333 0.06186 0.004843 0.9 VDD 40.873,173.328 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1029
0.8351 0.05974 0.005125 0.9 VDD 43.033,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1030
0.8347 0.06029 0.005061 0.9 VDD 40.603,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1031
0.8339 0.06121 0.004903 0.9 VDD 45.643,173.328 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1032
0.8354 0.05974 0.004897 0.9 VDD 42.898,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1033
0.8353 0.05997 0.00475 0.9 VDD 35.743,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1034
0.8348 0.05959 0.005659 0.9 VDD 36.463,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1035
0.8336 0.06061 0.005842 0.9 VDD 37.903,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1036
0.8415 0.05417 0.004381 0.9 VDD 46.453,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1038
0.839 0.05591 0.005108 0.9 VDD 45.823,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1039
0.8417 0.05412 0.004152 0.9 VDD 45.643,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1040
0.8374 0.05654 0.006028 0.9 VDD 45.373,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1041
0.8368 0.05657 0.006583 0.9 VDD 45.688,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1042
0.8384 0.05534 0.006263 0.9 VDD 43.303,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1043
0.8387 0.05584 0.005431 0.9 VDD 43.303,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1044
0.8382 0.05649 0.005335 0.9 VDD 44.383,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1045
0.8383 0.05538 0.006359 0.9 VDD 43.978,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1046
0.8376 0.05687 0.005507 0.9 VDD 43.213,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1047
0.837 0.057 0.005999 0.9 VDD 44.743,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1048
0.8359 0.05783 0.006228 0.9 VDD 44.473,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1049
0.8373 0.05698 0.00567 0.9 VDD 46.633,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1050
0.8374 0.057 0.00558 0.9 VDD 44.518,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1051
0.8391 0.05609 0.004794 0.9 VDD 37.813,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1052
0.8386 0.05616 0.005222 0.9 VDD 38.713,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1053
0.8379 0.05685 0.005196 0.9 VDD 39.073,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1054
0.8349 0.05803 0.007072 0.9 VDD 51.403,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1056
0.8359 0.05779 0.006349 0.9 VDD 49.243,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1057
0.8356 0.0581 0.006317 0.9 VDD 49.783,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1058
0.8356 0.05814 0.006309 0.9 VDD 48.613,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1059
0.8359 0.05778 0.006316 0.9 VDD 49.558,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1060
0.8348 0.05843 0.006756 0.9 VDD 45.193,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1061
0.8354 0.05807 0.006501 0.9 VDD 42.763,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1062
0.835 0.05842 0.006591 0.9 VDD 43.573,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1063
0.8351 0.0584 0.006521 0.9 VDD 42.943,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1064
0.8353 0.0581 0.006576 0.9 VDD 43.438,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1065
0.836 0.058 0.005964 0.9 VDD 41.323,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1066
0.8361 0.05781 0.006125 0.9 VDD 43.483,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1067
0.8358 0.05797 0.006255 0.9 VDD 40.693,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1068
0.8359 0.05784 0.006269 0.9 VDD 45.193,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1069
0.8358 0.05809 0.006111 0.9 VDD 43.258,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1070
0.8365 0.05793 0.005598 0.9 VDD 36.373,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1071
0.837 0.05772 0.005313 0.9 VDD 34.663,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1072
0.836 0.05811 0.005889 0.9 VDD 38.173,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1073
0.8365 0.05773 0.005795 0.9 VDD 37.588,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1075
0.8381 0.05638 0.005556 0.9 VDD 45.913,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1076
0.8395 0.05544 0.005097 0.9 VDD 45.463,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1077
0.8386 0.05589 0.005508 0.9 VDD 44.743,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1078
0.8374 0.057 0.005611 0.9 VDD 45.103,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1079
0.8386 0.0559 0.005534 0.9 VDD 45.328,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1080
0.8382 0.05664 0.005188 0.9 VDD 38.983,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1081
0.839 0.05613 0.004849 0.9 VDD 38.353,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1082
0.8392 0.05595 0.004803 0.9 VDD 37.903,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1084
0.8391 0.056 0.004862 0.9 VDD 38.488,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1085
0.8417 0.05415 0.004185 0.9 VDD 46.183,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1086
0.8421 0.05373 0.00413 0.9 VDD 45.283,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1087
0.839 0.05521 0.005776 0.9 VDD 43.303,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1088
0.841 0.05435 0.004604 0.9 VDD 44.923,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1089
0.8417 0.05404 0.004278 0.9 VDD 44.338,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1090
0.8383 0.05629 0.005394 0.9 VDD 42.673,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1091
0.8363 0.05766 0.00599 0.9 VDD 44.383,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1092
0.8375 0.05699 0.005517 0.9 VDD 43.393,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1093
0.8375 0.05689 0.005582 0.9 VDD 43.663,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1094
0.8375 0.0569 0.005609 0.9 VDD 44.248,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1095
0.8391 0.05588 0.005062 0.9 VDD 44.383,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1096
0.8388 0.05629 0.004924 0.9 VDD 59.503,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1097
0.8392 0.05589 0.004931 0.9 VDD 60.223,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1098
0.8384 0.05656 0.005048 0.9 VDD 59.233,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1099
0.8342 0.06044 0.005339 0.9 VDD 60.583,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1100
0.8384 0.05672 0.00492 0.9 VDD 59.998,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1101
0.8253 0.06467 0.01006 0.9 VDD 62.743,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1103
0.8315 0.06124 0.007235 0.9 VDD 60.763,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1105
0.8329 0.06156 0.005568 0.9 VDD 59.728,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1106
0.8413 0.0545 0.004234 0.9 VDD 59.233,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1107
0.8414 0.0544 0.004221 0.9 VDD 58.333,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1108
0.8407 0.05476 0.00449 0.9 VDD 58.603,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1109
0.841 0.05476 0.004275 0.9 VDD 58.558,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1110
0.8389 0.05593 0.005125 0.9 VDD 57.703,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1111
0.8378 0.05685 0.005388 0.9 VDD 58.063,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1112
0.8378 0.05671 0.005504 0.9 VDD 57.253,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1113
0.838 0.05682 0.005132 0.9 VDD 57.928,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1114
0.8384 0.05653 0.005101 0.9 VDD 60.763,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1115
0.8371 0.05732 0.005537 0.9 VDD 66.073,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1116
0.8376 0.05655 0.005855 0.9 VDD 65.983,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1117
0.8364 0.05761 0.005991 0.9 VDD 65.083,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1118
0.8284 0.06455 0.007059 0.9 VDD 66.523,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1119
0.8365 0.05732 0.006178 0.9 VDD 66.118,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1120
0.819 0.06717 0.01381 0.9 VDD 70.483,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1121
0.819 0.06737 0.01367 0.9 VDD 69.898,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1123
0.8398 0.05554 0.004614 0.9 VDD 65.803,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1124
0.8391 0.05542 0.005485 0.9 VDD 64.543,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1125
0.837 0.05731 0.005644 0.9 VDD 65.308,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1126
0.8361 0.05758 0.00628 0.9 VDD 64.813,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1127
0.8316 0.05807 0.01031 0.9 VDD 66.073,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1128
0.8357 0.05776 0.006533 0.9 VDD 66.208,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1129
0.8358 0.05785 0.006306 0.9 VDD 66.883,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1130
0.8374 0.05919 0.003453 0.9 VDD 46.453,183.696 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1131
0.8358 0.05961 0.004609 0.9 VDD 46.363,176.784 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1132
0.8366 0.0594 0.003997 0.9 VDD 46.813,180.240 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1133
0.8346 0.06038 0.005012 0.9 VDD 47.623,178.512 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1134
0.8344 0.06048 0.005092 0.9 VDD 46.588,178.512 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1135
0.8339 0.06079 0.005323 0.9 VDD 43.123,178.512 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1136
0.8348 0.06089 0.004304 0.9 VDD 41.863,177.936 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1137
0.8358 0.05963 0.004545 0.9 VDD 42.403,176.784 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1138
0.8355 0.05981 0.004734 0.9 VDD 42.313,175.056 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1139
0.8361 0.05963 0.004316 0.9 VDD 42.358,177.360 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1140
0.8354 0.05975 0.004827 0.9 VDD 40.333,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1141
0.8351 0.05974 0.005112 0.9 VDD 42.403,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1142
0.8329 0.06079 0.006347 0.9 VDD 40.603,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1143
0.8354 0.05967 0.004903 0.9 VDD 45.643,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1144
0.8342 0.05999 0.005777 0.9 VDD 36.103,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1145
0.835 0.05951 0.005492 0.9 VDD 35.203,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1146
0.8334 0.06065 0.005908 0.9 VDD 38.443,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1147
0.8349 0.06017 0.004959 0.9 VDD 38.578,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1149
0.8335 0.06166 0.004886 0.9 VDD 42.448,173.328 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1150
0.838 0.05655 0.005421 0.9 VDD 46.723,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1151
0.839 0.05591 0.005126 0.9 VDD 46.453,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1152
0.8383 0.05638 0.00537 0.9 VDD 45.193,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1153
0.837 0.05699 0.006018 0.9 VDD 45.733,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1154
0.8382 0.05638 0.005395 0.9 VDD 45.868,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1155
0.8384 0.05653 0.005058 0.9 VDD 37.633,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1156
0.8392 0.05588 0.004881 0.9 VDD 35.743,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1157
0.8393 0.0559 0.004748 0.9 VDD 37.363,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1158
0.8392 0.05603 0.004734 0.9 VDD 37.228,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1159
0.8413 0.05425 0.004449 0.9 VDD 48.433,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1160
0.8418 0.05391 0.004289 0.9 VDD 48.253,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1161
0.841 0.05438 0.004638 0.9 VDD 45.553,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1162
0.8416 0.05411 0.004333 0.9 VDD 45.418,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1163
0.8388 0.0558 0.005372 0.9 VDD 42.313,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1164
0.8364 0.05756 0.00602 0.9 VDD 41.683,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1165
0.8375 0.05699 0.00548 0.9 VDD 42.763,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1166
0.8377 0.05684 0.005498 0.9 VDD 42.133,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1167
0.8384 0.0564 0.005208 0.9 VDD 42.358,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1168
0.8383 0.05636 0.005322 0.9 VDD 44.113,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1169
0.8351 0.05813 0.006722 0.9 VDD 51.133,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1170
0.8351 0.0582 0.006744 0.9 VDD 48.703,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1171
0.835 0.05825 0.006744 0.9 VDD 49.783,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1172
0.8351 0.05821 0.006739 0.9 VDD 48.163,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1173
0.835 0.05829 0.006746 0.9 VDD 49.198,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1174
0.8357 0.05856 0.005765 0.9 VDD 44.923,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1175
0.8358 0.05852 0.005685 0.9 VDD 43.393,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1176
0.8347 0.05851 0.006796 0.9 VDD 43.213,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1177
0.8348 0.05849 0.006744 0.9 VDD 42.673,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1178
0.8359 0.05849 0.005651 0.9 VDD 42.808,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1179
0.8364 0.0581 0.005526 0.9 VDD 40.873,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1180
0.8353 0.05815 0.006547 0.9 VDD 42.763,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1181
0.8356 0.05808 0.00635 0.9 VDD 40.423,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1182
0.8361 0.05819 0.005748 0.9 VDD 44.563,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1183
0.8353 0.05817 0.006584 0.9 VDD 43.348,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1184
0.8371 0.05784 0.005104 0.9 VDD 36.283,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1185
0.8375 0.05765 0.004864 0.9 VDD 34.213,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1186
0.8368 0.05796 0.005271 0.9 VDD 37.903,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1187
0.837 0.05788 0.005166 0.9 VDD 36.868,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1189
0.8268 0.06458 0.008629 0.9 VDD 66.253,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1190
0.8255 0.06509 0.009422 0.9 VDD 68.323,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1191
0.8273 0.06425 0.008415 0.9 VDD 65.713,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1192
0.8237 0.06496 0.01133 0.9 VDD 67.693,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1193
0.8258 0.06497 0.009201 0.9 VDD 67.738,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1194
0.8287 0.06472 0.006577 0.9 VDD 64.003,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1195
0.8309 0.06298 0.006092 0.9 VDD 63.013,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1196
0.834 0.06125 0.004767 0.9 VDD 60.403,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1197
0.8359 0.05952 0.004538 0.9 VDD 64.273,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1198
0.8294 0.06343 0.007197 0.9 VDD 66.253,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1199
0.8294 0.06327 0.007335 0.9 VDD 67.693,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1200
0.8305 0.06321 0.006318 0.9 VDD 68.143,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1201
0.8264 0.06609 0.007483 0.9 VDD 69.583,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1202
0.8294 0.06319 0.007385 0.9 VDD 68.278,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1203
0.8295 0.06299 0.007502 0.9 VDD 69.853,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1204
0.8306 0.06294 0.006459 0.9 VDD 70.213,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1205
0.8266 0.06575 0.007639 0.9 VDD 71.923,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1206
0.8295 0.06291 0.007542 0.9 VDD 70.438,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1208
0.8346 0.05949 0.005937 0.9 VDD 48.883,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1209
0.8359 0.05898 0.005154 0.9 VDD 47.803,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1210
0.8341 0.05944 0.006426 0.9 VDD 49.513,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1211
0.8345 0.05959 0.005945 0.9 VDD 47.443,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1212
0.8345 0.05955 0.005942 0.9 VDD 48.118,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1213
0.8339 0.0602 0.005938 0.9 VDD 45.283,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1214
0.8339 0.06023 0.00589 0.9 VDD 43.483,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1215
0.8356 0.05914 0.005288 0.9 VDD 42.853,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1216
0.8358 0.05915 0.005098 0.9 VDD 42.043,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1217
0.8345 0.06023 0.005282 0.9 VDD 43.618,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1218
0.834 0.0601 0.005914 0.9 VDD 41.053,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1219
0.8358 0.05913 0.005114 0.9 VDD 43.033,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1220
0.8358 0.0591 0.005066 0.9 VDD 40.513,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1221
0.8358 0.05909 0.005106 0.9 VDD 45.193,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1222
0.8358 0.05912 0.005105 0.9 VDD 42.448,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1223
0.8358 0.05888 0.005331 0.9 VDD 35.473,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1224
0.8359 0.05884 0.005258 0.9 VDD 34.933,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1225
0.8353 0.05904 0.005686 0.9 VDD 38.443,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1226
0.8356 0.05895 0.005475 0.9 VDD 36.598,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1228
0.8411 0.05448 0.004437 0.9 VDD 47.983,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1229
0.8389 0.05592 0.005142 0.9 VDD 47.173,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1230
0.8418 0.05393 0.004305 0.9 VDD 48.793,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1231
0.8399 0.05541 0.004677 0.9 VDD 46.453,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1232
0.8399 0.05544 0.004701 0.9 VDD 47.038,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1233
0.8389 0.05525 0.005856 0.9 VDD 43.933,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1234
0.8386 0.05529 0.006146 0.9 VDD 42.493,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1235
0.8391 0.05585 0.005025 0.9 VDD 43.663,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1236
0.8383 0.05646 0.005285 0.9 VDD 43.483,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1237
0.8374 0.05633 0.00627 0.9 VDD 43.348,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1238
0.8377 0.05686 0.005474 0.9 VDD 42.673,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1239
0.837 0.057 0.005986 0.9 VDD 44.203,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1240
0.8362 0.05777 0.006078 0.9 VDD 42.403,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1241
0.8374 0.05694 0.005675 0.9 VDD 46.813,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1242
0.8375 0.05691 0.005575 0.9 VDD 44.428,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1243
0.8395 0.0559 0.004595 0.9 VDD 35.923,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1244
0.8386 0.05641 0.004948 0.9 VDD 36.283,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1245
0.8383 0.05658 0.00511 0.9 VDD 38.173,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1246
0.8394 0.05597 0.004668 0.9 VDD 36.598,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1248
0.8388 0.05604 0.005196 0.9 VDD 56.893,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1249
0.8387 0.05545 0.005895 0.9 VDD 57.073,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1250
0.8386 0.05616 0.005259 0.9 VDD 55.813,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1251
0.8384 0.05643 0.005199 0.9 VDD 56.848,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1252
0.8361 0.05766 0.0062 0.9 VDD 54.373,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1253
0.8367 0.05733 0.006007 0.9 VDD 55.723,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1254
0.8362 0.05751 0.00633 0.9 VDD 56.263,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1256
0.8365 0.05739 0.006097 0.9 VDD 56.128,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1257
0.8414 0.05418 0.004381 0.9 VDD 56.443,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1258
0.8416 0.05404 0.004334 0.9 VDD 54.913,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1259
0.8394 0.05498 0.005637 0.9 VDD 55.003,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1260
0.8409 0.05446 0.004604 0.9 VDD 56.263,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1261
0.8409 0.05446 0.004653 0.9 VDD 55.048,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1262
0.8394 0.05561 0.004977 0.9 VDD 56.173,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1263
0.8376 0.05664 0.005744 0.9 VDD 54.103,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1264
0.8378 0.0566 0.005625 0.9 VDD 54.733,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1265
0.8378 0.05669 0.005504 0.9 VDD 54.463,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1266
0.8383 0.05623 0.005476 0.9 VDD 54.958,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1267
0.8327 0.0616 0.005725 0.9 VDD 59.143,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1268
0.8301 0.06367 0.006256 0.9 VDD 60.853,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1269
0.8366 0.05783 0.005611 0.9 VDD 56.353,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1270
0.8362 0.05883 0.004969 0.9 VDD 56.713,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1271
0.835 0.05937 0.005656 0.9 VDD 59.278,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1272
0.8345 0.05975 0.005761 0.9 VDD 58.153,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1273
0.8328 0.06012 0.007106 0.9 VDD 62.203,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1274
0.8358 0.05834 0.005847 0.9 VDD 58.243,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1275
0.8355 0.05899 0.005492 0.9 VDD 59.638,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1277
0.8342 0.05983 0.005985 0.9 VDD 61.393,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1278
0.8288 0.06452 0.006709 0.9 VDD 61.033,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1279
0.8332 0.06149 0.005275 0.9 VDD 59.053,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1280
0.8318 0.0618 0.00642 0.9 VDD 60.763,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1281
0.8329 0.06128 0.005824 0.9 VDD 60.178,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1282
0.8362 0.05899 0.004847 0.9 VDD 57.073,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1283
0.8359 0.0575 0.006575 0.9 VDD 55.183,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1284
0.8341 0.0606 0.005346 0.9 VDD 57.793,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1285
0.8356 0.05841 0.006021 0.9 VDD 56.983,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1286
0.8356 0.05886 0.005523 0.9 VDD 57.478,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1287
0.8337 0.06072 0.005545 0.9 VDD 59.548,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1288
0.8385 0.05591 0.005562 0.9 VDD 46.093,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1289
0.838 0.05544 0.006555 0.9 VDD 45.463,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1290
0.8374 0.05692 0.005633 0.9 VDD 44.923,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1291
0.8386 0.05587 0.005482 0.9 VDD 44.203,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1292
0.839 0.05589 0.005085 0.9 VDD 45.058,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1293
0.8377 0.05693 0.005323 0.9 VDD 40.513,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1294
0.8383 0.05631 0.005403 0.9 VDD 40.783,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1295
0.8389 0.05609 0.004971 0.9 VDD 39.613,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1296
0.8385 0.05618 0.005272 0.9 VDD 40.828,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1298
0.8418 0.05374 0.004481 0.9 VDD 45.463,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1299
0.8401 0.05532 0.004604 0.9 VDD 44.923,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1300
0.8379 0.05631 0.005753 0.9 VDD 43.123,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1301
0.8412 0.05441 0.004369 0.9 VDD 46.183,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1302
0.8413 0.05434 0.004306 0.9 VDD 44.878,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1303
0.8393 0.0558 0.004935 0.9 VDD 42.133,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1304
0.8365 0.05757 0.005899 0.9 VDD 41.863,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1305
0.8381 0.05639 0.005492 0.9 VDD 42.043,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1306
0.8376 0.05698 0.005441 0.9 VDD 42.133,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1307
0.8385 0.05627 0.005195 0.9 VDD 42.178,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1308
0.8381 0.05541 0.00646 0.9 VDD 44.698,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1309
0.8363 0.05817 0.005542 0.9 VDD 52.213,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1310
0.8361 0.05835 0.005575 0.9 VDD 49.243,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1311
0.8361 0.05806 0.005807 0.9 VDD 52.663,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1312
0.8366 0.05826 0.005178 0.9 VDD 54.373,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1313
0.8362 0.05821 0.005545 0.9 VDD 51.988,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1314
0.8357 0.05818 0.006143 0.9 VDD 37.903,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1315
0.8362 0.05819 0.005595 0.9 VDD 34.663,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1316
0.8361 0.05802 0.005863 0.9 VDD 36.193,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1317
0.8358 0.05835 0.005901 0.9 VDD 36.418,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1319
0.836 0.05816 0.005856 0.9 VDD 50.413,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1320
0.8352 0.05839 0.006412 0.9 VDD 47.803,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1321
0.8348 0.05875 0.006407 0.9 VDD 48.703,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1322
0.8357 0.05843 0.005854 0.9 VDD 50.593,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1323
0.8361 0.0583 0.005565 0.9 VDD 50.368,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1324
0.8361 0.05867 0.005198 0.9 VDD 54.733,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1325
0.8365 0.05776 0.005707 0.9 VDD 54.823,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1326
0.8359 0.0581 0.005985 0.9 VDD 56.173,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1327
0.8359 0.05762 0.006498 0.9 VDD 55.633,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1328
0.8366 0.05796 0.005456 0.9 VDD 55.498,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1329
0.8362 0.05827 0.005558 0.9 VDD 50.998,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1330
0.8355 0.05978 0.004729 0.9 VDD 46.093,175.056 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1331
0.8355 0.05993 0.004598 0.9 VDD 47.443,176.208 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1332
0.8354 0.0597 0.004908 0.9 VDD 44.923,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1333
0.8355 0.05981 0.004743 0.9 VDD 44.563,175.056 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1334
0.8355 0.05979 0.004737 0.9 VDD 45.328,175.056 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1335
0.8346 0.05963 0.005762 0.9 VDD 37.273,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1336
0.8351 0.05953 0.005399 0.9 VDD 35.473,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1337
0.8356 0.05961 0.004791 0.9 VDD 36.283,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1338
0.833 0.06232 0.004636 0.9 VDD 36.598,173.328 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1340
0.8366 0.05939 0.003986 0.9 VDD 45.823,180.240 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1341
0.8342 0.06058 0.005174 0.9 VDD 45.463,178.512 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1342
0.8367 0.05934 0.003926 0.9 VDD 43.123,180.240 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1344
0.8371 0.05952 0.003429 0.9 VDD 45.193,183.120 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1345
0.8368 0.05937 0.003794 0.9 VDD 44.338,180.816 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1346
0.8359 0.05962 0.004515 0.9 VDD 41.503,176.784 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1347
0.833 0.06076 0.00629 0.9 VDD 40.063,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1348
0.8336 0.0598 0.006599 0.9 VDD 40.783,174.480 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1349
0.8354 0.05974 0.004864 0.9 VDD 41.593,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1351
0.8336 0.05981 0.006552 0.9 VDD 41.548,174.480 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1352
0.8339 0.0598 0.006306 0.9 VDD 44.878,174.480 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1353
0.8354 0.0587 0.005914 0.9 VDD 45.823,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1354
0.8337 0.06021 0.006134 0.9 VDD 47.533,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1355
0.8357 0.05871 0.005611 0.9 VDD 44.743,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1356
0.8354 0.05872 0.005852 0.9 VDD 44.023,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1357
0.8354 0.05871 0.00589 0.9 VDD 44.968,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1358
0.8359 0.05861 0.005471 0.9 VDD 38.083,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1359
0.8354 0.05954 0.005105 0.9 VDD 34.663,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1360
0.8362 0.0585 0.00526 0.9 VDD 36.013,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1361
0.835 0.05974 0.005294 0.9 VDD 36.328,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1363
0.8361 0.05889 0.00497 0.9 VDD 49.333,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1364
0.8348 0.05904 0.006131 0.9 VDD 46.903,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1365
0.8348 0.05906 0.006125 0.9 VDD 46.273,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1366
0.8362 0.05888 0.004935 0.9 VDD 50.053,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1367
0.8359 0.05904 0.005069 0.9 VDD 46.948,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1368
0.8341 0.06015 0.00575 0.9 VDD 42.043,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1369
0.8343 0.06005 0.005631 0.9 VDD 40.063,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1370
0.8342 0.06008 0.005674 0.9 VDD 40.693,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1371
0.8356 0.05871 0.005721 0.9 VDD 41.503,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1372
0.8342 0.06012 0.005713 0.9 VDD 41.368,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1373
0.8339 0.06024 0.005895 0.9 VDD 45.103,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1374
0.8356 0.05971 0.004692 0.9 VDD 47.713,175.056 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1375
0.8344 0.05967 0.005885 0.9 VDD 48.613,174.480 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1376
0.8352 0.0597 0.005145 0.9 VDD 44.923,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1377
0.8338 0.05981 0.006354 0.9 VDD 44.293,174.480 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1378
0.8347 0.06015 0.005125 0.9 VDD 37.543,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1379
0.835 0.06003 0.004979 0.9 VDD 35.563,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1380
0.8339 0.06047 0.005647 0.9 VDD 36.373,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1381
0.8336 0.06052 0.005885 0.9 VDD 36.868,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1383
0.8361 0.05991 0.003977 0.9 VDD 49.153,179.664 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1384
0.8351 0.06056 0.004372 0.9 VDD 45.733,177.936 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1385
0.835 0.06065 0.004365 0.9 VDD 44.743,177.936 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1386
0.8367 0.0596 0.003713 0.9 VDD 48.523,181.968 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1387
0.8352 0.06045 0.004372 0.9 VDD 46.903,177.936 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1388
0.8352 0.06008 0.004725 0.9 VDD 41.683,175.632 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1389
0.8342 0.05973 0.006105 0.9 VDD 40.333,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1390
0.8315 0.06187 0.006599 0.9 VDD 40.783,173.904 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1391
0.8352 0.05974 0.005096 0.9 VDD 41.683,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1392
0.8316 0.0618 0.006564 0.9 VDD 41.368,173.904 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1393
0.8359 0.05784 0.006277 0.9 VDD 46.813,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1394
0.8358 0.05781 0.006352 0.9 VDD 48.703,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1395
0.8359 0.05784 0.006227 0.9 VDD 45.463,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1396
0.8349 0.05843 0.006669 0.9 VDD 44.293,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1397
0.8359 0.05784 0.00626 0.9 VDD 46.228,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1398
0.8363 0.05779 0.005889 0.9 VDD 38.173,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1399
0.8372 0.05744 0.005328 0.9 VDD 34.753,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1400
0.8367 0.05785 0.005493 0.9 VDD 35.743,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1401
0.8366 0.05767 0.005694 0.9 VDD 36.958,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1403
0.8349 0.0581 0.007033 0.9 VDD 49.783,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1404
0.8349 0.05815 0.006916 0.9 VDD 47.263,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1405
0.8357 0.05814 0.006195 0.9 VDD 44.743,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1406
0.8357 0.05804 0.006311 0.9 VDD 51.313,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1407
0.8356 0.05815 0.006283 0.9 VDD 47.038,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1408
0.8352 0.05839 0.00646 0.9 VDD 42.403,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1409
0.8355 0.0583 0.006231 0.9 VDD 40.513,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1410
0.8356 0.05801 0.006356 0.9 VDD 41.503,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1411
0.8362 0.05775 0.006009 0.9 VDD 41.863,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1412
0.836 0.05803 0.006013 0.9 VDD 41.908,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1413
0.8351 0.05821 0.006711 0.9 VDD 46.453,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1414
0.8351 0.05821 0.006732 0.9 VDD 47.623,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1415
0.8352 0.05819 0.006652 0.9 VDD 44.653,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1416
0.8346 0.05853 0.006853 0.9 VDD 43.843,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1417
0.836 0.05821 0.005806 0.9 VDD 45.868,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1418
0.8359 0.05797 0.006084 0.9 VDD 38.083,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1419
0.8368 0.0577 0.005546 0.9 VDD 34.663,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1420
0.8372 0.0578 0.005047 0.9 VDD 35.743,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1421
0.8363 0.05784 0.005816 0.9 VDD 36.238,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1423
0.8347 0.05825 0.007033 0.9 VDD 49.783,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1424
0.8351 0.05821 0.006723 0.9 VDD 47.083,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1425
0.836 0.0582 0.005782 0.9 VDD 45.283,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1426
0.8352 0.05811 0.006708 0.9 VDD 51.673,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1427
0.8349 0.05837 0.006731 0.9 VDD 47.578,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1428
0.8362 0.05814 0.005616 0.9 VDD 42.223,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1429
0.8364 0.05808 0.005487 0.9 VDD 40.333,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1430
0.8361 0.05841 0.005538 0.9 VDD 41.053,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1431
0.8363 0.05812 0.00557 0.9 VDD 41.503,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1432
0.8355 0.0581 0.006407 0.9 VDD 41.008,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1433
0.8249 0.06531 0.00981 0.9 VDD 69.403,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1434
0.8252 0.0652 0.009625 0.9 VDD 68.863,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1435
0.8242 0.066 0.009785 0.9 VDD 70.213,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1436
0.8349 0.05937 0.00571 0.9 VDD 63.013,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1437
0.825 0.06577 0.00927 0.9 VDD 67.918,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1438
0.8297 0.06272 0.007628 0.9 VDD 71.743,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1439
0.8337 0.05985 0.006495 0.9 VDD 70.933,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1440
0.8305 0.06313 0.006366 0.9 VDD 68.773,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1441
0.8296 0.06282 0.007584 0.9 VDD 71.068,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1443
0.8267 0.06507 0.008234 0.9 VDD 65.263,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1444
0.8275 0.0653 0.007179 0.9 VDD 66.073,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1445
0.8277 0.06515 0.007123 0.9 VDD 65.533,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1446
0.8257 0.06549 0.00884 0.9 VDD 66.793,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1447
0.8273 0.06545 0.007239 0.9 VDD 66.658,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1448
0.8348 0.05944 0.005804 0.9 VDD 63.553,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1449
0.8305 0.06328 0.006272 0.9 VDD 67.603,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1450
0.8306 0.06342 0.005941 0.9 VDD 64.543,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1451
0.8294 0.06333 0.007286 0.9 VDD 67.153,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1452
0.8304 0.06335 0.006221 0.9 VDD 67.018,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1453
0.8393 0.05537 0.005369 0.9 VDD 64.003,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1454
0.8388 0.05613 0.00507 0.9 VDD 62.023,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1455
0.8409 0.05474 0.004351 0.9 VDD 61.753,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1456
0.8383 0.05672 0.004964 0.9 VDD 62.203,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1457
0.8404 0.05517 0.004382 0.9 VDD 62.158,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1458
0.8382 0.05628 0.005493 0.9 VDD 63.283,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1459
0.8375 0.05711 0.005354 0.9 VDD 61.933,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1460
0.836 0.05822 0.005774 0.9 VDD 62.473,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1461
0.8386 0.05624 0.005202 0.9 VDD 62.968,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1462
0.8291 0.06264 0.008232 0.9 VDD 63.373,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1463
0.8347 0.05762 0.007723 0.9 VDD 62.743,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1464
0.8316 0.06276 0.005684 0.9 VDD 61.933,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1465
0.832 0.06126 0.006773 0.9 VDD 61.573,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1466
0.8304 0.06204 0.00754 0.9 VDD 62.518,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1467
0.8227 0.06457 0.01269 0.9 VDD 64.993,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1468
0.8204 0.06712 0.01247 0.9 VDD 67.243,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1469
0.8215 0.06682 0.01171 0.9 VDD 66.073,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1470
0.8351 0.05815 0.006704 0.9 VDD 66.838,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1472
0.8412 0.05443 0.004403 0.9 VDD 55.903,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1473
0.8393 0.05576 0.00494 0.9 VDD 56.893,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1474
0.8416 0.05414 0.004309 0.9 VDD 56.083,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1475
0.8404 0.05503 0.004588 0.9 VDD 56.623,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1476
0.8405 0.05488 0.004624 0.9 VDD 55.768,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1477
0.8397 0.05486 0.005473 0.9 VDD 55.903,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1478
0.8384 0.0553 0.006268 0.9 VDD 55.813,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1479
0.8391 0.0556 0.005297 0.9 VDD 55.813,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1480
0.8387 0.05598 0.005317 0.9 VDD 54.643,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1481
0.8396 0.05534 0.005033 0.9 VDD 55.048,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1482
0.8377 0.05664 0.005609 0.9 VDD 55.093,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1483
0.8379 0.0565 0.005573 0.9 VDD 55.903,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1484
0.837 0.05724 0.005731 0.9 VDD 54.283,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1485
0.838 0.0566 0.005437 0.9 VDD 55.633,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1486
0.8378 0.05659 0.005579 0.9 VDD 55.768,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1487
0.8364 0.05743 0.006134 0.9 VDD 55.543,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1488
0.8369 0.05708 0.005998 0.9 VDD 55.813,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1489
0.8363 0.0575 0.006218 0.9 VDD 54.013,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1490
0.8368 0.05715 0.00606 0.9 VDD 55.138,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1492
0.8305 0.06315 0.006318 0.9 VDD 62.653,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1493
0.8349 0.05954 0.005538 0.9 VDD 60.043,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1494
0.8338 0.05998 0.006241 0.9 VDD 62.113,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1495
0.8295 0.06378 0.006693 0.9 VDD 60.943,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1496
0.8334 0.06128 0.005352 0.9 VDD 60.178,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1497
0.8311 0.06351 0.005365 0.9 VDD 59.953,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1498
0.8341 0.06005 0.005866 0.9 VDD 57.433,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1499
0.8358 0.05939 0.004818 0.9 VDD 57.253,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1500
0.8348 0.05942 0.005774 0.9 VDD 58.333,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1501
0.8332 0.0615 0.005314 0.9 VDD 58.378,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1502
0.8349 0.0593 0.005841 0.9 VDD 57.973,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1503
0.8364 0.05754 0.006102 0.9 VDD 56.533,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1504
0.8356 0.05768 0.00675 0.9 VDD 54.373,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1505
0.8352 0.0585 0.006255 0.9 VDD 57.433,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1506
0.836 0.0582 0.005849 0.9 VDD 57.928,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1507
0.8345 0.05984 0.005641 0.9 VDD 59.053,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1508
0.8301 0.06262 0.007294 0.9 VDD 62.473,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1509
0.8333 0.06089 0.005853 0.9 VDD 59.143,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1510
0.8341 0.0611 0.0048 0.9 VDD 67.513,182.544 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1512
0.8338 0.06135 0.00484 0.9 VDD 68.503,178.512 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1513
0.836 0.06014 0.003901 0.9 VDD 63.013,181.968 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1514
0.8346 0.06097 0.004438 0.9 VDD 67.963,180.240 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1515
0.8346 0.06062 0.004822 0.9 VDD 68.008,181.392 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1516
0.8358 0.06027 0.003895 0.9 VDD 63.373,179.664 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1517
0.8348 0.06056 0.004596 0.9 VDD 63.193,177.936 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1518
0.8357 0.05999 0.004314 0.9 VDD 62.203,177.360 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1519
0.8357 0.06005 0.004284 0.9 VDD 62.923,175.056 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1520
0.8353 0.06011 0.004584 0.9 VDD 63.148,177.360 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1521
0.8351 0.06004 0.004892 0.9 VDD 66.073,173.328 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1522
0.8343 0.06048 0.005251 0.9 VDD 68.863,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1523
0.834 0.06039 0.005588 0.9 VDD 68.863,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1524
0.8346 0.06023 0.00515 0.9 VDD 69.043,173.904 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1525
0.8346 0.0602 0.005202 0.9 VDD 68.458,173.328 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1526
0.8334 0.06111 0.005506 0.9 VDD 61.843,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1527
0.8328 0.06251 0.004673 0.9 VDD 64.003,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1528
0.836 0.05927 0.004742 0.9 VDD 64.453,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1529
0.8313 0.06253 0.00618 0.9 VDD 64.138,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1531
0.835 0.06066 0.004382 0.9 VDD 67.423,179.664 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1532
0.8352 0.0604 0.004418 0.9 VDD 65.533,181.968 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1533
0.8349 0.06056 0.004569 0.9 VDD 66.253,179.088 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1534
0.8343 0.06109 0.004608 0.9 VDD 66.568,178.512 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1535
0.8344 0.06072 0.004876 0.9 VDD 64.183,177.936 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1536
0.8351 0.06044 0.004414 0.9 VDD 63.733,175.632 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1537
0.8363 0.05962 0.004102 0.9 VDD 61.393,173.904 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1538
0.8358 0.0598 0.004395 0.9 VDD 63.193,173.904 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1539
0.8353 0.06019 0.004479 0.9 VDD 64.138,175.056 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1540
0.8352 0.06009 0.004715 0.9 VDD 64.813,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1541
0.8344 0.06057 0.005018 0.9 VDD 66.973,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1542
0.8343 0.06008 0.005606 0.9 VDD 65.083,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1543
0.835 0.0601 0.004915 0.9 VDD 66.973,173.904 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1544
0.8348 0.06025 0.004942 0.9 VDD 66.388,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1545
0.8319 0.06174 0.006384 0.9 VDD 65.083,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1546
0.832 0.06291 0.00511 0.9 VDD 67.063,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1547
0.8356 0.05938 0.005001 0.9 VDD 66.253,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1548
0.8322 0.0628 0.004995 0.9 VDD 66.208,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1550
0.8343 0.06088 0.004818 0.9 VDD 66.973,176.208 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1551
0.8339 0.06109 0.005044 0.9 VDD 68.683,176.208 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1552
0.8346 0.06069 0.004694 0.9 VDD 65.533,175.632 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1553
0.8345 0.06058 0.004964 0.9 VDD 68.053,176.784 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1554
0.834 0.06099 0.005025 0.9 VDD 67.828,175.632 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1555
0.8353 0.06027 0.004475 0.9 VDD 64.543,176.784 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1556
0.8355 0.05995 0.004532 0.9 VDD 63.643,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1557
0.836 0.05984 0.004193 0.9 VDD 61.573,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1558
0.8354 0.05991 0.004707 0.9 VDD 63.373,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1559
0.8351 0.06012 0.004731 0.9 VDD 63.508,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1560
0.8345 0.06042 0.005115 0.9 VDD 65.713,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1561
0.8341 0.06073 0.00521 0.9 VDD 68.593,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1562
0.8337 0.06028 0.00605 0.9 VDD 67.333,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1563
0.8344 0.06025 0.005316 0.9 VDD 69.403,173.328 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1564
0.834 0.0606 0.005364 0.9 VDD 67.288,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1565
0.8312 0.0624 0.00639 0.9 VDD 69.313,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1566
0.8301 0.06251 0.007405 0.9 VDD 70.123,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1567
0.8309 0.06342 0.005658 0.9 VDD 72.013,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1568
0.831 0.06249 0.006496 0.9 VDD 69.988,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1570
0.8376 0.05944 0.002923 0.9 VDD 60.223,184.272 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1571
0.8364 0.05998 0.003579 0.9 VDD 60.043,178.512 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1572
0.8366 0.05992 0.003494 0.9 VDD 61.123,181.968 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1573
0.8368 0.05982 0.003413 0.9 VDD 59.953,179.664 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1574
0.8368 0.05983 0.003406 0.9 VDD 59.908,180.240 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1575
0.8369 0.05963 0.003496 0.9 VDD 58.693,180.240 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1576
0.8366 0.05965 0.003701 0.9 VDD 58.873,179.088 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1577
0.8368 0.05951 0.003728 0.9 VDD 58.693,177.360 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1578
0.8366 0.05952 0.003916 0.9 VDD 58.333,175.632 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1579
0.8365 0.05973 0.003724 0.9 VDD 58.738,177.936 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1580
0.8366 0.05946 0.003914 0.9 VDD 59.953,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1581
0.8367 0.05929 0.00404 0.9 VDD 58.783,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1582
0.8364 0.0593 0.004295 0.9 VDD 58.783,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1583
0.8367 0.05936 0.003972 0.9 VDD 59.053,173.328 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1584
0.8366 0.05936 0.004034 0.9 VDD 58.828,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1585
0.8353 0.06017 0.004516 0.9 VDD 58.963,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1586
0.8371 0.05888 0.004038 0.9 VDD 60.403,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1587
0.8373 0.05867 0.004079 0.9 VDD 58.783,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1588
0.836 0.0595 0.004544 0.9 VDD 49.603,176.784 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1590
0.8367 0.05938 0.003955 0.9 VDD 50.053,180.240 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1591
0.8351 0.06008 0.004809 0.9 VDD 50.143,178.512 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1592
0.8354 0.05983 0.004812 0.9 VDD 50.098,179.088 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1593
0.8365 0.05966 0.003887 0.9 VDD 52.033,179.664 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1594
0.8359 0.0596 0.004484 0.9 VDD 53.473,178.512 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1595
0.8365 0.05935 0.004172 0.9 VDD 52.393,177.360 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1596
0.8362 0.05938 0.004424 0.9 VDD 52.753,175.056 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1597
0.836 0.05983 0.004197 0.9 VDD 51.988,177.936 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1598
0.8358 0.05948 0.004728 0.9 VDD 52.753,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1599
0.8358 0.05935 0.004857 0.9 VDD 51.313,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1600
0.8348 0.05946 0.005762 0.9 VDD 52.843,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1601
0.8341 0.06027 0.005614 0.9 VDD 50.503,173.904 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1602
0.8355 0.05966 0.004815 0.9 VDD 51.808,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1603
0.8352 0.05922 0.005595 0.9 VDD 51.853,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1604
0.8357 0.05944 0.004823 0.9 VDD 52.303,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1605
0.8364 0.05872 0.00484 0.9 VDD 51.583,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1606
0.8346 0.05925 0.006184 0.9 VDD 51.628,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1608
0.8361 0.05892 0.004966 0.9 VDD 49.423,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1609
0.8349 0.059 0.006136 0.9 VDD 47.893,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1610
0.836 0.0589 0.005082 0.9 VDD 49.063,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1611
0.836 0.059 0.005041 0.9 VDD 47.713,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1612
0.836 0.05896 0.005003 0.9 VDD 48.658,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1613
0.8337 0.06024 0.006111 0.9 VDD 45.373,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1614
0.8337 0.06021 0.006059 0.9 VDD 43.663,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1615
0.8355 0.05872 0.005812 0.9 VDD 43.213,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1616
0.8355 0.05872 0.005774 0.9 VDD 42.493,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1617
0.834 0.06018 0.005795 0.9 VDD 42.898,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1618
0.8358 0.0587 0.005513 0.9 VDD 40.873,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1619
0.8357 0.05872 0.005578 0.9 VDD 42.493,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1620
0.8358 0.05869 0.005477 0.9 VDD 40.243,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1621
0.8353 0.05905 0.005612 0.9 VDD 44.833,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1622
0.8353 0.0591 0.005577 0.9 VDD 42.448,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1623
0.8364 0.05851 0.005138 0.9 VDD 36.193,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1624
0.8365 0.05841 0.005105 0.9 VDD 34.663,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1625
0.836 0.05862 0.005348 0.9 VDD 38.443,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1626
0.8481 0.04942 0.002468 0.9 VDD 98.698,122.640 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_RC_8_0
0.8482 0.04936 0.002401 0.9 VDD 98.203,122.640 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_RC_7_0
0.8466 0.04982 0.003558 0.9 VDD 104.998,120.912 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_RC_2_0
0.8473 0.04976 0.002956 0.9 VDD 102.748,122.640 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC971_n51
0.8479 0.04944 0.002623 0.9 VDD 98.788,121.488 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC955_n105
0.847 0.04887 0.004077 0.9 VDD 100.318,118.032 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC943_n161
0.8481 0.04935 0.002533 0.9 VDD 98.248,121.488 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC927_alu_operator_ex_5
0.8478 0.04911 0.003139 0.9 VDD 102.298,123.792 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC926_instr_rdata_id_14
0.8478 0.04859 0.003618 0.9 VDD 99.058,118.032 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC873_n99
0.8474 0.04947 0.003175 0.9 VDD 102.298,120.912 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC864_n119
0.8471 0.05063 0.002238 0.9 VDD 104.638,125.520 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC853_n20
0.8471 0.0491 0.003773 0.9 VDD 104.908,124.368 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC852_n20
0.8487 0.04851 0.002822 0.9 VDD 98.698,118.608 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC837_n132
0.8464 0.04972 0.003863 0.9 VDD 102.928,119.760 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC836_n179
0.846 0.04941 0.004557 0.9 VDD 101.668,117.456 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC835_n164
0.8454 0.04973 0.004895 0.9 VDD 103.018,116.880 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC629_instr_rdata_id_31
0.8469 0.04979 0.003268 0.9 VDD 103.288,123.216 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC623_n81
0.8477 0.04958 0.002676 0.9 VDD 100.318,122.640 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC616_instr_rdata_id_12
0.8472 0.04994 0.002856 0.9 VDD 101.848,122.064 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC599_n177
0.8463 0.04977 0.003966 0.9 VDD 104.548,118.608 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC597_instr_rdata_id_30
0.8474 0.0497 0.002866 0.9 VDD 101.938,122.640 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC592_n89
0.8476 0.04906 0.003334 0.9 VDD 103.828,123.792 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC569_n140
0.8471 0.04987 0.003039 0.9 VDD 101.398,121.488 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC561_n123
0.8459 0.05008 0.004048 0.9 VDD 104.998,119.184 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC550_n16
0.8474 0.05047 0.002174 0.9 VDD 102.118,125.520 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC482_data_misaligned
0.8488 0.04868 0.002562 0.9 VDD 97.078,120.336 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC451_multdiv_signed_mode_ex_1
0.8472 0.0507 0.00214 0.9 VDD 101.218,126.096 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_DBTC17_imm_b_mux_sel_2
0.8456 0.05063 0.003742 0.9 VDD 104.683,124.944 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U3
0.8471 0.05 0.002897 0.9 VDD 102.208,122.064 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U4
0.8484 0.04929 0.002356 0.9 VDD 97.888,122.064 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U5
0.8443 0.05035 0.005374 0.9 VDD 105.133,116.304 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U6
0.8485 0.04923 0.002313 0.9 VDD 97.078,123.216 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U7
0.8461 0.04988 0.004043 0.9 VDD 103.828,119.760 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U8
0.8466 0.04975 0.003698 0.9 VDD 103.108,119.184 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U10
0.8463 0.04988 0.003832 0.9 VDD 103.828,119.184 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U11
0.8461 0.05049 0.003412 0.9 VDD 102.478,124.944 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U12
0.8479 0.04914 0.00297 0.9 VDD 101.038,123.792 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U13
0.8458 0.04949 0.004684 0.9 VDD 102.028,117.456 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U14
0.8469 0.05085 0.002204 0.9 VDD 103.108,126.096 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U15
0.8472 0.05055 0.002208 0.9 VDD 103.288,125.520 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U16
0.8465 0.05018 0.003335 0.9 VDD 103.378,121.488 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U17
0.8475 0.04967 0.002815 0.9 VDD 101.488,122.640 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U18
0.848 0.04898 0.002995 0.9 VDD 98.923,120.336 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U19
0.8479 0.04899 0.003058 0.9 VDD 99.193,119.760 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U20
0.8482 0.04893 0.00286 0.9 VDD 98.878,119.184 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U21
0.8468 0.05016 0.00301 0.9 VDD 103.243,122.064 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U22
0.8473 0.04904 0.003684 0.9 VDD 104.278,124.368 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U23
0.8476 0.04904 0.003386 0.9 VDD 104.278,123.792 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U24
0.8477 0.0491 0.003193 0.9 VDD 102.703,123.792 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U26
0.8462 0.05046 0.003328 0.9 VDD 101.938,124.944 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U27
0.8471 0.04975 0.003175 0.9 VDD 102.568,123.216 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U28
0.8478 0.04912 0.003055 0.9 VDD 99.823,119.184 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U29
0.8459 0.05049 0.003633 0.9 VDD 105.583,121.488 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U30
0.8472 0.04955 0.003256 0.9 VDD 102.838,120.912 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U31
0.8458 0.05002 0.004192 0.9 VDD 104.593,119.760 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U32
0.8472 0.05058 0.00222 0.9 VDD 103.783,125.520 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U34
0.8486 0.04886 0.002518 0.9 VDD 98.158,120.912 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U35
0.846 0.05054 0.003509 0.9 VDD 103.108,124.944 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U36
0.8449 0.04997 0.005155 0.9 VDD 104.053,116.880 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U38
0.8465 0.04966 0.003866 0.9 VDD 104.008,118.608 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U39
0.8477 0.0496 0.002714 0.9 VDD 100.633,122.640 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U40
0.8474 0.05044 0.002159 0.9 VDD 101.668,125.520 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U42
0.8454 0.05227 0.00233 0.9 VDD 102.343,131.280 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U43
0.8475 0.0491 0.003433 0.9 VDD 102.613,124.368 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U44
0.847 0.05081 0.002188 0.9 VDD 102.568,126.096 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U45
0.8476 0.04914 0.003243 0.9 VDD 100.003,120.336 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U46
0.8464 0.05041 0.003227 0.9 VDD 101.308,124.944 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U47
0.8474 0.04973 0.002907 0.9 VDD 102.298,122.640 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U48
0.8469 0.04949 0.003603 0.9 VDD 101.668,119.760 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U49
0.8476 0.04907 0.003301 0.9 VDD 103.558,123.792 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U50
0.8475 0.04976 0.00272 0.9 VDD 100.678,122.064 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U51
0.8477 0.04966 0.002643 0.9 VDD 100.048,122.064 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U52
0.8471 0.04935 0.003546 0.9 VDD 101.398,120.336 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U54
0.8472 0.04982 0.002983 0.9 VDD 101.038,121.488 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U55
0.8488 0.04858 0.002594 0.9 VDD 97.213,119.760 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U56
0.8466 0.05029 0.003098 0.9 VDD 104.098,122.064 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U57
0.8469 0.04971 0.003438 0.9 VDD 104.098,120.912 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U58
0.847 0.04987 0.00315 0.9 VDD 104.638,122.640 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U59
0.8467 0.04986 0.003417 0.9 VDD 104.548,123.216 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U60
0.8453 0.05024 0.004437 0.9 VDD 105.898,119.760 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U62
0.8459 0.04994 0.004113 0.9 VDD 105.358,118.608 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U63
0.8462 0.05035 0.003493 0.9 VDD 104.503,121.488 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U64
0.8464 0.04964 0.00399 0.9 VDD 103.558,120.336 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U65
0.8464 0.05039 0.003167 0.9 VDD 104.818,122.064 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U66
0.8465 0.04907 0.004399 0.9 VDD 101.218,118.032 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U67
0.847 0.04985 0.003112 0.9 VDD 104.233,122.640 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U68
0.8468 0.04983 0.003334 0.9 VDD 103.828,123.216 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U69
0.8458 0.05003 0.004194 0.9 VDD 105.808,118.608 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U70
0.8473 0.04917 0.003534 0.9 VDD 105.628,123.792 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U71
0.8475 0.04919 0.003273 0.9 VDD 100.138,119.760 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U72
0.8469 0.04991 0.003224 0.9 VDD 105.448,122.640 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U73
0.8468 0.05093 0.002229 0.9 VDD 104.188,126.096 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U74
0.8475 0.0504 0.00214 0.9 VDD 101.218,125.520 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U76
0.8445 0.05003 0.005472 0.9 VDD 104.323,117.456 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U77
0.8443 0.05012 0.00561 0.9 VDD 104.728,117.456 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U78
0.8445 0.04985 0.00567 0.9 VDD 104.908,118.032 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U79
0.8463 0.05046 0.003216 0.9 VDD 105.358,122.064 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U82
0.8465 0.05033 0.003129 0.9 VDD 104.413,122.064 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U83
0.8457 0.05057 0.003705 0.9 VDD 106.168,121.488 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U84
0.8456 0.05064 0.003778 0.9 VDD 106.798,121.488 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U85
0.8461 0.0506 0.00331 0.9 VDD 106.438,122.064 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U86
0.8468 0.04993 0.003264 0.9 VDD 105.898,122.640 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U87
0.8454 0.0507 0.003916 0.9 VDD 105.988,124.944 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U88
0.8467 0.04995 0.003307 0.9 VDD 106.393,122.640 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U89
0.8471 0.05067 0.00225 0.9 VDD 105.358,125.520 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U90
0.847 0.0507 0.002259 0.9 VDD 105.988,125.520 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U91
0.8471 0.05068 0.002254 0.9 VDD 105.628,125.520 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U92
0.8456 0.04993 0.004437 0.9 VDD 105.898,120.336 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U93
0.8455 0.05 0.004543 0.9 VDD 106.483,120.336 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U94
0.8463 0.04998 0.003727 0.9 VDD 106.348,120.912 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U96
0.8455 0.05067 0.003846 0.9 VDD 105.448,124.944 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U97
0.8473 0.0507 0.001988 0.9 VDD 105.133,127.824 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U98
0.8471 0.05065 0.002246 0.9 VDD 105.088,125.520 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U101
0.8466 0.05096 0.00246 0.9 VDD 104.773,126.672 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U102
0.8468 0.051 0.002249 0.9 VDD 105.268,126.096 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U103
0.8473 0.0507 0.001987 0.9 VDD 105.988,127.824 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U104
0.8466 0.05094 0.002439 0.9 VDD 104.368,126.672 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U106
0.8468 0.05096 0.00224 0.9 VDD 104.728,126.096 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U107
0.8468 0.05125 0.001987 0.9 VDD 105.718,128.400 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U108
0.846 0.0523 0.001674 0.9 VDD 105.898,130.128 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U109
0.846 0.0523 0.00169 0.9 VDD 105.358,130.128 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U110
0.8459 0.04984 0.004294 0.9 VDD 105.133,120.336 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U111
0.8475 0.04909 0.003447 0.9 VDD 104.818,123.792 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U113
0.8474 0.04912 0.003481 0.9 VDD 105.133,123.792 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U114
0.8472 0.04907 0.003729 0.9 VDD 104.593,124.368 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U115
0.8465 0.04957 0.003882 0.9 VDD 103.018,120.336 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U116
0.8463 0.05028 0.003425 0.9 VDD 104.008,121.488 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U117
0.847 0.04978 0.003234 0.9 VDD 103.018,123.216 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U118
0.8458 0.05058 0.003617 0.9 VDD 103.828,124.944 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U119
0.8472 0.0506 0.002229 0.9 VDD 104.188,125.520 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U120
0.8471 0.04983 0.00308 0.9 VDD 103.918,122.640 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U121
0.8471 0.04961 0.003322 0.9 VDD 103.288,120.912 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U123
0.8466 0.0501 0.003256 0.9 VDD 102.838,121.488 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U124
0.8472 0.04978 0.002995 0.9 VDD 103.108,122.640 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U125
0.8467 0.05088 0.002396 0.9 VDD 103.603,126.672 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U127
0.8469 0.04981 0.003301 0.9 VDD 103.558,123.216 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U128
0.8471 0.04981 0.003043 0.9 VDD 103.558,122.640 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U129
0.8457 0.05061 0.003677 0.9 VDD 104.233,124.944 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U130
0.842 0.05523 0.002767 0.9 VDD 97.978,134.160 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U131
0.8479 0.04923 0.002913 0.9 VDD 100.588,120.912 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U133
0.8478 0.04953 0.00262 0.9 VDD 99.868,122.640 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U135
0.8484 0.04876 0.002796 0.9 VDD 98.068,119.760 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U138
0.8485 0.04859 0.002898 0.9 VDD 99.058,118.608 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U139
0.849 0.04834 0.002671 0.9 VDD 97.978,118.608 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U140
0.8489 0.04872 0.00238 0.9 VDD 97.348,120.912 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U142
0.8469 0.04942 0.00366 0.9 VDD 101.938,120.336 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U143
0.8485 0.0488 0.002743 0.9 VDD 97.843,120.336 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U144
0.8475 0.04911 0.003363 0.9 VDD 102.163,124.368 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U145
0.8472 0.04971 0.003104 0.9 VDD 102.028,123.216 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U148
0.8471 0.05076 0.002166 0.9 VDD 101.893,126.096 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U150
0.8459 0.05056 0.003563 0.9 VDD 103.468,124.944 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U152
0.8473 0.0505 0.002187 0.9 VDD 102.523,125.520 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U153
0.8473 0.04906 0.003617 0.9 VDD 103.828,124.368 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U156
0.8474 0.04907 0.00355 0.9 VDD 103.378,124.368 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U157
0.8477 0.04908 0.003245 0.9 VDD 103.108,123.792 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U158
0.8469 0.04946 0.003681 0.9 VDD 103.018,118.608 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U160
0.8459 0.0493 0.004777 0.9 VDD 102.298,118.032 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U161
0.8468 0.04964 0.003578 0.9 VDD 102.478,119.184 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U163
0.8456 0.0496 0.00484 0.9 VDD 102.478,117.456 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U164
0.8474 0.04921 0.003342 0.9 VDD 100.453,120.336 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U167
0.8473 0.04929 0.003381 0.9 VDD 100.633,119.760 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U169
0.8482 0.04873 0.003027 0.9 VDD 99.688,118.608 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U170
0.8476 0.04867 0.00375 0.9 VDD 99.418,118.032 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U173
0.8473 0.0489 0.003816 0.9 VDD 99.598,117.456 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U174
0.8467 0.04915 0.004174 0.9 VDD 100.588,117.456 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U175
0.8462 0.04919 0.004589 0.9 VDD 101.758,118.032 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U176
0.8467 0.0495 0.003771 0.9 VDD 102.478,120.336 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U179
0.8467 0.0496 0.003734 0.9 VDD 102.298,119.760 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U180
0.8473 0.04877 0.003915 0.9 VDD 99.868,118.032 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U183
0.8462 0.04932 0.00443 0.9 VDD 101.308,117.456 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U185
0.8475 0.04927 0.003199 0.9 VDD 100.543,119.184 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U186
0.8477 0.04913 0.003212 0.9 VDD 99.868,119.760 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U187
0.8473 0.04987 0.002805 0.9 VDD 101.398,122.064 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U189
0.8471 0.04938 0.003488 0.9 VDD 101.128,119.760 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U190
0.847 0.04955 0.003491 0.9 VDD 102.028,119.184 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U191
0.8472 0.04942 0.003352 0.9 VDD 101.308,119.184 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U192
0.8483 0.04902 0.002698 0.9 VDD 99.238,120.912 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U196
0.8482 0.04908 0.002756 0.9 VDD 99.598,120.912 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U197
0.8478 0.04951 0.002683 0.9 VDD 99.148,121.488 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U199
0.8482 0.0494 0.002444 0.9 VDD 98.518,122.064 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U200
0.8476 0.04961 0.002785 0.9 VDD 99.778,121.488 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U201
0.8476 0.04963 0.002762 0.9 VDD 101.038,122.640 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U202
0.8479 0.04954 0.002551 0.9 VDD 99.328,122.064 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U203
0.847 0.04936 0.003595 0.9 VDD 102.568,118.608 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U204
0.8474 0.04919 0.003439 0.9 VDD 101.758,118.608 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U205
0.8476 0.04935 0.003039 0.9 VDD 101.398,120.912 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U206
0.8469 0.04994 0.003107 0.9 VDD 101.848,121.488 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U207
0.8473 0.04967 0.003031 0.9 VDD 101.488,123.216 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U208
0.846 0.05001 0.003966 0.9 VDD 104.548,119.184 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U209
0.8449 0.04968 0.005396 0.9 VDD 104.098,118.032 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U210
0.845 0.04981 0.00515 0.9 VDD 103.378,117.456 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U211
0.8465 0.05103 0.002512 0.9 VDD 105.808,126.672 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U212
0.8465 0.05099 0.002484 0.9 VDD 105.223,126.672 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U213
0.846 0.05041 0.003558 0.9 VDD 104.998,121.488 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U214
0.8468 0.04897 0.004238 0.9 VDD 100.768,118.032 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U215
0.8456 0.04944 0.004995 0.9 VDD 102.928,118.032 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U216
0.8453 0.04955 0.00518 0.9 VDD 103.468,118.032 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U217
0.8462 0.04971 0.004096 0.9 VDD 104.098,120.336 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U218
0.8461 0.04985 0.004032 0.9 VDD 104.908,118.608 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U219
0.846 0.04978 0.0042 0.9 VDD 104.638,120.336 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U220
0.846 0.05238 0.001629 0.9 VDD 107.248,130.704 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/FE_OFC614_branch_taken_ex
0.8376 0.05663 0.005793 0.9 VDD 106.708,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/FE_OFC595_n107
0.8436 0.05295 0.003406 0.9 VDD 105.718,133.584 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/FE_OFC391_is_decoding
0.8354 0.05645 0.008141 0.9 VDD 107.968,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/FE_OFC313_dbg_req
0.8386 0.05601 0.005374 0.9 VDD 113.593,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/clk_gate_ctrl_fsm_cs_reg/latch
0.8376 0.05611 0.006308 0.9 VDD 112.243,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]
0.8356 0.05889 0.005553 0.9 VDD 111.973,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[2]
0.834 0.05865 0.007367 0.9 VDD 112.693,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
0.8376 0.05606 0.006319 0.9 VDD 112.153,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]
0.8445 0.05309 0.002396 0.9 VDD 108.283,131.856 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U3
0.8368 0.05655 0.006682 0.9 VDD 106.708,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U5
0.8468 0.0507 0.002498 0.9 VDD 105.493,127.248 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U7
0.8372 0.05631 0.006508 0.9 VDD 109.588,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U9
0.8436 0.05297 0.003443 0.9 VDD 106.348,133.584 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U12
0.8326 0.06017 0.007266 0.9 VDD 106.303,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U13
0.8315 0.06014 0.008403 0.9 VDD 104.953,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U14
0.8311 0.06018 0.008695 0.9 VDD 106.483,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U15
0.8436 0.05296 0.003422 0.9 VDD 105.988,133.584 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U16
0.8379 0.05647 0.005653 0.9 VDD 110.128,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U17
0.8381 0.05635 0.005596 0.9 VDD 111.208,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U18
0.8386 0.05638 0.00497 0.9 VDD 109.318,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U19
0.8346 0.05966 0.005693 0.9 VDD 109.228,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U20
0.8368 0.05652 0.006662 0.9 VDD 107.113,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U22
0.8439 0.05305 0.003048 0.9 VDD 105.673,132.432 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U23
0.8359 0.0566 0.007502 0.9 VDD 105.808,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U24
0.8367 0.05659 0.006682 0.9 VDD 105.988,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U25
0.8357 0.05655 0.007745 0.9 VDD 106.618,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U26
0.8367 0.05658 0.006697 0.9 VDD 106.258,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U27
0.8365 0.05788 0.005657 0.9 VDD 105.673,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U28
0.8351 0.05902 0.005843 0.9 VDD 104.998,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U29
0.8375 0.05662 0.005835 0.9 VDD 105.358,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U30
0.8316 0.06012 0.008297 0.9 VDD 104.413,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U31
0.8351 0.05909 0.005837 0.9 VDD 105.268,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U32
0.8315 0.06013 0.008363 0.9 VDD 106.438,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U33
0.8328 0.06013 0.007073 0.9 VDD 104.458,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U34
0.8294 0.06225 0.008333 0.9 VDD 104.593,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U35
0.8323 0.05894 0.00871 0.9 VDD 108.418,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U36
0.837 0.05719 0.005837 0.9 VDD 106.258,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U37
0.8297 0.06213 0.008198 0.9 VDD 103.918,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U39
0.8375 0.05663 0.005825 0.9 VDD 105.718,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U40
0.8325 0.05891 0.008582 0.9 VDD 107.518,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U41
0.8459 0.0524 0.001663 0.9 VDD 106.258,130.704 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U42
0.8368 0.05658 0.006666 0.9 VDD 107.023,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U43
0.8379 0.05644 0.005639 0.9 VDD 110.398,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U44
0.8373 0.05626 0.00647 0.9 VDD 110.128,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U45
0.8374 0.0562 0.006424 0.9 VDD 110.758,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U46
0.8388 0.05631 0.004932 0.9 VDD 110.173,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U47
0.8383 0.05675 0.004942 0.9 VDD 109.948,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U48
0.8382 0.05679 0.004962 0.9 VDD 109.498,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U49
0.8371 0.05795 0.004946 0.9 VDD 109.408,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U50
0.8357 0.05629 0.007994 0.9 VDD 109.903,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U51
0.8399 0.05663 0.003499 0.9 VDD 107.428,134.160 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U52
0.84 0.05662 0.003365 0.9 VDD 105.088,134.160 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U53
0.8438 0.05291 0.003335 0.9 VDD 104.638,133.584 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U54
0.8332 0.05925 0.007543 0.9 VDD 105.943,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U55
0.8362 0.05614 0.007663 0.9 VDD 111.388,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U57
0.8361 0.05618 0.007744 0.9 VDD 111.028,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U58
0.8437 0.05294 0.003386 0.9 VDD 105.403,133.584 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U60
0.8459 0.0524 0.001672 0.9 VDD 105.988,130.704 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U61
0.8445 0.05305 0.002441 0.9 VDD 105.898,131.856 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U62
0.8439 0.05306 0.003057 0.9 VDD 106.078,132.432 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U63
0.8348 0.05951 0.005669 0.9 VDD 109.768,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U64
0.8401 0.05643 0.003448 0.9 VDD 110.533,134.160 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U65
0.8349 0.05933 0.005808 0.9 VDD 106.258,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U67
0.8376 0.05663 0.00578 0.9 VDD 107.068,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U68
0.8356 0.05631 0.008063 0.9 VDD 109.588,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U71
0.8355 0.05635 0.008142 0.9 VDD 109.228,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U72
0.8354 0.05643 0.00822 0.9 VDD 108.238,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U73
0.8355 0.05648 0.008036 0.9 VDD 107.608,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U74
0.8347 0.0595 0.005783 0.9 VDD 106.978,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U75
0.8399 0.05663 0.003422 0.9 VDD 105.988,134.160 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U76
0.8345 0.05976 0.005708 0.9 VDD 108.868,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U77
0.8345 0.05973 0.005745 0.9 VDD 107.968,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U78
0.837 0.0564 0.006573 0.9 VDD 108.598,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U79
0.8388 0.05626 0.00491 0.9 VDD 110.668,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U80
0.8373 0.05626 0.006431 0.9 VDD 110.668,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U81
0.8372 0.05631 0.00647 0.9 VDD 110.128,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U82
0.8452 0.05238 0.002427 0.9 VDD 106.843,131.280 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U83
0.8435 0.05299 0.003476 0.9 VDD 106.978,133.584 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U84
0.8436 0.05298 0.003457 0.9 VDD 106.618,133.584 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U85
0.844 0.05296 0.003056 0.9 VDD 106.033,133.008 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U86
0.8439 0.053 0.003076 0.9 VDD 107.158,133.008 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U87
0.8353 0.05639 0.008259 0.9 VDD 108.688,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U88
0.8445 0.05308 0.002418 0.9 VDD 107.293,131.856 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U89
0.8445 0.05307 0.002433 0.9 VDD 106.438,131.856 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U90
0.8439 0.05307 0.003066 0.9 VDD 106.528,132.432 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U91
0.8445 0.05307 0.002428 0.9 VDD 106.798,131.856 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U92
0.8398 0.05663 0.003522 0.9 VDD 107.923,134.160 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U93
0.8346 0.0596 0.005766 0.9 VDD 107.428,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U94
0.835 0.05938 0.005648 0.9 VDD 110.218,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U95
0.8438 0.05306 0.003113 0.9 VDD 110.218,133.008 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U96
0.8439 0.05304 0.003097 0.9 VDD 108.688,133.008 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U97
0.838 0.05639 0.005615 0.9 VDD 110.848,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U98
0.8439 0.05308 0.003073 0.9 VDD 106.978,132.432 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U99
0.8439 0.05298 0.003067 0.9 VDD 106.618,133.008 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U100
0.837 0.05644 0.006601 0.9 VDD 108.148,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U101
0.8369 0.05648 0.006634 0.9 VDD 107.608,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U102
0.8351 0.05923 0.00562 0.9 VDD 110.758,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U103
0.837 0.05644 0.006567 0.9 VDD 108.688,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U104
0.8371 0.05636 0.006543 0.9 VDD 109.048,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U105
0.8371 0.05636 0.006511 0.9 VDD 109.543,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U106
0.8387 0.05634 0.00495 0.9 VDD 109.768,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U107
0.8452 0.05237 0.002411 0.9 VDD 107.608,131.280 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U109
0.8445 0.05309 0.002407 0.9 VDD 107.788,131.856 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U110
0.8327 0.05946 0.007798 0.9 VDD 106.798,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U111
0.835 0.0592 0.005825 0.9 VDD 105.718,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U112
0.8329 0.05937 0.007691 0.9 VDD 106.438,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U113
0.8386 0.05642 0.004984 0.9 VDD 108.958,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U114
0.8356 0.05652 0.007878 0.9 VDD 107.068,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U115
0.8348 0.05941 0.005796 0.9 VDD 106.618,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U116
0.8435 0.05302 0.003528 0.9 VDD 108.058,133.584 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U117
0.8399 0.05663 0.003471 0.9 VDD 106.888,134.160 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U118
0.8399 0.05663 0.003448 0.9 VDD 106.438,134.160 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U119
0.8325 0.05956 0.007931 0.9 VDD 107.248,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U120
0.8376 0.05663 0.005759 0.9 VDD 107.608,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U121
0.8439 0.05301 0.003081 0.9 VDD 107.518,133.008 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U122
0.8344 0.05986 0.005723 0.9 VDD 108.508,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U124
0.8439 0.05302 0.003092 0.9 VDD 108.238,133.008 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U125
0.8367 0.0566 0.006682 0.9 VDD 106.708,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U126
0.8369 0.05652 0.006623 0.9 VDD 107.788,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U127
0.8438 0.05306 0.003109 0.9 VDD 109.858,133.008 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U128
0.8435 0.05307 0.003462 0.9 VDD 110.308,133.584 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U129
0.8435 0.05307 0.003439 0.9 VDD 110.668,133.584 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U130
0.8434 0.05305 0.003506 0.9 VDD 109.588,133.584 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U131
0.84 0.05652 0.003501 0.9 VDD 109.678,134.160 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U132
0.8376 0.05663 0.005806 0.9 VDD 106.303,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U134
0.8358 0.05658 0.00761 0.9 VDD 106.168,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U135
0.8434 0.05304 0.003555 0.9 VDD 108.688,133.584 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U136
0.8438 0.05305 0.003104 0.9 VDD 109.273,133.008 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U137
0.8381 0.05684 0.005017 0.9 VDD 108.103,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/exc_ctrl_cs_reg[0]
0.8382 0.05681 0.004949 0.9 VDD 109.273,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/exc_ctrl_cs_reg[1]
0.8321 0.06065 0.007294 0.9 VDD 102.613,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/clk_gate_irq_id_q_reg/latch
0.8322 0.06024 0.007521 0.9 VDD 102.163,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[4]
0.8314 0.06033 0.008226 0.9 VDD 102.793,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[3]
0.8312 0.06146 0.007306 0.9 VDD 102.703,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[2]
0.8317 0.06084 0.007455 0.9 VDD 104.863,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[1]
0.8303 0.06149 0.008255 0.9 VDD 102.883,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[0]
0.8385 0.05649 0.005016 0.9 VDD 108.148,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/U3
0.8368 0.05655 0.006649 0.9 VDD 107.338,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/U4
0.8384 0.05663 0.004983 0.9 VDD 106.168,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/U5
0.8384 0.05657 0.005002 0.9 VDD 107.158,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/U6
0.8382 0.05681 0.004999 0.9 VDD 106.978,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/U7
0.8383 0.05682 0.004892 0.9 VDD 107.518,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/U8
0.8382 0.05679 0.004982 0.9 VDD 106.123,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/U9
0.8382 0.0568 0.00499 0.9 VDD 106.528,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/U10
0.8384 0.05661 0.004992 0.9 VDD 106.618,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/U11
0.8455 0.0523 0.002223 0.9 VDD 105.763,129.552 core_region_i/CORE.RISCV_CORE/id_stage_i/id_wb_fsm_cs_reg
0.8451 0.05241 0.002449 0.9 VDD 105.313,131.280 core_region_i/CORE.RISCV_CORE/id_stage_i/branch_set_q_reg
0.8338 0.05975 0.006404 0.9 VDD 100.453,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/U3
0.8332 0.06003 0.006802 0.9 VDD 102.253,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/U4
0.8299 0.06287 0.007214 0.9 VDD 82.588,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/U6
0.8459 0.05241 0.001693 0.9 VDD 105.223,130.704 core_region_i/CORE.RISCV_CORE/id_stage_i/U7
0.8479 0.05011 0.00197 0.9 VDD 98.068,125.520 core_region_i/CORE.RISCV_CORE/id_stage_i/U8
0.8366 0.058 0.005368 0.9 VDD 101.623,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/U10
0.8419 0.05367 0.00442 0.9 VDD 79.393,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/U11
0.8474 0.05063 0.00194 0.9 VDD 100.948,127.824 core_region_i/CORE.RISCV_CORE/id_stage_i/U13
0.8473 0.05095 0.001749 0.9 VDD 97.033,128.400 core_region_i/CORE.RISCV_CORE/id_stage_i/U15
0.8478 0.05029 0.001886 0.9 VDD 97.033,126.672 core_region_i/CORE.RISCV_CORE/id_stage_i/U17
0.8481 0.05001 0.001903 0.9 VDD 97.033,125.520 core_region_i/CORE.RISCV_CORE/id_stage_i/U19
0.8475 0.0506 0.001918 0.9 VDD 100.138,127.824 core_region_i/CORE.RISCV_CORE/id_stage_i/U20
0.847 0.05112 0.001904 0.9 VDD 99.823,128.400 core_region_i/CORE.RISCV_CORE/id_stage_i/U22
0.8485 0.04908 0.002387 0.9 VDD 97.123,124.368 core_region_i/CORE.RISCV_CORE/id_stage_i/U23
0.8487 0.04906 0.002268 0.9 VDD 96.583,124.368 core_region_i/CORE.RISCV_CORE/id_stage_i/U24
0.8461 0.05214 0.001734 0.9 VDD 100.048,130.128 core_region_i/CORE.RISCV_CORE/id_stage_i/U25
0.8417 0.05416 0.004093 0.9 VDD 80.248,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/U27
0.8418 0.05411 0.004066 0.9 VDD 81.058,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/U28
0.8474 0.05089 0.001698 0.9 VDD 96.268,128.400 core_region_i/CORE.RISCV_CORE/id_stage_i/U29
0.8478 0.05041 0.001795 0.9 VDD 96.043,127.248 core_region_i/CORE.RISCV_CORE/id_stage_i/U30
0.8477 0.05037 0.00195 0.9 VDD 97.753,126.096 core_region_i/CORE.RISCV_CORE/id_stage_i/U31
0.8471 0.05102 0.001888 0.9 VDD 98.113,128.976 core_region_i/CORE.RISCV_CORE/id_stage_i/U33
0.8465 0.05125 0.002207 0.9 VDD 104.818,128.976 core_region_i/CORE.RISCV_CORE/id_stage_i/U36
0.8373 0.05714 0.005555 0.9 VDD 102.973,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/U39
0.8469 0.0511 0.001973 0.9 VDD 99.328,128.976 core_region_i/CORE.RISCV_CORE/id_stage_i/U41
0.8472 0.0506 0.002152 0.9 VDD 100.138,126.672 core_region_i/CORE.RISCV_CORE/id_stage_i/U42
0.8474 0.05055 0.002046 0.9 VDD 98.833,127.248 core_region_i/CORE.RISCV_CORE/id_stage_i/U43
0.846 0.05205 0.001918 0.9 VDD 98.518,129.552 core_region_i/CORE.RISCV_CORE/id_stage_i/U44
0.8456 0.05224 0.00214 0.9 VDD 102.343,129.552 core_region_i/CORE.RISCV_CORE/id_stage_i/U45
0.846 0.05225 0.001736 0.9 VDD 102.118,130.704 core_region_i/CORE.RISCV_CORE/id_stage_i/U46
0.8478 0.05045 0.001743 0.9 VDD 96.943,127.824 core_region_i/CORE.RISCV_CORE/id_stage_i/U48
0.8421 0.05452 0.003353 0.9 VDD 95.188,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/U50
0.846 0.05239 0.001648 0.9 VDD 106.708,130.704 core_region_i/CORE.RISCV_CORE/id_stage_i/U52
0.8363 0.05642 0.007303 0.9 VDD 83.308,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/U56
0.8365 0.05705 0.0065 0.9 VDD 100.273,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/U57
0.8318 0.06009 0.008088 0.9 VDD 102.163,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/U58
0.8436 0.05259 0.003827 0.9 VDD 79.753,133.584 core_region_i/CORE.RISCV_CORE/id_stage_i/U59
0.8424 0.05371 0.003885 0.9 VDD 78.853,134.160 core_region_i/CORE.RISCV_CORE/id_stage_i/U60
0.8436 0.05258 0.003783 0.9 VDD 80.383,133.584 core_region_i/CORE.RISCV_CORE/id_stage_i/U61
0.8467 0.0512 0.002136 0.9 VDD 102.253,128.976 core_region_i/CORE.RISCV_CORE/id_stage_i/U62
0.8368 0.05629 0.006893 0.9 VDD 86.953,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/U63
0.8445 0.05311 0.00236 0.9 VDD 109.588,131.856 core_region_i/CORE.RISCV_CORE/id_stage_i/U64
0.8461 0.05218 0.001739 0.9 VDD 100.813,130.704 core_region_i/CORE.RISCV_CORE/id_stage_i/U66
0.8361 0.05664 0.007284 0.9 VDD 84.163,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/U67
0.8466 0.05124 0.002197 0.9 VDD 104.368,128.976 core_region_i/CORE.RISCV_CORE/id_stage_i/U68
0.8459 0.05238 0.001707 0.9 VDD 104.503,130.704 core_region_i/CORE.RISCV_CORE/id_stage_i/U69
0.8468 0.05125 0.001988 0.9 VDD 105.088,128.400 core_region_i/CORE.RISCV_CORE/id_stage_i/U70
0.848 0.04947 0.002539 0.9 VDD 99.238,122.640 core_region_i/CORE.RISCV_CORE/id_stage_i/U71
0.8468 0.05124 0.001984 0.9 VDD 104.323,128.400 core_region_i/CORE.RISCV_CORE/id_stage_i/U72
0.846 0.05229 0.0017 0.9 VDD 104.863,130.128 core_region_i/CORE.RISCV_CORE/id_stage_i/U73
0.8472 0.05062 0.00219 0.9 VDD 100.633,127.248 core_region_i/CORE.RISCV_CORE/id_stage_i/U78
0.8471 0.05065 0.002269 0.9 VDD 101.713,127.248 core_region_i/CORE.RISCV_CORE/id_stage_i/U79
0.8461 0.05219 0.001739 0.9 VDD 101.083,130.128 core_region_i/CORE.RISCV_CORE/id_stage_i/U81
0.8468 0.05082 0.002341 0.9 VDD 102.748,126.672 core_region_i/CORE.RISCV_CORE/id_stage_i/U84
0.847 0.05068 0.002359 0.9 VDD 103.018,127.248 core_region_i/CORE.RISCV_CORE/id_stage_i/U85
0.847 0.05067 0.002335 0.9 VDD 102.658,127.248 core_region_i/CORE.RISCV_CORE/id_stage_i/U86
0.8457 0.05221 0.002093 0.9 VDD 101.398,129.552 core_region_i/CORE.RISCV_CORE/id_stage_i/U88
0.8467 0.05119 0.002108 0.9 VDD 101.668,128.976 core_region_i/CORE.RISCV_CORE/id_stage_i/U92
0.8474 0.05067 0.001968 0.9 VDD 102.613,127.824 core_region_i/CORE.RISCV_CORE/id_stage_i/U93
0.8461 0.05217 0.001739 0.9 VDD 100.543,130.128 core_region_i/CORE.RISCV_CORE/id_stage_i/U94
0.8337 0.05989 0.006394 0.9 VDD 100.408,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/U95
0.8333 0.05964 0.00707 0.9 VDD 100.003,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/U100
0.8371 0.0573 0.00565 0.9 VDD 98.293,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/U102
0.833 0.05891 0.008131 0.9 VDD 79.618,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/U104
0.834 0.05969 0.006276 0.9 VDD 100.363,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/U105
0.8511 0.04645 0.002488 0.9 VDD 89.923,117.456 core_region_i/CORE.RISCV_CORE/id_stage_i/U106
0.8368 0.05819 0.005012 0.9 VDD 95.953,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/U108
0.8495 0.04773 0.002754 0.9 VDD 88.573,119.184 core_region_i/CORE.RISCV_CORE/id_stage_i/U109
0.8338 0.05975 0.006467 0.9 VDD 100.723,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/U111
0.8507 0.04679 0.00248 0.9 VDD 90.013,118.032 core_region_i/CORE.RISCV_CORE/id_stage_i/U112
0.834 0.05843 0.007544 0.9 VDD 89.293,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/U114
0.8448 0.05157 0.003587 0.9 VDD 81.013,124.944 core_region_i/CORE.RISCV_CORE/id_stage_i/U115
0.8356 0.05885 0.005593 0.9 VDD 97.663,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/U117
0.8506 0.04678 0.002579 0.9 VDD 90.103,118.608 core_region_i/CORE.RISCV_CORE/id_stage_i/U118
0.8356 0.05908 0.005321 0.9 VDD 94.513,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/U120
0.8502 0.04694 0.002814 0.9 VDD 88.033,118.608 core_region_i/CORE.RISCV_CORE/id_stage_i/U121
0.8346 0.05901 0.0064 0.9 VDD 87.133,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/U123
0.846 0.05127 0.002736 0.9 VDD 78.673,127.824 core_region_i/CORE.RISCV_CORE/id_stage_i/U124
0.8347 0.05896 0.006392 0.9 VDD 100.453,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/U126
0.8508 0.0466 0.002581 0.9 VDD 88.753,117.456 core_region_i/CORE.RISCV_CORE/id_stage_i/U127
0.8366 0.05862 0.004824 0.9 VDD 95.053,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/U129
0.8482 0.04866 0.003178 0.9 VDD 82.363,122.064 core_region_i/CORE.RISCV_CORE/id_stage_i/U130
0.833 0.05869 0.008351 0.9 VDD 86.773,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/U132
0.8461 0.05123 0.002713 0.9 VDD 79.213,127.824 core_region_i/CORE.RISCV_CORE/id_stage_i/U133
0.8379 0.0575 0.004616 0.9 VDD 94.423,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/U135
0.8503 0.04699 0.00269 0.9 VDD 87.313,118.032 core_region_i/CORE.RISCV_CORE/id_stage_i/U136
0.8369 0.05934 0.003721 0.9 VDD 95.863,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/U138
0.8459 0.05138 0.002725 0.9 VDD 78.943,128.400 core_region_i/CORE.RISCV_CORE/id_stage_i/U139
0.8347 0.05931 0.005986 0.9 VDD 99.013,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/U141
0.8499 0.04674 0.003406 0.9 VDD 87.673,116.880 core_region_i/CORE.RISCV_CORE/id_stage_i/U142
0.8367 0.0584 0.004937 0.9 VDD 95.053,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/U144
0.8469 0.04991 0.003212 0.9 VDD 81.913,122.640 core_region_i/CORE.RISCV_CORE/id_stage_i/U145
0.837 0.05935 0.003702 0.9 VDD 95.953,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/U147
0.8451 0.05069 0.004173 0.9 VDD 81.283,126.096 core_region_i/CORE.RISCV_CORE/id_stage_i/U148
0.836 0.0588 0.005208 0.9 VDD 95.683,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/U150
0.8472 0.04942 0.00337 0.9 VDD 81.823,123.792 core_region_i/CORE.RISCV_CORE/id_stage_i/U151
0.8303 0.06073 0.008983 0.9 VDD 86.233,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/U153
0.8446 0.05088 0.004526 0.9 VDD 78.853,126.096 core_region_i/CORE.RISCV_CORE/id_stage_i/U154
0.8362 0.05917 0.004604 0.9 VDD 85.603,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/U156
0.8451 0.05139 0.003501 0.9 VDD 81.913,124.944 core_region_i/CORE.RISCV_CORE/id_stage_i/U157
0.8392 0.05647 0.004286 0.9 VDD 95.053,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/U160
0.8381 0.05563 0.006317 0.9 VDD 88.798,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/U162
0.8339 0.05975 0.006374 0.9 VDD 86.233,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/U163
0.8436 0.05192 0.004464 0.9 VDD 79.303,125.520 core_region_i/CORE.RISCV_CORE/id_stage_i/U164
0.8357 0.05908 0.005231 0.9 VDD 86.413,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/U166
0.8445 0.05142 0.004103 0.9 VDD 81.733,125.520 core_region_i/CORE.RISCV_CORE/id_stage_i/U167
0.8439 0.05304 0.00304 0.9 VDD 105.358,132.432 core_region_i/CORE.RISCV_CORE/id_stage_i/U169
0.844 0.05294 0.003044 0.9 VDD 105.493,133.008 core_region_i/CORE.RISCV_CORE/id_stage_i/U170
0.8338 0.05971 0.006517 0.9 VDD 86.503,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/U171
0.8461 0.05072 0.003149 0.9 VDD 80.923,126.672 core_region_i/CORE.RISCV_CORE/id_stage_i/U172
0.8363 0.05913 0.004593 0.9 VDD 95.503,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/U174
0.8449 0.05076 0.004294 0.9 VDD 80.473,126.096 core_region_i/CORE.RISCV_CORE/id_stage_i/U175
0.8478 0.05016 0.001997 0.9 VDD 98.518,125.520 core_region_i/CORE.RISCV_CORE/id_stage_i/U179
0.8473 0.05061 0.002094 0.9 VDD 100.228,126.096 core_region_i/CORE.RISCV_CORE/id_stage_i/U180
0.8473 0.05057 0.002094 0.9 VDD 99.418,127.248 core_region_i/CORE.RISCV_CORE/id_stage_i/U181
0.847 0.05111 0.00189 0.9 VDD 99.508,128.400 core_region_i/CORE.RISCV_CORE/id_stage_i/U182
0.8471 0.05106 0.00185 0.9 VDD 98.698,128.400 core_region_i/CORE.RISCV_CORE/id_stage_i/U183
0.8476 0.05055 0.001857 0.9 VDD 98.833,127.824 core_region_i/CORE.RISCV_CORE/id_stage_i/U184
0.8473 0.05055 0.002105 0.9 VDD 99.553,126.672 core_region_i/CORE.RISCV_CORE/id_stage_i/U185
0.8475 0.05051 0.001984 0.9 VDD 98.113,127.248 core_region_i/CORE.RISCV_CORE/id_stage_i/U187
0.8469 0.05112 0.002 0.9 VDD 99.778,128.976 core_region_i/CORE.RISCV_CORE/id_stage_i/U188
0.8372 0.05902 0.003768 0.9 VDD 95.503,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/U189
0.8442 0.05281 0.00303 0.9 VDD 78.943,130.128 core_region_i/CORE.RISCV_CORE/id_stage_i/U190
0.8364 0.05909 0.004523 0.9 VDD 86.323,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/U192
0.8437 0.05282 0.003487 0.9 VDD 78.853,129.552 core_region_i/CORE.RISCV_CORE/id_stage_i/U193
0.8354 0.05958 0.005036 0.9 VDD 78.853,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/U194
0.8477 0.05051 0.001819 0.9 VDD 98.158,127.824 core_region_i/CORE.RISCV_CORE/id_stage_i/U197
0.8461 0.05203 0.001891 0.9 VDD 98.158,129.552 core_region_i/CORE.RISCV_CORE/id_stage_i/U198
0.8351 0.05899 0.00594 0.9 VDD 86.143,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/U199
0.8443 0.05272 0.002985 0.9 VDD 79.663,130.128 core_region_i/CORE.RISCV_CORE/id_stage_i/U200
0.8318 0.06141 0.006745 0.9 VDD 79.663,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/U201
0.846 0.05195 0.002082 0.9 VDD 97.753,131.280 core_region_i/CORE.RISCV_CORE/id_stage_i/U202
0.8425 0.05368 0.003863 0.9 VDD 79.213,134.160 core_region_i/CORE.RISCV_CORE/id_stage_i/U204
0.8377 0.05672 0.005616 0.9 VDD 91.183,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/U205
0.8298 0.06203 0.008164 0.9 VDD 80.338,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/U207
0.8476 0.05048 0.001931 0.9 VDD 97.528,127.248 core_region_i/CORE.RISCV_CORE/id_stage_i/U209
0.8462 0.05205 0.001707 0.9 VDD 98.473,130.128 core_region_i/CORE.RISCV_CORE/id_stage_i/U210
0.8451 0.05248 0.002461 0.9 VDD 97.573,132.432 core_region_i/CORE.RISCV_CORE/id_stage_i/U211
0.8463 0.05202 0.001696 0.9 VDD 97.978,130.128 core_region_i/CORE.RISCV_CORE/id_stage_i/U213
0.8464 0.05195 0.001691 0.9 VDD 97.708,130.704 core_region_i/CORE.RISCV_CORE/id_stage_i/U214
0.8381 0.05618 0.005753 0.9 VDD 88.663,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/U215
0.8358 0.05762 0.006549 0.9 VDD 78.898,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/U217
0.8474 0.0505 0.002064 0.9 VDD 99.058,126.672 core_region_i/CORE.RISCV_CORE/id_stage_i/U220
0.8476 0.05057 0.001882 0.9 VDD 99.328,127.824 core_region_i/CORE.RISCV_CORE/id_stage_i/U221
0.8473 0.05059 0.002138 0.9 VDD 99.958,127.248 core_region_i/CORE.RISCV_CORE/id_stage_i/U222
0.847 0.05109 0.001874 0.9 VDD 99.148,128.400 core_region_i/CORE.RISCV_CORE/id_stage_i/U223
0.8414 0.05405 0.004511 0.9 VDD 81.958,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/U224
0.8419 0.05406 0.00404 0.9 VDD 81.778,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/U225
0.8413 0.0541 0.004584 0.9 VDD 81.148,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/U227
0.8384 0.05603 0.005548 0.9 VDD 89.833,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/U228
0.8367 0.05673 0.006595 0.9 VDD 80.158,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/U230
0.833 0.05993 0.007042 0.9 VDD 101.623,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/U231
0.8335 0.05989 0.006606 0.9 VDD 101.353,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/U232
0.8469 0.0507 0.002439 0.9 VDD 104.368,127.248 core_region_i/CORE.RISCV_CORE/id_stage_i/U233
0.8473 0.0507 0.001983 0.9 VDD 104.278,127.824 core_region_i/CORE.RISCV_CORE/id_stage_i/U234
0.8466 0.05123 0.002185 0.9 VDD 103.828,128.976 core_region_i/CORE.RISCV_CORE/id_stage_i/U235
0.8328 0.06018 0.007012 0.9 VDD 103.243,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/U236
0.8358 0.05714 0.007106 0.9 VDD 91.453,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/U237
0.832 0.05806 0.009966 0.9 VDD 82.273,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/U239
0.8449 0.05284 0.002296 0.9 VDD 101.578,131.856 core_region_i/CORE.RISCV_CORE/id_stage_i/U240
0.8418 0.05467 0.003503 0.9 VDD 95.728,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/U242
0.8399 0.05558 0.00451 0.9 VDD 89.293,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/U243
0.8392 0.05612 0.0047 0.9 VDD 87.493,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/U244
0.8304 0.06225 0.007375 0.9 VDD 80.968,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/U245
0.833 0.05886 0.008182 0.9 VDD 80.788,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/U246
0.8379 0.05672 0.005385 0.9 VDD 81.148,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/U247
0.8226 0.06358 0.01381 0.9 VDD 79.078,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/U248
0.8245 0.06259 0.01295 0.9 VDD 81.328,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/U249
0.8374 0.05727 0.00538 0.9 VDD 81.328,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/U250
0.831 0.0614 0.007571 0.9 VDD 79.708,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/U251
0.8235 0.06311 0.0134 0.9 VDD 80.158,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/U253
0.8282 0.06328 0.008518 0.9 VDD 81.058,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/U255
0.8256 0.06357 0.01083 0.9 VDD 80.698,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/U257
0.8236 0.06473 0.01165 0.9 VDD 79.888,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/U259
0.8275 0.06354 0.008981 0.9 VDD 79.168,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/U261
0.8314 0.0612 0.007446 0.9 VDD 80.878,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/U263
0.8282 0.06326 0.008556 0.9 VDD 80.878,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/U265
0.8305 0.06128 0.008245 0.9 VDD 82.723,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/U268
0.8302 0.06156 0.008227 0.9 VDD 81.913,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/U269
0.8319 0.06075 0.007401 0.9 VDD 80.608,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/U270
0.8417 0.05421 0.004118 0.9 VDD 79.438,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/U273
0.8356 0.05727 0.007104 0.9 VDD 81.148,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/U274
0.8412 0.05415 0.004647 0.9 VDD 80.428,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/U277
0.8411 0.0542 0.004716 0.9 VDD 79.618,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/U278
0.8345 0.05817 0.007297 0.9 VDD 81.103,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/U280
0.8345 0.05821 0.007326 0.9 VDD 80.563,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/U281
0.8476 0.05029 0.002077 0.9 VDD 99.913,125.520 core_region_i/CORE.RISCV_CORE/id_stage_i/U282
0.8477 0.05025 0.002055 0.9 VDD 99.508,125.520 core_region_i/CORE.RISCV_CORE/id_stage_i/U283
0.8475 0.05049 0.002023 0.9 VDD 98.968,126.096 core_region_i/CORE.RISCV_CORE/id_stage_i/U285
0.8474 0.05055 0.00206 0.9 VDD 99.598,126.096 core_region_i/CORE.RISCV_CORE/id_stage_i/U286
0.8484 0.0491 0.002532 0.9 VDD 97.798,124.368 core_region_i/CORE.RISCV_CORE/id_stage_i/U288
0.8346 0.0581 0.007257 0.9 VDD 81.823,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/U290
0.8344 0.05823 0.007343 0.9 VDD 80.023,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/U291
0.8468 0.05114 0.002027 0.9 VDD 100.228,128.976 core_region_i/CORE.RISCV_CORE/id_stage_i/U293
0.8457 0.05219 0.002073 0.9 VDD 101.038,129.552 core_region_i/CORE.RISCV_CORE/id_stage_i/U294
0.8462 0.05209 0.001719 0.9 VDD 99.103,130.128 core_region_i/CORE.RISCV_CORE/id_stage_i/U295
0.8262 0.06283 0.01094 0.9 VDD 81.373,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/U297
0.8246 0.06406 0.01132 0.9 VDD 80.293,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/U298
0.8462 0.05196 0.001821 0.9 VDD 97.258,129.552 core_region_i/CORE.RISCV_CORE/id_stage_i/U299
0.8465 0.05185 0.00166 0.9 VDD 96.538,130.704 core_region_i/CORE.RISCV_CORE/id_stage_i/U300
0.8293 0.06012 0.01054 0.9 VDD 80.743,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/U302
0.8317 0.05991 0.008374 0.9 VDD 82.093,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/U303
0.8462 0.05206 0.00172 0.9 VDD 99.148,130.704 core_region_i/CORE.RISCV_CORE/id_stage_i/U304
0.8458 0.05202 0.002137 0.9 VDD 98.608,131.280 core_region_i/CORE.RISCV_CORE/id_stage_i/U305
0.8251 0.06453 0.01041 0.9 VDD 80.248,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/U306
0.8453 0.05255 0.00212 0.9 VDD 98.338,131.856 core_region_i/CORE.RISCV_CORE/id_stage_i/U308
0.8424 0.05493 0.00265 0.9 VDD 96.898,134.160 core_region_i/CORE.RISCV_CORE/id_stage_i/U309
0.8262 0.06355 0.01023 0.9 VDD 80.743,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/U310
0.8427 0.05354 0.003713 0.9 VDD 81.328,134.160 core_region_i/CORE.RISCV_CORE/id_stage_i/U313
0.8425 0.05365 0.003824 0.9 VDD 79.798,134.160 core_region_i/CORE.RISCV_CORE/id_stage_i/U314
0.8346 0.05876 0.00668 0.9 VDD 82.993,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/U316
0.8347 0.05869 0.006625 0.9 VDD 83.713,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/U317
0.8465 0.05125 0.00222 0.9 VDD 105.538,128.976 core_region_i/CORE.RISCV_CORE/id_stage_i/U318
0.8469 0.05078 0.002304 0.9 VDD 102.208,126.672 core_region_i/CORE.RISCV_CORE/id_stage_i/U322
0.8474 0.05065 0.001956 0.9 VDD 101.803,127.824 core_region_i/CORE.RISCV_CORE/id_stage_i/U323
0.8468 0.05116 0.002066 0.9 VDD 100.903,128.976 core_region_i/CORE.RISCV_CORE/id_stage_i/U324
0.8469 0.05117 0.001945 0.9 VDD 101.173,128.400 core_region_i/CORE.RISCV_CORE/id_stage_i/U325
0.8455 0.05228 0.002197 0.9 VDD 104.368,129.552 core_region_i/CORE.RISCV_CORE/id_stage_i/U327
0.846 0.05228 0.001714 0.9 VDD 104.053,130.128 core_region_i/CORE.RISCV_CORE/id_stage_i/U328
0.846 0.05231 0.001725 0.9 VDD 103.198,130.704 core_region_i/CORE.RISCV_CORE/id_stage_i/U331
0.8453 0.05231 0.002368 0.9 VDD 103.198,131.280 core_region_i/CORE.RISCV_CORE/id_stage_i/U332
0.8473 0.05069 0.001976 0.9 VDD 103.423,127.824 core_region_i/CORE.RISCV_CORE/id_stage_i/U333
0.8466 0.05122 0.002162 0.9 VDD 102.973,128.976 core_region_i/CORE.RISCV_CORE/id_stage_i/U334
0.8456 0.05227 0.002178 0.9 VDD 103.558,129.552 core_region_i/CORE.RISCV_CORE/id_stage_i/U336
0.846 0.05224 0.001734 0.9 VDD 102.343,130.128 core_region_i/CORE.RISCV_CORE/id_stage_i/U337
0.8468 0.05122 0.001973 0.9 VDD 103.063,128.400 core_region_i/CORE.RISCV_CORE/id_stage_i/U338
0.846 0.05221 0.001738 0.9 VDD 101.443,130.704 core_region_i/CORE.RISCV_CORE/id_stage_i/U339
0.8468 0.0512 0.001963 0.9 VDD 102.253,128.400 core_region_i/CORE.RISCV_CORE/id_stage_i/U340
0.8457 0.05222 0.002115 0.9 VDD 101.803,129.552 core_region_i/CORE.RISCV_CORE/id_stage_i/U341
0.8472 0.05064 0.002186 0.9 VDD 100.588,126.672 core_region_i/CORE.RISCV_CORE/id_stage_i/U342
0.8472 0.05066 0.00212 0.9 VDD 100.768,126.096 core_region_i/CORE.RISCV_CORE/id_stage_i/U343
0.8476 0.05034 0.002105 0.9 VDD 100.453,125.520 core_region_i/CORE.RISCV_CORE/id_stage_i/U344
0.8466 0.05032 0.003033 0.9 VDD 100.228,124.944 core_region_i/CORE.RISCV_CORE/id_stage_i/U345
0.8481 0.04914 0.002729 0.9 VDD 99.463,123.792 core_region_i/CORE.RISCV_CORE/id_stage_i/U346
0.8483 0.04911 0.002628 0.9 VDD 98.248,124.368 core_region_i/CORE.RISCV_CORE/id_stage_i/U347
0.8481 0.04913 0.00277 0.9 VDD 98.923,124.368 core_region_i/CORE.RISCV_CORE/id_stage_i/U348
0.8469 0.05024 0.002853 0.9 VDD 99.328,124.944 core_region_i/CORE.RISCV_CORE/id_stage_i/U349
0.848 0.04913 0.002853 0.9 VDD 99.328,124.368 core_region_i/CORE.RISCV_CORE/id_stage_i/U350
0.8479 0.04914 0.002972 0.9 VDD 99.913,124.368 core_region_i/CORE.RISCV_CORE/id_stage_i/U351
0.8478 0.04994 0.002228 0.9 VDD 96.403,124.944 core_region_i/CORE.RISCV_CORE/id_stage_i/U352
0.8472 0.05014 0.002647 0.9 VDD 98.338,124.944 core_region_i/CORE.RISCV_CORE/id_stage_i/U353
0.8477 0.05 0.002348 0.9 VDD 96.943,124.944 core_region_i/CORE.RISCV_CORE/id_stage_i/U354
0.8486 0.04907 0.002288 0.9 VDD 96.943,123.792 core_region_i/CORE.RISCV_CORE/id_stage_i/U355
0.8484 0.0491 0.002473 0.9 VDD 97.978,123.792 core_region_i/CORE.RISCV_CORE/id_stage_i/U356
0.8485 0.04909 0.00237 0.9 VDD 97.393,123.792 core_region_i/CORE.RISCV_CORE/id_stage_i/U357
0.8385 0.05663 0.004912 0.9 VDD 84.658,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/U358
0.8384 0.05551 0.00609 0.9 VDD 89.518,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/U359
0.8361 0.05663 0.007264 0.9 VDD 84.838,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/U361
0.8386 0.05652 0.004841 0.9 VDD 86.098,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/U362
0.8376 0.05588 0.006472 0.9 VDD 88.303,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/U363
0.8385 0.05661 0.004861 0.9 VDD 85.738,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/U364
0.8363 0.05637 0.007295 0.9 VDD 83.668,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/U365
0.8374 0.05585 0.006781 0.9 VDD 87.313,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/U366
0.8365 0.05625 0.007272 0.9 VDD 84.568,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/U367
0.8362 0.05649 0.007303 0.9 VDD 82.768,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/U368
0.8373 0.05637 0.006298 0.9 VDD 83.668,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/U369
0.8387 0.05569 0.005586 0.9 VDD 88.393,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/U370
0.8375 0.05627 0.006216 0.9 VDD 84.388,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/U371
0.8362 0.05656 0.007279 0.9 VDD 82.228,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/U372
0.8376 0.05622 0.006174 0.9 VDD 84.748,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/U373
0.8381 0.056 0.005952 0.9 VDD 86.323,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/U374
0.8377 0.05617 0.006132 0.9 VDD 85.108,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/U375
0.837 0.05657 0.006419 0.9 VDD 82.138,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/U376
0.8382 0.05659 0.00525 0.9 VDD 85.333,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/U378
0.8378 0.05612 0.006085 0.9 VDD 85.513,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/U379
0.8379 0.05672 0.005352 0.9 VDD 82.363,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/U381
0.8368 0.05673 0.006492 0.9 VDD 80.473,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/U382
0.8359 0.05743 0.006656 0.9 VDD 72.913,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/U383
0.8375 0.05719 0.005313 0.9 VDD 83.623,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/U384
0.8361 0.05663 0.007243 0.9 VDD 81.553,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/U385
0.8435 0.05261 0.003857 0.9 VDD 79.303,133.584 core_region_i/CORE.RISCV_CORE/id_stage_i/U386
0.8309 0.06141 0.007693 0.9 VDD 100.723,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/U387
0.8483 0.04868 0.003039 0.9 VDD 82.003,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/FE_OFC680_div_en_ex
0.8495 0.04824 0.002214 0.9 VDD 95.638,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_RC_14_0
0.8434 0.05264 0.00399 0.9 VDD 76.963,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_RC_9_0
0.8481 0.04877 0.003177 0.9 VDD 77.818,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC988_n132
0.8493 0.04761 0.003099 0.9 VDD 79.843,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC987_n132
0.8392 0.05533 0.005499 0.9 VDD 79.258,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC968_n301
0.8372 0.05736 0.00544 0.9 VDD 76.198,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC962_n203
0.847 0.04943 0.003533 0.9 VDD 81.598,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC961_n359
0.843 0.05325 0.003797 0.9 VDD 76.378,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC958_n184
0.8468 0.04826 0.004944 0.9 VDD 85.018,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC957_n357
0.8492 0.04839 0.002389 0.9 VDD 96.358,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC952_n820
0.8437 0.05261 0.00365 0.9 VDD 78.988,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC898_n250
0.8471 0.04876 0.004115 0.9 VDD 83.668,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC866_n352
0.8495 0.04773 0.002718 0.9 VDD 89.428,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC862_n28
0.8494 0.04745 0.003136 0.9 VDD 78.718,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC833_n341
0.8495 0.04743 0.003113 0.9 VDD 79.438,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC790_n120
0.8416 0.05419 0.004191 0.9 VDD 75.748,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC778_n181
0.8494 0.04694 0.003704 0.9 VDD 86.008,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC638_n359
0.8433 0.05264 0.004038 0.9 VDD 75.928,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC631_n267
0.8419 0.05398 0.004139 0.9 VDD 73.138,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC624_core_lsu_addr_23
0.8507 0.04703 0.002308 0.9 VDD 92.398,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC617_n421
0.8451 0.0514 0.003513 0.9 VDD 78.448,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC612_core_lsu_addr_29
0.8426 0.05253 0.004887 0.9 VDD 76.108,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC596_n259
0.8472 0.04944 0.003404 0.9 VDD 81.418,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC594_n138
0.8448 0.05152 0.003658 0.9 VDD 76.018,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC557_core_lsu_addr_18
0.8454 0.05136 0.003281 0.9 VDD 69.448,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC542_core_lsu_addr_17
0.8432 0.05332 0.003491 0.9 VDD 84.208,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC530_n142
0.8427 0.05325 0.004093 0.9 VDD 85.018,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC528_n139
0.842 0.05405 0.00397 0.9 VDD 83.488,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC523_n145
0.8453 0.05062 0.004039 0.9 VDD 82.138,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC515_n137
0.8418 0.05389 0.0043 0.9 VDD 84.208,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC503_n146
0.8414 0.05423 0.004378 0.9 VDD 88.978,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC487_n141
0.8368 0.05743 0.005755 0.9 VDD 75.748,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC477_n199
0.8457 0.05055 0.003717 0.9 VDD 76.873,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC473_div_en_ex
0.8385 0.05641 0.005086 0.9 VDD 81.598,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC443_n149
0.8382 0.05646 0.00533 0.9 VDD 81.328,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC441_n150
0.8402 0.05477 0.005041 0.9 VDD 82.138,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC434_n183
0.8399 0.05491 0.005229 0.9 VDD 79.798,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC429_n143
0.843 0.05317 0.003833 0.9 VDD 77.458,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC414_n322
0.8461 0.05119 0.002695 0.9 VDD 79.618,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC407_core_lsu_addr_30
0.8398 0.05494 0.005271 0.9 VDD 79.258,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC366_n154
0.8416 0.05406 0.004378 0.9 VDD 69.808,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC337_core_lsu_addr_20
0.8416 0.05419 0.004177 0.9 VDD 76.918,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC318_n157
0.8478 0.04753 0.004623 0.9 VDD 80.608,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC302_n67
0.8399 0.05527 0.004855 0.9 VDD 74.218,141.648 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC273_n214
0.8469 0.04952 0.003552 0.9 VDD 79.483,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC267_core_lsu_addr_10
0.8379 0.05685 0.005271 0.9 VDD 79.258,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC263_core_lsu_addr_19
0.8467 0.04958 0.003689 0.9 VDD 77.368,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_DBTC80_core_lsu_addr_31
0.8414 0.05398 0.004651 0.9 VDD 72.688,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_DBTC78_core_lsu_addr_27
0.8414 0.05399 0.004652 0.9 VDD 72.508,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_DBTC76_core_lsu_addr_26
0.8403 0.05508 0.004652 0.9 VDD 72.418,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_DBTC74_core_lsu_addr_25
0.8393 0.05524 0.005417 0.9 VDD 66.568,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_DBTC72_core_lsu_addr_24
0.8453 0.05118 0.003539 0.9 VDD 73.228,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_DBTC64_core_lsu_addr_15
0.8446 0.0516 0.003785 0.9 VDD 73.228,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_DBTC62_core_lsu_addr_14
0.8446 0.05161 0.003774 0.9 VDD 73.048,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_DBTC60_core_lsu_addr_13
0.8447 0.05158 0.00375 0.9 VDD 74.128,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_DBTC58_core_lsu_addr_12
0.8457 0.05071 0.003596 0.9 VDD 75.118,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_DBTC54_core_lsu_addr_9
0.848 0.04871 0.003267 0.9 VDD 81.148,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_DBTC52_core_lsu_addr_4
0.8481 0.04867 0.003223 0.9 VDD 72.328,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_DBTC50_core_lsu_addr_3
0.8462 0.05007 0.003761 0.9 VDD 72.148,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_DBTC49_core_lsu_addr_2
0.8457 0.0515 0.002806 0.9 VDD 76.603,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U3
0.8421 0.05387 0.00404 0.9 VDD 75.883,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U4
0.8501 0.0476 0.002314 0.9 VDD 92.758,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U8
0.8494 0.04778 0.002841 0.9 VDD 88.348,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U9
0.8478 0.0483 0.003895 0.9 VDD 84.928,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U10
0.843 0.05322 0.003779 0.9 VDD 76.738,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U14
0.8458 0.0514 0.002804 0.9 VDD 76.648,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U15
0.8428 0.0524 0.004801 0.9 VDD 76.783,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U16
0.8441 0.05103 0.004841 0.9 VDD 76.468,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U17
0.8467 0.04959 0.003719 0.9 VDD 76.828,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U18
0.8457 0.05149 0.002837 0.9 VDD 75.118,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U19
0.8452 0.05141 0.003424 0.9 VDD 76.513,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U20
0.8435 0.05264 0.003824 0.9 VDD 75.793,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U21
0.8414 0.05418 0.004407 0.9 VDD 75.118,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U22
0.8414 0.05394 0.004623 0.9 VDD 74.218,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U23
0.8413 0.05449 0.004165 0.9 VDD 72.238,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U24
0.8436 0.05322 0.003211 0.9 VDD 75.343,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U25
0.8471 0.04975 0.003125 0.9 VDD 83.038,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U26
0.8464 0.04927 0.004357 0.9 VDD 82.273,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U27
0.8391 0.05532 0.005601 0.9 VDD 77.998,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U28
0.8497 0.04734 0.002993 0.9 VDD 82.498,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U30
0.8414 0.05418 0.004416 0.9 VDD 74.308,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U32
0.8488 0.04911 0.002126 0.9 VDD 96.088,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U33
0.8367 0.05753 0.005794 0.9 VDD 75.028,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U34
0.8371 0.05747 0.005473 0.9 VDD 75.478,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U35
0.8501 0.04768 0.002222 0.9 VDD 93.118,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U36
0.8405 0.05442 0.005036 0.9 VDD 75.028,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U39
0.8415 0.05432 0.004171 0.9 VDD 77.278,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U40
0.8417 0.05417 0.004145 0.9 VDD 78.448,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U41
0.8392 0.05519 0.005576 0.9 VDD 72.688,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U42
0.841 0.05424 0.004784 0.9 VDD 78.808,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U43
0.8415 0.05412 0.00441 0.9 VDD 71.338,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U44
0.8408 0.05469 0.004503 0.9 VDD 77.638,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U45
0.8404 0.05446 0.005094 0.9 VDD 73.858,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U46
0.8434 0.05298 0.003632 0.9 VDD 79.798,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U47
0.8433 0.05263 0.004088 0.9 VDD 74.668,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U48
0.8459 0.05086 0.003274 0.9 VDD 79.078,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U50
0.844 0.05105 0.004904 0.9 VDD 75.973,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U51
0.8448 0.05082 0.004419 0.9 VDD 79.618,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U52
0.8416 0.05417 0.00419 0.9 VDD 73.678,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U56
0.8404 0.05518 0.004421 0.9 VDD 73.408,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U57
0.8414 0.05441 0.004195 0.9 VDD 75.208,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U58
0.8398 0.05531 0.004901 0.9 VDD 76.468,141.648 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U59
0.839 0.05531 0.005702 0.9 VDD 76.648,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U60
0.8364 0.0577 0.005853 0.9 VDD 73.858,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U61
0.8389 0.05528 0.005817 0.9 VDD 74.578,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U62
0.8366 0.05786 0.005576 0.9 VDD 72.688,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U63
0.8362 0.05787 0.005901 0.9 VDD 72.598,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U64
0.8366 0.05782 0.005569 0.9 VDD 72.958,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U65
0.8365 0.05794 0.005589 0.9 VDD 72.058,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U68
0.8413 0.05448 0.004174 0.9 VDD 72.688,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U69
0.8413 0.0545 0.004155 0.9 VDD 71.788,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U70
0.8399 0.05501 0.005113 0.9 VDD 73.453,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U71
0.8403 0.05501 0.004642 0.9 VDD 73.498,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U73
0.8415 0.05393 0.004615 0.9 VDD 74.488,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U74
0.8419 0.05395 0.004114 0.9 VDD 73.948,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U75
0.8457 0.05145 0.002824 0.9 VDD 75.748,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U77
0.8427 0.05247 0.004847 0.9 VDD 76.423,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U78
0.8473 0.04938 0.003312 0.9 VDD 82.498,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U79
0.8497 0.04818 0.002118 0.9 VDD 95.368,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U81
0.8496 0.04803 0.002386 0.9 VDD 96.628,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U82
0.8491 0.04895 0.001975 0.9 VDD 94.198,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U84
0.8483 0.04946 0.002212 0.9 VDD 92.398,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U85
0.8491 0.04899 0.001946 0.9 VDD 95.143,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U86
0.8489 0.04802 0.003061 0.9 VDD 86.368,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U88
0.8481 0.04877 0.003166 0.9 VDD 78.268,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U89
0.8481 0.04876 0.00315 0.9 VDD 78.853,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U90
0.8481 0.04875 0.003138 0.9 VDD 79.258,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U91
0.8406 0.05459 0.004798 0.9 VDD 78.628,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U92
0.8404 0.05447 0.005131 0.9 VDD 73.048,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U93
0.8418 0.05371 0.00445 0.9 VDD 78.808,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U94
0.8415 0.05391 0.004599 0.9 VDD 75.028,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U95
0.8497 0.04756 0.002724 0.9 VDD 89.383,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U98
0.8503 0.04754 0.002157 0.9 VDD 95.098,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U100
0.8495 0.04792 0.002557 0.9 VDD 96.178,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U101
0.8505 0.04735 0.002145 0.9 VDD 93.748,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U102
0.8496 0.04831 0.002045 0.9 VDD 94.963,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U103
0.849 0.04741 0.003584 0.9 VDD 79.933,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U104
0.849 0.04743 0.003618 0.9 VDD 79.438,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U106
0.8401 0.05487 0.005007 0.9 VDD 75.568,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U110
0.8476 0.04778 0.004588 0.9 VDD 86.323,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U114
0.8414 0.05444 0.004199 0.9 VDD 74.488,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U116
0.8414 0.05417 0.004419 0.9 VDD 73.858,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U117
0.8367 0.05638 0.006967 0.9 VDD 77.008,142.800 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U118
0.8398 0.05532 0.004909 0.9 VDD 77.458,141.648 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U120
0.8388 0.0563 0.004892 0.9 VDD 75.658,142.224 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U121
0.837 0.05727 0.005692 0.9 VDD 76.828,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U122
0.8369 0.05737 0.005734 0.9 VDD 76.108,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U123
0.8389 0.05529 0.005794 0.9 VDD 75.028,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U125
0.8389 0.05525 0.00588 0.9 VDD 73.273,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U126
0.8361 0.058 0.005929 0.9 VDD 71.653,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U127
0.8414 0.05414 0.004422 0.9 VDD 72.013,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U128
0.8397 0.05509 0.005168 0.9 VDD 72.193,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U130
0.8414 0.05397 0.004644 0.9 VDD 73.408,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U132
0.8424 0.05262 0.004948 0.9 VDD 75.613,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U136
0.8436 0.05246 0.003953 0.9 VDD 76.468,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U138
0.85 0.04712 0.002888 0.9 VDD 84.523,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U139
0.8395 0.05535 0.005178 0.9 VDD 83.083,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U141
0.8415 0.05388 0.004576 0.9 VDD 75.748,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U142
0.8376 0.05703 0.005331 0.9 VDD 78.268,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U143
0.8461 0.0503 0.003593 0.9 VDD 78.898,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U144
0.8372 0.05715 0.005636 0.9 VDD 77.548,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U145
0.8393 0.05515 0.005505 0.9 VDD 74.758,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U146
0.8395 0.05508 0.005422 0.9 VDD 76.558,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U149
0.8492 0.04804 0.002739 0.9 VDD 86.188,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U151
0.8487 0.04813 0.003188 0.9 VDD 85.153,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U152
0.8401 0.05489 0.005027 0.9 VDD 75.208,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U154
0.8494 0.04751 0.00306 0.9 VDD 80.878,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U155
0.839 0.05531 0.005713 0.9 VDD 76.468,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U156
0.8433 0.05263 0.004073 0.9 VDD 75.073,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U157
0.8498 0.04725 0.002954 0.9 VDD 83.353,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U160
0.8393 0.05518 0.00555 0.9 VDD 73.678,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U161
0.8492 0.0485 0.002302 0.9 VDD 95.998,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U163
0.8502 0.04745 0.002346 0.9 VDD 92.083,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U165
0.8484 0.0484 0.003179 0.9 VDD 85.243,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U167
0.8485 0.04819 0.003275 0.9 VDD 84.298,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U169
0.8502 0.04699 0.002814 0.9 VDD 85.603,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U170
0.849 0.04833 0.002666 0.9 VDD 87.043,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U171
0.8487 0.04829 0.002981 0.9 VDD 82.903,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U172
0.8489 0.04822 0.002914 0.9 VDD 83.893,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U173
0.8479 0.04873 0.003344 0.9 VDD 83.578,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U175
0.8499 0.04722 0.002924 0.9 VDD 83.893,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U176
0.8498 0.04722 0.002942 0.9 VDD 83.578,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U178
0.8483 0.04855 0.00317 0.9 VDD 78.133,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U179
0.8484 0.04826 0.003357 0.9 VDD 83.443,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U180
0.8478 0.04885 0.003403 0.9 VDD 82.948,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U182
0.8497 0.04729 0.002993 0.9 VDD 82.498,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U184
0.849 0.04814 0.002839 0.9 VDD 84.928,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U185
0.8482 0.04858 0.00319 0.9 VDD 77.053,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U186
0.8486 0.04834 0.003022 0.9 VDD 82.273,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U187
0.8481 0.04838 0.003514 0.9 VDD 81.688,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U189
0.8475 0.04898 0.003471 0.9 VDD 82.183,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U190
0.8493 0.04731 0.003411 0.9 VDD 82.138,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U192
0.8484 0.04854 0.003026 0.9 VDD 84.208,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U194
0.8477 0.04877 0.003483 0.9 VDD 77.593,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U195
0.8485 0.04843 0.003086 0.9 VDD 80.833,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U196
0.8472 0.04919 0.003572 0.9 VDD 80.968,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U198
0.8473 0.04916 0.003496 0.9 VDD 81.103,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U199
0.8491 0.04737 0.003518 0.9 VDD 80.833,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U202
0.8481 0.04745 0.004494 0.9 VDD 81.418,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U203
0.8486 0.04853 0.002876 0.9 VDD 84.433,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U204
0.8482 0.04857 0.003184 0.9 VDD 77.413,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U205
0.8485 0.0484 0.003065 0.9 VDD 81.373,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U206
0.8474 0.04908 0.003522 0.9 VDD 81.598,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U208
0.8492 0.04734 0.003452 0.9 VDD 81.643,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U209
0.8481 0.04742 0.004436 0.9 VDD 81.778,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U210
0.8496 0.04735 0.00304 0.9 VDD 81.373,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U213
0.8495 0.04744 0.003035 0.9 VDD 81.508,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U214
0.8496 0.04733 0.003024 0.9 VDD 81.778,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U215
0.8485 0.04859 0.002939 0.9 VDD 83.533,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U217
0.8466 0.04967 0.003715 0.9 VDD 77.863,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U218
0.8469 0.04945 0.003626 0.9 VDD 79.303,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U219
0.847 0.04939 0.0036 0.9 VDD 79.708,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U221
0.8468 0.04951 0.00365 0.9 VDD 78.943,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U222
0.8489 0.04744 0.00365 0.9 VDD 78.943,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U223
0.8492 0.04767 0.003119 0.9 VDD 79.258,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U224
0.8471 0.04928 0.003608 0.9 VDD 80.428,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U226
0.8488 0.04747 0.003694 0.9 VDD 78.223,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U227
0.849 0.0474 0.003564 0.9 VDD 80.203,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U228
0.8475 0.04766 0.00483 0.9 VDD 79.303,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U232
0.8415 0.05418 0.004359 0.9 VDD 77.728,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U233
0.8414 0.05416 0.004422 0.9 VDD 73.273,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U234
0.8404 0.0552 0.004423 0.9 VDD 72.598,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U237
0.8417 0.05418 0.004166 0.9 VDD 77.548,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U238
0.8417 0.05416 0.004181 0.9 VDD 73.093,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U239
0.8413 0.05447 0.004183 0.9 VDD 73.228,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U242
0.8414 0.05418 0.004412 0.9 VDD 74.713,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U243
0.8409 0.0546 0.004462 0.9 VDD 78.538,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U244
0.8405 0.0549 0.004598 0.9 VDD 75.073,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U245
0.8406 0.05484 0.004569 0.9 VDD 75.928,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U248
0.8417 0.05379 0.00451 0.9 VDD 77.458,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U249
0.8407 0.05476 0.004532 0.9 VDD 76.918,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U252
0.8406 0.05481 0.004554 0.9 VDD 76.333,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U253
0.8407 0.05437 0.004966 0.9 VDD 76.288,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U254
0.8416 0.05418 0.004195 0.9 VDD 75.253,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U256
0.8434 0.05297 0.003619 0.9 VDD 79.933,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U257
0.8423 0.05361 0.004054 0.9 VDD 74.533,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U258
0.8436 0.05331 0.003127 0.9 VDD 77.143,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U259
0.8439 0.05308 0.003022 0.9 VDD 79.078,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U261
0.8433 0.05304 0.003642 0.9 VDD 79.123,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U263
0.8428 0.05337 0.003874 0.9 VDD 74.533,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U264
0.8428 0.05332 0.003846 0.9 VDD 75.253,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U265
0.8428 0.05325 0.003921 0.9 VDD 76.333,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U270
0.8441 0.05296 0.00296 0.9 VDD 80.023,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U271
0.8437 0.05318 0.003071 0.9 VDD 78.223,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U273
0.8432 0.05309 0.003707 0.9 VDD 78.988,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U275
0.8472 0.04937 0.003407 0.9 VDD 82.813,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U277
0.8468 0.04958 0.003669 0.9 VDD 77.683,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U278
0.8469 0.04954 0.003581 0.9 VDD 79.078,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U281
0.8468 0.04983 0.003316 0.9 VDD 82.453,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U282
0.846 0.05049 0.003491 0.9 VDD 77.413,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U283
0.8466 0.05009 0.003306 0.9 VDD 80.563,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U284
0.8464 0.05013 0.003497 0.9 VDD 80.248,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U286
0.8478 0.04876 0.003418 0.9 VDD 78.763,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U287
0.8483 0.04861 0.003114 0.9 VDD 83.173,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U288
0.848 0.04877 0.003189 0.9 VDD 77.143,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U289
0.848 0.04873 0.003323 0.9 VDD 80.293,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U290
0.8482 0.04872 0.003088 0.9 VDD 80.788,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U292
0.8494 0.04744 0.003123 0.9 VDD 79.123,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U293
0.8484 0.0485 0.003138 0.9 VDD 79.258,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U296
0.846 0.05037 0.003625 0.9 VDD 78.403,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U297
0.8479 0.04875 0.003393 0.9 VDD 79.168,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U301
0.8429 0.05325 0.003815 0.9 VDD 77.683,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U302
0.8426 0.05344 0.003946 0.9 VDD 76.018,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U306
0.8428 0.05328 0.003952 0.9 VDD 75.928,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U307
0.8429 0.05329 0.003822 0.9 VDD 75.838,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U308
0.8402 0.05483 0.004979 0.9 VDD 76.063,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U309
0.8414 0.05446 0.00419 0.9 VDD 73.723,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U312
0.8404 0.05517 0.004418 0.9 VDD 74.038,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U315
0.8415 0.05417 0.004336 0.9 VDD 78.538,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U317
0.8406 0.05501 0.004353 0.9 VDD 77.953,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U318
0.8397 0.055 0.005341 0.9 VDD 78.088,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U321
0.8407 0.05497 0.004328 0.9 VDD 78.808,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U322
0.8406 0.05504 0.004369 0.9 VDD 77.323,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U323
0.8396 0.05504 0.005385 0.9 VDD 77.278,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U326
0.8375 0.05711 0.005358 0.9 VDD 77.773,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U328
0.8387 0.05641 0.00491 0.9 VDD 77.638,142.224 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U329
0.8397 0.05497 0.005308 0.9 VDD 78.673,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U330
0.8414 0.05419 0.004392 0.9 VDD 76.153,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U332
0.8405 0.0551 0.004393 0.9 VDD 76.108,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U335
0.8395 0.0551 0.005446 0.9 VDD 76.063,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U336
0.8394 0.05511 0.005463 0.9 VDD 75.703,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U337
0.8408 0.05429 0.004861 0.9 VDD 77.818,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U338
0.8414 0.05419 0.004382 0.9 VDD 76.738,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U339
0.8406 0.05506 0.00438 0.9 VDD 76.828,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U342
0.8405 0.05508 0.004388 0.9 VDD 76.423,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U343
0.8416 0.05419 0.004186 0.9 VDD 76.333,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U346
0.8429 0.0532 0.003862 0.9 VDD 77.098,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U347
0.8425 0.05349 0.003979 0.9 VDD 75.568,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U348
0.8434 0.05345 0.003185 0.9 VDD 75.928,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U349
0.8425 0.05354 0.004005 0.9 VDD 75.208,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U351
0.8426 0.05337 0.004054 0.9 VDD 74.533,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U353
0.8466 0.04962 0.003758 0.9 VDD 75.613,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U354
0.8368 0.05747 0.005772 0.9 VDD 75.433,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U358
0.839 0.0553 0.005747 0.9 VDD 75.883,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U359
0.8416 0.05428 0.004154 0.9 VDD 78.088,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U360
0.8404 0.05516 0.004414 0.9 VDD 74.443,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U361
0.8405 0.05513 0.004404 0.9 VDD 75.298,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U364
0.837 0.05752 0.00549 0.9 VDD 75.118,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U366
0.8369 0.05761 0.005517 0.9 VDD 74.488,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U369
0.8414 0.05416 0.004423 0.9 VDD 72.733,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U370
0.8404 0.05521 0.004405 0.9 VDD 71.023,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U374
0.8403 0.05449 0.005168 0.9 VDD 72.193,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U377
0.84 0.05496 0.005075 0.9 VDD 74.263,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U380
0.84 0.05492 0.005048 0.9 VDD 74.803,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U383
0.842 0.05393 0.00409 0.9 VDD 74.623,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U385
0.8451 0.05147 0.003467 0.9 VDD 75.523,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U387
0.8398 0.05503 0.005127 0.9 VDD 73.138,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U392
0.8363 0.05806 0.005608 0.9 VDD 71.068,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U393
0.8407 0.05435 0.004945 0.9 VDD 76.648,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U401
0.8403 0.05476 0.004929 0.9 VDD 76.918,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U403
0.8432 0.05307 0.003723 0.9 VDD 78.808,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U405
0.8483 0.04853 0.003156 0.9 VDD 78.628,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U406
0.8463 0.0503 0.00341 0.9 VDD 78.898,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U407
0.8478 0.04877 0.003453 0.9 VDD 78.178,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U411
0.8469 0.04946 0.003671 0.9 VDD 79.258,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U412
0.8469 0.04942 0.003657 0.9 VDD 79.528,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U413
0.847 0.04935 0.003633 0.9 VDD 79.978,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U414
0.848 0.04844 0.00359 0.9 VDD 80.743,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U416
0.8473 0.04775 0.004988 0.9 VDD 78.223,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U419
0.8478 0.04888 0.003358 0.9 VDD 82.768,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U421
0.8491 0.04896 0.001912 0.9 VDD 94.873,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U426
0.8431 0.0534 0.0035 0.9 VDD 91.318,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U427
0.8467 0.05043 0.002896 0.9 VDD 84.118,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U428
0.842 0.05434 0.003653 0.9 VDD 91.858,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U430
0.8416 0.05481 0.00356 0.9 VDD 93.163,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U431
0.8431 0.05343 0.003473 0.9 VDD 91.678,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U432
0.8402 0.05474 0.005013 0.9 VDD 82.453,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U433
0.8405 0.05461 0.004841 0.9 VDD 84.388,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U434
0.8394 0.05581 0.00482 0.9 VDD 84.613,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U436
0.8457 0.05194 0.002395 0.9 VDD 92.803,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U438
0.8459 0.05194 0.002161 0.9 VDD 92.758,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U439
0.8495 0.04841 0.002111 0.9 VDD 93.118,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U440
0.8413 0.05462 0.004116 0.9 VDD 84.253,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U441
0.8404 0.05466 0.004898 0.9 VDD 83.758,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U442
0.8422 0.05396 0.003853 0.9 VDD 85.828,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U443
0.8414 0.05456 0.004075 0.9 VDD 85.108,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U444
0.8414 0.05453 0.004052 0.9 VDD 85.558,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U448
0.8464 0.05188 0.001729 0.9 VDD 96.088,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U449
0.8444 0.05275 0.002816 0.9 VDD 91.183,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U450
0.8466 0.05133 0.002018 0.9 VDD 91.048,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U451
0.8475 0.05054 0.002 0.9 VDD 90.328,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U452
0.8471 0.05074 0.00218 0.9 VDD 88.078,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U453
0.8482 0.04931 0.002511 0.9 VDD 90.958,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U454
0.8396 0.05584 0.004601 0.9 VDD 88.438,142.224 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U455
0.842 0.05379 0.004168 0.9 VDD 85.513,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U456
0.8418 0.05395 0.004273 0.9 VDD 84.478,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U457
0.8426 0.05354 0.003893 0.9 VDD 87.718,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U458
0.8423 0.05391 0.003791 0.9 VDD 86.863,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U459
0.8424 0.05388 0.003761 0.9 VDD 87.358,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U460
0.8425 0.05359 0.003912 0.9 VDD 87.898,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U461
0.8453 0.05235 0.002339 0.9 VDD 96.403,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U462
0.8455 0.05225 0.002226 0.9 VDD 95.368,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U463
0.8459 0.05176 0.00235 0.9 VDD 91.273,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U464
0.8395 0.05557 0.004933 0.9 VDD 85.783,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U465
0.8399 0.05547 0.004661 0.9 VDD 86.278,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U466
0.8401 0.05532 0.004587 0.9 VDD 86.998,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U467
0.848 0.05039 0.00166 0.9 VDD 95.728,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U470
0.8457 0.05205 0.002302 0.9 VDD 93.658,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U471
0.8437 0.05269 0.003622 0.9 VDD 90.958,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U472
0.8425 0.05373 0.003769 0.9 VDD 90.148,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U473
0.849 0.04888 0.002137 0.9 VDD 92.938,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U474
0.841 0.0547 0.004273 0.9 VDD 89.923,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U475
0.8417 0.05414 0.004115 0.9 VDD 91.318,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U476
0.8411 0.05488 0.004042 0.9 VDD 91.948,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U477
0.8423 0.05411 0.003622 0.9 VDD 92.308,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U478
0.8441 0.05321 0.00272 0.9 VDD 92.083,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U479
0.8454 0.05214 0.002497 0.9 VDD 91.858,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U480
0.8484 0.04959 0.002048 0.9 VDD 93.388,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U482
0.8486 0.04919 0.002185 0.9 VDD 96.718,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U484
0.8494 0.04869 0.001947 0.9 VDD 94.558,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U485
0.8484 0.04975 0.001883 0.9 VDD 94.738,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U486
0.8479 0.05023 0.00186 0.9 VDD 93.478,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U487
0.8478 0.05012 0.002055 0.9 VDD 91.948,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U488
0.8397 0.0553 0.005012 0.9 VDD 84.928,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U490
0.8388 0.05608 0.005162 0.9 VDD 83.263,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U491
0.839 0.05606 0.004935 0.9 VDD 83.353,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U494
0.8404 0.05469 0.004947 0.9 VDD 83.218,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U495
0.8409 0.05446 0.004652 0.9 VDD 86.368,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U496
0.8452 0.05246 0.002348 0.9 VDD 96.493,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U497
0.8419 0.05407 0.004 0.9 VDD 82.768,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U498
0.8419 0.05402 0.004107 0.9 VDD 84.433,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U499
0.8418 0.05404 0.004135 0.9 VDD 83.848,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U500
0.842 0.05395 0.004022 0.9 VDD 86.098,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U501
0.8424 0.05364 0.003972 0.9 VDD 87.358,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U502
0.8422 0.05394 0.003824 0.9 VDD 86.323,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U503
0.8427 0.05359 0.003727 0.9 VDD 87.898,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U504
0.843 0.0534 0.00358 0.9 VDD 90.148,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U505
0.8432 0.05433 0.002441 0.9 VDD 95.053,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U506
0.8455 0.05233 0.002209 0.9 VDD 94.468,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U507
0.8482 0.0497 0.002104 0.9 VDD 91.543,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U508
0.8471 0.05054 0.002355 0.9 VDD 91.768,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U509
0.8464 0.05119 0.002369 0.9 VDD 91.633,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U510
0.8471 0.05049 0.00245 0.9 VDD 90.868,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U511
0.8469 0.05057 0.002535 0.9 VDD 90.058,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U512
0.8487 0.04843 0.002883 0.9 VDD 85.738,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U513
0.8494 0.04846 0.002112 0.9 VDD 95.818,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U514
0.85 0.04786 0.002122 0.9 VDD 93.928,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U515
0.8494 0.04846 0.002097 0.9 VDD 93.343,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U516
0.8423 0.05384 0.003903 0.9 VDD 84.883,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U517
0.842 0.05389 0.004099 0.9 VDD 84.928,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U518
0.8422 0.05376 0.004024 0.9 VDD 86.008,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U519
0.8481 0.05029 0.001642 0.9 VDD 94.288,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U523
0.8467 0.05158 0.001739 0.9 VDD 93.613,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U524
0.8421 0.054 0.003903 0.9 VDD 84.883,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U525
0.8419 0.05386 0.004255 0.9 VDD 84.658,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U526
0.8427 0.05321 0.004062 0.9 VDD 85.468,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U527
0.8403 0.05503 0.004683 0.9 VDD 88.393,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U528
0.8419 0.05425 0.003856 0.9 VDD 88.798,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U529
0.8425 0.05382 0.003687 0.9 VDD 88.528,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U530
0.846 0.0515 0.002507 0.9 VDD 90.013,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U531
0.8464 0.0515 0.002122 0.9 VDD 90.058,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U532
0.8472 0.04998 0.002776 0.9 VDD 88.168,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U533
0.8483 0.04949 0.002205 0.9 VDD 92.578,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U534
0.8468 0.05007 0.003148 0.9 VDD 87.448,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U535
0.8469 0.05003 0.003053 0.9 VDD 87.988,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U536
0.8497 0.04816 0.002124 0.9 VDD 94.108,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U538
0.8499 0.04809 0.002054 0.9 VDD 93.703,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U539
0.8498 0.04794 0.002297 0.9 VDD 92.893,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U540
0.8491 0.04823 0.002632 0.9 VDD 88.303,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U541
0.8493 0.04816 0.002537 0.9 VDD 89.248,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U542
0.8487 0.04905 0.002247 0.9 VDD 96.583,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U543
0.8494 0.04865 0.001987 0.9 VDD 94.378,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U544
0.8491 0.0485 0.002428 0.9 VDD 90.688,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U545
0.8491 0.04871 0.00214 0.9 VDD 92.983,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U546
0.8483 0.04899 0.00271 0.9 VDD 88.258,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U547
0.8483 0.04896 0.002741 0.9 VDD 87.988,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U548
0.8484 0.04897 0.002668 0.9 VDD 87.943,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U549
0.848 0.04913 0.002853 0.9 VDD 86.998,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U550
0.8479 0.04925 0.002831 0.9 VDD 86.278,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U551
0.8488 0.04841 0.002753 0.9 VDD 86.008,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U552
0.8473 0.04954 0.003127 0.9 VDD 84.478,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U554
0.8397 0.05535 0.00494 0.9 VDD 82.543,141.648 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U555
0.8386 0.05632 0.005048 0.9 VDD 82.048,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U556
0.8407 0.05455 0.004757 0.9 VDD 85.288,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U557
0.8418 0.05406 0.004163 0.9 VDD 83.218,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U558
0.8411 0.05473 0.004184 0.9 VDD 82.723,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U559
0.8412 0.05468 0.004151 0.9 VDD 83.488,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U560
0.8419 0.054 0.004079 0.9 VDD 85.018,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U561
0.8445 0.05239 0.003124 0.9 VDD 85.513,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U562
0.8398 0.05525 0.004929 0.9 VDD 85.828,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U563
0.8397 0.05559 0.004719 0.9 VDD 85.693,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U564
0.8408 0.0545 0.004706 0.9 VDD 85.828,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U565
0.8415 0.05448 0.004017 0.9 VDD 86.188,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U566
0.8394 0.05535 0.005241 0.9 VDD 82.363,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U567
0.8383 0.05637 0.005291 0.9 VDD 81.778,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U568
0.8421 0.05398 0.003877 0.9 VDD 85.378,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U569
0.8444 0.05233 0.00328 0.9 VDD 86.593,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U570
0.8445 0.05238 0.003107 0.9 VDD 85.693,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U571
0.8424 0.05341 0.004217 0.9 VDD 83.038,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U572
0.8422 0.05389 0.003939 0.9 VDD 84.163,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U573
0.8419 0.05399 0.004151 0.9 VDD 84.118,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U574
0.8421 0.05384 0.004068 0.9 VDD 85.378,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U575
0.8421 0.05391 0.003982 0.9 VDD 86.773,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U576
0.8422 0.05386 0.003919 0.9 VDD 87.808,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U578
0.8427 0.05347 0.00385 0.9 VDD 88.258,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U579
0.8436 0.05311 0.003272 0.9 VDD 86.683,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U580
0.8433 0.05325 0.003423 0.9 VDD 85.018,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U581
0.8423 0.05379 0.00387 0.9 VDD 85.513,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U582
0.8419 0.05389 0.004228 0.9 VDD 84.928,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U583
0.842 0.05384 0.004182 0.9 VDD 85.378,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U584
0.8464 0.05022 0.003383 0.9 VDD 86.098,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U585
0.8424 0.05375 0.00384 0.9 VDD 86.053,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U586
0.8421 0.05378 0.004135 0.9 VDD 85.828,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U587
0.8422 0.05373 0.004088 0.9 VDD 86.278,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U588
0.8429 0.0531 0.003966 0.9 VDD 86.773,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U589
0.8445 0.05231 0.003234 0.9 VDD 87.088,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U590
0.8462 0.05123 0.002563 0.9 VDD 89.788,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U591
0.848 0.05033 0.001687 0.9 VDD 94.918,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U592
0.8476 0.0508 0.001628 0.9 VDD 94.963,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U593
0.8476 0.0508 0.001602 0.9 VDD 95.008,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U594
0.8399 0.05531 0.004814 0.9 VDD 87.043,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U595
0.8417 0.05436 0.003936 0.9 VDD 87.538,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U597
0.8447 0.05223 0.003092 0.9 VDD 88.528,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U598
0.8451 0.05213 0.002783 0.9 VDD 87.763,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U599
0.8386 0.05622 0.005226 0.9 VDD 82.543,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U600
0.8389 0.05616 0.004978 0.9 VDD 82.858,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U601
0.842 0.05403 0.003936 0.9 VDD 84.208,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U602
0.845 0.0521 0.002885 0.9 VDD 88.033,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U603
0.8454 0.05181 0.002745 0.9 VDD 88.078,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U604
0.8459 0.05144 0.002693 0.9 VDD 88.483,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U605
0.8459 0.0517 0.002434 0.9 VDD 86.818,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U606
0.8462 0.05069 0.003151 0.9 VDD 85.108,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U607
0.8463 0.05141 0.002291 0.9 VDD 92.353,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U608
0.8473 0.0507 0.001974 0.9 VDD 93.748,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U609
0.8466 0.05158 0.001814 0.9 VDD 92.938,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U610
0.8472 0.05055 0.00228 0.9 VDD 86.728,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U611
0.8467 0.05059 0.002692 0.9 VDD 86.278,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U612
0.8477 0.04923 0.00308 0.9 VDD 84.928,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U613
0.8463 0.05059 0.003097 0.9 VDD 85.558,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U614
0.8476 0.04923 0.003172 0.9 VDD 84.928,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U615
0.846 0.05079 0.003203 0.9 VDD 84.658,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U616
0.8455 0.05111 0.003363 0.9 VDD 83.218,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U617
0.847 0.04972 0.003246 0.9 VDD 83.218,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U618
0.8435 0.05279 0.003711 0.9 VDD 89.923,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U619
0.8442 0.05281 0.002962 0.9 VDD 89.788,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U620
0.8451 0.05215 0.002702 0.9 VDD 89.878,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U621
0.8461 0.05131 0.002618 0.9 VDD 89.248,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U622
0.8408 0.05473 0.004437 0.9 VDD 90.868,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U623
0.84 0.05516 0.004831 0.9 VDD 86.863,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U624
0.8407 0.05486 0.004476 0.9 VDD 89.608,141.648 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U625
0.8415 0.0542 0.004339 0.9 VDD 89.338,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U626
0.8463 0.05025 0.003429 0.9 VDD 85.828,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U627
0.8425 0.0537 0.003808 0.9 VDD 86.593,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U628
0.8423 0.05367 0.004039 0.9 VDD 86.728,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U629
0.8425 0.05356 0.003952 0.9 VDD 87.538,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U630
0.8417 0.05528 0.00303 0.9 VDD 95.143,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U631
0.8423 0.05449 0.00322 0.9 VDD 93.658,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U632
0.8435 0.05291 0.003573 0.9 VDD 91.498,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U633
0.8469 0.05111 0.001985 0.9 VDD 91.363,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U634
0.8451 0.05214 0.002739 0.9 VDD 91.903,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U635
0.8463 0.05143 0.002248 0.9 VDD 92.083,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U636
0.8464 0.05134 0.002221 0.9 VDD 89.068,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U638
0.8486 0.04849 0.002951 0.9 VDD 85.018,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U639
0.8473 0.0501 0.002597 0.9 VDD 87.178,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U640
0.8501 0.04758 0.002306 0.9 VDD 91.048,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U641
0.8492 0.04823 0.002551 0.9 VDD 88.348,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U642
0.8494 0.04813 0.002446 0.9 VDD 89.518,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U643
0.8499 0.0477 0.002421 0.9 VDD 89.788,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U644
0.8495 0.0479 0.002615 0.9 VDD 87.628,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U645
0.8489 0.04834 0.002761 0.9 VDD 86.998,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U646
0.8488 0.04839 0.002831 0.9 VDD 86.278,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U647
0.8487 0.04847 0.002818 0.9 VDD 85.198,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U648
0.8439 0.05178 0.004367 0.9 VDD 79.978,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U649
0.8447 0.05222 0.003059 0.9 VDD 85.378,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U650
0.845 0.05196 0.003004 0.9 VDD 85.108,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U651
0.8465 0.05077 0.002757 0.9 VDD 87.808,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U652
0.8482 0.04981 0.001988 0.9 VDD 92.488,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U653
0.847 0.05026 0.002745 0.9 VDD 85.738,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U654
0.8463 0.05083 0.002834 0.9 VDD 86.998,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U655
0.8457 0.05182 0.002505 0.9 VDD 86.008,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U656
0.844 0.05255 0.003488 0.9 VDD 81.238,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U657
0.8435 0.05292 0.003562 0.9 VDD 80.518,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U658
0.844 0.05252 0.00343 0.9 VDD 81.958,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U659
0.8437 0.05278 0.003482 0.9 VDD 81.328,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U660
0.8444 0.05278 0.002868 0.9 VDD 81.328,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U661
0.8441 0.05254 0.003338 0.9 VDD 80.968,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U662
0.844 0.05169 0.004301 0.9 VDD 80.428,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U663
0.8417 0.05411 0.004228 0.9 VDD 90.328,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U664
0.8409 0.05465 0.004504 0.9 VDD 90.193,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U665
0.8422 0.0541 0.003751 0.9 VDD 90.418,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U666
0.8426 0.05367 0.003708 0.9 VDD 91.048,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U667
0.8428 0.05393 0.003285 0.9 VDD 93.163,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U668
0.8429 0.05387 0.00322 0.9 VDD 93.658,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U669
0.8428 0.05369 0.003512 0.9 VDD 92.173,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U670
0.8454 0.05237 0.002189 0.9 VDD 95.053,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U672
0.8464 0.05155 0.002091 0.9 VDD 93.298,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U673
0.8459 0.05215 0.001927 0.9 VDD 94.558,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U674
0.8471 0.0506 0.002266 0.9 VDD 92.578,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U675
0.845 0.05213 0.002911 0.9 VDD 90.283,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U676
0.8451 0.05217 0.002696 0.9 VDD 92.308,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U677
0.8454 0.05223 0.002366 0.9 VDD 93.073,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U678
0.8453 0.05209 0.002601 0.9 VDD 90.868,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U679
0.8485 0.04977 0.001764 0.9 VDD 94.918,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U680
0.8482 0.05007 0.001764 0.9 VDD 94.918,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U681
0.8482 0.04994 0.001825 0.9 VDD 93.748,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U682
0.8467 0.05146 0.001883 0.9 VDD 92.308,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U683
0.8476 0.05064 0.001759 0.9 VDD 93.028,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U684
0.8479 0.05013 0.001996 0.9 VDD 90.373,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U685
0.848 0.0501 0.001881 0.9 VDD 91.678,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U686
0.8475 0.05075 0.001756 0.9 VDD 94.423,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U687
0.8469 0.05051 0.002607 0.9 VDD 87.088,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U688
0.849 0.04888 0.002145 0.9 VDD 92.893,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U689
0.8492 0.04859 0.002244 0.9 VDD 92.128,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U690
0.8492 0.04856 0.002262 0.9 VDD 91.858,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U691
0.8486 0.0488 0.002564 0.9 VDD 88.978,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U692
0.8481 0.04907 0.002823 0.9 VDD 87.268,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U693
0.848 0.04912 0.002899 0.9 VDD 86.593,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U694
0.8435 0.05318 0.003347 0.9 VDD 85.873,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U695
0.8446 0.05233 0.003066 0.9 VDD 86.143,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U696
0.8446 0.05237 0.003013 0.9 VDD 85.783,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U697
0.8427 0.0535 0.003788 0.9 VDD 88.978,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U698
0.8427 0.05347 0.003871 0.9 VDD 88.258,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U699
0.8429 0.05335 0.003779 0.9 VDD 89.113,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U700
0.8434 0.05285 0.003761 0.9 VDD 89.338,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U701
0.844 0.05291 0.003074 0.9 VDD 88.708,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U702
0.846 0.05097 0.002996 0.9 VDD 85.198,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U703
0.8474 0.0495 0.003099 0.9 VDD 84.748,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U704
0.8473 0.05046 0.002221 0.9 VDD 87.538,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U705
0.847 0.05079 0.002221 0.9 VDD 87.538,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U706
0.8479 0.04912 0.002978 0.9 VDD 86.548,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U707
0.8468 0.0503 0.002944 0.9 VDD 86.818,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U708
0.8467 0.05017 0.003164 0.9 VDD 87.358,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U709
0.8464 0.05032 0.003274 0.9 VDD 86.728,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U710
0.8462 0.05044 0.003368 0.9 VDD 86.188,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U711
0.8476 0.04935 0.003003 0.9 VDD 85.648,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U712
0.8476 0.04948 0.002968 0.9 VDD 84.838,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U713
0.848 0.04989 0.002083 0.9 VDD 93.208,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U715
0.847 0.04998 0.003004 0.9 VDD 88.258,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U716
0.8449 0.05248 0.00263 0.9 VDD 96.718,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U717
0.8436 0.05382 0.002563 0.9 VDD 93.523,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U718
0.8454 0.05227 0.002302 0.9 VDD 93.658,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U719
0.8456 0.05176 0.002611 0.9 VDD 90.778,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U720
0.848 0.05017 0.001796 0.9 VDD 92.623,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U721
0.8478 0.05006 0.002152 0.9 VDD 91.138,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U722
0.8475 0.05017 0.002282 0.9 VDD 90.013,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U723
0.8465 0.05072 0.002813 0.9 VDD 85.018,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U724
0.8464 0.0517 0.001896 0.9 VDD 94.963,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U725
0.8466 0.05174 0.001628 0.9 VDD 94.603,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U726
0.8465 0.05186 0.001637 0.9 VDD 95.863,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U727
0.8462 0.05147 0.0023 0.9 VDD 88.258,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U728
0.8445 0.05227 0.003177 0.9 VDD 87.673,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U729
0.8449 0.05219 0.002955 0.9 VDD 87.313,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U730
0.8448 0.05229 0.002946 0.9 VDD 87.403,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U731
0.8454 0.05174 0.002876 0.9 VDD 86.548,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U732
0.8453 0.05182 0.002924 0.9 VDD 86.008,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U733
0.8436 0.05287 0.003518 0.9 VDD 80.968,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U734
0.8437 0.05281 0.003455 0.9 VDD 81.598,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U735
0.8441 0.05259 0.003336 0.9 VDD 82.768,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U736
0.8439 0.05267 0.003401 0.9 VDD 82.138,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U737
0.8444 0.05235 0.003228 0.9 VDD 82.408,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U738
0.8463 0.05108 0.002623 0.9 VDD 81.058,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U739
0.8458 0.05137 0.00279 0.9 VDD 77.098,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U740
0.8403 0.05504 0.004653 0.9 VDD 87.943,141.648 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U741
0.8403 0.055 0.004687 0.9 VDD 88.348,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U742
0.8405 0.05504 0.004445 0.9 VDD 88.348,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U743
0.8432 0.05295 0.003839 0.9 VDD 88.393,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U744
0.8424 0.05363 0.003946 0.9 VDD 87.043,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U745
0.8439 0.05299 0.003155 0.9 VDD 87.898,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U746
0.8443 0.05237 0.003343 0.9 VDD 85.918,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U747
0.8447 0.05226 0.003015 0.9 VDD 86.683,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U748
0.8453 0.05191 0.00282 0.9 VDD 87.448,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U749
0.846 0.05175 0.002279 0.9 VDD 88.483,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U750
0.8458 0.05188 0.002361 0.9 VDD 87.628,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U751
0.8496 0.04803 0.002339 0.9 VDD 90.688,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U752
0.8496 0.04804 0.002396 0.9 VDD 90.598,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U753
0.849 0.04857 0.002424 0.9 VDD 90.328,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U754
0.8488 0.04869 0.002554 0.9 VDD 89.608,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U755
0.8483 0.04896 0.002719 0.9 VDD 88.618,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U756
0.8481 0.04905 0.002861 0.9 VDD 87.493,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U757
0.8471 0.05061 0.002324 0.9 VDD 86.098,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U759
0.8451 0.05202 0.002905 0.9 VDD 86.728,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U760
0.8455 0.05207 0.00247 0.9 VDD 86.413,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U761
0.8463 0.05078 0.002872 0.9 VDD 84.388,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U762
0.8474 0.04975 0.002841 0.9 VDD 89.158,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U763
0.8481 0.04969 0.002209 0.9 VDD 90.643,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U764
0.8476 0.04973 0.002637 0.9 VDD 89.248,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U765
0.8474 0.04935 0.003258 0.9 VDD 83.083,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U766
0.8475 0.04932 0.003212 0.9 VDD 83.578,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U767
0.8475 0.04929 0.00317 0.9 VDD 84.028,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U768
0.8475 0.04928 0.003248 0.9 VDD 84.253,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U769
0.8458 0.05091 0.003263 0.9 VDD 84.118,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U770
0.8454 0.0512 0.003411 0.9 VDD 82.768,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U771
0.8471 0.04946 0.003433 0.9 VDD 81.058,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U772
0.8452 0.0522 0.00255 0.9 VDD 85.468,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U774
0.8454 0.05197 0.002587 0.9 VDD 85.018,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U775
0.8451 0.05231 0.002608 0.9 VDD 84.748,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U776
0.8455 0.05166 0.002826 0.9 VDD 87.088,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U777
0.8452 0.05226 0.00258 0.9 VDD 85.108,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U778
0.8437 0.05282 0.003466 0.9 VDD 81.508,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U779
0.8438 0.05277 0.00343 0.9 VDD 81.958,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U780
0.8439 0.05273 0.003392 0.9 VDD 82.408,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U781
0.8439 0.05274 0.003382 0.9 VDD 82.318,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U782
0.8445 0.05267 0.002809 0.9 VDD 82.138,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U783
0.8443 0.05241 0.003263 0.9 VDD 81.958,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U784
0.8449 0.05147 0.00359 0.9 VDD 77.188,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U785
0.8474 0.04961 0.003042 0.9 VDD 84.028,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U786
0.845 0.05221 0.002814 0.9 VDD 88.753,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U787
0.8454 0.05199 0.002641 0.9 VDD 88.933,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U788
0.8457 0.05169 0.002652 0.9 VDD 88.843,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U789
0.8446 0.05233 0.003028 0.9 VDD 86.548,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U790
0.8448 0.05229 0.002941 0.9 VDD 86.413,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U791
0.8449 0.05225 0.002894 0.9 VDD 86.818,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U792
0.8431 0.05303 0.003911 0.9 VDD 87.493,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U793
0.8428 0.05316 0.00402 0.9 VDD 86.053,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U794
0.8437 0.05306 0.003221 0.9 VDD 87.223,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U795
0.8457 0.05157 0.002775 0.9 VDD 87.628,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U796
0.8461 0.05157 0.002361 0.9 VDD 87.628,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U797
0.847 0.05067 0.002359 0.9 VDD 85.558,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U798
0.8474 0.04932 0.003323 0.9 VDD 83.578,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U799
0.8457 0.05101 0.003313 0.9 VDD 83.668,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U800
0.8459 0.05061 0.00349 0.9 VDD 85.468,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U801
0.8455 0.05085 0.003671 0.9 VDD 84.388,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U802
0.8459 0.05041 0.003686 0.9 VDD 84.298,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U803
0.8452 0.05099 0.003775 0.9 VDD 83.758,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U804
0.8472 0.04959 0.003161 0.9 VDD 84.118,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U805
0.845 0.05209 0.002957 0.9 VDD 86.278,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U807
0.8453 0.05215 0.002516 0.9 VDD 85.873,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U808
0.8468 0.05078 0.002433 0.9 VDD 84.388,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U809
0.8473 0.05062 0.002073 0.9 VDD 89.428,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U810
0.8468 0.05087 0.002299 0.9 VDD 86.458,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U811
0.8467 0.05092 0.002336 0.9 VDD 85.918,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U812
0.8401 0.05481 0.0051 0.9 VDD 81.418,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U813
0.8384 0.05649 0.005122 0.9 VDD 81.148,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U814
0.8415 0.05424 0.004286 0.9 VDD 81.868,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U815
0.8421 0.05354 0.004316 0.9 VDD 81.328,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U816
0.8455 0.05122 0.003297 0.9 VDD 81.508,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U817
0.8461 0.05125 0.002618 0.9 VDD 81.148,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U818
0.8458 0.05146 0.002784 0.9 VDD 77.278,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U819
0.8426 0.05431 0.003118 0.9 VDD 94.468,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U820
0.8417 0.05518 0.003126 0.9 VDD 94.963,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U821
0.843 0.0545 0.002502 0.9 VDD 95.593,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U822
0.8429 0.05412 0.003009 0.9 VDD 94.423,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U823
0.8473 0.05028 0.002389 0.9 VDD 89.068,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U824
0.8476 0.04941 0.003041 0.9 VDD 85.288,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U825
0.8479 0.0492 0.002904 0.9 VDD 86.548,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U826
0.8479 0.04916 0.002963 0.9 VDD 86.008,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U827
0.8465 0.05046 0.003032 0.9 VDD 86.098,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U828
0.8478 0.04916 0.003043 0.9 VDD 86.008,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U829
0.8478 0.04919 0.003012 0.9 VDD 85.558,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U830
0.8478 0.04934 0.002883 0.9 VDD 85.738,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U831
0.8477 0.04941 0.002926 0.9 VDD 85.288,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U832
0.8467 0.05096 0.002377 0.9 VDD 85.288,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U834
0.8469 0.05083 0.002261 0.9 VDD 86.998,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U835
0.8462 0.05087 0.00288 0.9 VDD 86.503,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U836
0.8464 0.05057 0.003015 0.9 VDD 82.678,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U837
0.846 0.05096 0.003036 0.9 VDD 82.408,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U838
0.8466 0.05089 0.002503 0.9 VDD 83.218,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U839
0.8461 0.05092 0.003 0.9 VDD 82.858,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U840
0.8465 0.05097 0.002554 0.9 VDD 82.318,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U841
0.8459 0.051 0.003071 0.9 VDD 81.958,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U842
0.8471 0.04948 0.003469 0.9 VDD 80.608,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U843
0.8466 0.05015 0.003274 0.9 VDD 86.728,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U845
0.8471 0.05019 0.002682 0.9 VDD 86.368,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U846
0.8466 0.05066 0.002754 0.9 VDD 85.648,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U847
0.8475 0.05 0.002499 0.9 VDD 88.078,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U848
0.8472 0.05036 0.002464 0.9 VDD 88.393,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U849
0.8472 0.0507 0.002144 0.9 VDD 88.528,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U850
0.8467 0.05068 0.002658 0.9 VDD 88.843,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U851
0.841 0.05478 0.004216 0.9 VDD 81.958,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U852
0.8417 0.0541 0.004226 0.9 VDD 81.688,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U853
0.842 0.0536 0.004366 0.9 VDD 80.428,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U854
0.8426 0.0536 0.003773 0.9 VDD 80.518,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U855
0.8462 0.05121 0.002584 0.9 VDD 81.778,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U856
0.8462 0.05066 0.003099 0.9 VDD 81.598,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U857
0.8458 0.05091 0.003318 0.9 VDD 78.358,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U858
0.8448 0.05124 0.003966 0.9 VDD 82.588,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U861
0.8455 0.05057 0.003952 0.9 VDD 82.678,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U862
0.8453 0.05064 0.004082 0.9 VDD 81.868,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U863
0.8463 0.05062 0.003057 0.9 VDD 82.138,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U864
0.8465 0.05052 0.002971 0.9 VDD 83.218,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U865
0.8466 0.05047 0.002927 0.9 VDD 83.758,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U866
0.8463 0.05083 0.002919 0.9 VDD 83.848,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U867
0.8457 0.05111 0.003171 0.9 VDD 80.608,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U868
0.841 0.05461 0.004387 0.9 VDD 91.363,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U869
0.8428 0.05368 0.003528 0.9 VDD 90.913,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U870
0.843 0.05329 0.003721 0.9 VDD 89.563,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U871
0.8431 0.05333 0.003569 0.9 VDD 90.868,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U872
0.8432 0.05315 0.003653 0.9 VDD 90.598,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U873
0.8467 0.05115 0.002103 0.9 VDD 90.238,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U874
0.8477 0.0499 0.002409 0.9 VDD 88.888,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U875
0.8474 0.04981 0.00275 0.9 VDD 89.653,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U876
0.8478 0.04953 0.002676 0.9 VDD 90.058,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U877
0.8479 0.04973 0.002359 0.9 VDD 91.768,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U878
0.8487 0.04884 0.002475 0.9 VDD 90.283,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U879
0.8489 0.04881 0.002307 0.9 VDD 91.633,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U880
0.8489 0.04881 0.00231 0.9 VDD 91.678,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U881
0.8486 0.04885 0.002517 0.9 VDD 90.148,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U882
0.8468 0.04956 0.003639 0.9 VDD 78.178,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U883
0.8444 0.05187 0.003717 0.9 VDD 79.528,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U884
0.8416 0.05414 0.004291 0.9 VDD 79.933,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U885
0.8408 0.05488 0.004277 0.9 VDD 80.338,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U886
0.8408 0.05492 0.004301 0.9 VDD 79.618,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U887
0.8417 0.05415 0.00412 0.9 VDD 79.393,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U888
0.8464 0.05102 0.002589 0.9 VDD 81.688,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U889
0.8459 0.05104 0.003106 0.9 VDD 81.508,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U890
0.847 0.04946 0.003583 0.9 VDD 81.058,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U891
0.84 0.05486 0.005166 0.9 VDD 80.608,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U893
0.8382 0.05663 0.00518 0.9 VDD 80.428,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U894
0.838 0.05677 0.005236 0.9 VDD 79.708,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U895
0.8378 0.05675 0.005456 0.9 VDD 79.798,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U896
0.8381 0.05656 0.005375 0.9 VDD 80.788,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U897
0.8454 0.05127 0.003358 0.9 VDD 80.698,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U898
0.8461 0.05128 0.002651 0.9 VDD 80.518,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U899
0.8453 0.05135 0.003371 0.9 VDD 77.458,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U900
0.8418 0.05413 0.004084 0.9 VDD 80.518,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U902
0.8416 0.05413 0.00427 0.9 VDD 80.518,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U903
0.8409 0.05485 0.004261 0.9 VDD 80.788,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U904
0.8409 0.05483 0.004247 0.9 VDD 81.148,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U905
0.8416 0.05412 0.004251 0.9 VDD 81.058,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U906
0.8442 0.05247 0.003297 0.9 VDD 81.508,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U907
0.8458 0.05108 0.003139 0.9 VDD 81.058,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U908
0.8457 0.05095 0.003355 0.9 VDD 77.728,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U909
0.8474 0.04955 0.00301 0.9 VDD 84.388,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U910
0.8473 0.04965 0.003065 0.9 VDD 83.758,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U911
0.8466 0.04997 0.003397 0.9 VDD 81.508,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U912
0.8465 0.05005 0.003444 0.9 VDD 80.923,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U913
0.8448 0.05155 0.003699 0.9 VDD 75.208,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U914
0.8431 0.05319 0.003676 0.9 VDD 75.658,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U915
0.8433 0.05311 0.003637 0.9 VDD 76.378,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U916
0.8437 0.0531 0.003162 0.9 VDD 76.423,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U919
0.8436 0.05264 0.003788 0.9 VDD 76.558,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U920
0.8456 0.05102 0.003424 0.9 VDD 76.513,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U921
0.8491 0.04899 0.001894 0.9 VDD 94.963,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U923
0.85 0.04801 0.002043 0.9 VDD 94.558,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U926
0.8499 0.04799 0.002072 0.9 VDD 94.468,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U927
0.8502 0.04735 0.002446 0.9 VDD 91.678,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U929
0.8496 0.04818 0.002222 0.9 VDD 91.948,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U931
0.85 0.04778 0.002214 0.9 VDD 92.038,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U932
0.8491 0.0488 0.002058 0.9 VDD 93.658,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U933
0.8496 0.04819 0.002248 0.9 VDD 91.993,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U935
0.8483 0.04937 0.002376 0.9 VDD 91.678,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U936
0.8482 0.04938 0.002445 0.9 VDD 90.688,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U937
0.8498 0.04762 0.002577 0.9 VDD 90.598,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U938
0.8418 0.05412 0.004063 0.9 VDD 81.148,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U939
0.8419 0.0541 0.00404 0.9 VDD 81.778,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U940
0.8417 0.05409 0.004208 0.9 VDD 82.138,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U941
0.8417 0.05408 0.00419 0.9 VDD 82.588,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U942
0.8419 0.05409 0.004019 0.9 VDD 82.318,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U943
0.8448 0.05242 0.002829 0.9 VDD 81.868,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U944
0.8445 0.05258 0.002913 0.9 VDD 80.698,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U945
0.8452 0.05135 0.003448 0.9 VDD 79.438,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U946
0.8411 0.05431 0.004576 0.9 VDD 81.238,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U947
0.841 0.05436 0.004615 0.9 VDD 80.788,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U948
0.8407 0.05452 0.004746 0.9 VDD 79.258,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U949
0.8411 0.05448 0.004404 0.9 VDD 79.708,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U950
0.8412 0.0544 0.004366 0.9 VDD 80.428,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U951
0.8442 0.05287 0.002913 0.9 VDD 80.698,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U952
0.844 0.05262 0.003378 0.9 VDD 80.428,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U953
0.8454 0.05131 0.003334 0.9 VDD 78.088,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U954
0.8461 0.05118 0.002686 0.9 VDD 79.798,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U955
0.8423 0.05345 0.004244 0.9 VDD 82.588,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U956
0.8417 0.05406 0.00419 0.9 VDD 83.488,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U957
0.8419 0.05394 0.004122 0.9 VDD 84.568,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U958
0.8426 0.0533 0.004128 0.9 VDD 84.478,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U959
0.8425 0.05336 0.004179 0.9 VDD 83.668,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U960
0.8467 0.05083 0.002466 0.9 VDD 83.848,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U961
0.8462 0.05088 0.002964 0.9 VDD 83.308,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U962
0.8462 0.05114 0.00266 0.9 VDD 80.338,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U963
0.846 0.05133 0.00269 0.9 VDD 79.708,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U964
0.8413 0.05421 0.004495 0.9 VDD 82.138,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U965
0.8416 0.05417 0.004249 0.9 VDD 82.498,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U966
0.8417 0.05392 0.004343 0.9 VDD 83.758,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U967
0.8417 0.05401 0.004326 0.9 VDD 83.938,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U968
0.8415 0.0541 0.004403 0.9 VDD 83.128,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U969
0.8456 0.05115 0.003214 0.9 VDD 82.588,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U970
0.8463 0.05117 0.002554 0.9 VDD 82.318,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U971
0.846 0.05131 0.002673 0.9 VDD 80.068,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U972
0.842 0.05401 0.004012 0.9 VDD 82.498,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U974
0.8416 0.05399 0.004428 0.9 VDD 82.858,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U975
0.842 0.05406 0.003985 0.9 VDD 83.128,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U976
0.8421 0.05394 0.003966 0.9 VDD 83.578,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U977
0.8417 0.05395 0.004378 0.9 VDD 83.398,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U978
0.8465 0.05107 0.002471 0.9 VDD 83.758,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U979
0.8464 0.05112 0.002508 0.9 VDD 83.128,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U980
0.8434 0.05302 0.00359 0.9 VDD 77.188,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U981
0.8437 0.05254 0.003707 0.9 VDD 81.418,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U983
0.8438 0.05252 0.003652 0.9 VDD 82.138,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U984
0.8423 0.05347 0.004265 0.9 VDD 82.228,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U985
0.8429 0.05344 0.003611 0.9 VDD 82.678,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U986
0.8431 0.05338 0.003548 0.9 VDD 83.488,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U987
0.8459 0.05105 0.003088 0.9 VDD 84.118,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U988
0.8445 0.05228 0.003192 0.9 VDD 82.858,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U989
0.8438 0.05303 0.003129 0.9 VDD 77.098,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U990
0.844 0.05267 0.003347 0.9 VDD 82.948,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U992
0.8441 0.05261 0.003252 0.9 VDD 83.578,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U993
0.8444 0.05247 0.003119 0.9 VDD 84.838,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U994
0.8444 0.05244 0.00316 0.9 VDD 85.108,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U995
0.8442 0.05254 0.00324 0.9 VDD 84.208,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U996
0.8448 0.0521 0.003088 0.9 VDD 84.118,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U997
0.8446 0.05222 0.003156 0.9 VDD 83.308,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U998
0.8436 0.05325 0.003102 0.9 VDD 77.638,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U999
0.8442 0.05248 0.003332 0.9 VDD 83.128,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1001
0.8443 0.05246 0.003279 0.9 VDD 83.758,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1002
0.8443 0.05248 0.003192 0.9 VDD 84.748,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1003
0.8444 0.05241 0.003177 0.9 VDD 84.928,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1004
0.8443 0.05243 0.003224 0.9 VDD 84.388,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1005
0.8466 0.05101 0.002416 0.9 VDD 84.658,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1006
0.8458 0.05109 0.003141 0.9 VDD 83.488,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1007
0.8432 0.05313 0.003709 0.9 VDD 77.998,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1008
0.8439 0.0525 0.003611 0.9 VDD 82.678,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1010
0.844 0.05247 0.003556 0.9 VDD 83.398,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1011
0.8441 0.05242 0.003439 0.9 VDD 84.838,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1012
0.8433 0.05328 0.003454 0.9 VDD 84.658,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1013
0.8441 0.05244 0.003491 0.9 VDD 84.208,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1014
0.8452 0.05211 0.002665 0.9 VDD 84.028,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1015
0.8449 0.05229 0.002762 0.9 VDD 82.768,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1016
0.8431 0.05316 0.003735 0.9 VDD 77.548,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1017
0.8438 0.0526 0.00362 0.9 VDD 79.438,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1018
0.8447 0.05256 0.002748 0.9 VDD 82.948,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1019
0.8442 0.0525 0.003271 0.9 VDD 83.398,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1020
0.8445 0.05232 0.003138 0.9 VDD 84.658,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1021
0.8442 0.05256 0.003205 0.9 VDD 84.028,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1022
0.8444 0.05241 0.003205 0.9 VDD 84.028,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1023
0.8449 0.0524 0.002658 0.9 VDD 84.118,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1024
0.8448 0.0525 0.002714 0.9 VDD 83.398,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1025
0.8436 0.05286 0.003502 0.9 VDD 81.058,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1026
0.845 0.05113 0.003879 0.9 VDD 83.128,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1028
0.8456 0.05052 0.003864 0.9 VDD 83.218,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1029
0.8461 0.05035 0.003581 0.9 VDD 84.928,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1030
0.8468 0.05034 0.002813 0.9 VDD 85.018,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1031
0.8467 0.05039 0.002864 0.9 VDD 84.478,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1032
0.8453 0.05131 0.003404 0.9 VDD 80.068,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1033
0.8435 0.05263 0.003886 0.9 VDD 74.218,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC8_FE_OFN185_data_wdata_ex_12
0.8471 0.04963 0.003257 0.9 VDD 67.783,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_RC_13_0
0.8458 0.05098 0.00319 0.9 VDD 68.323,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_RC_12_0
0.848 0.04877 0.0032 0.9 VDD 76.378,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC1007_dbg_reg_rdata_8
0.8483 0.04924 0.002507 0.9 VDD 32.638,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC1003_n312
0.8433 0.05268 0.004041 0.9 VDD 75.253,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC1002_dbg_reg_rdata_10
0.8436 0.05318 0.003225 0.9 VDD 68.728,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC998_n1517
0.8515 0.04536 0.00318 0.9 VDD 52.618,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC993_n899
0.8474 0.04881 0.00374 0.9 VDD 48.838,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC989_n103
0.8523 0.04477 0.002897 0.9 VDD 41.818,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC986_n104
0.8465 0.05072 0.00282 0.9 VDD 33.088,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC951_n173
0.8425 0.05327 0.004239 0.9 VDD 57.298,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC947_multdiv_operand_a_ex_22
0.853 0.04416 0.002802 0.9 VDD 40.198,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC944_n447
0.8442 0.05279 0.00297 0.9 VDD 65.218,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC883_multdiv_operand_a_ex_5
0.8473 0.04966 0.00299 0.9 VDD 65.128,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC874_multdiv_operand_a_ex_31
0.853 0.04418 0.002841 0.9 VDD 40.828,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC872_n369
0.8492 0.04763 0.003193 0.9 VDD 66.208,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC868_n827
0.8484 0.04903 0.00253 0.9 VDD 33.268,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC867_n308
0.8537 0.04427 0.001987 0.9 VDD 43.888,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC856_n506
0.8418 0.05423 0.003984 0.9 VDD 66.568,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC851_multdiv_operand_a_ex_8
0.8437 0.05115 0.005157 0.9 VDD 73.768,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC840_dbg_reg_rdata_9
0.8431 0.05329 0.003631 0.9 VDD 68.368,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC825_n1487
0.8468 0.0504 0.002799 0.9 VDD 32.818,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC820_n237
0.8467 0.05045 0.002848 0.9 VDD 33.448,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC804_n236
0.8455 0.05101 0.00353 0.9 VDD 48.703,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC795_n129
0.8481 0.0493 0.002568 0.9 VDD 33.718,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC792_n265
0.8404 0.05505 0.004509 0.9 VDD 69.988,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC791_n16
0.8426 0.05324 0.00418 0.9 VDD 54.688,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC783_multdiv_operand_a_ex_18
0.8455 0.05117 0.003375 0.9 VDD 44.428,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC753_n761
0.8435 0.05197 0.004499 0.9 VDD 43.528,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC716_n519
0.8455 0.05094 0.003531 0.9 VDD 52.078,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC708_n65
0.8448 0.05163 0.003586 0.9 VDD 51.988,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC704_n134
0.8503 0.0471 0.002582 0.9 VDD 56.398,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC696_mult_state_q_1
0.8464 0.0506 0.003013 0.9 VDD 35.788,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC694_n83
0.8443 0.05208 0.003664 0.9 VDD 50.188,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC693_n83
0.8444 0.052 0.003571 0.9 VDD 44.518,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC649_n55
0.8474 0.04881 0.003753 0.9 VDD 49.378,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC644_n117
0.8427 0.05277 0.004508 0.9 VDD 47.533,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC643_n53
0.8461 0.05086 0.003009 0.9 VDD 35.068,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC641_n181
0.8475 0.04967 0.002798 0.9 VDD 33.808,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC639_n268
0.846 0.05107 0.002979 0.9 VDD 34.618,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC635_n225
0.8485 0.04859 0.002909 0.9 VDD 32.998,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC634_n323
0.8496 0.04768 0.002739 0.9 VDD 57.478,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC604_n46
0.8466 0.05052 0.002912 0.9 VDD 34.438,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC602_n249
0.847 0.04902 0.004007 0.9 VDD 49.963,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC579_n69
0.8463 0.05093 0.002807 0.9 VDD 63.238,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC578_n1321
0.8465 0.05005 0.003412 0.9 VDD 48.748,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC577_n1321
0.8451 0.05171 0.003196 0.9 VDD 64.948,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC576_mac_res_q_21
0.8467 0.04938 0.003929 0.9 VDD 47.128,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC570_n390
0.8482 0.04866 0.003092 0.9 VDD 65.668,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC560_multdiv_operand_a_ex_0
0.8439 0.05261 0.003459 0.9 VDD 58.918,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC559_multdiv_operand_a_ex_1
0.8445 0.0509 0.004558 0.9 VDD 67.378,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC549_mac_res_q_16
0.845 0.05156 0.003462 0.9 VDD 62.788,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC548_mac_res_q_17
0.8467 0.04967 0.003599 0.9 VDD 71.698,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC547_multdiv_operand_a_ex_10
0.8473 0.05026 0.002479 0.9 VDD 60.628,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC537_mac_res_q_22
0.8451 0.05133 0.00353 0.9 VDD 49.378,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC536_n219
0.8416 0.05438 0.004044 0.9 VDD 68.098,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC534_multdiv_operand_a_ex_23
0.8474 0.04963 0.002982 0.9 VDD 47.848,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC533_n292
0.8464 0.04966 0.003989 0.9 VDD 70.078,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC531_multdiv_operand_a_ex_9
0.8419 0.05387 0.004248 0.9 VDD 66.118,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC526_multdiv_operand_a_ex_7
0.8454 0.05167 0.002896 0.9 VDD 69.718,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC521_n1504
0.8481 0.04877 0.003119 0.9 VDD 51.178,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC520_n1504
0.8448 0.05167 0.003554 0.9 VDD 69.628,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC513_n1447
0.8461 0.05059 0.003333 0.9 VDD 53.878,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC512_n1447
0.8457 0.05136 0.002897 0.9 VDD 69.448,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC511_n1468
0.848 0.04924 0.002801 0.9 VDD 52.798,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC510_n1468
0.8426 0.05326 0.004187 0.9 VDD 53.068,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC506_multdiv_operand_a_ex_19
0.8418 0.05377 0.00447 0.9 VDD 69.628,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC490_multdiv_operand_a_ex_12
0.8465 0.05024 0.003289 0.9 VDD 69.448,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC489_n1389
0.8504 0.04697 0.002603 0.9 VDD 55.768,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC488_n1389
0.8422 0.0538 0.00404 0.9 VDD 69.808,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC485_multdiv_operand_a_ex_13
0.8456 0.05092 0.00352 0.9 VDD 52.618,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC484_mult_state_q_1
0.8461 0.05005 0.003859 0.9 VDD 75.208,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC457_data_wdata_ex_0
0.8469 0.04968 0.003461 0.9 VDD 68.368,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC456_data_wdata_ex_0
0.848 0.04876 0.003221 0.9 VDD 74.218,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC452_multdiv_signed_mode_ex_1
0.8471 0.04983 0.003026 0.9 VDD 66.388,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC436_n1523
0.8414 0.05409 0.004478 0.9 VDD 65.218,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC432_multdiv_operand_a_ex_28
0.8419 0.054 0.004101 0.9 VDD 63.058,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC431_multdiv_operand_a_ex_28
0.8421 0.05323 0.004714 0.9 VDD 54.868,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC424_multdiv_operand_a_ex_20
0.8457 0.05138 0.002896 0.9 VDD 69.808,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC411_multdiv_operand_a_ex_15
0.8486 0.04845 0.002951 0.9 VDD 65.578,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC410_n1532
0.8502 0.0471 0.002683 0.9 VDD 49.108,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC406_data_wdata_ex_2
0.8475 0.04958 0.002956 0.9 VDD 49.738,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC400_data_wdata_ex_3
0.842 0.05399 0.004054 0.9 VDD 68.368,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC390_multdiv_operand_a_ex_21
0.8404 0.05523 0.004331 0.9 VDD 68.368,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC389_multdiv_operand_a_ex_21
0.843 0.05348 0.003554 0.9 VDD 59.998,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC388_multdiv_operand_a_ex_27
0.8462 0.05084 0.002952 0.9 VDD 34.888,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC386_n254
0.8481 0.04866 0.003205 0.9 VDD 69.718,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC380_n1569
0.8433 0.0532 0.003503 0.9 VDD 68.908,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC376_multdiv_operand_a_ex_30
0.844 0.05236 0.003587 0.9 VDD 64.948,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC375_multdiv_operand_a_ex_30
0.8532 0.04461 0.00221 0.9 VDD 38.128,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC374_n415
0.8421 0.05388 0.003972 0.9 VDD 66.298,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC370_multdiv_operand_a_ex_24
0.8414 0.05451 0.004108 0.9 VDD 69.988,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC367_multdiv_operand_a_ex_17
0.8416 0.05383 0.004538 0.9 VDD 70.258,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC363_multdiv_operand_a_ex_29
0.8481 0.04865 0.003222 0.9 VDD 73.678,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC360_data_wdata_ex_5
0.8458 0.05062 0.003535 0.9 VDD 72.598,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC359_data_wdata_ex_5
0.8495 0.04772 0.002829 0.9 VDD 55.318,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC354_n1
0.8455 0.05134 0.003169 0.9 VDD 62.158,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC344_n1317
0.8416 0.05436 0.004034 0.9 VDD 67.828,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC343_multdiv_operand_a_ex_16
0.8477 0.04923 0.003037 0.9 VDD 64.948,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC340_data_wdata_ex_6
0.8488 0.04875 0.002452 0.9 VDD 59.008,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC339_data_wdata_ex_6
0.8451 0.05145 0.003464 0.9 VDD 41.998,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC338_n48
0.8482 0.04867 0.003102 0.9 VDD 65.938,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC328_FE_OFN200_data_wdata_ex_7
0.8429 0.05346 0.003624 0.9 VDD 59.818,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC319_multdiv_operand_a_ex_26
0.8435 0.05259 0.003911 0.9 VDD 71.968,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC312_FE_OFN182_data_wdata_ex_14
0.8432 0.0526 0.004163 0.9 VDD 72.238,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC311_FE_OFN182_data_wdata_ex_14
0.8475 0.04866 0.003851 0.9 VDD 73.498,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC304_data_wdata_ex_1
0.8476 0.04868 0.003735 0.9 VDD 71.788,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC303_data_wdata_ex_1
0.8421 0.05379 0.004104 0.9 VDD 71.608,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC301_FE_OFN163_n13
0.8454 0.05109 0.003541 0.9 VDD 48.118,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC297_n191
0.8494 0.04762 0.002984 0.9 VDD 46.768,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC296_data_wdata_ex_4
0.8435 0.05262 0.003911 0.9 VDD 73.498,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC290_FE_OFN179_data_wdata_ex_15
0.8421 0.05313 0.004754 0.9 VDD 46.138,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC286_n87
0.8429 0.05338 0.003764 0.9 VDD 69.988,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC285_FE_OFN188_data_wdata_ex_11
0.8451 0.05073 0.004143 0.9 VDD 65.398,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC283_n1646
0.8477 0.04947 0.002799 0.9 VDD 52.843,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC282_n1646
0.8449 0.05234 0.00277 0.9 VDD 62.788,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC265_core_lsu_addr_19
0.8488 0.04745 0.003699 0.9 VDD 63.148,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC169_n1582
0.8464 0.04995 0.003697 0.9 VDD 70.573,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC106_n1
0.8515 0.04533 0.00321 0.9 VDD 55.273,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/clk_gate_div_counter_q_reg/latch
0.8506 0.04611 0.003263 0.9 VDD 55.813,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/clk_gate_divcurr_state_q_reg/latch
0.8505 0.04649 0.002968 0.9 VDD 57.613,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/divcurr_state_q_reg[0]
0.8511 0.04609 0.002841 0.9 VDD 57.703,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/divcurr_state_q_reg[1]
0.8504 0.04664 0.003007 0.9 VDD 57.433,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/divcurr_state_q_reg[2]
0.851 0.04584 0.003192 0.9 VDD 55.453,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/div_counter_q_reg[0]
0.8524 0.04437 0.003258 0.9 VDD 54.823,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/div_counter_q_reg[1]
0.8519 0.04498 0.00308 0.9 VDD 56.533,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/div_counter_q_reg[2]
0.8509 0.04585 0.003296 0.9 VDD 55.273,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/div_counter_q_reg[3]
0.8519 0.04485 0.003268 0.9 VDD 54.643,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/div_counter_q_reg[4]
0.8495 0.04778 0.002677 0.9 VDD 57.883,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[33]
0.8483 0.04865 0.003037 0.9 VDD 64.363,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[31]
0.8449 0.05158 0.003553 0.9 VDD 73.453,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[30]
0.8402 0.05514 0.004652 0.9 VDD 71.383,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[29]
0.8357 0.0583 0.005983 0.9 VDD 68.053,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[28]
0.84 0.05521 0.004779 0.9 VDD 61.843,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[27]
0.8408 0.05519 0.004046 0.9 VDD 61.573,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[26]
0.8371 0.05771 0.005189 0.9 VDD 64.003,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[25]
0.836 0.05814 0.005823 0.9 VDD 66.163,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[24]
0.8397 0.05508 0.005238 0.9 VDD 70.213,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[23]
0.839 0.05651 0.004491 0.9 VDD 60.853,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[22]
0.8367 0.05779 0.005476 0.9 VDD 64.273,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[21]
0.8414 0.05463 0.003949 0.9 VDD 58.873,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[20]
0.8405 0.05489 0.00464 0.9 VDD 57.523,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[19]
0.8412 0.0541 0.004688 0.9 VDD 57.163,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[18]
0.8403 0.05451 0.005185 0.9 VDD 69.403,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[17]
0.8361 0.05828 0.005641 0.9 VDD 69.223,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[16]
0.8428 0.05343 0.003788 0.9 VDD 73.273,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[15]
0.8426 0.05349 0.003944 0.9 VDD 72.463,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[14]
0.8421 0.05377 0.004152 0.9 VDD 73.093,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[13]
0.8418 0.05399 0.004169 0.9 VDD 72.013,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[12]
0.8432 0.05342 0.003376 0.9 VDD 71.023,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[11]
0.8454 0.05078 0.003794 0.9 VDD 74.353,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[10]
0.8429 0.05296 0.004152 0.9 VDD 73.633,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[9]
0.8489 0.04779 0.00333 0.9 VDD 65.353,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[8]
0.8443 0.05122 0.00452 0.9 VDD 65.803,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[7]
0.8492 0.04761 0.003233 0.9 VDD 64.453,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[6]
0.8464 0.04812 0.005513 0.9 VDD 73.093,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[5]
0.8456 0.05078 0.003636 0.9 VDD 74.083,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[4]
0.8459 0.0502 0.003895 0.9 VDD 74.173,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[3]
0.8459 0.0502 0.00391 0.9 VDD 74.173,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[2]
0.8427 0.05187 0.005445 0.9 VDD 74.893,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[1]
0.8404 0.05187 0.007694 0.9 VDD 74.893,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[0]
0.8482 0.0483 0.003515 0.9 VDD 56.263,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[31]
0.8473 0.04992 0.002799 0.9 VDD 56.263,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[30]
0.8445 0.05191 0.003567 0.9 VDD 56.263,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[29]
0.8425 0.05284 0.004691 0.9 VDD 56.533,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[28]
0.8429 0.05282 0.00427 0.9 VDD 56.443,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[27]
0.8451 0.05159 0.003358 0.9 VDD 56.533,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[26]
0.8424 0.05304 0.004572 0.9 VDD 55.903,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[25]
0.8421 0.05306 0.004871 0.9 VDD 55.813,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[24]
0.8432 0.05228 0.004507 0.9 VDD 56.173,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[23]
0.8418 0.05339 0.004853 0.9 VDD 53.833,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[22]
0.8419 0.05383 0.004224 0.9 VDD 53.833,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[21]
0.8419 0.05299 0.005155 0.9 VDD 53.923,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[20]
0.8419 0.05329 0.004856 0.9 VDD 53.743,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[19]
0.8414 0.0534 0.005169 0.9 VDD 53.653,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[18]
0.8426 0.05269 0.004664 0.9 VDD 54.103,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[17]
0.8424 0.05294 0.004624 0.9 VDD 54.553,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[16]
0.8472 0.04905 0.003735 0.9 VDD 55.993,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[15]
0.8469 0.04992 0.003199 0.9 VDD 56.263,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[14]
0.8449 0.05165 0.003476 0.9 VDD 56.623,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[13]
0.8447 0.05184 0.003488 0.9 VDD 56.893,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[12]
0.8436 0.05191 0.004481 0.9 VDD 56.263,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[11]
0.8476 0.04866 0.003694 0.9 VDD 56.173,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[10]
0.8464 0.05034 0.003237 0.9 VDD 55.993,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[9]
0.8431 0.05204 0.004838 0.9 VDD 54.373,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[8]
0.846 0.05078 0.003211 0.9 VDD 56.173,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[7]
0.8478 0.04864 0.003571 0.9 VDD 55.993,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[6]
0.8457 0.05093 0.003345 0.9 VDD 56.623,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[5]
0.8471 0.0489 0.003972 0.9 VDD 54.103,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[4]
0.8476 0.04865 0.003758 0.9 VDD 54.193,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[3]
0.8484 0.0486 0.003038 0.9 VDD 54.553,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[2]
0.8425 0.05269 0.004861 0.9 VDD 54.103,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[1]
0.8464 0.05039 0.003197 0.9 VDD 56.263,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[0]
0.8423 0.05231 0.005358 0.9 VDD 70.663,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[0]
0.8399 0.05222 0.007917 0.9 VDD 72.643,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[1]
0.8466 0.04793 0.005456 0.9 VDD 74.173,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[2]
0.8421 0.05005 0.007802 0.9 VDD 74.263,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[3]
0.8445 0.05007 0.005456 0.9 VDD 74.173,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[4]
0.8419 0.05022 0.007901 0.9 VDD 72.103,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[5]
0.8407 0.05204 0.007286 0.9 VDD 68.863,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[6]
0.8459 0.0496 0.004474 0.9 VDD 65.983,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[7]
0.8424 0.05135 0.006207 0.9 VDD 66.163,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[8]
0.843 0.05006 0.006954 0.9 VDD 67.873,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[9]
0.84 0.05231 0.007725 0.9 VDD 70.753,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[10]
0.8449 0.05008 0.005 0.9 VDD 68.053,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[11]
0.8418 0.05299 0.005182 0.9 VDD 70.483,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[12]
0.8416 0.05305 0.005307 0.9 VDD 72.373,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[13]
0.8435 0.05123 0.00531 0.9 VDD 71.833,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[14]
0.8457 0.05035 0.003992 0.9 VDD 63.913,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[15]
0.8442 0.05199 0.003846 0.9 VDD 64.003,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[16]
0.8473 0.04949 0.003232 0.9 VDD 62.383,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[17]
0.8469 0.0503 0.002842 0.9 VDD 60.853,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[18]
0.8461 0.05138 0.002546 0.9 VDD 60.853,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[19]
0.8445 0.05262 0.002881 0.9 VDD 58.513,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[20]
0.8454 0.0517 0.002879 0.9 VDD 63.913,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[21]
0.8467 0.05075 0.002523 0.9 VDD 60.853,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[22]
0.844 0.05337 0.002605 0.9 VDD 60.853,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[23]
0.8435 0.05339 0.003138 0.9 VDD 60.943,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[24]
0.8442 0.05272 0.003114 0.9 VDD 60.853,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[25]
0.8445 0.05216 0.003299 0.9 VDD 57.973,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[26]
0.8442 0.05266 0.003152 0.9 VDD 58.603,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[27]
0.8425 0.05378 0.003735 0.9 VDD 64.453,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[28]
0.8442 0.05269 0.003145 0.9 VDD 64.363,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[29]
0.8442 0.05215 0.003631 0.9 VDD 64.633,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[30]
0.8484 0.04881 0.002839 0.9 VDD 62.023,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[31]
0.8463 0.04893 0.004789 0.9 VDD 71.653,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[0]
0.8506 0.04466 0.004781 0.9 VDD 71.923,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[1]
0.8466 0.04934 0.004053 0.9 VDD 71.833,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[2]
0.8498 0.04506 0.005185 0.9 VDD 69.043,109.392 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[3]
0.847 0.04813 0.004874 0.9 VDD 71.563,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[4]
0.8467 0.04808 0.005256 0.9 VDD 69.763,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[5]
0.8459 0.04896 0.005096 0.9 VDD 71.473,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[6]
0.8462 0.04896 0.004863 0.9 VDD 66.973,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[7]
0.8469 0.04889 0.00421 0.9 VDD 66.613,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[8]
0.8463 0.04916 0.004585 0.9 VDD 68.773,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[9]
0.8456 0.04917 0.005195 0.9 VDD 69.223,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[10]
0.8504 0.04508 0.004565 0.9 VDD 65.803,109.392 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[11]
0.8455 0.04971 0.004757 0.9 VDD 67.333,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[12]
0.8462 0.04977 0.004029 0.9 VDD 68.683,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[13]
0.8453 0.04975 0.004921 0.9 VDD 69.223,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[14]
0.8467 0.04955 0.003752 0.9 VDD 66.253,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[15]
0.8485 0.04778 0.003733 0.9 VDD 63.463,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[16]
0.8534 0.04478 0.001805 0.9 VDD 62.563,108.816 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[17]
0.8529 0.04449 0.002626 0.9 VDD 61.033,109.392 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[18]
0.851 0.04645 0.002526 0.9 VDD 60.853,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[19]
0.8546 0.04367 0.001688 0.9 VDD 58.243,108.816 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[20]
0.848 0.0483 0.003689 0.9 VDD 64.723,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[21]
0.8543 0.04367 0.002 0.9 VDD 58.243,109.392 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[22]
0.8528 0.04524 0.001926 0.9 VDD 58.873,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[23]
0.8497 0.047 0.003328 0.9 VDD 62.113,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[24]
0.8507 0.04669 0.002626 0.9 VDD 60.853,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[25]
0.8517 0.0454 0.002894 0.9 VDD 57.703,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[26]
0.8514 0.04587 0.002683 0.9 VDD 58.513,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[27]
0.8461 0.0489 0.004996 0.9 VDD 63.913,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[28]
0.8478 0.04846 0.003754 0.9 VDD 63.193,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[29]
0.8463 0.04933 0.004384 0.9 VDD 65.353,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[30]
0.8477 0.04898 0.003344 0.9 VDD 64.363,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[31]
0.8496 0.04768 0.002709 0.9 VDD 57.883,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[32]
0.8508 0.04664 0.002554 0.9 VDD 57.073,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mult_state_q_reg[1]
0.8511 0.04627 0.002623 0.9 VDD 56.668,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mult_state_q_reg[0]
0.8494 0.04762 0.003002 0.9 VDD 45.508,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U3
0.8498 0.04736 0.002814 0.9 VDD 55.633,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U4
0.8431 0.05265 0.004238 0.9 VDD 43.258,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U5
0.8498 0.04734 0.002846 0.9 VDD 55.903,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U6
0.8424 0.053 0.004583 0.9 VDD 44.068,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U8
0.8431 0.05206 0.004838 0.9 VDD 52.618,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U9
0.8463 0.05028 0.003443 0.9 VDD 69.763,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U10
0.8487 0.0484 0.002868 0.9 VDD 64.723,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U11
0.8489 0.04793 0.003142 0.9 VDD 48.973,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U12
0.8526 0.04492 0.002436 0.9 VDD 47.938,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U13
0.8474 0.04966 0.002944 0.9 VDD 44.923,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U14
0.8474 0.04966 0.002989 0.9 VDD 46.408,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U15
0.8472 0.04901 0.003761 0.9 VDD 50.188,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U17
0.8428 0.05266 0.004495 0.9 VDD 43.483,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U19
0.8521 0.04484 0.003017 0.9 VDD 44.203,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U21
0.851 0.04621 0.00274 0.9 VDD 45.778,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U24
0.8494 0.04756 0.003015 0.9 VDD 50.908,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U25
0.8485 0.04884 0.002669 0.9 VDD 62.203,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U26
0.8442 0.05283 0.002997 0.9 VDD 65.578,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U27
0.8465 0.05005 0.003411 0.9 VDD 49.063,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U28
0.8495 0.04786 0.002663 0.9 VDD 57.973,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U30
0.8496 0.0475 0.002924 0.9 VDD 52.483,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U31
0.8468 0.04939 0.00383 0.9 VDD 44.608,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U32
0.8474 0.04905 0.003576 0.9 VDD 44.518,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U33
0.8478 0.04963 0.002534 0.9 VDD 33.088,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U34
0.847 0.04905 0.003933 0.9 VDD 47.263,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U35
0.8491 0.04792 0.002979 0.9 VDD 49.423,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U36
0.8473 0.04905 0.003691 0.9 VDD 47.443,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U37
0.8491 0.04794 0.002987 0.9 VDD 48.433,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U38
0.8464 0.05058 0.002987 0.9 VDD 35.383,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U39
0.8495 0.04757 0.002964 0.9 VDD 50.593,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U40
0.8525 0.04472 0.002827 0.9 VDD 40.603,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U42
0.8523 0.04479 0.002937 0.9 VDD 42.583,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U43
0.8431 0.05207 0.004828 0.9 VDD 52.078,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U46
0.8465 0.05006 0.003407 0.9 VDD 46.453,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U47
0.8467 0.04931 0.004017 0.9 VDD 51.268,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U48
0.8474 0.0488 0.003761 0.9 VDD 50.008,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U49
0.8443 0.05207 0.003658 0.9 VDD 51.763,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U52
0.8502 0.0471 0.002683 0.9 VDD 48.478,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U53
0.8423 0.05306 0.004665 0.9 VDD 45.013,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U54
0.847 0.04896 0.004011 0.9 VDD 52.303,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U55
0.847 0.04903 0.003986 0.9 VDD 48.973,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U57
0.8428 0.05276 0.004444 0.9 VDD 46.363,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U58
0.843 0.05269 0.0043 0.9 VDD 44.023,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U59
0.8427 0.05306 0.004246 0.9 VDD 45.013,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U60
0.8453 0.05152 0.003142 0.9 VDD 36.193,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U62
0.8457 0.05116 0.003139 0.9 VDD 36.148,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U63
0.8458 0.05116 0.003082 0.9 VDD 36.193,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U64
0.8521 0.04486 0.003047 0.9 VDD 44.878,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U65
0.842 0.05315 0.004797 0.9 VDD 46.768,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U66
0.8453 0.05117 0.003527 0.9 VDD 45.463,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U67
0.8499 0.0471 0.003033 0.9 VDD 48.568,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U70
0.8425 0.05312 0.004328 0.9 VDD 46.093,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U73
0.8467 0.04926 0.004007 0.9 VDD 52.483,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U75
0.8522 0.04482 0.002982 0.9 VDD 43.483,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U80
0.8525 0.04502 0.00249 0.9 VDD 37.093,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U81
0.8524 0.04504 0.002515 0.9 VDD 37.498,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U82
0.8476 0.04899 0.003395 0.9 VDD 41.503,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U84
0.852 0.0449 0.003113 0.9 VDD 46.453,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U91
0.8522 0.04537 0.002437 0.9 VDD 50.053,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U92
0.8515 0.04537 0.003151 0.9 VDD 51.223,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U93
0.8524 0.04508 0.002567 0.9 VDD 38.353,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U94
0.8526 0.04513 0.002262 0.9 VDD 39.658,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U95
0.847 0.05004 0.002959 0.9 VDD 49.558,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U96
0.8494 0.04761 0.002987 0.9 VDD 48.568,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U97
0.8499 0.04707 0.003006 0.9 VDD 45.733,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U99
0.85 0.04705 0.002986 0.9 VDD 44.653,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U100
0.8467 0.04928 0.004015 0.9 VDD 51.943,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U101
0.8453 0.05112 0.003542 0.9 VDD 47.353,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U105
0.8454 0.05114 0.003422 0.9 VDD 42.538,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U106
0.8432 0.05257 0.004226 0.9 VDD 43.123,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U107
0.8467 0.04937 0.003957 0.9 VDD 47.983,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U108
0.845 0.05148 0.003501 0.9 VDD 42.808,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U109
0.8452 0.05131 0.003499 0.9 VDD 53.248,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U110
0.8472 0.04995 0.002876 0.9 VDD 40.558,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U111
0.8426 0.05273 0.004643 0.9 VDD 52.438,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U112
0.8475 0.04902 0.003468 0.9 VDD 42.673,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U113
0.847 0.04904 0.003963 0.9 VDD 48.163,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U114
0.8457 0.0511 0.003236 0.9 VDD 41.098,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U115
0.8456 0.0511 0.003284 0.9 VDD 39.838,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U116
0.8459 0.05095 0.003123 0.9 VDD 37.318,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U117
0.8461 0.05087 0.00306 0.9 VDD 36.418,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U118
0.8481 0.04922 0.002726 0.9 VDD 37.048,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U119
0.8507 0.04688 0.002446 0.9 VDD 38.758,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U120
0.8458 0.05105 0.003151 0.9 VDD 39.388,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U121
0.8485 0.04845 0.003082 0.9 VDD 37.228,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U122
0.8464 0.05075 0.002894 0.9 VDD 35.158,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U123
0.8471 0.04987 0.003081 0.9 VDD 38.128,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U124
0.8476 0.04972 0.002629 0.9 VDD 34.888,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U125
0.8476 0.04954 0.002843 0.9 VDD 39.658,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U126
0.8441 0.05175 0.004125 0.9 VDD 39.568,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U127
0.8474 0.04964 0.002938 0.9 VDD 47.353,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U128
0.8456 0.05124 0.00317 0.9 VDD 37.678,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U129
0.8477 0.04937 0.002922 0.9 VDD 48.433,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U130
0.8468 0.04922 0.003991 0.9 VDD 53.248,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U131
0.8459 0.05085 0.003276 0.9 VDD 40.558,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U132
0.8458 0.05104 0.003174 0.9 VDD 38.533,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U133
0.8454 0.05132 0.003251 0.9 VDD 39.163,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U134
0.8458 0.051 0.003167 0.9 VDD 37.948,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U135
0.8461 0.05072 0.003164 0.9 VDD 37.903,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U136
0.8459 0.05103 0.003115 0.9 VDD 38.713,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U137
0.846 0.05095 0.003071 0.9 VDD 36.733,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U138
0.8415 0.0541 0.004402 0.9 VDD 70.888,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U139
0.8456 0.05154 0.00283 0.9 VDD 75.478,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U140
0.8439 0.0511 0.005026 0.9 VDD 74.938,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U141
0.848 0.04877 0.003206 0.9 VDD 61.123,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U142
0.8465 0.05083 0.002665 0.9 VDD 61.933,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U144
0.8503 0.04705 0.002622 0.9 VDD 44.653,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U145
0.8511 0.04618 0.002706 0.9 VDD 44.293,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U146
0.8475 0.04961 0.002919 0.9 VDD 41.908,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U147
0.8475 0.04959 0.002899 0.9 VDD 41.278,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U148
0.8467 0.04994 0.003332 0.9 VDD 53.428,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U149
0.8457 0.0509 0.003397 0.9 VDD 41.998,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U150
0.8515 0.04564 0.002858 0.9 VDD 41.008,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U151
0.8507 0.0462 0.003086 0.9 VDD 45.328,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U152
0.8465 0.05053 0.002931 0.9 VDD 34.573,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U153
0.8426 0.05274 0.004634 0.9 VDD 51.808,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U154
0.8449 0.05156 0.003589 0.9 VDD 45.103,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U155
0.8449 0.05152 0.003554 0.9 VDD 44.068,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U156
0.8496 0.04753 0.002852 0.9 VDD 40.603,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U157
0.8506 0.04693 0.002495 0.9 VDD 40.108,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U158
0.8499 0.0474 0.002703 0.9 VDD 37.543,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U159
0.8497 0.04749 0.002802 0.9 VDD 39.523,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U160
0.8478 0.04894 0.003277 0.9 VDD 39.793,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U161
0.8496 0.04756 0.00289 0.9 VDD 41.503,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U162
0.8473 0.04966 0.002988 0.9 VDD 45.418,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U163
0.8455 0.05127 0.003195 0.9 VDD 38.128,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U164
0.8468 0.04998 0.003256 0.9 VDD 41.503,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U165
0.8468 0.04996 0.003219 0.9 VDD 40.738,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U166
0.8459 0.05096 0.003128 0.9 VDD 36.958,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U167
0.8481 0.04882 0.003075 0.9 VDD 37.138,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U168
0.8462 0.05068 0.0031 0.9 VDD 37.228,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U169
0.8482 0.04854 0.003212 0.9 VDD 38.893,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U170
0.8487 0.04848 0.002826 0.9 VDD 37.768,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U171
0.8456 0.05107 0.003292 0.9 VDD 39.973,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U172
0.8456 0.05113 0.00327 0.9 VDD 40.423,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U173
0.8455 0.05111 0.003365 0.9 VDD 41.323,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U174
0.8479 0.0489 0.003206 0.9 VDD 38.803,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U175
0.8473 0.04926 0.003406 0.9 VDD 38.263,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U176
0.8461 0.05089 0.002997 0.9 VDD 36.733,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U177
0.8472 0.0498 0.00298 0.9 VDD 36.463,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U178
0.8478 0.04884 0.003345 0.9 VDD 37.543,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U179
0.847 0.04989 0.00312 0.9 VDD 38.803,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U180
0.8476 0.04917 0.003201 0.9 VDD 35.923,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U181
0.8473 0.04989 0.002802 0.9 VDD 38.623,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U182
0.8482 0.04915 0.002657 0.9 VDD 35.608,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U183
0.8498 0.04766 0.002538 0.9 VDD 34.753,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U184
0.8478 0.04913 0.003117 0.9 VDD 35.023,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U185
0.8432 0.05252 0.004321 0.9 VDD 41.503,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U187
0.8444 0.05166 0.00398 0.9 VDD 38.263,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U188
0.844 0.0518 0.004206 0.9 VDD 40.333,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U189
0.8453 0.05125 0.003465 0.9 VDD 44.203,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U190
0.8451 0.05148 0.003422 0.9 VDD 42.988,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U191
0.8457 0.05104 0.003234 0.9 VDD 38.983,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U192
0.8457 0.05107 0.003251 0.9 VDD 39.163,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U193
0.8478 0.04945 0.002737 0.9 VDD 37.138,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U194
0.8455 0.05118 0.003333 0.9 VDD 41.863,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U195
0.8455 0.05115 0.003344 0.9 VDD 41.098,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U196
0.8466 0.05004 0.003367 0.9 VDD 44.158,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U200
0.847 0.05005 0.002978 0.9 VDD 44.518,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U201
0.8471 0.04906 0.003855 0.9 VDD 45.148,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U202
0.8477 0.04876 0.003584 0.9 VDD 44.698,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U203
0.8489 0.04827 0.002819 0.9 VDD 62.833,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U204
0.8484 0.04909 0.002499 0.9 VDD 61.168,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U205
0.8434 0.05333 0.003257 0.9 VDD 74.218,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U207
0.8461 0.0497 0.004249 0.9 VDD 62.743,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U208
0.8491 0.04849 0.002452 0.9 VDD 60.808,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U209
0.8501 0.04698 0.002868 0.9 VDD 55.408,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U210
0.8502 0.04701 0.002831 0.9 VDD 56.173,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U211
0.8488 0.04863 0.002537 0.9 VDD 61.348,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U213
0.8443 0.05205 0.003628 0.9 VDD 46.588,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U214
0.8449 0.05156 0.003495 0.9 VDD 45.148,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U215
0.8456 0.05098 0.003445 0.9 VDD 44.788,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U216
0.8455 0.05099 0.003515 0.9 VDD 44.968,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U217
0.848 0.04903 0.003009 0.9 VDD 63.508,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U218
0.8476 0.04876 0.003632 0.9 VDD 74.218,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U219
0.8494 0.04811 0.0025 0.9 VDD 60.718,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U221
0.8484 0.04858 0.003038 0.9 VDD 63.778,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U222
0.8429 0.05262 0.004449 0.9 VDD 42.898,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U223
0.8453 0.05116 0.003537 0.9 VDD 46.138,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U224
0.8529 0.0442 0.00287 0.9 VDD 41.323,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U225
0.8512 0.04577 0.003054 0.9 VDD 44.653,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U226
0.8526 0.04464 0.002711 0.9 VDD 38.848,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U227
0.8505 0.04711 0.002369 0.9 VDD 60.313,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U228
0.8528 0.04483 0.002368 0.9 VDD 43.618,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U229
0.846 0.05092 0.003085 0.9 VDD 36.238,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U231
0.8461 0.05088 0.00299 0.9 VDD 35.428,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U232
0.8485 0.04866 0.002817 0.9 VDD 34.078,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U233
0.846 0.05067 0.003339 0.9 VDD 53.203,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U234
0.8511 0.04579 0.00308 0.9 VDD 45.193,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U237
0.8527 0.04492 0.002425 0.9 VDD 51.133,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U238
0.8522 0.04536 0.002391 0.9 VDD 52.978,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U239
0.8523 0.04529 0.002398 0.9 VDD 45.193,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U240
0.8505 0.04624 0.003265 0.9 VDD 50.323,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U241
0.8463 0.05073 0.002952 0.9 VDD 34.933,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U242
0.8425 0.05291 0.004606 0.9 VDD 50.278,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U243
0.8495 0.04785 0.002623 0.9 VDD 58.378,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U244
0.8483 0.04856 0.003178 0.9 VDD 77.773,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U245
0.8495 0.04807 0.002465 0.9 VDD 59.278,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U246
0.85 0.04717 0.002805 0.9 VDD 56.578,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U247
0.8497 0.04751 0.002789 0.9 VDD 56.803,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U248
0.845 0.05171 0.0033 0.9 VDD 66.208,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U251
0.8498 0.04739 0.00284 0.9 VDD 55.048,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U253
0.8495 0.04769 0.002785 0.9 VDD 56.128,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U254
0.8471 0.04996 0.002895 0.9 VDD 52.798,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U255
0.8439 0.05109 0.00505 0.9 VDD 69.808,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U256
0.8478 0.04946 0.002782 0.9 VDD 53.248,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U257
0.843 0.05348 0.003562 0.9 VDD 60.043,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U260
0.8432 0.05336 0.003425 0.9 VDD 59.368,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U261
0.842 0.05295 0.005087 0.9 VDD 52.033,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U263
0.8429 0.05271 0.004383 0.9 VDD 45.283,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U264
0.8424 0.05273 0.004832 0.9 VDD 52.303,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U266
0.8435 0.052 0.004548 0.9 VDD 44.338,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U270
0.843 0.05271 0.004338 0.9 VDD 44.563,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U271
0.8427 0.0527 0.004548 0.9 VDD 44.338,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U272
0.8445 0.05195 0.003519 0.9 VDD 43.213,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U274
0.8445 0.05197 0.003539 0.9 VDD 43.708,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U275
0.8445 0.05199 0.003558 0.9 VDD 44.158,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U276
0.847 0.05005 0.002971 0.9 VDD 48.793,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U277
0.8467 0.04933 0.004011 0.9 VDD 50.413,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U282
0.8466 0.04935 0.004004 0.9 VDD 49.738,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U283
0.8447 0.05162 0.003654 0.9 VDD 52.303,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U286
0.8475 0.04958 0.002889 0.9 VDD 49.963,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U287
0.8476 0.04955 0.002871 0.9 VDD 50.683,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U288
0.8471 0.04999 0.002915 0.9 VDD 51.808,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U289
0.843 0.05314 0.00384 0.9 VDD 66.028,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U290
0.846 0.05064 0.003354 0.9 VDD 53.428,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U291
0.8426 0.05335 0.004027 0.9 VDD 69.493,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U292
0.8428 0.05327 0.003954 0.9 VDD 67.918,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U293
0.8456 0.05096 0.003397 0.9 VDD 50.413,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U294
0.8457 0.05087 0.003383 0.9 VDD 51.313,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U295
0.8478 0.04934 0.002887 0.9 VDD 50.053,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U296
0.847 0.04899 0.004017 0.9 VDD 51.223,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U297
0.849 0.04835 0.002692 0.9 VDD 61.978,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U298
0.8494 0.04777 0.00287 0.9 VDD 54.238,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U299
0.8491 0.04781 0.003074 0.9 VDD 53.248,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U300
0.8477 0.04951 0.002835 0.9 VDD 51.898,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U301
0.8466 0.04999 0.003371 0.9 VDD 51.898,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U302
0.8456 0.05096 0.003478 0.9 VDD 50.413,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U304
0.8456 0.05098 0.003462 0.9 VDD 50.863,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U305
0.8456 0.05095 0.003426 0.9 VDD 51.808,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U306
0.8442 0.05279 0.003006 0.9 VDD 61.618,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U307
0.8451 0.05131 0.003566 0.9 VDD 53.338,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U308
0.8446 0.05228 0.003112 0.9 VDD 58.558,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U309
0.8448 0.05159 0.003565 0.9 VDD 53.428,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U310
0.8422 0.05383 0.003938 0.9 VDD 65.533,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U312
0.8424 0.05371 0.003842 0.9 VDD 63.598,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U313
0.8421 0.05398 0.003875 0.9 VDD 64.228,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U316
0.8427 0.05359 0.003717 0.9 VDD 60.898,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U319
0.8426 0.0527 0.004676 0.9 VDD 45.148,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U320
0.8448 0.05183 0.003408 0.9 VDD 40.873,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U321
0.8446 0.0519 0.003473 0.9 VDD 42.178,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U322
0.8436 0.05195 0.004464 0.9 VDD 43.078,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U323
0.8431 0.05207 0.004806 0.9 VDD 50.953,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U324
0.8451 0.05133 0.003533 0.9 VDD 49.963,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U327
0.8523 0.04478 0.002919 0.9 VDD 42.223,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U328
0.8495 0.04773 0.002755 0.9 VDD 56.623,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U331
0.8478 0.04932 0.002868 0.9 VDD 50.773,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U333
0.8538 0.04422 0.001959 0.9 VDD 42.313,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U336
0.8539 0.0442 0.001941 0.9 VDD 41.458,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U337
0.8494 0.04761 0.003033 0.9 VDD 48.658,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U339
0.8524 0.04473 0.002849 0.9 VDD 40.963,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U340
0.8466 0.05002 0.003393 0.9 VDD 50.683,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U343
0.8531 0.04413 0.002763 0.9 VDD 39.613,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U344
0.847 0.05003 0.002946 0.9 VDD 50.233,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U346
0.8464 0.05072 0.002931 0.9 VDD 65.263,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U348
0.8532 0.04459 0.002199 0.9 VDD 37.813,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U349
0.8532 0.04409 0.002688 0.9 VDD 38.533,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U350
0.8526 0.04515 0.002278 0.9 VDD 40.153,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U352
0.854 0.04413 0.001895 0.9 VDD 39.523,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U354
0.8528 0.04459 0.002626 0.9 VDD 37.723,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U357
0.8527 0.04461 0.002657 0.9 VDD 38.128,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U358
0.8533 0.04405 0.002623 0.9 VDD 37.678,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U359
0.8443 0.05206 0.003643 0.9 VDD 52.933,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U362
0.8456 0.05091 0.003508 0.9 VDD 52.978,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U363
0.8483 0.04865 0.003005 0.9 VDD 33.898,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U364
0.8484 0.04863 0.002972 0.9 VDD 33.583,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U365
0.8451 0.05133 0.003535 0.9 VDD 50.413,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U366
0.8466 0.05004 0.003408 0.9 VDD 49.648,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U367
0.8481 0.04932 0.002599 0.9 VDD 34.303,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U368
0.8448 0.0516 0.003637 0.9 VDD 53.248,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U372
0.8478 0.04967 0.002576 0.9 VDD 33.853,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U373
0.8476 0.04964 0.00276 0.9 VDD 33.313,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U374
0.8465 0.05055 0.002958 0.9 VDD 35.023,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U376
0.8463 0.05079 0.002898 0.9 VDD 34.123,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U379
0.8489 0.04829 0.002845 0.9 VDD 34.393,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U381
0.8483 0.04867 0.003038 0.9 VDD 34.213,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U383
0.8481 0.04901 0.002904 0.9 VDD 32.953,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U385
0.8481 0.04933 0.002595 0.9 VDD 34.393,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U386
0.8475 0.04969 0.002829 0.9 VDD 34.213,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U388
0.8465 0.05054 0.002937 0.9 VDD 34.753,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U391
0.8462 0.05083 0.002982 0.9 VDD 34.663,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U396
0.8463 0.05082 0.002927 0.9 VDD 34.528,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U397
0.8466 0.05048 0.002882 0.9 VDD 33.898,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U398
0.8464 0.05075 0.002848 0.9 VDD 33.448,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U399
0.8451 0.0515 0.003442 0.9 VDD 43.528,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U400
0.8453 0.05123 0.003439 0.9 VDD 43.438,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U401
0.8454 0.05101 0.003541 0.9 VDD 47.893,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U402
0.8479 0.04928 0.002835 0.9 VDD 51.898,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U403
0.8457 0.05083 0.00343 0.9 VDD 51.718,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U404
0.8447 0.05187 0.003442 0.9 VDD 41.548,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U407
0.8438 0.05187 0.004334 0.9 VDD 41.638,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U408
0.8437 0.05191 0.004405 0.9 VDD 42.403,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U409
0.8455 0.05097 0.003536 0.9 VDD 51.088,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U410
0.8451 0.05133 0.003586 0.9 VDD 51.448,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U411
0.8455 0.05101 0.003504 0.9 VDD 49.603,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U412
0.8455 0.05099 0.003493 0.9 VDD 49.963,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U413
0.8448 0.05163 0.003586 0.9 VDD 51.268,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U414
0.8444 0.05266 0.002891 0.9 VDD 60.538,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U415
0.8448 0.05162 0.00358 0.9 VDD 52.528,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U416
0.8456 0.05101 0.003409 0.9 VDD 49.513,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U417
0.8455 0.051 0.003532 0.9 VDD 49.693,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U418
0.8448 0.05163 0.00358 0.9 VDD 50.008,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U419
0.8461 0.05098 0.002939 0.9 VDD 33.268,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U421
0.8461 0.05098 0.002886 0.9 VDD 33.313,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U424
0.846 0.05105 0.00296 0.9 VDD 34.348,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U426
0.8459 0.05105 0.003017 0.9 VDD 34.348,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U427
0.8461 0.05101 0.002922 0.9 VDD 33.808,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U428
0.8463 0.05079 0.002941 0.9 VDD 34.078,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U429
0.8461 0.05089 0.003043 0.9 VDD 35.563,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U431
0.8448 0.05179 0.003372 0.9 VDD 40.198,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U432
0.8449 0.05175 0.003338 0.9 VDD 39.568,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U433
0.8433 0.05245 0.004242 0.9 VDD 40.693,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U434
0.8451 0.05133 0.003577 0.9 VDD 49.648,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U435
0.8454 0.05106 0.003532 0.9 VDD 48.613,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U436
0.8455 0.05101 0.003525 0.9 VDD 48.883,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U437
0.8443 0.05207 0.00366 0.9 VDD 49.558,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U438
0.8447 0.05222 0.003033 0.9 VDD 61.888,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U440
0.8448 0.05161 0.003573 0.9 VDD 52.978,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U441
0.8415 0.05335 0.005101 0.9 VDD 52.303,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U443
0.8451 0.05132 0.003578 0.9 VDD 52.708,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U444
0.8421 0.0532 0.004739 0.9 VDD 51.988,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U447
0.842 0.05409 0.003923 0.9 VDD 65.218,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U450
0.8425 0.05316 0.004387 0.9 VDD 46.903,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U451
0.8428 0.05264 0.004587 0.9 VDD 44.113,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U452
0.8452 0.05143 0.003366 0.9 VDD 41.593,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U453
0.8451 0.05146 0.003481 0.9 VDD 42.358,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U454
0.8446 0.05193 0.003498 0.9 VDD 42.718,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U455
0.8429 0.05273 0.004383 0.9 VDD 45.283,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U456
0.8447 0.05163 0.003663 0.9 VDD 50.908,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U457
0.8426 0.05276 0.00461 0.9 VDD 50.458,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U458
0.8452 0.05139 0.003401 0.9 VDD 40.738,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U459
0.8439 0.05184 0.004273 0.9 VDD 41.008,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U460
0.8432 0.05207 0.004751 0.9 VDD 49.018,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U461
0.8447 0.05162 0.003651 0.9 VDD 48.478,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U462
0.8467 0.04936 0.003988 0.9 VDD 49.063,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U463
0.8474 0.0496 0.002966 0.9 VDD 49.153,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U464
0.8427 0.05333 0.004006 0.9 VDD 68.998,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U466
0.8456 0.05088 0.003492 0.9 VDD 53.428,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U467
0.8472 0.04904 0.003724 0.9 VDD 48.343,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U468
0.8465 0.05069 0.002839 0.9 VDD 32.683,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U469
0.8463 0.05076 0.002909 0.9 VDD 33.628,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U470
0.8464 0.05073 0.002876 0.9 VDD 33.178,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U471
0.8458 0.05111 0.003078 0.9 VDD 35.203,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U473
0.845 0.05171 0.003303 0.9 VDD 38.938,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U474
0.8442 0.05171 0.004066 0.9 VDD 39.028,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U475
0.8435 0.05238 0.004149 0.9 VDD 39.793,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U476
0.8427 0.05277 0.004559 0.9 VDD 48.838,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U477
0.8426 0.05284 0.004533 0.9 VDD 48.118,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U478
0.8467 0.05053 0.002735 0.9 VDD 32.998,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U479
0.8465 0.05065 0.002822 0.9 VDD 34.123,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U481
0.8459 0.05101 0.003131 0.9 VDD 37.768,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U482
0.8458 0.051 0.003165 0.9 VDD 37.588,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U483
0.8453 0.05133 0.003333 0.9 VDD 39.478,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U484
0.8448 0.05161 0.003556 0.9 VDD 48.118,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U485
0.8467 0.05054 0.002798 0.9 VDD 33.043,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U486
0.8467 0.05046 0.002846 0.9 VDD 33.628,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U487
0.8466 0.05059 0.002839 0.9 VDD 33.538,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U488
0.8451 0.05165 0.003251 0.9 VDD 38.038,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U490
0.8452 0.0516 0.003215 0.9 VDD 37.408,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U491
0.8436 0.0523 0.004052 0.9 VDD 38.893,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U492
0.8425 0.05277 0.004712 0.9 VDD 47.938,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U493
0.8426 0.05275 0.004642 0.9 VDD 46.228,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U494
0.8482 0.04928 0.002532 0.9 VDD 33.313,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U495
0.8482 0.04927 0.002544 0.9 VDD 33.268,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U496
0.8484 0.04905 0.002551 0.9 VDD 33.628,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U497
0.8483 0.04909 0.002593 0.9 VDD 34.348,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U499
0.8459 0.051 0.003071 0.9 VDD 37.948,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U500
0.8454 0.05128 0.003277 0.9 VDD 38.488,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U501
0.8453 0.05139 0.003331 0.9 VDD 40.828,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U502
0.8472 0.04903 0.003748 0.9 VDD 49.153,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U503
0.8461 0.05061 0.003324 0.9 VDD 53.698,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U505
0.8465 0.05077 0.002753 0.9 VDD 58.018,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U506
0.8459 0.05076 0.003361 0.9 VDD 52.348,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U509
0.8457 0.05092 0.003391 0.9 VDD 52.618,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U512
0.8454 0.05101 0.003542 0.9 VDD 47.083,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U513
0.8454 0.05115 0.003405 0.9 VDD 46.273,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U514
0.8453 0.05117 0.003511 0.9 VDD 44.833,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U515
0.8454 0.05117 0.003396 0.9 VDD 45.418,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U516
0.8456 0.05113 0.003288 0.9 VDD 42.223,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U517
0.8455 0.05111 0.003412 0.9 VDD 47.668,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U518
0.8475 0.04881 0.003721 0.9 VDD 48.253,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U519
0.8465 0.05097 0.002561 0.9 VDD 58.918,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U521
0.8477 0.04945 0.002878 0.9 VDD 53.518,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U522
0.8489 0.04794 0.003142 0.9 VDD 48.253,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U523
0.8452 0.05132 0.003514 0.9 VDD 47.938,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U524
0.8455 0.05101 0.00351 0.9 VDD 47.668,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U525
0.8451 0.05146 0.003399 0.9 VDD 42.358,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U526
0.8434 0.05203 0.004612 0.9 VDD 45.598,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U527
0.8448 0.05159 0.003626 0.9 VDD 46.498,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U528
0.8485 0.049 0.002497 0.9 VDD 32.728,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U530
0.848 0.04904 0.002958 0.9 VDD 33.448,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U531
0.8479 0.04908 0.003029 0.9 VDD 34.123,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U533
0.8478 0.04947 0.002751 0.9 VDD 37.588,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U534
0.8456 0.05122 0.003204 0.9 VDD 37.228,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U535
0.8463 0.05065 0.003063 0.9 VDD 36.598,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U536
0.849 0.04821 0.002743 0.9 VDD 33.268,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U537
0.8493 0.0482 0.002533 0.9 VDD 33.088,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U539
0.848 0.04886 0.003132 0.9 VDD 37.858,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U540
0.8457 0.0512 0.003123 0.9 VDD 36.868,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U541
0.8452 0.0513 0.003528 0.9 VDD 46.588,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U542
0.8454 0.0512 0.003395 0.9 VDD 42.268,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U543
0.8453 0.05128 0.00346 0.9 VDD 45.328,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U544
0.847 0.05006 0.002984 0.9 VDD 47.578,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U545
0.8498 0.04763 0.002612 0.9 VDD 34.213,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U547
0.8484 0.0485 0.003146 0.9 VDD 38.038,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U548
0.8474 0.05017 0.002469 0.9 VDD 59.008,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U549
0.8469 0.04917 0.003966 0.9 VDD 54.148,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U550
0.8489 0.04795 0.00314 0.9 VDD 47.443,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U551
0.8475 0.04961 0.002916 0.9 VDD 48.748,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U552
0.8453 0.05136 0.003293 0.9 VDD 40.018,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U553
0.8456 0.05112 0.003266 0.9 VDD 41.728,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U554
0.8462 0.05067 0.003104 0.9 VDD 37.048,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U555
0.8454 0.05123 0.00339 0.9 VDD 43.258,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U556
0.846 0.0508 0.00322 0.9 VDD 39.388,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U557
0.8456 0.05094 0.003447 0.9 VDD 43.078,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U558
0.8475 0.04922 0.003309 0.9 VDD 37.138,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U559
0.8532 0.04411 0.00273 0.9 VDD 39.118,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U561
0.8528 0.04505 0.002194 0.9 VDD 37.678,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U562
0.8528 0.045 0.002154 0.9 VDD 36.643,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U564
0.8504 0.04685 0.002737 0.9 VDD 38.218,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U565
0.8464 0.05061 0.003021 0.9 VDD 35.878,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U566
0.8477 0.04938 0.00294 0.9 VDD 47.128,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U567
0.8419 0.05296 0.005115 0.9 VDD 52.573,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U571
0.8424 0.05295 0.00464 0.9 VDD 52.168,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U572
0.8474 0.04966 0.002948 0.9 VDD 46.138,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U573
0.847 0.05006 0.002989 0.9 VDD 46.318,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U574
0.8476 0.04956 0.002865 0.9 VDD 40.243,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U576
0.8494 0.04762 0.002987 0.9 VDD 47.713,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U578
0.8457 0.05108 0.003196 0.9 VDD 40.288,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U579
0.8474 0.04964 0.002933 0.9 VDD 43.798,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U580
0.846 0.05078 0.003243 0.9 VDD 39.118,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U581
0.8455 0.05116 0.003339 0.9 VDD 43.438,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U582
0.8454 0.05116 0.003469 0.9 VDD 43.618,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U583
0.8488 0.04843 0.002774 0.9 VDD 36.868,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U584
0.8469 0.04993 0.003169 0.9 VDD 39.748,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U585
0.8462 0.05082 0.002942 0.9 VDD 35.878,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U586
0.8472 0.04903 0.003755 0.9 VDD 43.258,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U587
0.8502 0.04693 0.002842 0.9 VDD 40.378,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U589
0.8494 0.04762 0.003028 0.9 VDD 47.803,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U590
0.8494 0.04774 0.002843 0.9 VDD 54.958,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U592
0.8492 0.04775 0.003021 0.9 VDD 54.688,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U593
0.8463 0.04966 0.004032 0.9 VDD 70.888,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U594
0.8492 0.04779 0.003058 0.9 VDD 53.833,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U595
0.8494 0.04758 0.003024 0.9 VDD 50.098,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U596
0.8497 0.04738 0.002876 0.9 VDD 55.228,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U597
0.8497 0.04742 0.002862 0.9 VDD 54.463,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U599
0.8494 0.04759 0.002977 0.9 VDD 49.603,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U600
0.8477 0.04938 0.002929 0.9 VDD 43.528,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U601
0.8458 0.05086 0.003339 0.9 VDD 40.828,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U602
0.8474 0.04963 0.00295 0.9 VDD 43.078,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U603
0.8471 0.05001 0.002932 0.9 VDD 42.358,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U604
0.848 0.04938 0.00266 0.9 VDD 35.518,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U605
0.8471 0.04984 0.003038 0.9 VDD 37.408,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U606
0.848 0.04881 0.003142 0.9 VDD 48.928,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U607
0.8507 0.04684 0.002413 0.9 VDD 37.948,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U608
0.8505 0.04682 0.00269 0.9 VDD 37.408,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U609
0.8525 0.0447 0.002796 0.9 VDD 40.108,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U610
0.8503 0.0469 0.002796 0.9 VDD 39.388,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U613
0.8506 0.04691 0.002476 0.9 VDD 39.568,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U614
0.8472 0.04994 0.00286 0.9 VDD 40.108,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U615
0.8469 0.04937 0.003691 0.9 VDD 42.178,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U616
0.8479 0.04928 0.002795 0.9 VDD 38.578,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U617
0.8475 0.04961 0.0029 0.9 VDD 41.908,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U618
0.8477 0.04936 0.002898 0.9 VDD 41.818,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U619
0.8487 0.04835 0.002934 0.9 VDD 35.428,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U620
0.8488 0.04831 0.002881 0.9 VDD 34.798,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U621
0.8508 0.04681 0.002379 0.9 VDD 37.138,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U622
0.8513 0.04629 0.002371 0.9 VDD 36.958,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U623
0.8501 0.04731 0.002601 0.9 VDD 35.743,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U624
0.8473 0.04975 0.002918 0.9 VDD 35.518,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U625
0.849 0.04791 0.003134 0.9 VDD 50.008,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U626
0.8505 0.04699 0.002553 0.9 VDD 41.998,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U628
0.851 0.04646 0.002532 0.9 VDD 41.278,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U629
0.8471 0.04997 0.002896 0.9 VDD 41.188,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U630
0.8475 0.04958 0.002885 0.9 VDD 40.828,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U631
0.8494 0.04785 0.002802 0.9 VDD 39.478,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U632
0.8477 0.04951 0.002805 0.9 VDD 38.848,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U633
0.8471 0.04933 0.003556 0.9 VDD 40.198,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U634
0.8478 0.04933 0.002852 0.9 VDD 40.198,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U635
0.8472 0.04992 0.002836 0.9 VDD 39.478,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U636
0.8509 0.04652 0.002606 0.9 VDD 43.978,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U640
0.8508 0.04653 0.002621 0.9 VDD 44.608,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U641
0.8453 0.05122 0.003444 0.9 VDD 71.698,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U642
0.8478 0.04942 0.002747 0.9 VDD 54.013,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U643
0.8503 0.04706 0.002634 0.9 VDD 45.238,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U645
0.8451 0.05149 0.003438 0.9 VDD 71.608,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U646
0.8472 0.04993 0.002868 0.9 VDD 53.923,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U647
0.8456 0.05149 0.002885 0.9 VDD 71.608,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U648
0.8468 0.04992 0.003314 0.9 VDD 54.013,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U649
0.8508 0.04655 0.002642 0.9 VDD 45.598,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U650
0.848 0.04939 0.002662 0.9 VDD 35.698,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U651
0.8482 0.04913 0.00263 0.9 VDD 35.068,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U652
0.8484 0.04871 0.0029 0.9 VDD 35.023,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U653
0.8538 0.04425 0.001977 0.9 VDD 43.303,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U654
0.8547 0.04331 0.001967 0.9 VDD 42.673,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U656
0.8504 0.04703 0.002598 0.9 VDD 43.618,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U657
0.8504 0.04701 0.002574 0.9 VDD 42.718,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U658
0.8502 0.04697 0.002883 0.9 VDD 41.323,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U659
0.8491 0.04789 0.00296 0.9 VDD 50.818,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U660
0.8514 0.04604 0.002562 0.9 VDD 40.018,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U661
0.8513 0.04607 0.002591 0.9 VDD 40.648,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U662
0.8511 0.04644 0.002511 0.9 VDD 40.603,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U663
0.8492 0.04791 0.002887 0.9 VDD 41.548,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U664
0.8477 0.0489 0.003446 0.9 VDD 38.758,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U665
0.8485 0.04859 0.002929 0.9 VDD 39.838,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U666
0.8474 0.04898 0.003621 0.9 VDD 41.098,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U667
0.8496 0.04754 0.00286 0.9 VDD 40.828,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U668
0.8501 0.0473 0.002586 0.9 VDD 35.698,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U669
0.8507 0.04672 0.002551 0.9 VDD 35.158,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U670
0.8508 0.04668 0.002501 0.9 VDD 34.393,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U671
0.8509 0.04676 0.002326 0.9 VDD 35.968,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U672
0.8506 0.04676 0.002597 0.9 VDD 35.878,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U673
0.8506 0.04679 0.002645 0.9 VDD 36.643,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U674
0.8511 0.04639 0.002533 0.9 VDD 39.388,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U675
0.8511 0.0464 0.002476 0.9 VDD 39.568,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U676
0.8512 0.04637 0.002444 0.9 VDD 38.713,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U677
0.8474 0.04984 0.002757 0.9 VDD 37.588,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U678
0.8478 0.04948 0.002769 0.9 VDD 37.858,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U679
0.8496 0.04773 0.002631 0.9 VDD 36.238,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U680
0.8483 0.04867 0.003007 0.9 VDD 41.638,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U681
0.8494 0.0478 0.002842 0.9 VDD 38.038,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U682
0.8489 0.04796 0.00312 0.9 VDD 45.418,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U683
0.8481 0.04874 0.003155 0.9 VDD 35.428,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U684
0.8482 0.04869 0.003077 0.9 VDD 34.618,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U685
0.8491 0.0483 0.002641 0.9 VDD 34.663,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U686
0.8494 0.04762 0.002974 0.9 VDD 45.238,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U687
0.8509 0.04648 0.00265 0.9 VDD 42.268,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U688
0.8512 0.04615 0.002671 0.9 VDD 42.988,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U689
0.8509 0.0465 0.002586 0.9 VDD 43.123,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U690
0.8516 0.04594 0.002451 0.9 VDD 37.768,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U691
0.8515 0.04597 0.002488 0.9 VDD 38.488,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U692
0.8515 0.04601 0.002522 0.9 VDD 39.163,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U693
0.8479 0.04867 0.00341 0.9 VDD 41.728,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U694
0.8497 0.04747 0.002781 0.9 VDD 39.028,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U695
0.8482 0.04874 0.003082 0.9 VDD 43.798,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U696
0.8498 0.04743 0.002732 0.9 VDD 38.128,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U697
0.8489 0.04836 0.002699 0.9 VDD 35.608,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U698
0.8497 0.04767 0.002661 0.9 VDD 34.978,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U699
0.8475 0.04979 0.002699 0.9 VDD 36.328,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U701
0.8479 0.04943 0.002712 0.9 VDD 36.598,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U702
0.8508 0.04651 0.002681 0.9 VDD 43.348,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U703
0.8511 0.04617 0.002693 0.9 VDD 43.798,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U704
0.8509 0.04616 0.002983 0.9 VDD 43.213,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U705
0.8516 0.04561 0.002813 0.9 VDD 40.288,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U706
0.8514 0.04567 0.002905 0.9 VDD 41.773,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U707
0.849 0.04794 0.003071 0.9 VDD 43.438,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U708
0.8528 0.04485 0.002386 0.9 VDD 44.518,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U709
0.8537 0.0443 0.002007 0.9 VDD 45.238,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U710
0.8536 0.04434 0.002027 0.9 VDD 46.903,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U711
0.8486 0.04809 0.003307 0.9 VDD 71.968,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U712
0.8509 0.04647 0.002625 0.9 VDD 55.003,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U713
0.8526 0.04431 0.003078 0.9 VDD 45.598,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U714
0.846 0.05013 0.003858 0.9 VDD 73.138,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U716
0.8503 0.04703 0.002651 0.9 VDD 53.743,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U717
0.8486 0.0476 0.003832 0.9 VDD 72.688,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U718
0.8509 0.04649 0.002637 0.9 VDD 54.463,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U719
0.8521 0.04487 0.00307 0.9 VDD 45.418,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U720
0.8519 0.04492 0.003176 0.9 VDD 48.298,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U721
0.852 0.0452 0.002757 0.9 VDD 41.728,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U722
0.8525 0.0452 0.002325 0.9 VDD 41.818,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U723
0.8527 0.04489 0.002417 0.9 VDD 46.363,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U724
0.8518 0.0449 0.003262 0.9 VDD 52.528,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U725
0.8519 0.04523 0.002819 0.9 VDD 42.898,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U726
0.8524 0.04524 0.002358 0.9 VDD 43.168,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U727
0.8522 0.04536 0.002406 0.9 VDD 52.303,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U728
0.8518 0.04528 0.002906 0.9 VDD 44.608,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U729
0.8518 0.04529 0.002941 0.9 VDD 45.328,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U730
0.8508 0.04589 0.003301 0.9 VDD 52.663,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U731
0.846 0.05012 0.003848 0.9 VDD 72.958,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U732
0.8501 0.04702 0.00291 0.9 VDD 54.373,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U733
0.8508 0.04587 0.003303 0.9 VDD 54.193,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U734
0.8507 0.04621 0.003107 0.9 VDD 45.778,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U735
0.8505 0.04623 0.003288 0.9 VDD 51.583,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U736
0.8486 0.04759 0.003858 0.9 VDD 73.138,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U737
0.8504 0.047 0.002625 0.9 VDD 55.003,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U738
0.851 0.04621 0.002737 0.9 VDD 52.528,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U739
0.8507 0.04656 0.002747 0.9 VDD 46.138,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U740
0.8503 0.04706 0.002669 0.9 VDD 52.348,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U742
0.8464 0.04995 0.003639 0.9 VDD 70.528,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U743
0.8501 0.047 0.002885 0.9 VDD 55.003,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U744
0.85 0.04705 0.002956 0.9 VDD 53.113,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U745
0.8508 0.04653 0.002668 0.9 VDD 52.528,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U747
0.8511 0.0462 0.00273 0.9 VDD 52.978,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U749
0.8511 0.04619 0.002723 0.9 VDD 53.338,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U750
0.8505 0.0462 0.003303 0.9 VDD 53.068,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U752
0.8518 0.04493 0.003226 0.9 VDD 50.188,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U753
0.8519 0.04526 0.002866 0.9 VDD 43.798,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U754
0.8524 0.04525 0.002368 0.9 VDD 43.618,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U755
0.8509 0.04589 0.003166 0.9 VDD 51.898,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U756
0.8509 0.04589 0.003186 0.9 VDD 52.978,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U759
0.8527 0.04488 0.002378 0.9 VDD 53.518,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U762
0.849 0.04764 0.00334 0.9 VDD 69.538,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U763
0.8509 0.04645 0.00261 0.9 VDD 55.543,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U764
0.8523 0.0453 0.002408 0.9 VDD 45.778,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U765
0.8524 0.04527 0.002381 0.9 VDD 44.248,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U767
0.8527 0.04428 0.003023 0.9 VDD 44.338,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U768
0.8537 0.04432 0.002017 0.9 VDD 46.003,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U769
0.8521 0.04516 0.002694 0.9 VDD 40.558,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U770
0.8525 0.04516 0.002293 0.9 VDD 40.648,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U771
0.8519 0.04491 0.003145 0.9 VDD 47.353,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U772
0.8524 0.04439 0.003262 0.9 VDD 52.528,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U773
0.8545 0.04347 0.00204 0.9 VDD 52.438,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U774
0.8545 0.04348 0.002037 0.9 VDD 52.798,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U776
0.8536 0.04439 0.002037 0.9 VDD 52.798,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U777
0.8517 0.0453 0.002965 0.9 VDD 45.868,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U778
0.8474 0.04788 0.004753 0.9 VDD 67.108,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U780
0.8508 0.0465 0.002648 0.9 VDD 53.923,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U781
0.8528 0.04481 0.002354 0.9 VDD 42.988,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U782
0.8522 0.04481 0.002962 0.9 VDD 43.078,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U783
0.8526 0.04433 0.003113 0.9 VDD 46.453,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U784
0.8522 0.04512 0.002633 0.9 VDD 39.478,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U785
0.8526 0.04511 0.002245 0.9 VDD 39.118,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U786
0.8545 0.04342 0.002037 0.9 VDD 48.298,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U787
0.8536 0.04438 0.002045 0.9 VDD 51.358,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U790
0.852 0.04549 0.00251 0.9 VDD 37.408,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U791
0.8518 0.0455 0.002648 0.9 VDD 37.768,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U792
0.8529 0.04475 0.00231 0.9 VDD 41.278,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U794
0.8529 0.04478 0.002334 0.9 VDD 42.178,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U795
0.8508 0.04618 0.003034 0.9 VDD 44.248,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U797
0.8513 0.0458 0.002941 0.9 VDD 45.328,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U798
0.849 0.04764 0.003346 0.9 VDD 68.638,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U800
0.85 0.04704 0.002938 0.9 VDD 53.653,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U801
0.8522 0.04536 0.00244 0.9 VDD 48.658,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U802
0.8524 0.04437 0.003199 0.9 VDD 49.108,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U803
0.8524 0.04437 0.003223 0.9 VDD 50.053,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U804
0.8522 0.04537 0.002423 0.9 VDD 51.268,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U806
0.8513 0.04632 0.002398 0.9 VDD 37.588,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U807
0.8512 0.04632 0.002437 0.9 VDD 37.498,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U808
0.8515 0.04536 0.003104 0.9 VDD 49.378,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U809
0.8458 0.05056 0.003634 0.9 VDD 72.148,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U810
0.8475 0.04871 0.003764 0.9 VDD 52.933,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U811
0.8513 0.04574 0.003003 0.9 VDD 43.618,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U813
0.8514 0.04576 0.002879 0.9 VDD 44.068,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U814
0.8517 0.04562 0.002689 0.9 VDD 40.468,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U816
0.8516 0.04565 0.002728 0.9 VDD 41.188,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U817
0.8526 0.04493 0.002438 0.9 VDD 49.918,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U819
0.851 0.04589 0.003131 0.9 VDD 50.413,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U820
0.8508 0.04589 0.003286 0.9 VDD 51.448,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U822
0.851 0.04585 0.003167 0.9 VDD 47.128,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U823
0.8482 0.04879 0.003016 0.9 VDD 36.418,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U824
0.8495 0.04774 0.002758 0.9 VDD 36.598,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U825
0.8507 0.04655 0.00273 0.9 VDD 45.328,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U826
0.8507 0.04657 0.00276 0.9 VDD 46.903,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U827
0.8477 0.04874 0.003554 0.9 VDD 72.868,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U828
0.8493 0.04779 0.002887 0.9 VDD 53.743,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U829
0.851 0.04623 0.002761 0.9 VDD 46.948,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U830
0.8513 0.04571 0.002956 0.9 VDD 42.718,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U831
0.8514 0.04573 0.002843 0.9 VDD 43.348,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U832
0.8512 0.04582 0.002975 0.9 VDD 46.093,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U833
0.8519 0.04553 0.002565 0.9 VDD 38.308,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U834
0.8518 0.04556 0.002607 0.9 VDD 39.028,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U835
0.8509 0.04588 0.003248 0.9 VDD 49.558,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U837
0.8505 0.04624 0.003256 0.9 VDD 49.873,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U838
0.851 0.04624 0.002759 0.9 VDD 50.953,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U840
0.8511 0.04587 0.003067 0.9 VDD 48.298,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U841
0.8508 0.04653 0.002704 0.9 VDD 44.248,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U842
0.8507 0.04654 0.00272 0.9 VDD 44.878,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U843
0.8508 0.04656 0.002654 0.9 VDD 46.273,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U844
0.8434 0.05274 0.00391 0.9 VDD 68.638,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U845
0.8481 0.04918 0.002751 0.9 VDD 53.923,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U846
0.8507 0.04658 0.002772 0.9 VDD 48.388,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U847
0.8521 0.04544 0.002445 0.9 VDD 36.418,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U848
0.852 0.04544 0.002558 0.9 VDD 36.418,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U849
0.8521 0.0454 0.0025 0.9 VDD 35.563,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U850
0.8512 0.04604 0.002784 0.9 VDD 39.838,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U851
0.8517 0.04558 0.002755 0.9 VDD 39.388,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U852
0.8518 0.04578 0.002424 0.9 VDD 34.483,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U853
0.8479 0.0488 0.00327 0.9 VDD 36.688,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U854
0.848 0.04877 0.003214 0.9 VDD 36.058,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U855
0.8505 0.04625 0.003213 0.9 VDD 48.388,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U856
0.8507 0.04656 0.002764 0.9 VDD 50.413,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U857
0.8508 0.04656 0.002681 0.9 VDD 50.593,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U859
0.851 0.04611 0.002897 0.9 VDD 41.638,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U860
0.8479 0.04942 0.002701 0.9 VDD 36.508,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U861
0.8481 0.04919 0.002697 0.9 VDD 36.418,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U862
0.8507 0.04658 0.002681 0.9 VDD 48.118,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U863
0.8515 0.04623 0.002314 0.9 VDD 35.698,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U864
0.8515 0.04619 0.002272 0.9 VDD 34.798,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U865
0.851 0.04625 0.002772 0.9 VDD 49.108,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U867
0.8499 0.04709 0.003027 0.9 VDD 49.873,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U871
0.85 0.04702 0.002945 0.9 VDD 42.988,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U872
0.8509 0.04645 0.002603 0.9 VDD 40.918,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U873
0.8495 0.04759 0.002926 0.9 VDD 42.808,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U874
0.8512 0.04612 0.002637 0.9 VDD 41.818,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U875
0.8503 0.04708 0.002663 0.9 VDD 46.813,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U876
0.8499 0.04709 0.003025 0.9 VDD 47.488,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U878
0.8491 0.04795 0.002953 0.9 VDD 43.978,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U879
0.8494 0.0476 0.002956 0.9 VDD 43.348,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U880
0.8491 0.04796 0.002981 0.9 VDD 46.138,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U881
0.8491 0.04796 0.002976 0.9 VDD 45.553,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U882
0.8489 0.04796 0.003138 0.9 VDD 46.723,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U884
0.847 0.04986 0.003141 0.9 VDD 66.613,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U885
0.8481 0.04879 0.003135 0.9 VDD 46.408,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U886
0.8465 0.04964 0.003899 0.9 VDD 68.458,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U887
0.8484 0.04906 0.002542 0.9 VDD 60.988,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U888
0.8492 0.04823 0.002597 0.9 VDD 60.178,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U890
0.8476 0.04921 0.003196 0.9 VDD 61.888,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U891
0.8507 0.04683 0.002433 0.9 VDD 58.378,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U893
0.8507 0.04684 0.002423 0.9 VDD 58.468,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U894
0.8498 0.04773 0.002462 0.9 VDD 58.063,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U895
0.8545 0.04354 0.00198 0.9 VDD 56.443,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U896
0.8512 0.04659 0.002212 0.9 VDD 59.818,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U897
0.8515 0.0454 0.003053 0.9 VDD 56.353,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U899
0.8506 0.04624 0.003142 0.9 VDD 56.578,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U900
0.8529 0.04478 0.002323 0.9 VDD 55.408,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U903
0.8529 0.04476 0.002312 0.9 VDD 55.768,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U904
0.8535 0.04453 0.001982 0.9 VDD 56.398,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U906
0.8525 0.04444 0.003109 0.9 VDD 56.263,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U907
0.8536 0.04437 0.002013 0.9 VDD 54.733,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U909
0.8514 0.04535 0.003202 0.9 VDD 54.193,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U910
0.8536 0.04436 0.002007 0.9 VDD 55.048,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U911
0.8528 0.04482 0.002336 0.9 VDD 55.003,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U912
0.8523 0.04534 0.002332 0.9 VDD 55.138,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U913
0.8504 0.04717 0.00247 0.9 VDD 60.808,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U915
0.8503 0.04711 0.002546 0.9 VDD 61.168,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U916
0.8503 0.04722 0.002509 0.9 VDD 61.168,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U918
0.8425 0.0539 0.003636 0.9 VDD 62.428,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U919
0.8464 0.05068 0.002886 0.9 VDD 57.568,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U921
0.8488 0.04795 0.003228 0.9 VDD 75.478,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U924
0.8496 0.04744 0.002924 0.9 VDD 62.968,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U925
0.85 0.04732 0.002717 0.9 VDD 61.978,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U927
0.8477 0.04855 0.003742 0.9 VDD 77.908,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U928
0.8481 0.04904 0.002859 0.9 VDD 63.553,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U930
0.8498 0.04741 0.002745 0.9 VDD 62.743,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U931
0.8499 0.04732 0.002802 0.9 VDD 62.383,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U932
0.8493 0.04773 0.002962 0.9 VDD 55.138,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U935
0.8461 0.0501 0.003791 0.9 VDD 72.598,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U937
0.8436 0.05248 0.003876 0.9 VDD 57.838,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U939
0.8491 0.04759 0.003288 0.9 VDD 72.958,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U941
0.8489 0.04834 0.002786 0.9 VDD 56.488,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U944
0.8481 0.04867 0.003223 0.9 VDD 72.778,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U946
0.8438 0.05287 0.003279 0.9 VDD 65.938,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U949
0.849 0.04763 0.003335 0.9 VDD 65.938,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U951
0.8477 0.04874 0.003591 0.9 VDD 73.408,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U954
0.8484 0.0485 0.003144 0.9 VDD 57.478,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U956
0.846 0.05119 0.002821 0.9 VDD 57.748,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U958
0.8491 0.04758 0.003273 0.9 VDD 73.678,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U960
0.8483 0.04866 0.003081 0.9 VDD 65.398,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U961
0.8483 0.04864 0.003089 0.9 VDD 64.318,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U963
0.8441 0.05242 0.00346 0.9 VDD 66.388,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U966
0.8494 0.04761 0.002968 0.9 VDD 64.408,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U968
0.842 0.05289 0.005127 0.9 VDD 74.038,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U970
0.8493 0.04762 0.003093 0.9 VDD 65.398,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U972
0.8464 0.04965 0.003943 0.9 VDD 69.223,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U975
0.8436 0.05249 0.00387 0.9 VDD 68.188,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U978
0.8462 0.04965 0.004137 0.9 VDD 73.858,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U980
0.8428 0.05341 0.003812 0.9 VDD 70.618,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U982
0.8469 0.04966 0.003435 0.9 VDD 69.673,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U985
0.8432 0.05261 0.004151 0.9 VDD 72.688,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U987
0.8424 0.05347 0.004139 0.9 VDD 72.688,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U989
0.8429 0.05335 0.003725 0.9 VDD 69.493,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U991
0.8422 0.0538 0.004023 0.9 VDD 69.403,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U994
0.8435 0.0526 0.003935 0.9 VDD 72.328,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U996
0.8433 0.05343 0.003302 0.9 VDD 73.048,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U998
0.8429 0.0538 0.00327 0.9 VDD 69.403,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1000
0.8456 0.05108 0.003298 0.9 VDD 69.673,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1003
0.8417 0.05429 0.00401 0.9 VDD 67.198,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1006
0.8391 0.05523 0.005639 0.9 VDD 69.358,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1007
0.8391 0.05523 0.005631 0.9 VDD 69.808,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1009
0.8431 0.05315 0.003764 0.9 VDD 58.198,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1012
0.8408 0.05484 0.00435 0.9 VDD 68.548,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1014
0.8422 0.05372 0.004098 0.9 VDD 56.218,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1017
0.8422 0.0532 0.004641 0.9 VDD 55.408,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1019
0.8427 0.05319 0.004128 0.9 VDD 55.678,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1022
0.8413 0.05402 0.00473 0.9 VDD 55.948,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1024
0.8427 0.05326 0.004044 0.9 VDD 57.208,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1027
0.8423 0.05319 0.004476 0.9 VDD 56.308,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1029
0.838 0.05711 0.00489 0.9 VDD 62.428,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1030
0.8421 0.05374 0.004161 0.9 VDD 55.048,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1032
0.8384 0.05684 0.004724 0.9 VDD 61.708,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1034
0.8405 0.05503 0.004474 0.9 VDD 60.808,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1035
0.8413 0.05488 0.003829 0.9 VDD 60.088,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1037
0.8426 0.0533 0.00413 0.9 VDD 57.748,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1039
0.8425 0.05361 0.003855 0.9 VDD 68.008,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1042
0.8419 0.05372 0.004411 0.9 VDD 69.088,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1044
0.8413 0.05415 0.004587 0.9 VDD 65.848,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1047
0.8424 0.05323 0.004347 0.9 VDD 56.848,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1050
0.8405 0.05523 0.004222 0.9 VDD 65.488,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1051
0.8394 0.05523 0.005358 0.9 VDD 65.893,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1052
0.8406 0.05523 0.004156 0.9 VDD 63.958,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1053
0.8396 0.05523 0.005205 0.9 VDD 64.183,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1054
0.8462 0.04967 0.004123 0.9 VDD 72.778,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1055
0.8536 0.04438 0.002044 0.9 VDD 50.638,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1056
0.8545 0.04346 0.002045 0.9 VDD 51.403,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1058
0.847 0.04784 0.005156 0.9 VDD 77.008,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1060
0.8522 0.04536 0.002399 0.9 VDD 52.618,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1061
0.8509 0.04588 0.003198 0.9 VDD 53.653,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1063
0.8463 0.0499 0.003804 0.9 VDD 76.288,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1065
0.8425 0.05315 0.004391 0.9 VDD 57.388,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1068
0.843 0.05359 0.003398 0.9 VDD 60.673,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1070
0.8424 0.05378 0.00378 0.9 VDD 62.518,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1071
0.8426 0.05363 0.003772 0.9 VDD 62.383,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1072
0.8376 0.05732 0.005101 0.9 VDD 62.968,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1073
0.8407 0.05522 0.004105 0.9 VDD 62.833,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1074
0.8508 0.04588 0.003305 0.9 VDD 53.563,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1076
0.8487 0.0475 0.00377 0.9 VDD 76.918,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1078
0.8507 0.04655 0.002759 0.9 VDD 50.998,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1079
0.8503 0.04707 0.002674 0.9 VDD 51.853,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1081
0.8432 0.05275 0.004069 0.9 VDD 74.848,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1083
0.8508 0.04652 0.00266 0.9 VDD 53.203,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1085
0.8464 0.04984 0.00378 0.9 VDD 76.738,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1087
0.8527 0.04491 0.00241 0.9 VDD 52.123,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1089
0.8487 0.04752 0.0038 0.9 VDD 76.378,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1091
0.8502 0.04709 0.00267 0.9 VDD 47.308,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1092
0.8494 0.0476 0.00303 0.9 VDD 49.423,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1094
0.8456 0.05155 0.002856 0.9 VDD 73.948,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1096
0.8505 0.04619 0.003305 0.9 VDD 53.428,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1097
0.8508 0.0465 0.00271 0.9 VDD 54.013,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1099
0.8463 0.04992 0.003819 0.9 VDD 76.198,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1101
0.8422 0.05378 0.004006 0.9 VDD 62.518,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1104
0.8437 0.05249 0.003842 0.9 VDD 57.928,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1106
0.8507 0.04654 0.002746 0.9 VDD 51.943,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1108
0.8477 0.04877 0.003536 0.9 VDD 76.468,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1110
0.8363 0.05824 0.005486 0.9 VDD 67.378,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1111
0.8393 0.05523 0.005502 0.9 VDD 67.558,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1113
0.8415 0.05391 0.00462 0.9 VDD 71.068,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1114
0.8414 0.05394 0.004652 0.9 VDD 71.428,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1116
0.8499 0.04708 0.00301 0.9 VDD 51.133,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1118
0.8455 0.05159 0.00286 0.9 VDD 73.678,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1120
0.8536 0.04438 0.002024 0.9 VDD 54.013,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1122
0.8493 0.0475 0.003191 0.9 VDD 76.918,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1124
0.8491 0.04795 0.002987 0.9 VDD 47.533,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1126
0.8446 0.05159 0.00377 0.9 VDD 73.678,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1128
0.8528 0.04486 0.002365 0.9 VDD 53.968,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1129
0.8514 0.04536 0.003197 0.9 VDD 53.563,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1131
0.849 0.04785 0.003191 0.9 VDD 76.918,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1133
0.851 0.04589 0.00316 0.9 VDD 51.628,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1134
0.8505 0.04622 0.003299 0.9 VDD 52.393,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1136
0.8458 0.05064 0.003561 0.9 VDD 75.928,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1138
0.846 0.05106 0.002903 0.9 VDD 64.948,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1141
0.8454 0.05111 0.003499 0.9 VDD 74.758,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1142
0.8453 0.05116 0.003547 0.9 VDD 73.588,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1144
0.8485 0.0485 0.003017 0.9 VDD 66.298,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1145
0.8485 0.04848 0.002984 0.9 VDD 65.938,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1146
0.8481 0.04924 0.002671 0.9 VDD 62.158,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1147
0.8422 0.05274 0.005026 0.9 VDD 74.938,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1149
0.8549 0.0432 0.001897 0.9 VDD 54.958,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1150
0.8546 0.0435 0.00191 0.9 VDD 55.903,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1151
0.8524 0.04532 0.002254 0.9 VDD 57.298,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1152
0.8512 0.04657 0.002197 0.9 VDD 58.738,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1153
0.8495 0.04772 0.002777 0.9 VDD 61.258,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1154
0.8509 0.04694 0.002163 0.9 VDD 59.548,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1156
0.8488 0.04849 0.002686 0.9 VDD 60.628,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1157
0.8497 0.04789 0.002436 0.9 VDD 59.593,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1158
0.8507 0.04675 0.00257 0.9 VDD 59.098,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1159
0.85 0.04706 0.002971 0.9 VDD 52.618,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1160
0.8499 0.04707 0.002986 0.9 VDD 52.123,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1162
0.848 0.04867 0.003349 0.9 VDD 67.108,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1163
0.8473 0.04959 0.003082 0.9 VDD 66.028,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1164
0.8466 0.0496 0.00376 0.9 VDD 66.388,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1165
0.8487 0.04849 0.002851 0.9 VDD 63.058,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1166
0.8532 0.04408 0.002769 0.9 VDD 62.563,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1169
0.8521 0.04429 0.003588 0.9 VDD 65.488,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1170
0.8518 0.04429 0.003913 0.9 VDD 65.533,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1171
0.8487 0.04836 0.002914 0.9 VDD 63.013,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1173
0.8464 0.04972 0.003892 0.9 VDD 67.468,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1174
0.8476 0.04769 0.004673 0.9 VDD 66.883,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1175
0.8531 0.04495 0.001964 0.9 VDD 57.028,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1176
0.8491 0.04811 0.002769 0.9 VDD 62.563,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1177
0.8516 0.04446 0.003974 0.9 VDD 68.188,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1178
0.8508 0.04454 0.00465 0.9 VDD 69.673,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1179
0.853 0.04411 0.002885 0.9 VDD 62.923,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1180
0.8517 0.04442 0.003913 0.9 VDD 67.648,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1181
0.8513 0.0444 0.004336 0.9 VDD 67.333,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1182
0.8545 0.04349 0.002013 0.9 VDD 54.688,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1183
0.8536 0.044 0.002416 0.9 VDD 61.483,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1185
0.8525 0.0442 0.003302 0.9 VDD 64.228,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1186
0.8522 0.04422 0.003621 0.9 VDD 64.543,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1187
0.8515 0.0445 0.004032 0.9 VDD 68.998,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1188
0.851 0.04447 0.004523 0.9 VDD 68.413,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1189
0.847 0.0481 0.004902 0.9 VDD 70.258,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1190
0.8471 0.04797 0.004898 0.9 VDD 68.953,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1191
0.8463 0.04961 0.004043 0.9 VDD 70.078,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1192
0.8513 0.04466 0.004053 0.9 VDD 71.833,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1193
0.8471 0.04803 0.004918 0.9 VDD 69.358,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1194
0.847 0.0479 0.005054 0.9 VDD 68.413,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1195
0.8498 0.04766 0.002505 0.9 VDD 61.753,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1197
0.8486 0.04733 0.004083 0.9 VDD 64.318,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1198
0.8486 0.04739 0.004026 0.9 VDD 64.723,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1199
0.8539 0.04394 0.002179 0.9 VDD 60.763,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1200
0.8541 0.04389 0.001984 0.9 VDD 60.178,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1201
0.8541 0.04389 0.001973 0.9 VDD 60.223,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1202
0.8474 0.04781 0.004793 0.9 VDD 67.738,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1203
0.8471 0.04785 0.004999 0.9 VDD 68.053,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1204
0.8514 0.04436 0.004198 0.9 VDD 66.568,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1205
0.8516 0.04432 0.004062 0.9 VDD 66.073,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1206
0.8514 0.0446 0.004047 0.9 VDD 70.708,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1207
0.8507 0.0446 0.004727 0.9 VDD 70.753,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1208
0.8543 0.04381 0.001894 0.9 VDD 59.278,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1209
0.8516 0.04656 0.001876 0.9 VDD 59.773,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1210
0.8509 0.04701 0.002119 0.9 VDD 60.583,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1211
0.8514 0.04613 0.002506 0.9 VDD 59.008,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1212
0.852 0.04583 0.002209 0.9 VDD 58.423,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1213
0.8466 0.04812 0.005315 0.9 VDD 70.978,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1214
0.8465 0.04813 0.005343 0.9 VDD 71.563,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1215
0.8545 0.04358 0.001919 0.9 VDD 56.848,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1216
0.8456 0.04952 0.004893 0.9 VDD 70.708,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1217
0.8458 0.04934 0.004841 0.9 VDD 71.833,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1218
0.847 0.04808 0.004911 0.9 VDD 69.808,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1219
0.8472 0.04793 0.004867 0.9 VDD 68.593,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1220
0.8514 0.04457 0.004043 0.9 VDD 70.168,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1221
0.8508 0.04456 0.004676 0.9 VDD 70.033,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1222
0.8514 0.04454 0.004039 0.9 VDD 69.628,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1223
0.8509 0.04451 0.004611 0.9 VDD 69.133,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1224
0.8543 0.04378 0.001913 0.9 VDD 59.008,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1225
0.8532 0.04485 0.001993 0.9 VDD 58.333,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1226
0.8489 0.04779 0.003262 0.9 VDD 61.978,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1227
0.849 0.04726 0.003703 0.9 VDD 63.823,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1228
0.8531 0.04408 0.002854 0.9 VDD 62.518,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1229
0.8495 0.04723 0.003241 0.9 VDD 62.383,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1230
0.8507 0.04664 0.002636 0.9 VDD 60.718,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1231
0.8501 0.04741 0.002498 0.9 VDD 60.583,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1232
0.8544 0.04372 0.001925 0.9 VDD 58.288,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1233
0.8537 0.04434 0.001923 0.9 VDD 57.613,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1234
0.8471 0.04901 0.003849 0.9 VDD 64.228,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1235
0.8482 0.04842 0.003346 0.9 VDD 62.833,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1236
0.8527 0.04414 0.003196 0.9 VDD 63.418,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1237
0.8492 0.04769 0.003145 0.9 VDD 63.283,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1238
0.849 0.04718 0.003794 0.9 VDD 63.328,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1239
0.849 0.04802 0.003021 0.9 VDD 61.933,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1240
0.8482 0.04746 0.004345 0.9 VDD 65.218,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1241
0.848 0.04754 0.00441 0.9 VDD 65.803,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1242
0.8522 0.04583 0.001921 0.9 VDD 58.468,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1243
0.8544 0.04365 0.001947 0.9 VDD 57.613,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1244
0.8536 0.04399 0.002441 0.9 VDD 61.438,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1245
0.8508 0.04677 0.002458 0.9 VDD 61.483,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1246
0.8466 0.04981 0.003563 0.9 VDD 69.358,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1247
0.8437 0.05253 0.003816 0.9 VDD 67.198,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1248
0.8425 0.0527 0.00476 0.9 VDD 68.368,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1249
0.8486 0.04898 0.002411 0.9 VDD 60.448,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1250
0.8481 0.04902 0.002829 0.9 VDD 58.828,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1251
0.8483 0.04923 0.002472 0.9 VDD 60.358,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1252
0.8464 0.04984 0.003796 0.9 VDD 76.738,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1254
0.8494 0.04828 0.00232 0.9 VDD 60.043,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1255
0.8483 0.04761 0.004055 0.9 VDD 64.138,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1256
0.8485 0.04754 0.003923 0.9 VDD 63.733,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1258
0.8493 0.04818 0.00254 0.9 VDD 61.528,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1260
0.8496 0.04752 0.002871 0.9 VDD 63.643,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1262
0.849 0.04763 0.003335 0.9 VDD 69.988,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1263
0.8435 0.05264 0.003869 0.9 VDD 67.963,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1264
0.8482 0.04859 0.003173 0.9 VDD 68.188,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1265
0.8496 0.04802 0.002362 0.9 VDD 59.098,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1266
0.8491 0.04824 0.002654 0.9 VDD 61.168,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1267
0.8505 0.04618 0.003304 0.9 VDD 54.103,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1268
0.8511 0.04616 0.002698 0.9 VDD 54.508,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1269
0.8459 0.05082 0.003298 0.9 VDD 54.553,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1270
0.8463 0.05046 0.003277 0.9 VDD 54.958,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1271
0.8512 0.04615 0.002687 0.9 VDD 54.913,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1272
0.8512 0.04614 0.002676 0.9 VDD 55.228,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1273
0.8482 0.04912 0.002701 0.9 VDD 54.913,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1274
0.8449 0.05153 0.003588 0.9 VDD 55.453,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1275
0.8449 0.05154 0.003527 0.9 VDD 54.958,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1276
0.8449 0.05158 0.003554 0.9 VDD 53.923,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1277
0.8461 0.05055 0.003306 0.9 VDD 54.238,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1278
0.8462 0.05049 0.003287 0.9 VDD 54.733,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1279
0.8451 0.0513 0.003556 0.9 VDD 53.833,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1280
0.8453 0.05129 0.003459 0.9 VDD 54.238,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1281
0.845 0.05152 0.003507 0.9 VDD 55.633,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1282
0.8453 0.05126 0.003415 0.9 VDD 55.273,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1283
0.8443 0.05204 0.003616 0.9 VDD 54.283,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1284
0.8452 0.05129 0.003544 0.9 VDD 54.328,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1285
0.8452 0.05127 0.003528 0.9 VDD 54.913,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1286
0.8468 0.04989 0.003286 0.9 VDD 54.778,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1287
0.8458 0.05085 0.003326 0.9 VDD 54.013,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1288
0.8478 0.04937 0.002836 0.9 VDD 55.048,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1289
0.8479 0.04933 0.00281 0.9 VDD 55.903,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1290
0.848 0.04934 0.002663 0.9 VDD 55.633,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1291
0.8448 0.05158 0.003625 0.9 VDD 53.833,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1292
0.8477 0.04941 0.002855 0.9 VDD 54.418,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1293
0.8479 0.04938 0.002697 0.9 VDD 55.003,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1294
0.8479 0.0494 0.00272 0.9 VDD 54.553,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1295
0.8452 0.0513 0.00348 0.9 VDD 53.743,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1296
0.8457 0.05083 0.003456 0.9 VDD 54.328,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1297
0.8449 0.05159 0.003488 0.9 VDD 56.263,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1298
0.8444 0.05199 0.003603 0.9 VDD 54.823,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1299
0.8449 0.05156 0.00354 0.9 VDD 54.463,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1300
0.8458 0.05079 0.003425 0.9 VDD 55.048,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1301
0.8453 0.05128 0.003439 0.9 VDD 54.733,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1302
0.8472 0.0499 0.002852 0.9 VDD 54.508,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1303
0.8473 0.04989 0.002843 0.9 VDD 54.823,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1304
0.848 0.0494 0.002621 0.9 VDD 56.398,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1305
0.8483 0.04906 0.002646 0.9 VDD 55.948,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1306
0.8496 0.04799 0.002442 0.9 VDD 59.323,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1307
0.8496 0.04804 0.002376 0.9 VDD 59.728,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1308
0.8482 0.04868 0.003159 0.9 VDD 67.648,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1309
0.8478 0.04868 0.003544 0.9 VDD 69.358,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1310
0.8487 0.04763 0.003623 0.9 VDD 69.898,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1311
0.8467 0.04802 0.005275 0.9 VDD 70.168,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1312
0.8422 0.05017 0.007673 0.9 VDD 70.528,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1313
0.85 0.04732 0.002634 0.9 VDD 61.978,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1314
0.8449 0.05171 0.003376 0.9 VDD 63.193,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1315
0.8492 0.04825 0.002583 0.9 VDD 61.258,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1316
0.8483 0.04855 0.003147 0.9 VDD 67.198,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1319
0.8405 0.05468 0.004862 0.9 VDD 67.468,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1320
0.846 0.05088 0.003088 0.9 VDD 67.108,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1321
0.8462 0.05077 0.002985 0.9 VDD 65.893,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1322
0.8454 0.05064 0.003932 0.9 VDD 64.408,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1323
0.8465 0.05063 0.002847 0.9 VDD 64.318,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1324
0.8462 0.05097 0.002798 0.9 VDD 63.778,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1325
0.8478 0.04949 0.002691 0.9 VDD 62.338,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1326
0.8448 0.05081 0.004342 0.9 VDD 66.343,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1327
0.847 0.04953 0.00348 0.9 VDD 63.778,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1328
0.8449 0.0517 0.003383 0.9 VDD 67.288,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1329
0.8466 0.04961 0.00381 0.9 VDD 67.108,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1330
0.8467 0.04958 0.003698 0.9 VDD 65.533,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1331
0.8475 0.04957 0.00298 0.9 VDD 65.038,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1332
0.8476 0.04954 0.002856 0.9 VDD 63.868,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1333
0.8478 0.04943 0.002818 0.9 VDD 63.508,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1334
0.8468 0.04956 0.003623 0.9 VDD 64.588,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1335
0.8462 0.05045 0.003333 0.9 VDD 62.383,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1336
0.847 0.04965 0.003383 0.9 VDD 69.088,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1338
0.8491 0.04824 0.002625 0.9 VDD 62.338,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1339
0.8493 0.04815 0.002517 0.9 VDD 60.538,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1340
0.8496 0.0479 0.002536 0.9 VDD 58.378,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1341
0.8488 0.04854 0.00262 0.9 VDD 57.748,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1342
0.848 0.0489 0.003123 0.9 VDD 57.928,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1343
0.8471 0.04962 0.003241 0.9 VDD 57.568,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1344
0.8471 0.0501 0.002829 0.9 VDD 58.828,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1345
0.846 0.05107 0.00296 0.9 VDD 61.438,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1346
0.8458 0.05114 0.003088 0.9 VDD 61.618,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1347
0.8458 0.05151 0.002685 0.9 VDD 62.113,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1348
0.8481 0.04892 0.002951 0.9 VDD 58.108,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1350
0.8483 0.04905 0.002674 0.9 VDD 59.008,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1351
0.8476 0.04993 0.002507 0.9 VDD 58.378,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1352
0.8479 0.04951 0.002591 0.9 VDD 56.938,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1353
0.8477 0.0498 0.002519 0.9 VDD 58.378,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1354
0.847 0.0504 0.002561 0.9 VDD 58.918,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1355
0.8469 0.05068 0.00246 0.9 VDD 60.448,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1356
0.8486 0.04892 0.002441 0.9 VDD 60.088,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1357
0.8477 0.04972 0.002538 0.9 VDD 57.838,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1358
0.8471 0.0505 0.002443 0.9 VDD 59.908,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1359
0.8441 0.05103 0.004887 0.9 VDD 68.998,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1361
0.844 0.05106 0.004977 0.9 VDD 69.448,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1362
0.8438 0.05112 0.005121 0.9 VDD 70.168,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1363
0.8451 0.05146 0.00341 0.9 VDD 71.203,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1364
0.8455 0.05116 0.003381 0.9 VDD 70.798,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1365
0.8414 0.05173 0.006856 0.9 VDD 67.648,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1366
0.8437 0.05157 0.004737 0.9 VDD 67.018,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1367
0.8481 0.04867 0.003211 0.9 VDD 70.258,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1369
0.8481 0.04868 0.003211 0.9 VDD 70.348,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1370
0.8477 0.04868 0.003646 0.9 VDD 70.618,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1371
0.8486 0.04762 0.003756 0.9 VDD 71.473,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1372
0.8462 0.05002 0.003753 0.9 VDD 71.428,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1373
0.8486 0.0481 0.003301 0.9 VDD 72.328,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1374
0.8465 0.04809 0.005365 0.9 VDD 72.058,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1375
0.849 0.04763 0.003329 0.9 VDD 70.438,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1376
0.8482 0.04861 0.003183 0.9 VDD 68.638,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1377
0.8481 0.04868 0.003183 0.9 VDD 68.638,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1378
0.8466 0.04982 0.003551 0.9 VDD 69.448,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1379
0.8491 0.04762 0.003323 0.9 VDD 70.933,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1380
0.8487 0.04762 0.003706 0.9 VDD 70.708,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1381
0.8465 0.04806 0.005402 0.9 VDD 71.338,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1382
0.8445 0.0502 0.005341 0.9 VDD 71.518,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1383
0.8481 0.04868 0.003214 0.9 VDD 70.708,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1385
0.8481 0.04868 0.003215 0.9 VDD 70.798,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1386
0.8476 0.04868 0.003688 0.9 VDD 71.158,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1387
0.8461 0.05008 0.003807 0.9 VDD 72.283,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1388
0.8463 0.05002 0.003708 0.9 VDD 71.428,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1389
0.8423 0.05222 0.005476 0.9 VDD 72.508,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1390
0.8466 0.04805 0.005389 0.9 VDD 72.598,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1391
0.848 0.04868 0.003369 0.9 VDD 70.438,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1393
0.8481 0.0487 0.003219 0.9 VDD 71.518,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1394
0.8481 0.04868 0.003218 0.9 VDD 71.248,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1395
0.8476 0.04867 0.003776 0.9 VDD 72.373,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1396
0.8481 0.04868 0.003221 0.9 VDD 71.788,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1397
0.8423 0.05225 0.005442 0.9 VDD 71.968,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1398
0.8444 0.05021 0.005369 0.9 VDD 72.148,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1399
0.849 0.04764 0.003345 0.9 VDD 67.558,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1401
0.8482 0.04866 0.003174 0.9 VDD 65.218,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1402
0.8476 0.04929 0.003093 0.9 VDD 65.398,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1403
0.8471 0.04957 0.003344 0.9 VDD 67.468,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1404
0.8489 0.04764 0.003429 0.9 VDD 68.188,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1405
0.8486 0.04805 0.003322 0.9 VDD 71.023,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1406
0.8427 0.05213 0.005155 0.9 VDD 69.448,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1408
0.8424 0.05013 0.007443 0.9 VDD 69.538,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1409
0.847 0.04796 0.005033 0.9 VDD 68.728,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1410
0.8483 0.04857 0.003157 0.9 VDD 67.558,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1411
0.8479 0.04868 0.003405 0.9 VDD 67.738,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1412
0.8478 0.04868 0.003484 0.9 VDD 68.638,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1413
0.8468 0.04974 0.003502 0.9 VDD 68.818,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1414
0.8486 0.04761 0.003796 0.9 VDD 72.103,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1415
0.8486 0.04807 0.003313 0.9 VDD 71.608,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1417
0.8445 0.05018 0.005315 0.9 VDD 70.978,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1418
0.8453 0.05202 0.002652 0.9 VDD 61.393,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1419
0.8484 0.04859 0.002979 0.9 VDD 58.018,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1421
0.8486 0.04874 0.002702 0.9 VDD 58.918,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1422
0.8472 0.05023 0.002579 0.9 VDD 57.928,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1423
0.8478 0.04954 0.002686 0.9 VDD 57.118,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1424
0.847 0.05019 0.002843 0.9 VDD 57.748,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1425
0.8465 0.05093 0.002567 0.9 VDD 58.738,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1426
0.8458 0.05142 0.002803 0.9 VDD 58.738,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1427
0.8468 0.04967 0.003542 0.9 VDD 70.978,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1429
0.8459 0.05048 0.003577 0.9 VDD 71.428,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1430
0.8461 0.05044 0.003419 0.9 VDD 71.068,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1431
0.8459 0.05056 0.003498 0.9 VDD 72.103,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1432
0.8479 0.0487 0.00344 0.9 VDD 71.338,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1433
0.8466 0.04804 0.005361 0.9 VDD 70.708,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1434
0.8446 0.05015 0.005267 0.9 VDD 69.988,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1435
0.8426 0.05338 0.00405 0.9 VDD 70.078,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1437
0.843 0.05337 0.003616 0.9 VDD 70.528,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1438
0.8447 0.05165 0.003628 0.9 VDD 70.708,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1439
0.8446 0.05162 0.003745 0.9 VDD 72.553,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1440
0.8455 0.05165 0.002888 0.9 VDD 71.158,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1441
0.8454 0.0512 0.003419 0.9 VDD 71.338,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1442
0.8429 0.05302 0.004059 0.9 VDD 71.428,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1443
0.8437 0.05253 0.003728 0.9 VDD 69.538,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1445
0.8432 0.05328 0.003554 0.9 VDD 69.628,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1446
0.8454 0.05166 0.002894 0.9 VDD 70.258,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1447
0.8452 0.05141 0.003345 0.9 VDD 70.303,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1448
0.8457 0.05143 0.002892 0.9 VDD 70.618,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1449
0.8437 0.05115 0.005195 0.9 VDD 70.618,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1450
0.843 0.05297 0.004004 0.9 VDD 70.348,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1451
0.8461 0.05037 0.003505 0.9 VDD 70.528,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1453
0.8463 0.05036 0.003369 0.9 VDD 70.438,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1454
0.848 0.04866 0.003311 0.9 VDD 69.718,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1455
0.849 0.04764 0.003343 0.9 VDD 69.133,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1456
0.8488 0.04764 0.003522 0.9 VDD 68.998,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1457
0.8429 0.05204 0.005064 0.9 VDD 68.908,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1458
0.8425 0.05012 0.007338 0.9 VDD 69.088,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1459
0.8429 0.0538 0.003321 0.9 VDD 70.168,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1461
0.8431 0.05333 0.003585 0.9 VDD 70.078,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1462
0.8447 0.05165 0.003663 0.9 VDD 71.248,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1463
0.8429 0.05343 0.003711 0.9 VDD 72.013,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1464
0.8447 0.05164 0.003697 0.9 VDD 71.788,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1465
0.8453 0.05122 0.003467 0.9 VDD 72.058,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1466
0.8429 0.05304 0.00409 0.9 VDD 72.058,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1467
0.8487 0.04795 0.003346 0.9 VDD 68.458,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1468
0.8481 0.04867 0.003274 0.9 VDD 66.298,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1469
0.8471 0.04957 0.003381 0.9 VDD 67.468,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1470
0.8469 0.04965 0.003418 0.9 VDD 68.098,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1471
0.849 0.04764 0.003346 0.9 VDD 68.098,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1472
0.8487 0.04797 0.003344 0.9 VDD 68.953,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1473
0.8433 0.0518 0.004894 0.9 VDD 67.918,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1475
0.8474 0.04776 0.004829 0.9 VDD 67.378,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1476
0.849 0.04764 0.003344 0.9 VDD 67.108,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1477
0.8482 0.04867 0.003119 0.9 VDD 66.388,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1478
0.8473 0.04945 0.003299 0.9 VDD 66.568,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1479
0.8491 0.04764 0.003291 0.9 VDD 67.018,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1480
0.849 0.04764 0.003355 0.9 VDD 67.558,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1481
0.8487 0.04792 0.003346 0.9 VDD 67.873,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1482
0.8435 0.05168 0.004816 0.9 VDD 67.468,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1484
0.8441 0.04966 0.006227 0.9 VDD 66.208,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1485
0.8483 0.04857 0.003137 0.9 VDD 67.648,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1486
0.8468 0.05004 0.003161 0.9 VDD 67.918,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1487
0.8466 0.05013 0.003222 0.9 VDD 68.638,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1488
0.8482 0.04859 0.003184 0.9 VDD 68.188,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1489
0.8481 0.04862 0.003245 0.9 VDD 68.908,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1490
0.8478 0.04872 0.003512 0.9 VDD 72.283,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1491
0.8431 0.05191 0.004971 0.9 VDD 68.368,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1493
0.8478 0.04762 0.004577 0.9 VDD 66.388,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1494
0.8488 0.04888 0.002342 0.9 VDD 59.818,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1495
0.848 0.04942 0.002585 0.9 VDD 57.028,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1496
0.8482 0.0492 0.002591 0.9 VDD 60.178,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1497
0.8453 0.05166 0.002992 0.9 VDD 63.553,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1498
0.8401 0.05483 0.005028 0.9 VDD 68.458,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1499
0.8449 0.05169 0.003444 0.9 VDD 68.098,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1500
0.845 0.0517 0.003328 0.9 VDD 66.568,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1501
0.8435 0.05311 0.003398 0.9 VDD 65.713,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1502
0.845 0.05171 0.003264 0.9 VDD 65.758,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1504
0.8461 0.051 0.002882 0.9 VDD 64.228,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1505
0.8415 0.05443 0.004042 0.9 VDD 65.848,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1506
0.8458 0.05114 0.003012 0.9 VDD 66.208,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1507
0.8454 0.05171 0.002893 0.9 VDD 66.163,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1508
0.846 0.05112 0.002891 0.9 VDD 65.848,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1509
0.8465 0.05086 0.002657 0.9 VDD 62.248,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1510
0.8471 0.05044 0.002423 0.9 VDD 59.098,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1511
0.8476 0.05004 0.002362 0.9 VDD 59.548,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1512
0.8455 0.05128 0.003187 0.9 VDD 68.278,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1514
0.85 0.04711 0.002887 0.9 VDD 61.123,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1515
0.8462 0.04966 0.004146 0.9 VDD 73.453,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1516
0.845 0.05223 0.002752 0.9 VDD 62.293,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1517
0.8424 0.05366 0.0039 0.9 VDD 68.548,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1519
0.8422 0.0538 0.003989 0.9 VDD 68.638,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1520
0.8422 0.0538 0.003963 0.9 VDD 68.098,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1521
0.8431 0.0538 0.00315 0.9 VDD 67.648,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1522
0.8437 0.05358 0.002755 0.9 VDD 62.608,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1523
0.8457 0.05187 0.00245 0.9 VDD 60.718,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1524
0.8459 0.0517 0.002437 0.9 VDD 59.953,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1525
0.8469 0.05043 0.002648 0.9 VDD 62.158,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1526
0.8444 0.05094 0.004669 0.9 VDD 67.918,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1527
0.8436 0.05119 0.005249 0.9 VDD 72.913,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1528
0.8506 0.04709 0.002336 0.9 VDD 60.178,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1529
0.849 0.0483 0.002723 0.9 VDD 63.283,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1530
0.8474 0.0497 0.002934 0.9 VDD 65.398,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1531
0.8456 0.05067 0.003759 0.9 VDD 75.568,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1532
0.8436 0.05306 0.003332 0.9 VDD 64.993,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1533
0.8407 0.05454 0.004709 0.9 VDD 66.568,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1535
0.8438 0.05244 0.003754 0.9 VDD 66.838,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1536
0.8437 0.05246 0.003808 0.9 VDD 67.468,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1537
0.8434 0.05315 0.003452 0.9 VDD 66.298,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1538
0.8424 0.05379 0.003834 0.9 VDD 65.938,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1539
0.8437 0.05288 0.003454 0.9 VDD 62.788,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1540
0.8438 0.05283 0.003339 0.9 VDD 62.113,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1541
0.8453 0.0512 0.003498 0.9 VDD 72.553,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1542
0.845 0.05151 0.003473 0.9 VDD 72.148,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1543
0.8438 0.05304 0.003137 0.9 VDD 67.468,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1544
0.8437 0.0531 0.003175 0.9 VDD 68.008,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1545
0.844 0.05289 0.003126 0.9 VDD 62.833,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1546
0.8484 0.04853 0.003066 0.9 VDD 66.838,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1548
0.8414 0.05453 0.004116 0.9 VDD 66.478,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1549
0.8424 0.05346 0.004126 0.9 VDD 66.568,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1550
0.8427 0.05333 0.00399 0.9 VDD 65.398,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1551
0.8433 0.05304 0.003669 0.9 VDD 62.698,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1552
0.8435 0.05308 0.00341 0.9 VDD 63.058,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1553
0.8449 0.05217 0.00292 0.9 VDD 60.808,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1554
0.8446 0.05248 0.002874 0.9 VDD 59.593,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1555
0.8456 0.05154 0.002874 0.9 VDD 72.643,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1556
0.8421 0.05386 0.004062 0.9 VDD 70.573,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1557
0.8415 0.05388 0.004584 0.9 VDD 70.708,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1558
0.843 0.05359 0.003439 0.9 VDD 62.698,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1559
0.8439 0.05297 0.003091 0.9 VDD 66.838,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1560
0.8427 0.05342 0.003907 0.9 VDD 73.633,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1561
0.8405 0.05524 0.004284 0.9 VDD 67.063,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1562
0.842 0.05394 0.004017 0.9 VDD 67.378,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1563
0.8423 0.05282 0.004848 0.9 VDD 47.578,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1564
0.844 0.0528 0.003171 0.9 VDD 60.583,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1565
0.8415 0.0542 0.004321 0.9 VDD 64.318,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1568
0.8429 0.05321 0.003852 0.9 VDD 64.228,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1569
0.8422 0.05407 0.003766 0.9 VDD 63.508,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1570
0.8436 0.0529 0.003502 0.9 VDD 61.438,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1571
0.8439 0.05277 0.003342 0.9 VDD 60.268,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1572
0.8447 0.05215 0.003157 0.9 VDD 60.448,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1573
0.8447 0.05201 0.003265 0.9 VDD 57.883,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1574
0.8433 0.05262 0.004115 0.9 VDD 73.903,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1575
0.8427 0.05357 0.003718 0.9 VDD 61.483,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1576
0.8426 0.05369 0.003732 0.9 VDD 61.708,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1577
0.8423 0.05386 0.003822 0.9 VDD 63.238,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1578
0.8435 0.05254 0.004006 0.9 VDD 69.853,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1579
0.8428 0.05357 0.003674 0.9 VDD 60.763,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1580
0.8424 0.05377 0.003862 0.9 VDD 61.708,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1581
0.8406 0.05439 0.004983 0.9 VDD 68.188,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1582
0.8434 0.05256 0.004062 0.9 VDD 70.573,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1583
0.8418 0.05391 0.004274 0.9 VDD 66.793,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1584
0.8417 0.05396 0.004309 0.9 VDD 67.738,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1585
0.8404 0.05522 0.00438 0.9 VDD 69.898,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1586
0.8443 0.05274 0.002949 0.9 VDD 61.078,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1587
0.8429 0.05319 0.003885 0.9 VDD 66.748,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1588
0.8434 0.05255 0.004034 0.9 VDD 70.213,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1589
0.8422 0.05368 0.004114 0.9 VDD 63.013,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1590
0.8421 0.05377 0.004176 0.9 VDD 64.408,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1591
0.8414 0.0545 0.00414 0.9 VDD 71.158,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1592
0.8445 0.05222 0.003285 0.9 VDD 61.753,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1593
0.8411 0.05467 0.004218 0.9 VDD 67.378,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1595
0.8422 0.05356 0.004239 0.9 VDD 67.558,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1596
0.843 0.05338 0.003667 0.9 VDD 65.848,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1597
0.8438 0.05294 0.00329 0.9 VDD 61.798,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1598
0.8439 0.05263 0.003504 0.9 VDD 59.098,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1599
0.8446 0.05209 0.003319 0.9 VDD 59.278,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1600
0.845 0.05209 0.002915 0.9 VDD 59.413,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1601
0.8436 0.05256 0.003802 0.9 VDD 70.483,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1602
0.8414 0.05449 0.004081 0.9 VDD 69.133,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1603
0.8414 0.05451 0.004097 0.9 VDD 69.628,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1604
0.8418 0.05408 0.004116 0.9 VDD 70.258,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1605
0.8442 0.05202 0.003772 0.9 VDD 58.108,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1606
0.8438 0.05251 0.003677 0.9 VDD 68.908,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1607
0.8436 0.05258 0.003869 0.9 VDD 71.383,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1608
0.8419 0.05385 0.004232 0.9 VDD 65.713,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1610
0.8404 0.05523 0.004347 0.9 VDD 68.818,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1611
0.8415 0.05409 0.004392 0.9 VDD 70.438,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1612
0.8421 0.0538 0.004058 0.9 VDD 70.303,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1613
0.8429 0.05348 0.003634 0.9 VDD 60.133,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1614
0.8427 0.05347 0.003829 0.9 VDD 60.088,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1615
0.8391 0.05523 0.005622 0.9 VDD 68.998,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1616
0.8424 0.05277 0.004794 0.9 VDD 50.368,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1617
0.8443 0.05237 0.003349 0.9 VDD 65.173,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1618
0.8433 0.05319 0.003504 0.9 VDD 64.048,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1619
0.8412 0.05435 0.004493 0.9 VDD 65.308,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1621
0.844 0.05239 0.003635 0.9 VDD 65.488,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1622
0.8432 0.05326 0.003562 0.9 VDD 64.678,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1623
0.8442 0.05233 0.003512 0.9 VDD 64.138,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1624
0.8443 0.05228 0.003402 0.9 VDD 62.968,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1625
0.8445 0.05229 0.003174 0.9 VDD 63.328,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1626
0.8438 0.05298 0.003238 0.9 VDD 64.003,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1627
0.8461 0.0514 0.002511 0.9 VDD 61.033,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1628
0.8427 0.05332 0.003933 0.9 VDD 58.693,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1629
0.8428 0.05329 0.003955 0.9 VDD 58.468,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1630
0.8419 0.05404 0.004088 0.9 VDD 69.358,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1631
0.8441 0.05244 0.003508 0.9 VDD 66.928,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1632
0.844 0.05247 0.00357 0.9 VDD 67.648,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1633
0.8451 0.05133 0.003534 0.9 VDD 51.808,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1634
0.8432 0.05302 0.003741 0.9 VDD 64.543,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1635
0.8423 0.05379 0.003874 0.9 VDD 66.568,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1636
0.8423 0.05373 0.003951 0.9 VDD 69.178,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1638
0.843 0.0538 0.003212 0.9 VDD 68.548,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1639
0.8423 0.0538 0.003901 0.9 VDD 67.018,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1640
0.8432 0.05379 0.003044 0.9 VDD 66.208,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1641
0.8432 0.05379 0.00297 0.9 VDD 65.218,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1642
0.8434 0.05372 0.002867 0.9 VDD 63.958,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1643
0.8444 0.05267 0.002893 0.9 VDD 64.273,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1644
0.846 0.05162 0.002347 0.9 VDD 59.593,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1645
0.8427 0.05337 0.003965 0.9 VDD 58.603,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1646
0.8417 0.05426 0.004019 0.9 VDD 57.658,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1647
0.8416 0.05404 0.004361 0.9 VDD 69.268,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1648
0.8467 0.05052 0.002737 0.9 VDD 63.103,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1649
0.8427 0.05337 0.0039 0.9 VDD 58.693,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1650
0.8427 0.0534 0.003913 0.9 VDD 59.098,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1651
0.8404 0.05523 0.004367 0.9 VDD 69.448,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1652
0.8432 0.05324 0.003555 0.9 VDD 67.468,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1654
0.8477 0.04857 0.003774 0.9 VDD 77.233,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1655
0.8465 0.0497 0.003752 0.9 VDD 77.683,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1656
0.849 0.04781 0.003176 0.9 VDD 77.413,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1657
0.8488 0.04749 0.003742 0.9 VDD 77.413,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1658
0.8465 0.04973 0.003737 0.9 VDD 77.503,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1659
0.8465 0.04978 0.003758 0.9 VDD 77.143,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1660
0.8466 0.04966 0.003703 0.9 VDD 73.093,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1661
0.8462 0.04967 0.004098 0.9 VDD 72.238,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1662
0.8466 0.04963 0.003772 0.9 VDD 75.118,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1663
0.8464 0.04978 0.003778 0.9 VDD 77.143,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1664
0.8432 0.05243 0.00438 0.9 VDD 66.523,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1666
0.8454 0.0517 0.002896 0.9 VDD 67.018,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1667
0.8448 0.05168 0.003503 0.9 VDD 68.908,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1669
0.8454 0.05169 0.002897 0.9 VDD 68.278,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1670
0.8458 0.0513 0.002897 0.9 VDD 68.458,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1671
0.8454 0.0517 0.002896 0.9 VDD 67.378,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1672
0.8459 0.05119 0.002895 0.9 VDD 66.928,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1673
0.8439 0.05239 0.003747 0.9 VDD 66.208,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1674
0.8435 0.0523 0.00419 0.9 VDD 65.623,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1675
0.8475 0.04786 0.004665 0.9 VDD 66.613,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1676
0.8475 0.04935 0.003149 0.9 VDD 65.848,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1677
0.8474 0.04942 0.003215 0.9 VDD 66.388,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1678
0.8434 0.05314 0.003464 0.9 VDD 68.368,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1680
0.8493 0.04749 0.003176 0.9 VDD 77.413,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1681
0.8479 0.0494 0.002723 0.9 VDD 63.283,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1682
0.8464 0.05019 0.003383 0.9 VDD 69.088,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1683
0.8466 0.05007 0.003297 0.9 VDD 68.188,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1684
0.8468 0.04995 0.003208 0.9 VDD 67.288,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1685
0.8472 0.04976 0.003064 0.9 VDD 65.848,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1686
0.8475 0.04955 0.002904 0.9 VDD 64.318,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1687
0.8476 0.04956 0.002837 0.9 VDD 64.408,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1688
0.8482 0.04923 0.002602 0.9 VDD 62.113,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1689
0.8488 0.04787 0.003342 0.9 VDD 66.793,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1690
0.8483 0.04853 0.003135 0.9 VDD 66.838,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1691
0.848 0.04877 0.003205 0.9 VDD 76.018,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1692
0.8481 0.04872 0.003222 0.9 VDD 72.193,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1693
0.8486 0.04812 0.003285 0.9 VDD 73.093,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1694
0.8481 0.04865 0.003221 0.9 VDD 74.038,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1696
0.8477 0.04868 0.003592 0.9 VDD 69.943,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1697
0.8487 0.04801 0.003335 0.9 VDD 69.943,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1698
0.8465 0.04989 0.003599 0.9 VDD 70.033,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1699
0.8465 0.04988 0.003633 0.9 VDD 69.988,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1700
0.8459 0.05055 0.003517 0.9 VDD 76.873,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1701
0.848 0.04877 0.003211 0.9 VDD 75.523,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1702
0.8475 0.04863 0.003857 0.9 VDD 75.253,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1703
0.8482 0.04863 0.003213 0.9 VDD 75.253,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1704
0.8482 0.04859 0.003198 0.9 VDD 76.558,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1705
0.8476 0.04877 0.00359 0.9 VDD 75.253,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1706
0.848 0.04876 0.003218 0.9 VDD 74.623,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1707
0.848 0.04876 0.003215 0.9 VDD 75.073,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1708
0.8477 0.04877 0.003565 0.9 VDD 75.838,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1709
0.8492 0.04756 0.00325 0.9 VDD 74.623,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1710
0.8475 0.04864 0.003878 0.9 VDD 74.668,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1711
0.8462 0.04998 0.003837 0.9 VDD 75.748,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1712
0.8428 0.05379 0.003367 0.9 VDD 71.293,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1713
0.8422 0.05378 0.003991 0.9 VDD 69.673,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1715
0.8414 0.05451 0.004122 0.9 VDD 70.438,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1716
0.8418 0.0541 0.004129 0.9 VDD 70.708,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1717
0.848 0.04875 0.003222 0.9 VDD 73.813,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1718
0.8487 0.04807 0.003267 0.9 VDD 73.903,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1719
0.8482 0.04863 0.003216 0.9 VDD 74.938,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1721
0.8421 0.0538 0.004071 0.9 VDD 70.663,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1722
0.8417 0.054 0.004339 0.9 VDD 68.593,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1723
0.8419 0.05402 0.004073 0.9 VDD 68.908,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1724
0.8418 0.05406 0.004103 0.9 VDD 69.808,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1725
0.8482 0.04862 0.003211 0.9 VDD 75.523,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1726
0.8486 0.04755 0.003862 0.9 VDD 75.163,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1727
0.8475 0.04861 0.003839 0.9 VDD 75.703,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1728
0.8482 0.04861 0.003205 0.9 VDD 76.018,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1729
0.8477 0.04877 0.003517 0.9 VDD 76.873,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1730
0.8457 0.05064 0.003684 0.9 VDD 72.823,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1731
0.8467 0.04967 0.003641 0.9 VDD 72.238,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1732
0.8456 0.05061 0.003739 0.9 VDD 76.198,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1733
0.8438 0.05112 0.005071 0.9 VDD 74.533,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1734
0.8429 0.05343 0.003678 0.9 VDD 71.473,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1735
0.8429 0.05342 0.003645 0.9 VDD 70.978,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1736
0.8447 0.05156 0.003723 0.9 VDD 74.713,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1737
0.8433 0.05257 0.004102 0.9 VDD 71.113,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1738
0.8436 0.05257 0.003833 0.9 VDD 70.888,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1739
0.8435 0.05262 0.003899 0.9 VDD 73.858,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1740
0.8456 0.05153 0.00285 0.9 VDD 74.353,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1741
0.8432 0.05343 0.003324 0.9 VDD 72.463,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1742
0.8429 0.05378 0.003339 0.9 VDD 72.058,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1743
0.8431 0.05368 0.003268 0.9 VDD 73.948,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1744
0.8429 0.05332 0.00374 0.9 VDD 74.353,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1745
0.8424 0.05345 0.004106 0.9 VDD 71.653,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1746
0.8427 0.05343 0.003853 0.9 VDD 71.158,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1747
0.8433 0.05259 0.004153 0.9 VDD 71.788,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1748
0.8456 0.05157 0.002845 0.9 VDD 74.623,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1749
0.8456 0.05151 0.002881 0.9 VDD 72.013,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1750
0.8455 0.05162 0.002875 0.9 VDD 72.508,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1751
0.8435 0.05261 0.003923 0.9 VDD 73.138,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1752
0.8476 0.04859 0.00379 0.9 VDD 76.873,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1753
0.8508 0.04689 0.002278 0.9 VDD 59.908,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1754
0.8507 0.04696 0.002331 0.9 VDD 59.278,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1755
0.8498 0.04763 0.002534 0.9 VDD 59.143,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1756
0.8518 0.046 0.002245 0.9 VDD 57.523,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1757
0.8507 0.0468 0.002515 0.9 VDD 59.233,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1758
0.8502 0.04697 0.002852 0.9 VDD 55.768,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1759
0.8492 0.04836 0.002468 0.9 VDD 60.313,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1760
0.8496 0.04747 0.002902 0.9 VDD 53.248,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1761
0.8481 0.04879 0.003128 0.9 VDD 50.503,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1762
0.849 0.04788 0.003116 0.9 VDD 51.313,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1763
0.8497 0.04742 0.002909 0.9 VDD 54.418,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1764
0.8497 0.04744 0.002882 0.9 VDD 53.878,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1765
0.8495 0.04754 0.002945 0.9 VDD 51.583,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1766
0.8496 0.04746 0.002946 0.9 VDD 53.428,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1767
0.8495 0.04752 0.002986 0.9 VDD 52.123,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1768
0.8492 0.04784 0.002923 0.9 VDD 52.528,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1769
0.8475 0.04875 0.003765 0.9 VDD 51.808,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1770
0.8482 0.04873 0.003096 0.9 VDD 52.348,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1772
0.8488 0.04836 0.002844 0.9 VDD 62.068,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1774
0.8439 0.05271 0.003429 0.9 VDD 79.708,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/U2
0.8436 0.05263 0.00374 0.9 VDD 77.458,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/U3
0.8439 0.05257 0.003537 0.9 VDD 80.608,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/U4
0.8465 0.04993 0.003557 0.9 VDD 105.853,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/U5
0.8483 0.04869 0.003055 0.9 VDD 81.643,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/U7
0.8501 0.04709 0.002795 0.9 VDD 85.873,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/U8
0.8481 0.04867 0.003248 0.9 VDD 83.893,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/U9
0.8498 0.04713 0.003102 0.9 VDD 85.333,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/U10
0.8446 0.05172 0.003651 0.9 VDD 80.293,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/U11
0.8487 0.04828 0.003046 0.9 VDD 85.873,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/U12
0.8483 0.04851 0.003167 0.9 VDD 84.703,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/U13
0.8459 0.05131 0.002762 0.9 VDD 77.953,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/U14
0.849 0.04804 0.002921 0.9 VDD 87.043,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/U15
0.8481 0.04869 0.003238 0.9 VDD 81.553,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/U16
0.8458 0.05143 0.002762 0.9 VDD 77.953,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/U17
0.8496 0.04718 0.003194 0.9 VDD 84.433,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/U18
0.845 0.05143 0.00355 0.9 VDD 77.863,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/U19
0.85 0.04715 0.002864 0.9 VDD 84.883,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/U20
0.8467 0.05003 0.003276 0.9 VDD 81.013,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/U21
0.8445 0.05092 0.004624 0.9 VDD 78.133,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/U22
0.8469 0.04949 0.003651 0.9 VDD 80.293,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/U23
0.8443 0.05097 0.004731 0.9 VDD 77.323,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/U24
0.8439 0.05225 0.003869 0.9 VDD 77.593,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/U25
0.8491 0.04796 0.002942 0.9 VDD 87.448,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/U26
0.8442 0.05204 0.003788 0.9 VDD 78.673,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/U27
0.8432 0.05216 0.004636 0.9 VDD 78.043,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/U28
0.8456 0.05116 0.003212 0.9 VDD 80.023,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/U29
0.846 0.05079 0.003212 0.9 VDD 80.023,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/U30
0.8435 0.05293 0.003544 0.9 VDD 77.953,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/U31
0.8439 0.05296 0.0031 0.9 VDD 77.683,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/U32
0.844 0.05289 0.003066 0.9 VDD 78.313,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/U33
0.8437 0.05262 0.003688 0.9 VDD 78.358,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/U34
0.8483 0.04865 0.003011 0.9 VDD 82.453,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/U35
0.8454 0.05126 0.003297 0.9 VDD 78.718,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/U36
0.8467 0.04954 0.00377 0.9 VDD 78.898,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/U37
0.8491 0.04809 0.002824 0.9 VDD 96.898,118.032 core_region_i/CORE.RISCV_CORE/load_store_unit_i/FE_OFC1006_dbg_reg_rdata_8
0.8456 0.0509 0.003515 0.9 VDD 108.868,122.064 core_region_i/CORE.RISCV_CORE/load_store_unit_i/FE_OFC876_data_misaligned_q
0.8449 0.05103 0.004022 0.9 VDD 109.948,121.488 core_region_i/CORE.RISCV_CORE/load_store_unit_i/FE_OFC875_data_misaligned_q
0.846 0.05011 0.003866 0.9 VDD 107.788,120.912 core_region_i/CORE.RISCV_CORE/load_store_unit_i/FE_OFC572_data_wdata_ex_21
0.8452 0.05077 0.004079 0.9 VDD 107.428,124.944 core_region_i/CORE.RISCV_CORE/load_store_unit_i/FE_OFC467_dbg_reg_rdata_24
0.8463 0.0494 0.004318 0.9 VDD 110.488,124.368 core_region_i/CORE.RISCV_CORE/load_store_unit_i/FE_OFC404_core_lsu_gnt
0.8447 0.05049 0.004849 0.9 VDD 109.948,119.760 core_region_i/CORE.RISCV_CORE/load_store_unit_i/FE_OFC373_core_lsu_addr_1
0.8445 0.05244 0.003089 0.9 VDD 85.108,131.856 core_region_i/CORE.RISCV_CORE/load_store_unit_i/FE_OFC350_data_wdata_ex_19
0.8461 0.05212 0.001733 0.9 VDD 99.958,130.704 core_region_i/CORE.RISCV_CORE/load_store_unit_i/FE_OFC348_data_wdata_ex_20
0.8449 0.05254 0.002529 0.9 VDD 98.248,132.432 core_region_i/CORE.RISCV_CORE/load_store_unit_i/FE_OFC310_FE_OFN182_data_wdata_ex_14
0.848 0.04942 0.002598 0.9 VDD 98.698,123.216 core_region_i/CORE.RISCV_CORE/load_store_unit_i/FE_OFC307_FE_OFN166_data_wdata_ex_31
0.8464 0.05193 0.001668 0.9 VDD 96.808,130.128 core_region_i/CORE.RISCV_CORE/load_store_unit_i/FE_OFC291_FE_OFN179_data_wdata_ex_15
0.8442 0.0524 0.0034 0.9 VDD 85.288,133.584 core_region_i/CORE.RISCV_CORE/load_store_unit_i/FE_OFC276_dbg_reg_rdata_18
0.8378 0.0569 0.005289 0.9 VDD 78.988,139.920 core_region_i/CORE.RISCV_CORE/load_store_unit_i/FE_OFC264_core_lsu_addr_19
0.8432 0.05092 0.005902 0.9 VDD 108.868,112.272 core_region_i/CORE.RISCV_CORE/load_store_unit_i/FE_OFC170_n368
0.8362 0.05661 0.007234 0.9 VDD 85.783,142.800 core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_gate_misaligned_addr_o_reg/latch
0.8464 0.05133 0.002301 0.9 VDD 110.983,126.096 core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_gate_CS_reg/CTS_cdb_buf_00368
0.8448 0.05087 0.004321 0.9 VDD 110.353,124.944 core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_gate_CS_reg/latch
0.8428 0.04905 0.008128 0.9 VDD 111.613,108.816 core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_gate_rdata_q_reg/latch
0.8447 0.05113 0.00414 0.9 VDD 112.243,121.488 core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_we_q_reg
0.8385 0.05228 0.009237 0.9 VDD 110.083,114.000 core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_type_q_reg[1]
0.8391 0.05229 0.008654 0.9 VDD 110.803,113.424 core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_type_q_reg[0]
0.8402 0.05117 0.008632 0.9 VDD 110.623,112.848 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_offset_q_reg[1]
0.8392 0.05156 0.009219 0.9 VDD 109.813,114.576 core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_sign_ext_q_reg
0.8453 0.05109 0.003642 0.9 VDD 110.443,122.064 core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_misaligned_q_reg
0.8479 0.04471 0.007345 0.9 VDD 114.943,96.720 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[24]
0.8495 0.04568 0.004853 0.9 VDD 114.853,104.784 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[16]
0.8465 0.04701 0.006477 0.9 VDD 105.943,108.240 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[8]
0.8479 0.04732 0.004754 0.9 VDD 104.953,110.544 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[0]
0.8488 0.04471 0.006493 0.9 VDD 115.033,96.144 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[25]
0.8497 0.04571 0.004545 0.9 VDD 115.213,104.208 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[17]
0.8502 0.04542 0.004431 0.9 VDD 105.133,106.512 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[9]
0.8476 0.04683 0.005561 0.9 VDD 103.333,108.816 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[1]
0.8501 0.04381 0.006102 0.9 VDD 108.823,96.720 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[26]
0.8486 0.04458 0.006814 0.9 VDD 115.483,100.176 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[18]
0.8514 0.04469 0.003936 0.9 VDD 106.843,104.784 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[10]
0.8495 0.04621 0.004279 0.9 VDD 102.703,107.664 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[2]
0.8481 0.04454 0.007353 0.9 VDD 115.033,97.296 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[27]
0.8527 0.04396 0.003311 0.9 VDD 115.393,102.480 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[19]
0.8477 0.04713 0.005194 0.9 VDD 106.573,107.664 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[11]
0.8484 0.04626 0.00538 0.9 VDD 102.883,108.240 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[3]
0.8515 0.04316 0.005305 0.9 VDD 106.303,96.720 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[28]
0.8491 0.04422 0.006673 0.9 VDD 111.073,96.720 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[20]
0.8532 0.04316 0.003668 0.9 VDD 106.843,103.632 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[12]
0.8522 0.04462 0.003157 0.9 VDD 102.523,105.360 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[4]
0.8521 0.04347 0.004426 0.9 VDD 107.383,96.144 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[29]
0.8493 0.04456 0.006099 0.9 VDD 115.213,97.872 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[21]
0.8507 0.045 0.004342 0.9 VDD 104.683,105.936 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[13]
0.8509 0.04486 0.004253 0.9 VDD 102.613,107.088 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[5]
0.852 0.04274 0.005238 0.9 VDD 106.123,97.296 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[30]
0.8487 0.04423 0.007068 0.9 VDD 113.053,97.296 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[22]
0.8522 0.04441 0.003415 0.9 VDD 105.313,104.208 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[14]
0.8516 0.0446 0.003778 0.9 VDD 102.433,105.936 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[6]
0.8464 0.047 0.006584 0.9 VDD 115.033,107.088 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[31]
0.8438 0.04804 0.008153 0.9 VDD 113.953,108.240 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[23]
0.8471 0.04767 0.005193 0.9 VDD 106.843,110.544 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[15]
0.8491 0.04702 0.003836 0.9 VDD 103.693,109.968 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[7]
0.8459 0.0501 0.003998 0.9 VDD 111.793,123.216 core_region_i/CORE.RISCV_CORE/load_store_unit_i/CS_reg[2]
0.8463 0.04943 0.004291 0.9 VDD 111.703,124.368 core_region_i/CORE.RISCV_CORE/load_store_unit_i/CS_reg[1]
0.8348 0.05804 0.007114 0.9 VDD 80.563,147.984 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[31]
0.8272 0.06231 0.01052 0.9 VDD 80.833,157.200 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[30]
0.8245 0.0627 0.01283 0.9 VDD 81.643,154.320 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[29]
0.8359 0.05763 0.006491 0.9 VDD 80.833,144.528 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[28]
0.8358 0.05763 0.006621 0.9 VDD 80.923,145.104 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[27]
0.8222 0.06396 0.01383 0.9 VDD 79.033,154.320 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[26]
0.8237 0.06535 0.01093 0.9 VDD 78.763,160.080 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[25]
0.8271 0.06391 0.008944 0.9 VDD 79.033,162.384 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[24]
0.8271 0.06095 0.01193 0.9 VDD 78.763,158.928 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[23]
0.8288 0.06029 0.01091 0.9 VDD 79.123,156.624 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[22]
0.8244 0.06393 0.01172 0.9 VDD 79.123,153.744 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[21]
0.8282 0.06411 0.007652 0.9 VDD 78.943,163.536 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[20]
0.8249 0.06388 0.01117 0.9 VDD 79.123,161.808 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[19]
0.8271 0.06402 0.008914 0.9 VDD 79.213,162.960 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[18]
0.8315 0.06096 0.007527 0.9 VDD 78.673,158.352 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[17]
0.8351 0.05804 0.006845 0.9 VDD 80.563,148.560 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[16]
0.8247 0.06441 0.01087 0.9 VDD 78.943,160.656 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[15]
0.8294 0.06308 0.007524 0.9 VDD 78.853,157.776 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[14]
0.8312 0.06011 0.008672 0.9 VDD 80.833,156.048 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[13]
0.8286 0.0641 0.007344 0.9 VDD 80.203,152.592 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[12]
0.8281 0.06174 0.01015 0.9 VDD 81.373,150.864 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[11]
0.8315 0.05821 0.01026 0.9 VDD 80.653,151.440 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[10]
0.833 0.0588 0.008248 0.9 VDD 82.543,149.712 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[9]
0.8351 0.05781 0.007078 0.9 VDD 82.633,147.984 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[8]
0.836 0.05743 0.006583 0.9 VDD 82.993,145.104 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[7]
0.8367 0.05671 0.006558 0.9 VDD 83.353,145.680 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[6]
0.8371 0.05657 0.006284 0.9 VDD 85.603,145.680 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[5]
0.837 0.0569 0.006062 0.9 VDD 85.693,144.528 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[4]
0.8362 0.0574 0.006355 0.9 VDD 83.173,144.528 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[3]
0.836 0.05664 0.007308 0.9 VDD 82.903,142.800 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[2]
0.8399 0.05524 0.004845 0.9 VDD 86.053,141.648 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[1]
0.8397 0.05535 0.004947 0.9 VDD 83.893,141.648 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[0]
0.8426 0.05116 0.006251 0.9 VDD 110.443,112.272 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_offset_q_reg[0]
0.8466 0.04943 0.003997 0.9 VDD 111.703,123.792 core_region_i/CORE.RISCV_CORE/load_store_unit_i/CS_reg[0]
0.8459 0.05014 0.003931 0.9 VDD 108.553,120.912 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U3
0.8451 0.05078 0.004114 0.9 VDD 107.788,124.944 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U5
0.8475 0.04798 0.004535 0.9 VDD 107.518,109.392 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U15
0.8465 0.04935 0.004196 0.9 VDD 108.733,124.368 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U16
0.8433 0.05086 0.005816 0.9 VDD 108.508,112.272 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U17
0.8424 0.05104 0.00652 0.9 VDD 112.873,112.272 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U18
0.8452 0.05086 0.003931 0.9 VDD 108.553,121.488 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U22
0.845 0.05015 0.004837 0.9 VDD 109.588,120.336 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U26
0.8451 0.05093 0.003968 0.9 VDD 109.093,121.488 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U37
0.8459 0.05015 0.003983 0.9 VDD 109.318,120.912 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U38
0.8465 0.05003 0.0035 0.9 VDD 108.688,122.640 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U39
0.8468 0.04938 0.003858 0.9 VDD 109.588,123.792 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U40
0.8464 0.05004 0.003552 0.9 VDD 109.318,122.640 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U41
0.8464 0.05006 0.003588 0.9 VDD 109.768,122.640 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U43
0.8473 0.04792 0.004745 0.9 VDD 108.733,109.968 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U49
0.8465 0.04744 0.006022 0.9 VDD 109.408,111.696 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U50
0.8456 0.04797 0.006461 0.9 VDD 112.288,111.696 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U51
0.8457 0.04904 0.005309 0.9 VDD 112.198,109.392 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U53
0.847 0.04743 0.00558 0.9 VDD 108.733,107.664 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U55
0.8485 0.04629 0.005195 0.9 VDD 110.443,106.512 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U56
0.844 0.0479 0.008143 0.9 VDD 112.648,108.240 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U57
0.8475 0.04784 0.004645 0.9 VDD 108.148,109.968 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U59
0.8527 0.0419 0.005356 0.9 VDD 111.298,94.992 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U61
0.8457 0.04905 0.005217 0.9 VDD 111.613,109.392 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U63
0.8481 0.04649 0.005369 0.9 VDD 111.703,106.512 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U64
0.8463 0.04776 0.005916 0.9 VDD 111.118,111.120 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U65
0.8462 0.04837 0.005385 0.9 VDD 112.693,109.968 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U66
0.8494 0.04596 0.004662 0.9 VDD 113.008,105.360 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U67
0.8472 0.04659 0.006169 0.9 VDD 112.333,107.088 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U68
0.8488 0.04612 0.00505 0.9 VDD 109.408,106.512 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U69
0.8459 0.0482 0.005924 0.9 VDD 111.163,110.544 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U70
0.8471 0.04823 0.004699 0.9 VDD 108.463,109.392 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U71
0.8459 0.04774 0.006319 0.9 VDD 111.028,111.696 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U72
0.8463 0.04773 0.005983 0.9 VDD 111.163,107.664 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U73
0.8467 0.04818 0.005115 0.9 VDD 110.983,109.968 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U74
0.8472 0.0473 0.00551 0.9 VDD 108.643,111.120 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U75
0.8469 0.04746 0.005653 0.9 VDD 109.498,111.120 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U76
0.8467 0.04758 0.005756 0.9 VDD 110.128,111.120 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U77
0.8461 0.0481 0.005786 0.9 VDD 110.308,110.544 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U78
0.8465 0.04766 0.005889 0.9 VDD 110.578,107.664 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U80
0.8545 0.04202 0.003473 0.9 VDD 106.483,99.024 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U81
0.8591 0.03899 0.00189 0.9 VDD 105.358,92.688 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U82
0.8549 0.04163 0.003474 0.9 VDD 110.038,93.840 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U83
0.8591 0.03878 0.002167 0.9 VDD 107.518,92.112 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U84
0.8593 0.03869 0.002047 0.9 VDD 106.573,92.112 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U85
0.8527 0.04264 0.00466 0.9 VDD 104.773,96.720 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U86
0.8546 0.04233 0.003058 0.9 VDD 104.728,99.600 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U87
0.8458 0.05015 0.004018 0.9 VDD 109.858,120.912 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U88
0.8428 0.05097 0.006183 0.9 VDD 111.433,116.880 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U89
0.8432 0.05061 0.006219 0.9 VDD 111.883,116.304 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U90
0.8422 0.05144 0.006313 0.9 VDD 112.333,115.152 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U92
0.8431 0.05061 0.006272 0.9 VDD 111.703,115.728 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U93
0.8446 0.05056 0.004851 0.9 VDD 113.503,118.608 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U95
0.8424 0.05055 0.00709 0.9 VDD 113.053,118.032 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U96
0.8445 0.05057 0.004963 0.9 VDD 114.313,119.760 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U98
0.8459 0.05009 0.004043 0.9 VDD 114.133,120.912 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U99
0.8434 0.05057 0.005994 0.9 VDD 109.183,116.304 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U101
0.8433 0.0506 0.006146 0.9 VDD 110.983,116.304 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U102
0.845 0.05013 0.004912 0.9 VDD 112.153,120.336 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U104
0.8446 0.05055 0.004817 0.9 VDD 112.963,119.184 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U105
0.845 0.05042 0.00458 0.9 VDD 109.453,118.608 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U107
0.8449 0.05044 0.004631 0.9 VDD 110.173,118.608 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U108
0.8422 0.05059 0.007246 0.9 VDD 114.403,118.032 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U110
0.842 0.05061 0.007348 0.9 VDD 115.303,118.032 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U111
0.8445 0.05056 0.004951 0.9 VDD 113.773,119.760 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U113
0.8458 0.05011 0.004086 0.9 VDD 113.323,120.912 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U114
0.8429 0.05063 0.006443 0.9 VDD 114.493,115.728 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U116
0.8422 0.05129 0.006474 0.9 VDD 115.033,115.152 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U117
0.8433 0.05057 0.006105 0.9 VDD 109.273,115.728 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U119
0.8433 0.05058 0.006071 0.9 VDD 110.083,116.304 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U120
0.8447 0.05052 0.004771 0.9 VDD 112.243,118.608 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U122
0.845 0.05012 0.004928 0.9 VDD 112.783,120.336 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U123
0.8446 0.05051 0.004874 0.9 VDD 110.803,119.760 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U125
0.8448 0.05048 0.004699 0.9 VDD 111.163,118.608 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U126
0.843 0.05063 0.006401 0.9 VDD 113.773,115.728 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U128
0.8422 0.05134 0.006423 0.9 VDD 114.133,115.152 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U129
0.8431 0.05062 0.006305 0.9 VDD 112.963,116.304 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U131
0.8421 0.05098 0.006921 0.9 VDD 111.613,117.456 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U132
0.8423 0.05147 0.006272 0.9 VDD 111.703,115.152 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U134
0.8394 0.05144 0.009154 0.9 VDD 112.333,114.576 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U135
0.8445 0.05059 0.004907 0.9 VDD 114.403,118.608 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U137
0.8417 0.05112 0.007184 0.9 VDD 113.863,117.456 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U138
0.845 0.05007 0.004978 0.9 VDD 115.033,120.336 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U140
0.8445 0.05058 0.004929 0.9 VDD 114.763,119.184 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U141
0.843 0.05092 0.006116 0.9 VDD 110.623,116.880 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U143
0.8425 0.05085 0.00667 0.9 VDD 109.543,117.456 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U144
0.8445 0.05054 0.004924 0.9 VDD 112.603,119.760 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U146
0.8458 0.05012 0.004113 0.9 VDD 112.783,120.912 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U147
0.842 0.05102 0.006985 0.9 VDD 112.153,117.456 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U149
0.8427 0.05104 0.006277 0.9 VDD 112.603,116.880 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U150
0.8449 0.05048 0.004599 0.9 VDD 109.723,119.184 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U152
0.8448 0.0505 0.004662 0.9 VDD 110.623,119.184 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U153
0.8429 0.05063 0.006463 0.9 VDD 115.033,116.304 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U155
0.843 0.05063 0.006388 0.9 VDD 114.043,116.304 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U156
0.8448 0.0505 0.004735 0.9 VDD 111.703,118.608 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U158
0.8426 0.0505 0.006942 0.9 VDD 111.793,118.032 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U159
0.8431 0.05062 0.006324 0.9 VDD 112.513,115.728 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U161
0.8393 0.05147 0.009178 0.9 VDD 111.703,114.576 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U162
0.8444 0.05061 0.004961 0.9 VDD 115.303,118.608 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U164
0.8415 0.05118 0.007308 0.9 VDD 114.943,117.456 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U165
0.8459 0.05007 0.003995 0.9 VDD 115.033,120.912 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U167
0.8444 0.05059 0.004987 0.9 VDD 115.483,119.760 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U168
0.8431 0.05086 0.00604 0.9 VDD 109.723,116.880 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U170
0.8433 0.05058 0.006161 0.9 VDD 110.083,115.728 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U171
0.8446 0.05052 0.0049 0.9 VDD 111.703,119.760 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U173
0.8457 0.05012 0.00414 0.9 VDD 112.243,120.912 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U174
0.8458 0.05015 0.004048 0.9 VDD 110.443,120.912 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U176
0.845 0.05015 0.004864 0.9 VDD 110.443,120.336 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U177
0.843 0.05062 0.006363 0.9 VDD 113.143,115.728 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U179
0.8422 0.05139 0.006374 0.9 VDD 113.323,115.152 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U180
0.8393 0.0515 0.009201 0.9 VDD 111.073,114.576 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U182
0.8423 0.0515 0.006229 0.9 VDD 111.073,115.152 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U183
0.8472 0.04734 0.005463 0.9 VDD 108.058,107.664 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U185
0.8446 0.04821 0.007196 0.9 VDD 108.373,108.816 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U186
0.846 0.04888 0.005108 0.9 VDD 110.938,109.392 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U187
0.8462 0.04878 0.005049 0.9 VDD 110.578,109.392 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U188
0.8428 0.04903 0.008141 0.9 VDD 112.513,108.816 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U189
0.8466 0.04789 0.005495 0.9 VDD 108.553,110.544 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U190
0.8434 0.04877 0.007819 0.9 VDD 110.533,108.816 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U191
0.8466 0.04854 0.004894 0.9 VDD 109.633,109.392 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U192
0.844 0.04848 0.007496 0.9 VDD 109.408,108.816 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U193
0.8457 0.04769 0.006625 0.9 VDD 106.438,108.816 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U194
0.8493 0.04668 0.004054 0.9 VDD 102.523,110.544 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U195
0.8583 0.03904 0.002639 0.9 VDD 105.898,93.264 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U196
0.8552 0.04099 0.00384 0.9 VDD 106.438,94.992 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U197
0.8545 0.04126 0.004281 0.9 VDD 107.833,94.992 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U198
0.8532 0.04304 0.00381 0.9 VDD 107.923,99.600 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U199
0.8544 0.04251 0.003113 0.9 VDD 106.213,101.904 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U200
0.8513 0.0432 0.005473 0.9 VDD 112.783,98.448 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U201
0.8525 0.04293 0.004573 0.9 VDD 107.428,100.176 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U202
0.8547 0.04249 0.002831 0.9 VDD 104.728,101.328 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U203
0.8507 0.04513 0.004128 0.9 VDD 103.828,106.512 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U206
0.8487 0.04724 0.004043 0.9 VDD 104.818,109.392 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U208
0.8576 0.03928 0.003152 0.9 VDD 108.418,93.264 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U209
0.8542 0.04125 0.004537 0.9 VDD 107.788,95.568 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U210
0.8539 0.04144 0.004675 0.9 VDD 109.093,94.416 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U211
0.8513 0.04344 0.005263 0.9 VDD 109.813,100.176 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U212
0.8545 0.04286 0.002596 0.9 VDD 108.373,102.480 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U213
0.8518 0.044 0.004172 0.9 VDD 111.973,101.328 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U214
0.8528 0.0435 0.003723 0.9 VDD 109.498,101.328 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U215
0.8548 0.04229 0.002866 0.9 VDD 104.908,101.904 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U216
0.8502 0.04519 0.004611 0.9 VDD 104.098,107.088 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U218
0.8581 0.03941 0.002459 0.9 VDD 109.858,92.688 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U219
0.8521 0.04213 0.005737 0.9 VDD 112.558,94.992 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U220
0.8543 0.04193 0.00376 0.9 VDD 111.523,93.840 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U221
0.8523 0.04374 0.003945 0.9 VDD 110.713,101.328 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U222
0.8532 0.04306 0.003748 0.9 VDD 109.633,101.904 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U223
0.8524 0.04342 0.004156 0.9 VDD 111.883,101.904 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U224
0.8528 0.04323 0.003937 0.9 VDD 110.668,101.904 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U225
0.855 0.04283 0.002187 0.9 VDD 104.728,103.056 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U226
0.8476 0.04658 0.005862 0.9 VDD 104.188,108.240 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U228
0.8586 0.03894 0.002415 0.9 VDD 104.818,93.264 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U229
0.8559 0.0411 0.002961 0.9 VDD 107.473,93.840 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U230
0.8534 0.0425 0.004059 0.9 VDD 109.003,99.024 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U231
0.855 0.04257 0.002397 0.9 VDD 106.573,102.480 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U232
0.8519 0.04297 0.005144 0.9 VDD 111.523,98.448 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U233
0.8524 0.04306 0.004573 0.9 VDD 107.428,100.752 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U234
0.8547 0.04236 0.002952 0.9 VDD 105.358,101.904 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U235
0.8518 0.04484 0.003379 0.9 VDD 103.738,105.360 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U237
0.859 0.03905 0.001972 0.9 VDD 105.988,92.688 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U238
0.8585 0.039 0.002546 0.9 VDD 105.448,93.264 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U239
0.8545 0.04118 0.004281 0.9 VDD 107.833,94.416 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U240
0.8539 0.04228 0.003789 0.9 VDD 107.833,99.024 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U241
0.8543 0.04267 0.002994 0.9 VDD 105.583,101.328 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U242
0.8525 0.04274 0.004812 0.9 VDD 110.263,98.448 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U243
0.855 0.0418 0.003208 0.9 VDD 105.358,99.024 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U244
0.8537 0.04249 0.003778 0.9 VDD 104.728,100.752 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U245
0.8524 0.04412 0.003445 0.9 VDD 104.098,104.784 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U247
0.8546 0.04176 0.003596 0.9 VDD 110.668,93.840 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U248
0.8521 0.0421 0.005788 0.9 VDD 112.378,95.568 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U249
0.8526 0.0419 0.005485 0.9 VDD 111.253,95.568 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U250
0.8505 0.04515 0.00437 0.9 VDD 110.443,104.784 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U251
0.8483 0.04606 0.005626 0.9 VDD 109.003,107.088 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U252
0.8496 0.04586 0.004556 0.9 VDD 112.063,105.360 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U253
0.8494 0.04556 0.005038 0.9 VDD 109.318,105.936 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U254
0.8456 0.04733 0.007078 0.9 VDD 107.968,108.240 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U255
0.8484 0.04742 0.004158 0.9 VDD 105.448,109.392 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U257
0.8553 0.04141 0.00326 0.9 VDD 108.958,93.840 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U258
0.8551 0.04154 0.003385 0.9 VDD 109.588,93.840 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U259
0.8533 0.04168 0.005038 0.9 VDD 110.263,94.416 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U260
0.8536 0.04355 0.002836 0.9 VDD 110.623,103.056 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U261
0.8508 0.045 0.004233 0.9 VDD 109.273,104.784 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U262
0.8522 0.04361 0.00415 0.9 VDD 111.253,103.632 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U263
0.8511 0.04498 0.003925 0.9 VDD 109.138,104.208 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U264
0.8499 0.04535 0.004781 0.9 VDD 104.818,107.088 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U265
0.8467 0.04722 0.006052 0.9 VDD 104.728,108.816 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U267
0.8539 0.04336 0.002756 0.9 VDD 100.813,104.784 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U268
0.849 0.04624 0.004767 0.9 VDD 101.533,108.816 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U269
0.8477 0.04705 0.00529 0.9 VDD 107.383,111.120 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U270
0.854 0.04336 0.002635 0.9 VDD 108.733,103.056 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U271
0.8458 0.04804 0.00616 0.9 VDD 112.693,111.120 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U272
0.846 0.04793 0.006065 0.9 VDD 112.063,111.120 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U273
0.8538 0.0433 0.002892 0.9 VDD 111.163,102.480 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U274
0.8454 0.04838 0.006173 0.9 VDD 112.783,110.544 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U275
0.8456 0.0483 0.006065 0.9 VDD 112.063,110.544 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U276
0.8535 0.0435 0.003022 0.9 VDD 112.423,102.480 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U277
0.8538 0.04346 0.002746 0.9 VDD 109.768,103.056 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U278
0.8458 0.04726 0.006932 0.9 VDD 107.473,108.240 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U279
0.8473 0.04708 0.005581 0.9 VDD 107.518,111.696 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U280
0.8498 0.0466 0.003583 0.9 VDD 102.613,109.392 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U283
0.8505 0.04544 0.004113 0.9 VDD 108.283,105.360 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U284
0.8488 0.04582 0.005369 0.9 VDD 111.703,105.936 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U285
0.8502 0.0453 0.004505 0.9 VDD 111.613,104.784 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U286
0.8497 0.04542 0.004871 0.9 VDD 108.148,105.936 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U287
0.8451 0.04797 0.006932 0.9 VDD 107.473,108.816 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U288
0.854 0.04286 0.003164 0.9 VDD 106.483,101.328 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U290
0.8537 0.04221 0.004066 0.9 VDD 107.473,98.448 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U291
0.8519 0.04319 0.004885 0.9 VDD 112.693,99.024 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U292
0.853 0.04273 0.004309 0.9 VDD 106.528,100.176 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U293
0.8514 0.04501 0.003567 0.9 VDD 104.773,105.360 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U294
0.8508 0.04555 0.003641 0.9 VDD 100.813,107.664 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U296
0.8548 0.04271 0.002498 0.9 VDD 107.473,102.480 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U297
0.8532 0.04328 0.003532 0.9 VDD 108.463,101.328 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U298
0.8502 0.04396 0.005822 0.9 VDD 111.793,100.752 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U299
0.8539 0.04272 0.003357 0.9 VDD 107.518,101.904 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U300
0.8508 0.04528 0.003947 0.9 VDD 106.933,105.360 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U301
0.8531 0.04275 0.004137 0.9 VDD 105.943,100.752 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U303
0.8527 0.04313 0.004163 0.9 VDD 107.833,97.872 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U304
0.852 0.04361 0.004426 0.9 VDD 110.623,99.600 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U305
0.8537 0.04275 0.003505 0.9 VDD 106.618,99.600 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U306
0.8518 0.04446 0.003713 0.9 VDD 105.583,104.784 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U307
0.8526 0.04412 0.003261 0.9 VDD 100.723,105.936 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U309
0.8535 0.0425 0.004004 0.9 VDD 105.493,100.176 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U310
0.853 0.04301 0.004018 0.9 VDD 107.293,97.872 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U311
0.8515 0.04385 0.004687 0.9 VDD 111.793,99.600 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U312
0.8542 0.04255 0.003293 0.9 VDD 105.718,99.600 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U313
0.851 0.04517 0.003793 0.9 VDD 106.033,105.360 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U314
0.852 0.04436 0.003641 0.9 VDD 100.813,107.088 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U316
0.8511 0.04485 0.004091 0.9 VDD 108.103,104.784 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U317
0.8508 0.04514 0.004055 0.9 VDD 110.353,104.208 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U318
0.8534 0.04366 0.002958 0.9 VDD 111.793,103.056 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U319
0.8513 0.04487 0.003826 0.9 VDD 108.238,104.208 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U320
0.8492 0.04564 0.005173 0.9 VDD 106.483,107.088 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U321
0.8468 0.04781 0.005385 0.9 VDD 107.923,110.544 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U323
0.8542 0.04325 0.002517 0.9 VDD 107.653,103.056 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U324
0.85 0.04529 0.004708 0.9 VDD 107.023,105.936 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U327
0.8494 0.04581 0.004773 0.9 VDD 107.473,106.512 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U329
0.8553 0.04239 0.002275 0.9 VDD 105.493,102.480 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U331
0.8545 0.04309 0.002377 0.9 VDD 106.393,103.056 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U333
0.8548 0.04292 0.002255 0.9 VDD 105.313,103.056 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U335
0.8488 0.04582 0.005374 0.9 VDD 107.563,107.088 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U337
0.8464 0.04799 0.005623 0.9 VDD 109.318,110.544 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U339
0.8428 0.04901 0.008149 0.9 VDD 113.323,108.816 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U340
0.8456 0.04902 0.005419 0.9 VDD 112.918,109.392 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U341
0.847 0.04806 0.004946 0.9 VDD 109.948,109.968 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U342
0.8477 0.04775 0.004527 0.9 VDD 107.473,109.968 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U343
0.8479 0.04693 0.005172 0.9 VDD 106.753,111.120 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U345
0.8496 0.04377 0.006616 0.9 VDD 110.848,97.296 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U348
0.846 0.04786 0.006162 0.9 VDD 112.288,107.664 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U350
0.853 0.04252 0.004501 0.9 VDD 109.093,98.448 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U351
0.8518 0.04354 0.004669 0.9 VDD 109.723,97.872 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U352
0.85 0.0436 0.006411 0.9 VDD 110.038,97.296 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U353
0.8504 0.04418 0.005376 0.9 VDD 110.848,96.144 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U355
0.85 0.04432 0.005643 0.9 VDD 111.838,96.144 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U356
0.8513 0.04375 0.004931 0.9 VDD 110.713,97.872 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U357
0.8509 0.04393 0.005168 0.9 VDD 111.613,97.872 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U358
0.8493 0.04393 0.006772 0.9 VDD 111.568,97.296 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U359
0.8485 0.04444 0.007023 0.9 VDD 112.828,96.720 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U360
0.8488 0.04457 0.006659 0.9 VDD 114.898,100.752 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U361
0.852 0.0436 0.004364 0.9 VDD 113.053,101.904 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U362
0.8518 0.04373 0.004508 0.9 VDD 113.863,101.904 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U363
0.851 0.04444 0.004579 0.9 VDD 114.268,101.328 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U364
0.8506 0.04465 0.004768 0.9 VDD 115.348,101.328 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U365
0.8481 0.04612 0.005763 0.9 VDD 114.718,105.936 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U366
0.85 0.04542 0.004617 0.9 VDD 112.603,104.784 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U367
0.8493 0.04602 0.004723 0.9 VDD 113.593,105.360 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U368
0.8491 0.04607 0.004784 0.9 VDD 114.178,105.360 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U369
0.849 0.04617 0.004869 0.9 VDD 115.168,105.360 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U370
0.8504 0.04436 0.00525 0.9 VDD 114.358,99.600 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U371
0.85 0.04398 0.005996 0.9 VDD 112.423,100.176 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U372
0.8493 0.0443 0.006433 0.9 VDD 114.043,100.176 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U373
0.8505 0.04429 0.005172 0.9 VDD 113.998,99.600 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U374
0.85 0.04455 0.005464 0.9 VDD 115.348,99.600 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U375
0.8512 0.04353 0.005309 0.9 VDD 114.628,99.024 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U376
0.8504 0.04416 0.00545 0.9 VDD 112.693,97.872 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U377
0.8509 0.04337 0.005706 0.9 VDD 113.683,98.448 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U378
0.8499 0.04434 0.005718 0.9 VDD 113.728,97.872 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U379
0.8503 0.04361 0.006064 0.9 VDD 115.078,98.448 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U380
0.8527 0.04399 0.003317 0.9 VDD 115.528,103.056 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U381
0.852 0.04373 0.004289 0.9 VDD 112.603,103.632 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U382
0.8517 0.04387 0.004441 0.9 VDD 114.133,103.632 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U383
0.8529 0.04387 0.003196 0.9 VDD 114.178,103.056 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U384
0.8528 0.04394 0.003273 0.9 VDD 114.988,103.056 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U385
0.8577 0.03923 0.003043 0.9 VDD 107.878,93.264 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U386
0.858 0.03913 0.002833 0.9 VDD 106.843,93.264 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U387
0.8483 0.04606 0.005677 0.9 VDD 114.043,105.936 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U388
0.8494 0.04453 0.006101 0.9 VDD 113.548,96.144 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U389
0.8551 0.04095 0.00394 0.9 VDD 106.753,94.416 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U390
0.8547 0.04108 0.004262 0.9 VDD 106.888,95.568 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U391
0.8569 0.04063 0.002499 0.9 VDD 105.223,93.840 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U392
0.8558 0.04077 0.003468 0.9 VDD 105.268,94.992 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U393
0.858 0.03924 0.002789 0.9 VDD 112.558,92.112 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U394
0.8577 0.03958 0.002696 0.9 VDD 111.793,92.688 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U395
0.8524 0.04204 0.005587 0.9 VDD 112.063,94.416 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U396
0.8518 0.04224 0.006005 0.9 VDD 113.188,95.568 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U397
0.8589 0.03883 0.002235 0.9 VDD 108.058,92.112 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U398
0.8586 0.03923 0.002207 0.9 VDD 107.833,92.688 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U399
0.8558 0.04067 0.003511 0.9 VDD 105.403,94.416 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U400
0.8553 0.04084 0.003846 0.9 VDD 105.628,95.568 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U401
0.8584 0.03904 0.002526 0.9 VDD 110.398,92.112 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U402
0.857 0.03945 0.003535 0.9 VDD 110.353,93.264 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U403
0.8532 0.04166 0.005143 0.9 VDD 109.993,95.568 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U404
0.8531 0.04177 0.005135 0.9 VDD 110.578,94.992 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U405
0.8539 0.04213 0.003956 0.9 VDD 112.558,93.840 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U406
0.8566 0.03958 0.003811 0.9 VDD 111.793,93.264 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U407
0.8517 0.0423 0.005994 0.9 VDD 113.413,94.416 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U408
0.8517 0.0423 0.006034 0.9 VDD 113.548,94.992 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U409
0.8587 0.03893 0.00237 0.9 VDD 109.138,92.112 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U410
0.8574 0.03933 0.003269 0.9 VDD 109.003,93.264 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U411
0.8538 0.0415 0.004675 0.9 VDD 109.093,94.992 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U412
0.8538 0.04144 0.00481 0.9 VDD 108.778,95.568 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U413
0.8484 0.04601 0.005602 0.9 VDD 113.458,105.936 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U414
0.8476 0.04675 0.005596 0.9 VDD 113.413,106.512 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U415
0.8474 0.04689 0.005706 0.9 VDD 114.268,106.512 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U416
0.844 0.04783 0.008135 0.9 VDD 112.063,108.240 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U417
0.8469 0.04677 0.00635 0.9 VDD 113.503,107.088 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U418
0.8455 0.04806 0.006454 0.9 VDD 114.178,107.664 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U419
0.8498 0.04553 0.004714 0.9 VDD 113.503,104.784 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U420
0.8486 0.04593 0.005508 0.9 VDD 112.738,105.936 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U421
0.8518 0.04382 0.00438 0.9 VDD 113.503,103.632 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U422
0.8501 0.04552 0.004376 0.9 VDD 113.458,104.208 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U423
0.8463 0.04939 0.004308 0.9 VDD 110.173,124.368 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U425
0.8464 0.04937 0.004236 0.9 VDD 109.228,124.368 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U426
0.8465 0.04933 0.004154 0.9 VDD 108.238,124.368 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U427
0.846 0.05007 0.003901 0.9 VDD 110.218,123.216 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U429
0.8469 0.04933 0.003769 0.9 VDD 108.328,123.792 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U430
0.8462 0.05002 0.003772 0.9 VDD 108.373,123.216 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U431
0.8463 0.05008 0.003637 0.9 VDD 110.668,122.640 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U432
0.8494 0.04431 0.006313 0.9 VDD 113.593,100.752 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U433
0.8498 0.04415 0.006083 0.9 VDD 112.738,100.752 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U434
0.8488 0.0465 0.004652 0.9 VDD 104.593,111.120 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U435
0.8463 0.04938 0.004284 0.9 VDD 109.858,124.368 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U436
0.8449 0.05083 0.004222 0.9 VDD 109.048,124.944 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U438
0.8449 0.05085 0.004257 0.9 VDD 109.498,124.944 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U439
0.845 0.05081 0.004177 0.9 VDD 108.508,124.944 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U440
0.8469 0.05084 0.002298 0.9 VDD 109.363,125.520 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U441
0.8468 0.05087 0.0023 0.9 VDD 110.128,125.520 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U442
0.8461 0.05005 0.003858 0.9 VDD 109.588,123.216 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U443
0.8532 0.04368 0.00314 0.9 VDD 113.593,102.480 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U444
0.8531 0.0438 0.003118 0.9 VDD 113.368,103.056 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U445
0.8529 0.04274 0.004345 0.9 VDD 110.263,99.024 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U446
0.8526 0.04332 0.004111 0.9 VDD 109.228,99.600 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U447
0.8515 0.0434 0.005142 0.9 VDD 113.863,99.024 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U448
0.8496 0.04415 0.00623 0.9 VDD 113.278,100.176 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U449
0.8524 0.04295 0.004606 0.9 VDD 111.433,99.024 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U450
0.8506 0.04373 0.005659 0.9 VDD 111.208,100.176 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U451
0.8448 0.04756 0.007612 0.9 VDD 109.813,108.240 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U452
0.8458 0.04792 0.006253 0.9 VDD 112.873,107.664 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U453
0.8468 0.04752 0.00571 0.9 VDD 109.498,107.664 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U454
0.8491 0.04568 0.005195 0.9 VDD 110.443,105.936 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U455
0.8505 0.04531 0.004196 0.9 VDD 111.703,104.208 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U456
0.8501 0.0456 0.004281 0.9 VDD 109.678,105.360 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U457
0.8526 0.04346 0.003988 0.9 VDD 109.723,103.632 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U458
0.8505 0.04336 0.006125 0.9 VDD 108.913,97.296 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U459
0.8528 0.04336 0.003876 0.9 VDD 108.688,103.632 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U460
0.8519 0.04317 0.0049 0.9 VDD 108.553,100.176 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U461
0.853 0.04233 0.004621 0.9 VDD 104.683,97.296 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U462
0.8539 0.04231 0.003751 0.9 VDD 104.638,100.176 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U463
0.8509 0.04369 0.005442 0.9 VDD 110.443,100.752 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U464
0.851 0.04394 0.00502 0.9 VDD 109.543,96.144 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U465
0.8514 0.04346 0.005122 0.9 VDD 109.318,100.752 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U466
0.8538 0.04264 0.003603 0.9 VDD 105.763,97.872 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U467
0.8534 0.04285 0.003771 0.9 VDD 105.403,96.144 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U468
0.8543 0.04235 0.00332 0.9 VDD 104.728,97.872 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U469
0.8451 0.0508 0.004146 0.9 VDD 108.148,124.944 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U470
0.8468 0.04935 0.003801 0.9 VDD 108.778,123.792 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U471
0.8468 0.04936 0.003827 0.9 VDD 109.138,123.792 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U472
0.8544 0.04191 0.003652 0.9 VDD 105.943,98.448 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U473
0.8558 0.04065 0.003532 0.9 VDD 104.683,95.568 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U474
0.855 0.04168 0.00332 0.9 VDD 104.728,98.448 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U475
0.8463 0.05 0.003729 0.9 VDD 107.788,123.216 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U476
0.8463 0.04999 0.003705 0.9 VDD 107.473,123.216 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U477
0.8469 0.05081 0.00229 0.9 VDD 108.508,125.520 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U478
0.8467 0.04939 0.003898 0.9 VDD 110.173,123.792 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U479
0.8359 0.05883 0.005253 0.9 VDD 96.448,149.136 core_region_i/CORE.RISCV_CORE/cs_registers_i/FE_OFC331_n258
0.8385 0.05646 0.005065 0.9 VDD 96.808,142.800 core_region_i/CORE.RISCV_CORE/cs_registers_i/FE_OFC330_n258
0.8384 0.05676 0.004806 0.9 VDD 105.358,139.344 core_region_i/CORE.RISCV_CORE/cs_registers_i/FE_OFC172_n242
0.8341 0.05816 0.007694 0.9 VDD 104.863,140.496 core_region_i/CORE.RISCV_CORE/cs_registers_i/clk_gate_mcause_q_reg/latch
0.8367 0.05666 0.006594 0.9 VDD 104.728,137.040 core_region_i/CORE.RISCV_CORE/cs_registers_i/clk_gate_PCER_q_reg/latch
0.8402 0.05609 0.00375 0.9 VDD 96.673,135.312 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[10]
0.8386 0.05677 0.004657 0.9 VDD 98.113,135.888 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[9]
0.8411 0.05497 0.0039 0.9 VDD 97.033,134.736 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[8]
0.8386 0.0559 0.005536 0.9 VDD 100.183,136.464 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[7]
0.8398 0.05557 0.004676 0.9 VDD 99.283,134.736 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[6]
0.8386 0.05696 0.004454 0.9 VDD 98.563,135.312 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[5]
0.8368 0.0566 0.006628 0.9 VDD 105.043,137.616 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[4]
0.8383 0.05674 0.004951 0.9 VDD 104.863,138.768 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[3]
0.8386 0.056 0.005425 0.9 VDD 100.633,137.040 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[2]
0.8355 0.05877 0.005725 0.9 VDD 103.963,135.312 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[1]
0.8362 0.05666 0.007188 0.9 VDD 104.773,136.464 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[0]
0.844 0.05299 0.002992 0.9 VDD 103.513,132.432 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_inc_q_reg[0]
0.8347 0.05801 0.007299 0.9 VDD 103.243,140.496 core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[0]
0.8342 0.05782 0.007948 0.9 VDD 104.773,142.800 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[0]
0.8408 0.05532 0.003855 0.9 VDD 95.863,138.192 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][1]
0.8338 0.0589 0.007326 0.9 VDD 103.333,141.072 core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[1]
0.8335 0.05796 0.008537 0.9 VDD 107.203,142.800 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[1]
0.8398 0.05588 0.004345 0.9 VDD 98.203,138.192 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][2]
0.836 0.05836 0.005615 0.9 VDD 103.423,143.952 core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[2]
0.8352 0.0589 0.005916 0.9 VDD 107.293,143.952 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[2]
0.8387 0.05715 0.004188 0.9 VDD 97.663,139.920 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][3]
0.8374 0.0572 0.005407 0.9 VDD 97.843,140.496 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][4]
0.8325 0.06039 0.007106 0.9 VDD 103.423,145.680 core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[4]
0.8318 0.06073 0.007451 0.9 VDD 105.943,145.680 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[4]
0.8388 0.05668 0.004496 0.9 VDD 95.863,141.072 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][5]
0.8343 0.05941 0.006291 0.9 VDD 99.283,145.680 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[5]
0.8401 0.05579 0.004125 0.9 VDD 93.883,140.496 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][6]
0.8373 0.0569 0.005785 0.9 VDD 97.663,145.104 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[6]
0.8411 0.05507 0.003815 0.9 VDD 93.883,139.344 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][7]
0.8326 0.0595 0.007874 0.9 VDD 106.303,141.072 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[7]
0.8325 0.05957 0.007915 0.9 VDD 108.193,141.072 core_region_i/CORE.RISCV_CORE/cs_registers_i/mstatus_q_reg[mpie]
0.8341 0.05803 0.007904 0.9 VDD 108.553,140.496 core_region_i/CORE.RISCV_CORE/cs_registers_i/mstatus_q_reg[mie]
0.8352 0.05923 0.005568 0.9 VDD 104.773,141.648 core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[3]
0.8346 0.05959 0.005821 0.9 VDD 107.383,141.648 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[3]
0.8394 0.05587 0.004721 0.9 VDD 93.793,142.800 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][8]
0.8327 0.06058 0.006717 0.9 VDD 98.113,152.016 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[8]
0.8392 0.05604 0.004728 0.9 VDD 93.163,143.952 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][9]
0.8332 0.05968 0.007115 0.9 VDD 99.013,152.592 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[9]
0.8389 0.05618 0.00492 0.9 VDD 93.343,145.104 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][10]
0.8333 0.06053 0.006211 0.9 VDD 98.563,156.048 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[10]
0.8293 0.06103 0.00972 0.9 VDD 83.443,150.864 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][11]
0.8359 0.05771 0.006402 0.9 VDD 90.553,152.592 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[11]
0.8272 0.06252 0.01028 0.9 VDD 83.263,153.168 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][12]
0.8316 0.05907 0.009288 0.9 VDD 88.303,154.320 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[12]
0.8301 0.05986 0.01008 0.9 VDD 82.363,156.624 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][13]
0.8351 0.05827 0.006664 0.9 VDD 90.103,160.656 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[13]
0.8322 0.06056 0.007279 0.9 VDD 82.273,158.352 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][14]
0.8344 0.06069 0.004951 0.9 VDD 97.933,168.720 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[14]
0.8288 0.06155 0.009598 0.9 VDD 84.793,161.232 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][15]
0.8345 0.06049 0.00505 0.9 VDD 98.293,168.144 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[15]
0.8285 0.06056 0.01095 0.9 VDD 82.273,158.928 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][16]
0.8361 0.05887 0.005064 0.9 VDD 98.023,159.504 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[16]
0.8336 0.0596 0.006786 0.9 VDD 81.463,165.264 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][17]
0.8366 0.05839 0.005049 0.9 VDD 90.373,165.264 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[17]
0.8354 0.05958 0.005026 0.9 VDD 81.643,166.416 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][18]
0.8348 0.05946 0.005776 0.9 VDD 89.563,169.296 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[18]
0.8317 0.06252 0.005797 0.9 VDD 81.823,167.568 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][19]
0.8347 0.05949 0.005802 0.9 VDD 89.473,169.872 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[19]
0.8306 0.06212 0.007256 0.9 VDD 83.083,168.144 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][20]
0.8342 0.05994 0.005839 0.9 VDD 87.763,170.448 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[20]
0.8263 0.06302 0.01064 0.9 VDD 81.553,161.808 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][21]
0.8348 0.05821 0.006955 0.9 VDD 90.463,161.808 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[21]
0.8296 0.06305 0.007364 0.9 VDD 81.643,163.536 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][22]
0.835 0.05947 0.005512 0.9 VDD 98.383,162.960 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[22]
0.8309 0.06145 0.007624 0.9 VDD 84.973,162.384 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][23]
0.8353 0.06051 0.004229 0.9 VDD 98.473,167.568 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[23]
0.8321 0.0611 0.006786 0.9 VDD 81.463,164.688 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][24]
0.8352 0.05945 0.005353 0.9 VDD 89.833,171.024 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[24]
0.825 0.06381 0.01121 0.9 VDD 81.553,159.504 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][25]
0.8367 0.05863 0.004714 0.9 VDD 90.193,166.992 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[25]
0.8257 0.06197 0.01235 0.9 VDD 82.723,154.896 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][26]
0.8348 0.05791 0.007242 0.9 VDD 90.193,158.928 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[26]
0.8359 0.05715 0.006946 0.9 VDD 84.523,147.408 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][27]
0.836 0.05775 0.006204 0.9 VDD 88.483,149.136 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[27]
0.8332 0.0586 0.008182 0.9 VDD 84.613,149.712 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][28]
0.8346 0.05792 0.007448 0.9 VDD 87.943,149.712 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[28]
0.8312 0.06063 0.008214 0.9 VDD 84.343,150.288 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][29]
0.8338 0.05935 0.006804 0.9 VDD 88.303,152.592 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[29]
0.8345 0.05927 0.006211 0.9 VDD 97.663,149.712 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][30]
0.8331 0.06057 0.006362 0.9 VDD 98.833,158.352 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[30]
0.8351 0.05927 0.005659 0.9 VDD 97.663,149.136 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][31]
0.8324 0.06041 0.007231 0.9 VDD 103.513,146.256 core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[5]
0.8316 0.06102 0.007334 0.9 VDD 99.733,150.864 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[31]
0.8379 0.05634 0.005771 0.9 VDD 101.713,137.616 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCMR_q_reg[1]
0.8364 0.0582 0.005363 0.9 VDD 102.073,135.312 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCMR_q_reg[0]
0.8406 0.05558 0.003855 0.9 VDD 95.863,138.768 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][0]
0.8371 0.05778 0.00507 0.9 VDD 100.858,135.312 core_region_i/CORE.RISCV_CORE/cs_registers_i/U3
0.8383 0.05699 0.004755 0.9 VDD 99.688,142.224 core_region_i/CORE.RISCV_CORE/cs_registers_i/U6
0.8412 0.0558 0.003004 0.9 VDD 100.408,134.160 core_region_i/CORE.RISCV_CORE/cs_registers_i/U13
0.8333 0.0586 0.008047 0.9 VDD 105.178,143.376 core_region_i/CORE.RISCV_CORE/cs_registers_i/U14
0.835 0.05834 0.006665 0.9 VDD 101.398,141.072 core_region_i/CORE.RISCV_CORE/cs_registers_i/U15
0.8369 0.05819 0.004953 0.9 VDD 100.858,141.648 core_region_i/CORE.RISCV_CORE/cs_registers_i/U16
0.8405 0.05629 0.003217 0.9 VDD 103.018,134.160 core_region_i/CORE.RISCV_CORE/cs_registers_i/U18
0.8444 0.05267 0.002948 0.9 VDD 99.778,133.584 core_region_i/CORE.RISCV_CORE/cs_registers_i/U20
0.8413 0.05571 0.002964 0.9 VDD 99.958,134.160 core_region_i/CORE.RISCV_CORE/cs_registers_i/U21
0.8408 0.05605 0.003113 0.9 VDD 101.713,134.160 core_region_i/CORE.RISCV_CORE/cs_registers_i/U22
0.8385 0.05614 0.00539 0.9 VDD 102.208,134.736 core_region_i/CORE.RISCV_CORE/cs_registers_i/U23
0.8407 0.05614 0.003153 0.9 VDD 102.208,134.160 core_region_i/CORE.RISCV_CORE/cs_registers_i/U24
0.8383 0.05621 0.00546 0.9 VDD 102.568,134.736 core_region_i/CORE.RISCV_CORE/cs_registers_i/U25
0.8331 0.05925 0.007694 0.9 VDD 104.863,141.072 core_region_i/CORE.RISCV_CORE/cs_registers_i/U26
0.8441 0.05278 0.003124 0.9 VDD 101.848,133.584 core_region_i/CORE.RISCV_CORE/cs_registers_i/U27
0.8406 0.05622 0.003189 0.9 VDD 102.658,134.160 core_region_i/CORE.RISCV_CORE/cs_registers_i/U28
0.8404 0.05634 0.003237 0.9 VDD 103.288,134.160 core_region_i/CORE.RISCV_CORE/cs_registers_i/U29
0.8344 0.05892 0.006666 0.9 VDD 100.273,147.408 core_region_i/CORE.RISCV_CORE/cs_registers_i/U34
0.8349 0.05873 0.006391 0.9 VDD 99.418,147.408 core_region_i/CORE.RISCV_CORE/cs_registers_i/U35
0.8358 0.05798 0.006225 0.9 VDD 100.138,141.072 core_region_i/CORE.RISCV_CORE/cs_registers_i/U36
0.8442 0.05272 0.003031 0.9 VDD 100.723,133.584 core_region_i/CORE.RISCV_CORE/cs_registers_i/U38
0.8442 0.05276 0.00308 0.9 VDD 101.308,133.584 core_region_i/CORE.RISCV_CORE/cs_registers_i/U39
0.8379 0.05612 0.005966 0.9 VDD 101.353,136.464 core_region_i/CORE.RISCV_CORE/cs_registers_i/U40
0.8382 0.05629 0.005546 0.9 VDD 103.018,134.736 core_region_i/CORE.RISCV_CORE/cs_registers_i/U41
0.8384 0.05678 0.004827 0.9 VDD 105.853,139.344 core_region_i/CORE.RISCV_CORE/cs_registers_i/U42
0.8445 0.05271 0.002742 0.9 VDD 100.498,133.008 core_region_i/CORE.RISCV_CORE/cs_registers_i/U43
0.8415 0.05561 0.00292 0.9 VDD 99.463,134.160 core_region_i/CORE.RISCV_CORE/cs_registers_i/U44
0.836 0.05799 0.005999 0.9 VDD 101.443,135.888 core_region_i/CORE.RISCV_CORE/cs_registers_i/U45
0.8393 0.05623 0.004436 0.9 VDD 100.183,139.344 core_region_i/CORE.RISCV_CORE/cs_registers_i/U46
0.838 0.05756 0.004432 0.9 VDD 100.138,139.920 core_region_i/CORE.RISCV_CORE/cs_registers_i/U48
0.8361 0.05758 0.006273 0.9 VDD 100.273,140.496 core_region_i/CORE.RISCV_CORE/cs_registers_i/U50
0.8326 0.05987 0.007487 0.9 VDD 104.683,146.832 core_region_i/CORE.RISCV_CORE/cs_registers_i/U51
0.8368 0.05773 0.005479 0.9 VDD 104.188,142.224 core_region_i/CORE.RISCV_CORE/cs_registers_i/U52
0.8371 0.05815 0.004795 0.9 VDD 105.178,139.920 core_region_i/CORE.RISCV_CORE/cs_registers_i/U53
0.837 0.0581 0.004865 0.9 VDD 106.798,139.920 core_region_i/CORE.RISCV_CORE/cs_registers_i/U54
0.8374 0.05797 0.004647 0.9 VDD 102.973,139.920 core_region_i/CORE.RISCV_CORE/cs_registers_i/U55
0.8371 0.05815 0.004769 0.9 VDD 104.773,139.920 core_region_i/CORE.RISCV_CORE/cs_registers_i/U56
0.8372 0.05806 0.004701 0.9 VDD 103.738,139.920 core_region_i/CORE.RISCV_CORE/cs_registers_i/U57
0.8358 0.05768 0.006508 0.9 VDD 100.948,140.496 core_region_i/CORE.RISCV_CORE/cs_registers_i/U58
0.8354 0.05779 0.006773 0.9 VDD 101.713,140.496 core_region_i/CORE.RISCV_CORE/cs_registers_i/U59
0.8329 0.05932 0.007745 0.9 VDD 105.268,141.072 core_region_i/CORE.RISCV_CORE/cs_registers_i/U60
0.8366 0.05784 0.005595 0.9 VDD 105.043,142.224 core_region_i/CORE.RISCV_CORE/cs_registers_i/U62
0.8354 0.05719 0.007451 0.9 VDD 105.943,145.104 core_region_i/CORE.RISCV_CORE/cs_registers_i/U63
0.8339 0.05789 0.008244 0.9 VDD 105.988,142.800 core_region_i/CORE.RISCV_CORE/cs_registers_i/U64
0.8356 0.05717 0.007268 0.9 VDD 104.593,145.104 core_region_i/CORE.RISCV_CORE/cs_registers_i/U65
0.8378 0.05771 0.004514 0.9 VDD 101.173,139.920 core_region_i/CORE.RISCV_CORE/cs_registers_i/U66
0.8359 0.05878 0.005285 0.9 VDD 102.928,141.648 core_region_i/CORE.RISCV_CORE/cs_registers_i/U68
0.8362 0.05709 0.006701 0.9 VDD 101.308,145.104 core_region_i/CORE.RISCV_CORE/cs_registers_i/U69
0.8392 0.05623 0.004558 0.9 VDD 100.228,138.768 core_region_i/CORE.RISCV_CORE/cs_registers_i/U71
0.8371 0.05758 0.005334 0.9 VDD 103.243,142.224 core_region_i/CORE.RISCV_CORE/cs_registers_i/U72
0.8357 0.05715 0.007156 0.9 VDD 103.783,145.104 core_region_i/CORE.RISCV_CORE/cs_registers_i/U73
0.8358 0.05714 0.007047 0.9 VDD 103.108,145.104 core_region_i/CORE.RISCV_CORE/cs_registers_i/U74
0.8374 0.05762 0.004959 0.9 VDD 100.408,135.312 core_region_i/CORE.RISCV_CORE/cs_registers_i/U75
0.8348 0.05857 0.00666 0.9 VDD 103.288,135.888 core_region_i/CORE.RISCV_CORE/cs_registers_i/U76
0.8389 0.05652 0.004628 0.9 VDD 102.703,139.344 core_region_i/CORE.RISCV_CORE/cs_registers_i/U77
0.8386 0.05667 0.004728 0.9 VDD 104.143,139.344 core_region_i/CORE.RISCV_CORE/cs_registers_i/U78
0.8388 0.05648 0.004756 0.9 VDD 102.388,138.768 core_region_i/CORE.RISCV_CORE/cs_registers_i/U79
0.836 0.05725 0.006712 0.9 VDD 101.218,142.800 core_region_i/CORE.RISCV_CORE/cs_registers_i/U80
0.8349 0.05763 0.007513 0.9 VDD 103.513,142.800 core_region_i/CORE.RISCV_CORE/cs_registers_i/U82
0.8344 0.05828 0.007342 0.9 VDD 103.018,143.376 core_region_i/CORE.RISCV_CORE/cs_registers_i/U83
0.8335 0.05854 0.007917 0.9 VDD 104.683,143.376 core_region_i/CORE.RISCV_CORE/cs_registers_i/U84
0.8392 0.05633 0.004508 0.9 VDD 101.083,139.344 core_region_i/CORE.RISCV_CORE/cs_registers_i/U85
0.8365 0.0571 0.006394 0.9 VDD 100.318,142.800 core_region_i/CORE.RISCV_CORE/cs_registers_i/U87
0.8372 0.05716 0.005658 0.9 VDD 103.963,144.528 core_region_i/CORE.RISCV_CORE/cs_registers_i/U89
0.8372 0.05715 0.005609 0.9 VDD 103.378,144.528 core_region_i/CORE.RISCV_CORE/cs_registers_i/U90
0.8388 0.05643 0.004786 0.9 VDD 102.748,138.192 core_region_i/CORE.RISCV_CORE/cs_registers_i/U91
0.8376 0.05784 0.004582 0.9 VDD 102.073,139.920 core_region_i/CORE.RISCV_CORE/cs_registers_i/U92
0.8385 0.05674 0.004781 0.9 VDD 104.953,139.344 core_region_i/CORE.RISCV_CORE/cs_registers_i/U93
0.839 0.05642 0.004566 0.9 VDD 101.848,139.344 core_region_i/CORE.RISCV_CORE/cs_registers_i/U94
0.8374 0.05743 0.005185 0.9 VDD 102.298,142.224 core_region_i/CORE.RISCV_CORE/cs_registers_i/U95
0.8369 0.05765 0.005404 0.9 VDD 103.693,142.224 core_region_i/CORE.RISCV_CORE/cs_registers_i/U97
0.8357 0.05893 0.005369 0.9 VDD 103.468,141.648 core_region_i/CORE.RISCV_CORE/cs_registers_i/U98
0.8388 0.05598 0.00519 0.9 VDD 101.353,134.736 core_region_i/CORE.RISCV_CORE/cs_registers_i/U99
0.8392 0.05581 0.004981 0.9 VDD 100.498,134.736 core_region_i/CORE.RISCV_CORE/cs_registers_i/U100
0.8351 0.05876 0.006139 0.9 VDD 99.553,146.832 core_region_i/CORE.RISCV_CORE/cs_registers_i/U101
0.8336 0.05956 0.006872 0.9 VDD 99.463,149.712 core_region_i/CORE.RISCV_CORE/cs_registers_i/U102
0.8351 0.05881 0.006126 0.9 VDD 99.688,148.560 core_region_i/CORE.RISCV_CORE/cs_registers_i/U104
0.8336 0.05954 0.006878 0.9 VDD 103.198,148.560 core_region_i/CORE.RISCV_CORE/cs_registers_i/U105
0.833 0.05972 0.00733 0.9 VDD 103.963,146.832 core_region_i/CORE.RISCV_CORE/cs_registers_i/U106
0.8328 0.05957 0.007612 0.9 VDD 103.288,147.408 core_region_i/CORE.RISCV_CORE/cs_registers_i/U107
0.8385 0.05655 0.004907 0.9 VDD 104.278,138.192 core_region_i/CORE.RISCV_CORE/cs_registers_i/U108
0.8392 0.05628 0.004472 0.9 VDD 100.633,139.344 core_region_i/CORE.RISCV_CORE/cs_registers_i/U109
0.8386 0.05655 0.004808 0.9 VDD 103.018,138.768 core_region_i/CORE.RISCV_CORE/cs_registers_i/U110
0.839 0.05635 0.004653 0.9 VDD 101.218,138.768 core_region_i/CORE.RISCV_CORE/cs_registers_i/U111
0.8387 0.05647 0.004826 0.9 VDD 103.243,138.192 core_region_i/CORE.RISCV_CORE/cs_registers_i/U112
0.839 0.0563 0.004669 0.9 VDD 101.398,138.192 core_region_i/CORE.RISCV_CORE/cs_registers_i/U113
0.8391 0.05629 0.004602 0.9 VDD 100.678,138.768 core_region_i/CORE.RISCV_CORE/cs_registers_i/U114
0.8392 0.05623 0.004615 0.9 VDD 100.813,138.192 core_region_i/CORE.RISCV_CORE/cs_registers_i/U115
0.8385 0.05671 0.004755 0.9 VDD 104.548,139.344 core_region_i/CORE.RISCV_CORE/cs_registers_i/U116
0.8387 0.0566 0.004682 0.9 VDD 103.468,139.344 core_region_i/CORE.RISCV_CORE/cs_registers_i/U117
0.8385 0.05661 0.004854 0.9 VDD 103.603,138.768 core_region_i/CORE.RISCV_CORE/cs_registers_i/U118
0.8388 0.0564 0.00476 0.9 VDD 102.433,138.192 core_region_i/CORE.RISCV_CORE/cs_registers_i/U119
0.8389 0.05641 0.004701 0.9 VDD 101.758,138.768 core_region_i/CORE.RISCV_CORE/cs_registers_i/U120
0.8389 0.05637 0.004721 0.9 VDD 101.983,138.192 core_region_i/CORE.RISCV_CORE/cs_registers_i/U121
0.834 0.05812 0.007857 0.9 VDD 106.168,140.496 core_region_i/CORE.RISCV_CORE/cs_registers_i/U122
0.8341 0.05813 0.007802 0.9 VDD 105.718,140.496 core_region_i/CORE.RISCV_CORE/cs_registers_i/U123
0.834 0.0581 0.007883 0.9 VDD 106.708,140.496 core_region_i/CORE.RISCV_CORE/cs_registers_i/U124
0.8348 0.05948 0.005705 0.9 VDD 106.168,141.648 core_region_i/CORE.RISCV_CORE/cs_registers_i/U125
0.8362 0.05793 0.00582 0.9 VDD 107.698,142.224 core_region_i/CORE.RISCV_CORE/cs_registers_i/U126
0.834 0.05808 0.007896 0.9 VDD 107.293,140.496 core_region_i/CORE.RISCV_CORE/cs_registers_i/U127
0.8383 0.0568 0.004852 0.9 VDD 106.483,139.344 core_region_i/CORE.RISCV_CORE/cs_registers_i/U128
0.837 0.05813 0.004823 0.9 VDD 105.763,139.920 core_region_i/CORE.RISCV_CORE/cs_registers_i/U129
0.837 0.05811 0.004849 0.9 VDD 106.393,139.920 core_region_i/CORE.RISCV_CORE/cs_registers_i/U130
0.837 0.05807 0.004895 0.9 VDD 107.608,139.920 core_region_i/CORE.RISCV_CORE/cs_registers_i/U131
0.837 0.05808 0.00488 0.9 VDD 107.203,139.920 core_region_i/CORE.RISCV_CORE/cs_registers_i/U132
0.8408 0.05505 0.004158 0.9 VDD 97.078,136.464 core_region_i/CORE.RISCV_CORE/cs_registers_i/U133
0.8393 0.0562 0.004531 0.9 VDD 99.958,138.768 core_region_i/CORE.RISCV_CORE/cs_registers_i/U134
0.84 0.05572 0.004253 0.9 VDD 97.528,137.616 core_region_i/CORE.RISCV_CORE/cs_registers_i/U135
0.8404 0.05559 0.004046 0.9 VDD 96.988,137.616 core_region_i/CORE.RISCV_CORE/cs_registers_i/U136
0.8411 0.05495 0.003943 0.9 VDD 96.718,137.040 core_region_i/CORE.RISCV_CORE/cs_registers_i/U137
0.8392 0.05574 0.005038 0.9 VDD 99.598,137.040 core_region_i/CORE.RISCV_CORE/cs_registers_i/U138
0.839 0.05603 0.004937 0.9 VDD 99.328,137.616 core_region_i/CORE.RISCV_CORE/cs_registers_i/U139
0.8395 0.05603 0.004465 0.9 VDD 99.328,138.192 core_region_i/CORE.RISCV_CORE/cs_registers_i/U140
0.8394 0.05557 0.005021 0.9 VDD 98.968,136.464 core_region_i/CORE.RISCV_CORE/cs_registers_i/U141
0.84 0.05532 0.004635 0.9 VDD 98.068,136.464 core_region_i/CORE.RISCV_CORE/cs_registers_i/U142
0.8402 0.05535 0.004493 0.9 VDD 98.158,137.040 core_region_i/CORE.RISCV_CORE/cs_registers_i/U143
0.8397 0.05583 0.004425 0.9 VDD 97.978,137.616 core_region_i/CORE.RISCV_CORE/cs_registers_i/U144
0.8403 0.05522 0.004462 0.9 VDD 97.708,136.464 core_region_i/CORE.RISCV_CORE/cs_registers_i/U145
0.84 0.05607 0.003941 0.9 VDD 96.628,135.888 core_region_i/CORE.RISCV_CORE/cs_registers_i/U146
0.8405 0.0552 0.004288 0.9 VDD 97.618,137.040 core_region_i/CORE.RISCV_CORE/cs_registers_i/U147
0.8408 0.05507 0.004115 0.9 VDD 97.168,137.040 core_region_i/CORE.RISCV_CORE/cs_registers_i/U148
0.8411 0.05495 0.003984 0.9 VDD 96.718,136.464 core_region_i/CORE.RISCV_CORE/cs_registers_i/U149
0.8397 0.05552 0.004733 0.9 VDD 98.788,137.040 core_region_i/CORE.RISCV_CORE/cs_registers_i/U150
0.8393 0.05597 0.004767 0.9 VDD 98.878,137.616 core_region_i/CORE.RISCV_CORE/cs_registers_i/U151
0.8395 0.05591 0.004596 0.9 VDD 98.428,137.616 core_region_i/CORE.RISCV_CORE/cs_registers_i/U152
0.8397 0.05545 0.00483 0.9 VDD 98.518,136.464 core_region_i/CORE.RISCV_CORE/cs_registers_i/U153
0.8367 0.05662 0.006657 0.9 VDD 105.538,137.040 core_region_i/CORE.RISCV_CORE/cs_registers_i/U154
0.8371 0.05652 0.006351 0.9 VDD 103.828,137.040 core_region_i/CORE.RISCV_CORE/cs_registers_i/U155
0.8375 0.05637 0.006105 0.9 VDD 102.928,137.040 core_region_i/CORE.RISCV_CORE/cs_registers_i/U156
0.8371 0.05651 0.006351 0.9 VDD 103.828,137.616 core_region_i/CORE.RISCV_CORE/cs_registers_i/U157
0.8367 0.05661 0.006667 0.9 VDD 105.718,137.040 core_region_i/CORE.RISCV_CORE/cs_registers_i/U158
0.8373 0.05648 0.006228 0.9 VDD 103.378,137.616 core_region_i/CORE.RISCV_CORE/cs_registers_i/U159
0.8375 0.05644 0.006105 0.9 VDD 102.928,137.616 core_region_i/CORE.RISCV_CORE/cs_registers_i/U160
0.8373 0.05644 0.006228 0.9 VDD 103.378,137.040 core_region_i/CORE.RISCV_CORE/cs_registers_i/U161
0.8368 0.05762 0.005619 0.9 VDD 100.408,135.888 core_region_i/CORE.RISCV_CORE/cs_registers_i/U162
0.8393 0.05616 0.004567 0.9 VDD 100.318,138.192 core_region_i/CORE.RISCV_CORE/cs_registers_i/U163
0.8394 0.05611 0.004522 0.9 VDD 99.868,138.192 core_region_i/CORE.RISCV_CORE/cs_registers_i/U164
0.8387 0.05612 0.005174 0.9 VDD 99.958,137.616 core_region_i/CORE.RISCV_CORE/cs_registers_i/U165
0.8377 0.0563 0.005982 0.9 VDD 102.478,137.040 core_region_i/CORE.RISCV_CORE/cs_registers_i/U166
0.8379 0.05624 0.005882 0.9 VDD 102.118,137.040 core_region_i/CORE.RISCV_CORE/cs_registers_i/U167
0.837 0.05639 0.006564 0.9 VDD 103.018,136.464 core_region_i/CORE.RISCV_CORE/cs_registers_i/U168
0.8373 0.0563 0.00637 0.9 VDD 102.478,136.464 core_region_i/CORE.RISCV_CORE/cs_registers_i/U169
0.8347 0.05817 0.007154 0.9 VDD 102.478,143.376 core_region_i/CORE.RISCV_CORE/cs_registers_i/U170
0.8353 0.05748 0.007201 0.9 VDD 102.613,142.800 core_region_i/CORE.RISCV_CORE/cs_registers_i/U172
0.8317 0.06067 0.007664 0.9 VDD 105.493,146.256 core_region_i/CORE.RISCV_CORE/cs_registers_i/U173
0.8359 0.05713 0.006944 0.9 VDD 102.568,145.104 core_region_i/CORE.RISCV_CORE/cs_registers_i/U174
0.836 0.05712 0.006866 0.9 VDD 102.163,145.104 core_region_i/CORE.RISCV_CORE/cs_registers_i/U175
0.8369 0.0572 0.005889 0.9 VDD 106.933,144.528 core_region_i/CORE.RISCV_CORE/cs_registers_i/U177
0.8375 0.05737 0.005128 0.9 VDD 101.938,142.224 core_region_i/CORE.RISCV_CORE/cs_registers_i/U178
0.8356 0.05738 0.006981 0.9 VDD 101.983,142.800 core_region_i/CORE.RISCV_CORE/cs_registers_i/U179
0.8339 0.05982 0.006279 0.9 VDD 99.913,153.168 core_region_i/CORE.RISCV_CORE/cs_registers_i/U181
0.8338 0.05977 0.006394 0.9 VDD 100.903,149.136 core_region_i/CORE.RISCV_CORE/cs_registers_i/U182
0.8371 0.05718 0.005736 0.9 VDD 104.953,144.528 core_region_i/CORE.RISCV_CORE/cs_registers_i/U184
0.8348 0.05812 0.00706 0.9 VDD 102.208,143.376 core_region_i/CORE.RISCV_CORE/cs_registers_i/U185
0.8365 0.05809 0.005432 0.9 VDD 102.073,143.952 core_region_i/CORE.RISCV_CORE/cs_registers_i/U186
0.8361 0.05925 0.004689 0.9 VDD 84.838,166.416 core_region_i/CORE.RISCV_CORE/cs_registers_i/U189
0.8343 0.0599 0.005809 0.9 VDD 88.123,168.720 core_region_i/CORE.RISCV_CORE/cs_registers_i/U190
0.8335 0.06115 0.005365 0.9 VDD 85.378,167.568 core_region_i/CORE.RISCV_CORE/cs_registers_i/U191
0.8362 0.05906 0.004739 0.9 VDD 91.723,168.720 core_region_i/CORE.RISCV_CORE/cs_registers_i/U192
0.8337 0.061 0.005319 0.9 VDD 85.738,167.568 core_region_i/CORE.RISCV_CORE/cs_registers_i/U193
0.8326 0.06094 0.006462 0.9 VDD 85.873,168.144 core_region_i/CORE.RISCV_CORE/cs_registers_i/U194
0.8286 0.06172 0.009731 0.9 VDD 84.388,161.808 core_region_i/CORE.RISCV_CORE/cs_registers_i/U196
0.8362 0.06001 0.003792 0.9 VDD 96.133,167.568 core_region_i/CORE.RISCV_CORE/cs_registers_i/U197
0.8365 0.05975 0.003715 0.9 VDD 95.728,166.992 core_region_i/CORE.RISCV_CORE/cs_registers_i/U198
0.836 0.05979 0.004253 0.9 VDD 98.293,165.840 core_region_i/CORE.RISCV_CORE/cs_registers_i/U199
0.8374 0.05913 0.00344 0.9 VDD 94.828,165.840 core_region_i/CORE.RISCV_CORE/cs_registers_i/U200
0.8363 0.05987 0.003788 0.9 VDD 96.313,166.416 core_region_i/CORE.RISCV_CORE/cs_registers_i/U201
0.8362 0.05701 0.006771 0.9 VDD 85.558,147.408 core_region_i/CORE.RISCV_CORE/cs_registers_i/U203
0.8325 0.05901 0.008508 0.9 VDD 87.313,150.864 core_region_i/CORE.RISCV_CORE/cs_registers_i/U204
0.8355 0.05811 0.006341 0.9 VDD 86.998,149.136 core_region_i/CORE.RISCV_CORE/cs_registers_i/U205
0.8389 0.05626 0.004875 0.9 VDD 91.453,146.832 core_region_i/CORE.RISCV_CORE/cs_registers_i/U206
0.8382 0.05665 0.005107 0.9 VDD 87.988,146.832 core_region_i/CORE.RISCV_CORE/cs_registers_i/U207
0.837 0.05667 0.006372 0.9 VDD 87.853,147.408 core_region_i/CORE.RISCV_CORE/cs_registers_i/U208
0.8356 0.05892 0.005488 0.9 VDD 96.943,153.744 core_region_i/CORE.RISCV_CORE/cs_registers_i/U210
0.8383 0.05682 0.004867 0.9 VDD 96.313,143.376 core_region_i/CORE.RISCV_CORE/cs_registers_i/U211
0.8346 0.05952 0.005903 0.9 VDD 98.383,153.168 core_region_i/CORE.RISCV_CORE/cs_registers_i/U213
0.8355 0.05893 0.005617 0.9 VDD 96.088,152.592 core_region_i/CORE.RISCV_CORE/cs_registers_i/U214
0.8359 0.05892 0.005226 0.9 VDD 96.043,153.168 core_region_i/CORE.RISCV_CORE/cs_registers_i/U215
0.8286 0.0622 0.009213 0.9 VDD 83.488,160.656 core_region_i/CORE.RISCV_CORE/cs_registers_i/U217
0.8362 0.05867 0.005135 0.9 VDD 96.853,160.080 core_region_i/CORE.RISCV_CORE/cs_registers_i/U218
0.8371 0.05839 0.004502 0.9 VDD 95.278,160.080 core_region_i/CORE.RISCV_CORE/cs_registers_i/U219
0.8343 0.06059 0.005143 0.9 VDD 98.923,158.928 core_region_i/CORE.RISCV_CORE/cs_registers_i/U220
0.8367 0.0585 0.004756 0.9 VDD 95.908,160.080 core_region_i/CORE.RISCV_CORE/cs_registers_i/U221
0.8367 0.05854 0.004709 0.9 VDD 96.133,159.504 core_region_i/CORE.RISCV_CORE/cs_registers_i/U222
0.8341 0.05999 0.005874 0.9 VDD 97.213,156.624 core_region_i/CORE.RISCV_CORE/cs_registers_i/U224
0.8383 0.05704 0.00466 0.9 VDD 97.213,143.952 core_region_i/CORE.RISCV_CORE/cs_registers_i/U225
0.8336 0.05985 0.006503 0.9 VDD 99.553,155.472 core_region_i/CORE.RISCV_CORE/cs_registers_i/U227
0.8355 0.05903 0.005489 0.9 VDD 96.538,154.896 core_region_i/CORE.RISCV_CORE/cs_registers_i/U228
0.8353 0.05912 0.005537 0.9 VDD 96.853,155.472 core_region_i/CORE.RISCV_CORE/cs_registers_i/U229
0.8346 0.05958 0.005856 0.9 VDD 96.538,150.864 core_region_i/CORE.RISCV_CORE/cs_registers_i/U231
0.8344 0.05996 0.005586 0.9 VDD 97.123,158.352 core_region_i/CORE.RISCV_CORE/cs_registers_i/U232
0.8358 0.05888 0.00532 0.9 VDD 96.538,157.776 core_region_i/CORE.RISCV_CORE/cs_registers_i/U233
0.8341 0.06075 0.005198 0.9 VDD 99.553,158.928 core_region_i/CORE.RISCV_CORE/cs_registers_i/U234
0.8363 0.05869 0.004991 0.9 VDD 95.818,157.776 core_region_i/CORE.RISCV_CORE/cs_registers_i/U235
0.8355 0.05949 0.00497 0.9 VDD 95.773,158.352 core_region_i/CORE.RISCV_CORE/cs_registers_i/U236
0.833 0.06054 0.006429 0.9 VDD 83.488,164.688 core_region_i/CORE.RISCV_CORE/cs_registers_i/U238
0.8338 0.06025 0.005993 0.9 VDD 87.493,168.144 core_region_i/CORE.RISCV_CORE/cs_registers_i/U239
0.834 0.06077 0.005249 0.9 VDD 86.278,167.568 core_region_i/CORE.RISCV_CORE/cs_registers_i/U240
0.8364 0.05899 0.004631 0.9 VDD 92.083,168.144 core_region_i/CORE.RISCV_CORE/cs_registers_i/U241
0.8358 0.05902 0.005166 0.9 VDD 86.908,166.992 core_region_i/CORE.RISCV_CORE/cs_registers_i/U242
0.8345 0.0604 0.005136 0.9 VDD 87.133,167.568 core_region_i/CORE.RISCV_CORE/cs_registers_i/U243
0.8324 0.06086 0.006758 0.9 VDD 84.838,168.720 core_region_i/CORE.RISCV_CORE/cs_registers_i/U245
0.8338 0.06014 0.006046 0.9 VDD 87.313,168.720 core_region_i/CORE.RISCV_CORE/cs_registers_i/U246
0.8332 0.06058 0.006216 0.9 VDD 86.728,168.144 core_region_i/CORE.RISCV_CORE/cs_registers_i/U247
0.8361 0.05925 0.00468 0.9 VDD 92.353,169.296 core_region_i/CORE.RISCV_CORE/cs_registers_i/U248
0.8326 0.06073 0.00663 0.9 VDD 85.288,168.720 core_region_i/CORE.RISCV_CORE/cs_registers_i/U249
0.8332 0.06046 0.006359 0.9 VDD 86.233,168.720 core_region_i/CORE.RISCV_CORE/cs_registers_i/U250
0.8325 0.06191 0.005589 0.9 VDD 83.578,167.568 core_region_i/CORE.RISCV_CORE/cs_registers_i/U252
0.8342 0.05997 0.005809 0.9 VDD 88.123,168.144 core_region_i/CORE.RISCV_CORE/cs_registers_i/U253
0.8356 0.05914 0.005307 0.9 VDD 85.828,166.992 core_region_i/CORE.RISCV_CORE/cs_registers_i/U254
0.8367 0.05897 0.004285 0.9 VDD 91.993,167.568 core_region_i/CORE.RISCV_CORE/cs_registers_i/U255
0.8365 0.05902 0.004456 0.9 VDD 86.908,166.416 core_region_i/CORE.RISCV_CORE/cs_registers_i/U256
0.8366 0.05896 0.004398 0.9 VDD 87.403,166.416 core_region_i/CORE.RISCV_CORE/cs_registers_i/U257
0.8349 0.05794 0.007155 0.9 VDD 83.488,152.016 core_region_i/CORE.RISCV_CORE/cs_registers_i/U259
0.8356 0.05749 0.006879 0.9 VDD 90.733,153.744 core_region_i/CORE.RISCV_CORE/cs_registers_i/U260
0.8335 0.05886 0.007688 0.9 VDD 88.978,153.168 core_region_i/CORE.RISCV_CORE/cs_registers_i/U261
0.8363 0.05775 0.005961 0.9 VDD 92.713,153.744 core_region_i/CORE.RISCV_CORE/cs_registers_i/U262
0.8346 0.05739 0.008061 0.9 VDD 88.708,151.440 core_region_i/CORE.RISCV_CORE/cs_registers_i/U263
0.8358 0.0574 0.006756 0.9 VDD 88.573,152.016 core_region_i/CORE.RISCV_CORE/cs_registers_i/U264
0.8352 0.05835 0.006446 0.9 VDD 85.828,149.136 core_region_i/CORE.RISCV_CORE/cs_registers_i/U266
0.833 0.05866 0.008307 0.9 VDD 87.943,150.864 core_region_i/CORE.RISCV_CORE/cs_registers_i/U267
0.8354 0.05822 0.00639 0.9 VDD 86.458,149.136 core_region_i/CORE.RISCV_CORE/cs_registers_i/U268
0.8379 0.05644 0.005642 0.9 VDD 91.453,147.984 core_region_i/CORE.RISCV_CORE/cs_registers_i/U269
0.8362 0.05716 0.006616 0.9 VDD 86.458,147.984 core_region_i/CORE.RISCV_CORE/cs_registers_i/U270
0.8364 0.05708 0.00653 0.9 VDD 86.953,147.984 core_region_i/CORE.RISCV_CORE/cs_registers_i/U271
0.8321 0.06129 0.006623 0.9 VDD 85.108,163.536 core_region_i/CORE.RISCV_CORE/cs_registers_i/U273
0.8362 0.05995 0.003894 0.9 VDD 96.673,166.992 core_region_i/CORE.RISCV_CORE/cs_registers_i/U274
0.8374 0.05911 0.003459 0.9 VDD 94.828,164.688 core_region_i/CORE.RISCV_CORE/cs_registers_i/U275
0.8356 0.05998 0.004418 0.9 VDD 98.743,164.112 core_region_i/CORE.RISCV_CORE/cs_registers_i/U276
0.8358 0.05956 0.004656 0.9 VDD 96.358,162.384 core_region_i/CORE.RISCV_CORE/cs_registers_i/U277
0.8369 0.05918 0.003951 0.9 VDD 96.403,163.536 core_region_i/CORE.RISCV_CORE/cs_registers_i/U278
0.834 0.05942 0.006541 0.9 VDD 82.858,165.264 core_region_i/CORE.RISCV_CORE/cs_registers_i/U280
0.8358 0.05868 0.005529 0.9 VDD 88.303,165.264 core_region_i/CORE.RISCV_CORE/cs_registers_i/U281
0.8346 0.05956 0.005797 0.9 VDD 86.908,164.688 core_region_i/CORE.RISCV_CORE/cs_registers_i/U282
0.8372 0.05851 0.004305 0.9 VDD 92.533,164.688 core_region_i/CORE.RISCV_CORE/cs_registers_i/U283
0.8341 0.05964 0.006283 0.9 VDD 86.638,164.112 core_region_i/CORE.RISCV_CORE/cs_registers_i/U284
0.8344 0.05946 0.00615 0.9 VDD 87.223,164.112 core_region_i/CORE.RISCV_CORE/cs_registers_i/U285
0.8327 0.05953 0.007797 0.9 VDD 86.368,150.288 core_region_i/CORE.RISCV_CORE/cs_registers_i/U287
0.8326 0.05927 0.008162 0.9 VDD 87.943,153.744 core_region_i/CORE.RISCV_CORE/cs_registers_i/U288
0.831 0.06029 0.008676 0.9 VDD 86.818,153.168 core_region_i/CORE.RISCV_CORE/cs_registers_i/U289
0.8366 0.05779 0.005571 0.9 VDD 92.353,155.472 core_region_i/CORE.RISCV_CORE/cs_registers_i/U290
0.8337 0.05759 0.008666 0.9 VDD 86.818,151.440 core_region_i/CORE.RISCV_CORE/cs_registers_i/U291
0.8355 0.05761 0.006927 0.9 VDD 86.683,152.016 core_region_i/CORE.RISCV_CORE/cs_registers_i/U292
0.8288 0.06159 0.009613 0.9 VDD 84.748,153.168 core_region_i/CORE.RISCV_CORE/cs_registers_i/U294
0.8341 0.05899 0.006877 0.9 VDD 88.123,155.472 core_region_i/CORE.RISCV_CORE/cs_registers_i/U295
0.8314 0.05989 0.008676 0.9 VDD 86.818,153.744 core_region_i/CORE.RISCV_CORE/cs_registers_i/U296
0.8356 0.05782 0.006577 0.9 VDD 92.443,154.896 core_region_i/CORE.RISCV_CORE/cs_registers_i/U297
0.8289 0.06044 0.01066 0.9 VDD 85.828,154.320 core_region_i/CORE.RISCV_CORE/cs_registers_i/U298
0.8297 0.06002 0.01024 0.9 VDD 86.593,154.320 core_region_i/CORE.RISCV_CORE/cs_registers_i/U299
0.8298 0.06082 0.009401 0.9 VDD 84.118,157.200 core_region_i/CORE.RISCV_CORE/cs_registers_i/U301
0.8332 0.05944 0.007367 0.9 VDD 88.303,160.656 core_region_i/CORE.RISCV_CORE/cs_registers_i/U302
0.8301 0.06074 0.009136 0.9 VDD 86.188,159.504 core_region_i/CORE.RISCV_CORE/cs_registers_i/U303
0.8367 0.05781 0.005517 0.9 VDD 92.443,160.080 core_region_i/CORE.RISCV_CORE/cs_registers_i/U304
0.8334 0.05998 0.006625 0.9 VDD 85.918,157.776 core_region_i/CORE.RISCV_CORE/cs_registers_i/U305
0.834 0.05938 0.006617 0.9 VDD 85.963,158.352 core_region_i/CORE.RISCV_CORE/cs_registers_i/U306
0.8312 0.05946 0.009347 0.9 VDD 85.738,158.928 core_region_i/CORE.RISCV_CORE/cs_registers_i/U308
0.8357 0.06001 0.004279 0.9 VDD 96.133,168.144 core_region_i/CORE.RISCV_CORE/cs_registers_i/U309
0.8371 0.05927 0.003638 0.9 VDD 95.548,165.264 core_region_i/CORE.RISCV_CORE/cs_registers_i/U310
0.8357 0.05992 0.004401 0.9 VDD 98.473,164.688 core_region_i/CORE.RISCV_CORE/cs_registers_i/U311
0.8366 0.05947 0.00396 0.9 VDD 96.448,164.112 core_region_i/CORE.RISCV_CORE/cs_registers_i/U312
0.8366 0.05948 0.003887 0.9 VDD 96.493,164.688 core_region_i/CORE.RISCV_CORE/cs_registers_i/U313
0.8398 0.0562 0.004004 0.9 VDD 95.458,142.224 core_region_i/CORE.RISCV_CORE/cs_registers_i/U315
0.8372 0.05688 0.00595 0.9 VDD 99.103,142.800 core_region_i/CORE.RISCV_CORE/cs_registers_i/U316
0.8392 0.05622 0.004558 0.9 VDD 95.548,142.800 core_region_i/CORE.RISCV_CORE/cs_registers_i/U317
0.8378 0.05748 0.004688 0.9 VDD 94.873,147.408 core_region_i/CORE.RISCV_CORE/cs_registers_i/U318
0.8387 0.05668 0.004631 0.9 VDD 95.728,143.376 core_region_i/CORE.RISCV_CORE/cs_registers_i/U319
0.8389 0.05672 0.004428 0.9 VDD 95.863,143.952 core_region_i/CORE.RISCV_CORE/cs_registers_i/U320
0.8339 0.06006 0.006034 0.9 VDD 96.853,152.016 core_region_i/CORE.RISCV_CORE/cs_registers_i/U322
0.8387 0.05638 0.004903 0.9 VDD 96.403,142.800 core_region_i/CORE.RISCV_CORE/cs_registers_i/U323
0.8367 0.05841 0.004865 0.9 VDD 95.323,149.136 core_region_i/CORE.RISCV_CORE/cs_registers_i/U325
0.8364 0.05843 0.005136 0.9 VDD 95.368,149.712 core_region_i/CORE.RISCV_CORE/cs_registers_i/U326
0.8357 0.05911 0.0052 0.9 VDD 95.503,150.288 core_region_i/CORE.RISCV_CORE/cs_registers_i/U327
0.828 0.06252 0.00945 0.9 VDD 82.858,160.656 core_region_i/CORE.RISCV_CORE/cs_registers_i/U329
0.8362 0.05883 0.004939 0.9 VDD 88.573,166.992 core_region_i/CORE.RISCV_CORE/cs_registers_i/U330
0.8353 0.05889 0.005814 0.9 VDD 86.818,165.264 core_region_i/CORE.RISCV_CORE/cs_registers_i/U331
0.8376 0.05858 0.003788 0.9 VDD 92.443,165.840 core_region_i/CORE.RISCV_CORE/cs_registers_i/U332
0.8367 0.05888 0.004456 0.9 VDD 86.908,165.840 core_region_i/CORE.RISCV_CORE/cs_registers_i/U333
0.8368 0.05881 0.004398 0.9 VDD 87.403,165.840 core_region_i/CORE.RISCV_CORE/cs_registers_i/U334
0.83 0.06185 0.008167 0.9 VDD 82.948,155.472 core_region_i/CORE.RISCV_CORE/cs_registers_i/U336
0.8332 0.05865 0.008182 0.9 VDD 88.213,158.928 core_region_i/CORE.RISCV_CORE/cs_registers_i/U337
0.8339 0.05878 0.007298 0.9 VDD 86.458,156.048 core_region_i/CORE.RISCV_CORE/cs_registers_i/U338
0.837 0.05774 0.00523 0.9 VDD 92.263,157.776 core_region_i/CORE.RISCV_CORE/cs_registers_i/U339
0.8284 0.06061 0.011 0.9 VDD 85.198,154.896 core_region_i/CORE.RISCV_CORE/cs_registers_i/U340
0.8289 0.06034 0.01073 0.9 VDD 85.693,154.896 core_region_i/CORE.RISCV_CORE/cs_registers_i/U341
0.8269 0.06274 0.01037 0.9 VDD 82.408,161.232 core_region_i/CORE.RISCV_CORE/cs_registers_i/U343
0.8338 0.05965 0.00657 0.9 VDD 88.123,162.384 core_region_i/CORE.RISCV_CORE/cs_registers_i/U344
0.8304 0.06066 0.008963 0.9 VDD 86.278,161.232 core_region_i/CORE.RISCV_CORE/cs_registers_i/U345
0.8363 0.0585 0.005233 0.9 VDD 93.163,161.808 core_region_i/CORE.RISCV_CORE/cs_registers_i/U346
0.831 0.0608 0.00822 0.9 VDD 86.098,160.080 core_region_i/CORE.RISCV_CORE/cs_registers_i/U347
0.8317 0.06035 0.007961 0.9 VDD 86.773,160.080 core_region_i/CORE.RISCV_CORE/cs_registers_i/U348
0.8289 0.0628 0.008278 0.9 VDD 82.138,162.960 core_region_i/CORE.RISCV_CORE/cs_registers_i/U350
0.8357 0.05929 0.004985 0.9 VDD 97.123,162.960 core_region_i/CORE.RISCV_CORE/cs_registers_i/U351
0.8361 0.05944 0.0045 0.9 VDD 95.998,162.384 core_region_i/CORE.RISCV_CORE/cs_registers_i/U352
0.8344 0.0604 0.005173 0.9 VDD 99.103,161.808 core_region_i/CORE.RISCV_CORE/cs_registers_i/U353
0.8365 0.05915 0.00432 0.9 VDD 95.548,161.232 core_region_i/CORE.RISCV_CORE/cs_registers_i/U354
0.8363 0.05937 0.004374 0.9 VDD 95.773,161.808 core_region_i/CORE.RISCV_CORE/cs_registers_i/U355
0.8391 0.05678 0.004136 0.9 VDD 96.178,141.648 core_region_i/CORE.RISCV_CORE/cs_registers_i/U357
0.8364 0.05754 0.00605 0.9 VDD 99.373,143.376 core_region_i/CORE.RISCV_CORE/cs_registers_i/U358
0.8367 0.05743 0.005867 0.9 VDD 98.878,143.376 core_region_i/CORE.RISCV_CORE/cs_registers_i/U359
0.8353 0.05857 0.006162 0.9 VDD 98.743,147.408 core_region_i/CORE.RISCV_CORE/cs_registers_i/U360
0.8376 0.05743 0.004937 0.9 VDD 98.878,143.952 core_region_i/CORE.RISCV_CORE/cs_registers_i/U361
0.8381 0.05697 0.004929 0.9 VDD 98.833,144.528 core_region_i/CORE.RISCV_CORE/cs_registers_i/U362
0.8407 0.05535 0.003927 0.9 VDD 92.938,139.920 core_region_i/CORE.RISCV_CORE/cs_registers_i/U364
0.8382 0.05743 0.004359 0.9 VDD 99.328,139.920 core_region_i/CORE.RISCV_CORE/cs_registers_i/U365
0.8396 0.05609 0.00435 0.9 VDD 99.238,139.344 core_region_i/CORE.RISCV_CORE/cs_registers_i/U366
0.8376 0.05772 0.004685 0.9 VDD 99.283,141.648 core_region_i/CORE.RISCV_CORE/cs_registers_i/U367
0.8396 0.0563 0.004095 0.9 VDD 95.953,142.224 core_region_i/CORE.RISCV_CORE/cs_registers_i/U369
0.8404 0.0555 0.004104 0.9 VDD 92.983,141.648 core_region_i/CORE.RISCV_CORE/cs_registers_i/U371
0.8395 0.05554 0.004983 0.9 VDD 91.768,143.952 core_region_i/CORE.RISCV_CORE/cs_registers_i/U373
0.8396 0.05529 0.005121 0.9 VDD 91.003,143.952 core_region_i/CORE.RISCV_CORE/cs_registers_i/U374
0.8316 0.06139 0.007046 0.9 VDD 85.063,152.592 core_region_i/CORE.RISCV_CORE/cs_registers_i/U376
0.833 0.06026 0.006732 0.9 VDD 85.333,157.776 core_region_i/CORE.RISCV_CORE/cs_registers_i/U378
0.8293 0.06178 0.00889 0.9 VDD 84.343,160.656 core_region_i/CORE.RISCV_CORE/cs_registers_i/U380
0.8345 0.05922 0.006257 0.9 VDD 84.433,165.264 core_region_i/CORE.RISCV_CORE/cs_registers_i/U382
0.8351 0.05935 0.005551 0.9 VDD 83.893,166.992 core_region_i/CORE.RISCV_CORE/cs_registers_i/U384
0.8279 0.06214 0.009978 0.9 VDD 83.623,161.232 core_region_i/CORE.RISCV_CORE/cs_registers_i/U386
0.8325 0.06055 0.006981 0.9 VDD 83.443,164.112 core_region_i/CORE.RISCV_CORE/cs_registers_i/U388
0.8295 0.06096 0.009523 0.9 VDD 83.803,157.200 core_region_i/CORE.RISCV_CORE/cs_registers_i/U390
0.8351 0.05843 0.006481 0.9 VDD 85.423,149.136 core_region_i/CORE.RISCV_CORE/cs_registers_i/U392
0.8336 0.05831 0.008104 0.9 VDD 88.573,150.864 core_region_i/CORE.RISCV_CORE/cs_registers_i/U394
0.8374 0.05757 0.00504 0.9 VDD 99.508,143.952 core_region_i/CORE.RISCV_CORE/cs_registers_i/U396
0.8367 0.05702 0.006232 0.9 VDD 99.868,142.800 core_region_i/CORE.RISCV_CORE/cs_registers_i/U397
0.8381 0.05708 0.004848 0.9 VDD 100.228,142.224 core_region_i/CORE.RISCV_CORE/cs_registers_i/U398
0.8394 0.05617 0.004398 0.9 VDD 99.733,139.344 core_region_i/CORE.RISCV_CORE/cs_registers_i/U400
0.8356 0.05948 0.004947 0.9 VDD 82.408,165.840 core_region_i/CORE.RISCV_CORE/cs_registers_i/U401
0.8379 0.0569 0.005207 0.9 VDD 86.368,146.832 core_region_i/CORE.RISCV_CORE/cs_registers_i/U402
0.8372 0.05798 0.004832 0.9 VDD 100.138,141.648 core_region_i/CORE.RISCV_CORE/cs_registers_i/U403
0.8344 0.05927 0.006331 0.9 VDD 84.028,165.264 core_region_i/CORE.RISCV_CORE/cs_registers_i/U404
0.8342 0.05933 0.006421 0.9 VDD 83.533,165.264 core_region_i/CORE.RISCV_CORE/cs_registers_i/U406
0.8357 0.05939 0.004877 0.9 VDD 83.083,165.840 core_region_i/CORE.RISCV_CORE/cs_registers_i/U407
0.8364 0.05691 0.006647 0.9 VDD 86.278,147.408 core_region_i/CORE.RISCV_CORE/cs_registers_i/U408
0.8358 0.05759 0.006606 0.9 VDD 83.938,148.560 core_region_i/CORE.RISCV_CORE/cs_registers_i/U409
0.836 0.05746 0.006542 0.9 VDD 84.703,148.560 core_region_i/CORE.RISCV_CORE/cs_registers_i/U411
0.8378 0.05699 0.005236 0.9 VDD 85.693,146.832 core_region_i/CORE.RISCV_CORE/cs_registers_i/U412
0.8306 0.06165 0.00776 0.9 VDD 84.388,162.960 core_region_i/CORE.RISCV_CORE/cs_registers_i/U413
0.8328 0.06038 0.006856 0.9 VDD 84.028,164.112 core_region_i/CORE.RISCV_CORE/cs_registers_i/U414
0.8317 0.06154 0.00673 0.9 VDD 84.613,163.536 core_region_i/CORE.RISCV_CORE/cs_registers_i/U416
0.8314 0.06113 0.007475 0.9 VDD 85.423,162.960 core_region_i/CORE.RISCV_CORE/cs_registers_i/U417
0.8348 0.05951 0.005739 0.9 VDD 82.318,166.992 core_region_i/CORE.RISCV_CORE/cs_registers_i/U418
0.836 0.05922 0.004738 0.9 VDD 84.388,165.840 core_region_i/CORE.RISCV_CORE/cs_registers_i/U419
0.8352 0.0593 0.005495 0.9 VDD 84.343,166.992 core_region_i/CORE.RISCV_CORE/cs_registers_i/U421
0.8349 0.05945 0.00567 0.9 VDD 82.903,166.992 core_region_i/CORE.RISCV_CORE/cs_registers_i/U422
0.8272 0.06319 0.009585 0.9 VDD 82.498,160.080 core_region_i/CORE.RISCV_CORE/cs_registers_i/U423
0.8319 0.06103 0.007031 0.9 VDD 83.668,157.776 core_region_i/CORE.RISCV_CORE/cs_registers_i/U424
0.8312 0.06154 0.007231 0.9 VDD 82.543,157.776 core_region_i/CORE.RISCV_CORE/cs_registers_i/U426
0.8266 0.0628 0.01058 0.9 VDD 83.083,159.504 core_region_i/CORE.RISCV_CORE/cs_registers_i/U427
0.8288 0.06155 0.009613 0.9 VDD 84.748,161.808 core_region_i/CORE.RISCV_CORE/cs_registers_i/U428
0.83 0.0614 0.008564 0.9 VDD 85.198,160.080 core_region_i/CORE.RISCV_CORE/cs_registers_i/U429
0.8303 0.06117 0.008478 0.9 VDD 85.423,160.656 core_region_i/CORE.RISCV_CORE/cs_registers_i/U431
0.8295 0.06119 0.009329 0.9 VDD 85.423,161.808 core_region_i/CORE.RISCV_CORE/cs_registers_i/U432
0.8327 0.0594 0.00788 0.9 VDD 84.118,156.048 core_region_i/CORE.RISCV_CORE/cs_registers_i/U433
0.8333 0.05912 0.007613 0.9 VDD 85.198,156.048 core_region_i/CORE.RISCV_CORE/cs_registers_i/U434
0.8301 0.06063 0.009242 0.9 VDD 84.523,157.200 core_region_i/CORE.RISCV_CORE/cs_registers_i/U436
0.8314 0.05932 0.009278 0.9 VDD 84.433,156.624 core_region_i/CORE.RISCV_CORE/cs_registers_i/U437
0.8323 0.05795 0.00973 0.9 VDD 83.398,151.440 core_region_i/CORE.RISCV_CORE/cs_registers_i/U438
0.8351 0.0578 0.007055 0.9 VDD 84.928,152.016 core_region_i/CORE.RISCV_CORE/cs_registers_i/U439
0.835 0.05787 0.007109 0.9 VDD 84.163,152.016 core_region_i/CORE.RISCV_CORE/cs_registers_i/U441
0.8327 0.05786 0.009442 0.9 VDD 84.343,151.440 core_region_i/CORE.RISCV_CORE/cs_registers_i/U442
0.8392 0.05592 0.004868 0.9 VDD 92.398,144.528 core_region_i/CORE.RISCV_CORE/cs_registers_i/U443
0.8402 0.05535 0.004427 0.9 VDD 90.058,142.224 core_region_i/CORE.RISCV_CORE/cs_registers_i/U444
0.8388 0.05539 0.005817 0.9 VDD 90.373,143.376 core_region_i/CORE.RISCV_CORE/cs_registers_i/U446
0.8391 0.05565 0.005271 0.9 VDD 92.083,143.376 core_region_i/CORE.RISCV_CORE/cs_registers_i/U447
0.8401 0.05626 0.003674 0.9 VDD 95.188,139.920 core_region_i/CORE.RISCV_CORE/cs_registers_i/U448
0.8407 0.055 0.004345 0.9 VDD 91.768,141.072 core_region_i/CORE.RISCV_CORE/cs_registers_i/U449
0.8405 0.0552 0.004256 0.9 VDD 92.623,140.496 core_region_i/CORE.RISCV_CORE/cs_registers_i/U451
0.8404 0.05582 0.003795 0.9 VDD 93.973,139.920 core_region_i/CORE.RISCV_CORE/cs_registers_i/U452
0.8389 0.05655 0.004558 0.9 VDD 95.998,140.496 core_region_i/CORE.RISCV_CORE/cs_registers_i/U453
0.8394 0.05641 0.004201 0.9 VDD 96.538,142.224 core_region_i/CORE.RISCV_CORE/cs_registers_i/U454
0.8387 0.05701 0.004273 0.9 VDD 96.943,141.648 core_region_i/CORE.RISCV_CORE/cs_registers_i/U456
0.8379 0.05704 0.005035 0.9 VDD 97.033,141.072 core_region_i/CORE.RISCV_CORE/cs_registers_i/U457
0.8273 0.06292 0.009753 0.9 VDD 82.048,160.656 core_region_i/CORE.RISCV_CORE/cs_registers_i/U458
0.8282 0.06193 0.009876 0.9 VDD 83.938,161.808 core_region_i/CORE.RISCV_CORE/cs_registers_i/U459
0.8273 0.06249 0.01021 0.9 VDD 82.903,161.232 core_region_i/CORE.RISCV_CORE/cs_registers_i/U461
0.8265 0.06298 0.01053 0.9 VDD 81.913,161.232 core_region_i/CORE.RISCV_CORE/cs_registers_i/U462
0.8331 0.05775 0.009134 0.9 VDD 85.333,151.440 core_region_i/CORE.RISCV_CORE/cs_registers_i/U464
0.8306 0.06021 0.009204 0.9 VDD 85.108,150.864 core_region_i/CORE.RISCV_CORE/cs_registers_i/U465
0.8312 0.0598 0.008965 0.9 VDD 85.873,150.864 core_region_i/CORE.RISCV_CORE/cs_registers_i/U466
0.8323 0.05977 0.007896 0.9 VDD 85.918,150.288 core_region_i/CORE.RISCV_CORE/cs_registers_i/U467
0.8405 0.05565 0.003901 0.9 VDD 96.268,139.344 core_region_i/CORE.RISCV_CORE/cs_registers_i/U468
0.8401 0.05576 0.004102 0.9 VDD 97.033,138.768 core_region_i/CORE.RISCV_CORE/cs_registers_i/U469
0.8409 0.0554 0.003735 0.9 VDD 96.178,137.616 core_region_i/CORE.RISCV_CORE/cs_registers_i/U470
0.8403 0.0557 0.003966 0.9 VDD 96.583,139.344 core_region_i/CORE.RISCV_CORE/cs_registers_i/U471
0.8393 0.05672 0.003938 0.9 VDD 96.448,139.920 core_region_i/CORE.RISCV_CORE/cs_registers_i/U472
0.8399 0.05585 0.004214 0.9 VDD 97.573,138.768 core_region_i/CORE.RISCV_CORE/cs_registers_i/U473
0.8403 0.05559 0.004092 0.9 VDD 96.988,138.192 core_region_i/CORE.RISCV_CORE/cs_registers_i/U474
0.8341 0.05853 0.007376 0.9 VDD 88.168,150.288 core_region_i/CORE.RISCV_CORE/cs_registers_i/U475
0.835 0.05936 0.005624 0.9 VDD 96.043,150.864 core_region_i/CORE.RISCV_CORE/cs_registers_i/U476
0.8337 0.05999 0.006275 0.9 VDD 97.438,150.864 core_region_i/CORE.RISCV_CORE/cs_registers_i/U477
0.8342 0.05977 0.006045 0.9 VDD 96.943,150.864 core_region_i/CORE.RISCV_CORE/cs_registers_i/U478
0.8346 0.05966 0.005769 0.9 VDD 96.718,150.288 core_region_i/CORE.RISCV_CORE/cs_registers_i/U479
0.8396 0.05655 0.003844 0.9 VDD 95.998,139.920 core_region_i/CORE.RISCV_CORE/cs_registers_i/U480
0.8406 0.05558 0.003816 0.9 VDD 95.863,139.344 core_region_i/CORE.RISCV_CORE/cs_registers_i/U481
0.8409 0.05543 0.003693 0.9 VDD 95.278,139.344 core_region_i/CORE.RISCV_CORE/cs_registers_i/U482
0.8402 0.05577 0.004068 0.9 VDD 97.078,139.344 core_region_i/CORE.RISCV_CORE/cs_registers_i/U484
0.8397 0.05603 0.004304 0.9 VDD 98.788,139.344 core_region_i/CORE.RISCV_CORE/cs_registers_i/U485
0.8398 0.05595 0.004253 0.9 VDD 98.293,139.344 core_region_i/CORE.RISCV_CORE/cs_registers_i/U486
0.8399 0.05587 0.004193 0.9 VDD 97.708,139.344 core_region_i/CORE.RISCV_CORE/cs_registers_i/U487
0.8358 0.0587 0.005474 0.9 VDD 96.088,149.712 core_region_i/CORE.RISCV_CORE/cs_registers_i/U488
0.8367 0.05799 0.005325 0.9 VDD 96.538,147.984 core_region_i/CORE.RISCV_CORE/cs_registers_i/U489
0.8367 0.058 0.005298 0.9 VDD 96.583,148.560 core_region_i/CORE.RISCV_CORE/cs_registers_i/U490
0.8361 0.05829 0.005644 0.9 VDD 97.618,148.560 core_region_i/CORE.RISCV_CORE/cs_registers_i/U491
0.8304 0.06153 0.008024 0.9 VDD 83.533,155.472 core_region_i/CORE.RISCV_CORE/cs_registers_i/U492
0.8311 0.06111 0.007836 0.9 VDD 84.298,155.472 core_region_i/CORE.RISCV_CORE/cs_registers_i/U493
0.8325 0.05953 0.008002 0.9 VDD 83.623,156.048 core_region_i/CORE.RISCV_CORE/cs_registers_i/U494
0.8322 0.05969 0.008145 0.9 VDD 83.038,156.048 core_region_i/CORE.RISCV_CORE/cs_registers_i/U495
0.8329 0.06062 0.006485 0.9 VDD 83.173,164.688 core_region_i/CORE.RISCV_CORE/cs_registers_i/U496
0.8327 0.06076 0.006573 0.9 VDD 82.678,164.688 core_region_i/CORE.RISCV_CORE/cs_registers_i/U497
0.8322 0.06072 0.007116 0.9 VDD 82.813,164.112 core_region_i/CORE.RISCV_CORE/cs_registers_i/U498
0.8332 0.06041 0.006347 0.9 VDD 83.938,164.688 core_region_i/CORE.RISCV_CORE/cs_registers_i/U499
0.835 0.0594 0.005606 0.9 VDD 83.443,166.992 core_region_i/CORE.RISCV_CORE/cs_registers_i/U500
0.8357 0.05944 0.004882 0.9 VDD 83.038,166.416 core_region_i/CORE.RISCV_CORE/cs_registers_i/U501
0.8359 0.05935 0.004791 0.9 VDD 83.893,166.416 core_region_i/CORE.RISCV_CORE/cs_registers_i/U502
0.8359 0.05932 0.004815 0.9 VDD 83.668,165.840 core_region_i/CORE.RISCV_CORE/cs_registers_i/U503
0.8365 0.05765 0.005841 0.9 VDD 99.058,141.072 core_region_i/CORE.RISCV_CORE/cs_registers_i/U504
0.8382 0.05733 0.004457 0.9 VDD 97.978,141.648 core_region_i/CORE.RISCV_CORE/cs_registers_i/U506
0.8384 0.05723 0.004402 0.9 VDD 97.663,141.648 core_region_i/CORE.RISCV_CORE/cs_registers_i/U507
0.8387 0.05676 0.004537 0.9 VDD 98.428,142.224 core_region_i/CORE.RISCV_CORE/cs_registers_i/U508
0.8389 0.05667 0.004449 0.9 VDD 97.933,142.224 core_region_i/CORE.RISCV_CORE/cs_registers_i/U509
0.838 0.05746 0.004537 0.9 VDD 98.428,141.648 core_region_i/CORE.RISCV_CORE/cs_registers_i/U510
0.8284 0.06244 0.009162 0.9 VDD 83.623,160.080 core_region_i/CORE.RISCV_CORE/cs_registers_i/U511
0.8296 0.06012 0.01031 0.9 VDD 83.668,158.928 core_region_i/CORE.RISCV_CORE/cs_registers_i/U512
0.8275 0.06227 0.01021 0.9 VDD 83.893,159.504 core_region_i/CORE.RISCV_CORE/cs_registers_i/U513
0.8292 0.06194 0.008873 0.9 VDD 84.388,160.080 core_region_i/CORE.RISCV_CORE/cs_registers_i/U514
0.8299 0.06213 0.007979 0.9 VDD 83.443,162.960 core_region_i/CORE.RISCV_CORE/cs_registers_i/U515
0.8294 0.06248 0.008134 0.9 VDD 82.768,162.960 core_region_i/CORE.RISCV_CORE/cs_registers_i/U516
0.8297 0.06228 0.008041 0.9 VDD 83.173,162.384 core_region_i/CORE.RISCV_CORE/cs_registers_i/U517
0.829 0.06271 0.008258 0.9 VDD 82.228,162.384 core_region_i/CORE.RISCV_CORE/cs_registers_i/U518
0.8329 0.06163 0.005506 0.9 VDD 84.253,167.568 core_region_i/CORE.RISCV_CORE/cs_registers_i/U519
0.8323 0.06207 0.005633 0.9 VDD 83.218,167.568 core_region_i/CORE.RISCV_CORE/cs_registers_i/U520
0.8331 0.06144 0.00545 0.9 VDD 84.703,167.568 core_region_i/CORE.RISCV_CORE/cs_registers_i/U521
0.8317 0.0615 0.006835 0.9 VDD 84.568,168.144 core_region_i/CORE.RISCV_CORE/cs_registers_i/U522
0.8402 0.05576 0.004032 0.9 VDD 93.613,141.648 core_region_i/CORE.RISCV_CORE/cs_registers_i/U523
0.84 0.05606 0.003904 0.9 VDD 94.738,142.224 core_region_i/CORE.RISCV_CORE/cs_registers_i/U524
0.8399 0.05617 0.003919 0.9 VDD 94.603,141.648 core_region_i/CORE.RISCV_CORE/cs_registers_i/U525
0.8394 0.05659 0.004037 0.9 VDD 95.638,141.648 core_region_i/CORE.RISCV_CORE/cs_registers_i/U526
0.8406 0.05504 0.004319 0.9 VDD 91.048,142.224 core_region_i/CORE.RISCV_CORE/cs_registers_i/U527
0.8394 0.05535 0.005271 0.9 VDD 92.083,142.800 core_region_i/CORE.RISCV_CORE/cs_registers_i/U528
0.8391 0.05612 0.004822 0.9 VDD 93.478,143.376 core_region_i/CORE.RISCV_CORE/cs_registers_i/U529
0.8404 0.05541 0.004185 0.9 VDD 92.263,142.224 core_region_i/CORE.RISCV_CORE/cs_registers_i/U530
0.8407 0.05508 0.00422 0.9 VDD 91.948,141.648 core_region_i/CORE.RISCV_CORE/cs_registers_i/U531
0.833 0.06004 0.006991 0.9 VDD 83.893,158.352 core_region_i/CORE.RISCV_CORE/cs_registers_i/U532
0.8284 0.06176 0.00985 0.9 VDD 84.658,159.504 core_region_i/CORE.RISCV_CORE/cs_registers_i/U533
0.8302 0.05984 0.009913 0.9 VDD 84.523,158.928 core_region_i/CORE.RISCV_CORE/cs_registers_i/U534
0.8333 0.05983 0.00687 0.9 VDD 84.568,158.352 core_region_i/CORE.RISCV_CORE/cs_registers_i/U535
0.8387 0.05581 0.005508 0.9 VDD 90.058,145.104 core_region_i/CORE.RISCV_CORE/cs_registers_i/U536
0.8388 0.05594 0.005308 0.9 VDD 91.183,145.680 core_region_i/CORE.RISCV_CORE/cs_registers_i/U537
0.8382 0.05674 0.005026 0.9 VDD 92.758,145.680 core_region_i/CORE.RISCV_CORE/cs_registers_i/U538
0.8391 0.05567 0.00526 0.9 VDD 91.453,145.104 core_region_i/CORE.RISCV_CORE/cs_registers_i/U539
0.8392 0.05563 0.005161 0.9 VDD 90.778,144.528 core_region_i/CORE.RISCV_CORE/cs_registers_i/U540
0.8359 0.05734 0.006794 0.9 VDD 85.423,147.984 core_region_i/CORE.RISCV_CORE/cs_registers_i/U541
0.8361 0.05724 0.006694 0.9 VDD 86.008,147.984 core_region_i/CORE.RISCV_CORE/cs_registers_i/U542
0.8363 0.05725 0.006434 0.9 VDD 85.963,148.560 core_region_i/CORE.RISCV_CORE/cs_registers_i/U543
0.8349 0.05857 0.006539 0.9 VDD 84.748,149.136 core_region_i/CORE.RISCV_CORE/cs_registers_i/U544
0.827 0.06139 0.01162 0.9 VDD 84.073,154.320 core_region_i/CORE.RISCV_CORE/cs_registers_i/U545
0.828 0.06176 0.01022 0.9 VDD 83.398,153.744 core_region_i/CORE.RISCV_CORE/cs_registers_i/U546
0.8293 0.06105 0.009634 0.9 VDD 84.703,153.744 core_region_i/CORE.RISCV_CORE/cs_registers_i/U547
0.8311 0.06181 0.007093 0.9 VDD 84.388,152.592 core_region_i/CORE.RISCV_CORE/cs_registers_i/U548
0.8383 0.05737 0.004318 0.9 VDD 98.923,139.920 core_region_i/CORE.RISCV_CORE/cs_registers_i/U549
0.8366 0.05745 0.00597 0.9 VDD 99.418,140.496 core_region_i/CORE.RISCV_CORE/cs_registers_i/U550
0.84 0.05662 0.003395 0.9 VDD 105.538,134.160 core_region_i/CORE.RISCV_CORE/cs_registers_i/U551
0.8378 0.05646 0.005725 0.9 VDD 103.963,134.736 core_region_i/CORE.RISCV_CORE/cs_registers_i/U552
0.838 0.05637 0.005632 0.9 VDD 103.468,134.736 core_region_i/CORE.RISCV_CORE/cs_registers_i/U553
0.8401 0.05657 0.003335 0.9 VDD 104.638,134.160 core_region_i/CORE.RISCV_CORE/cs_registers_i/U555
0.8402 0.05647 0.003293 0.9 VDD 104.053,134.160 core_region_i/CORE.RISCV_CORE/cs_registers_i/U556
0.8441 0.05291 0.003022 0.9 VDD 104.638,133.008 core_region_i/CORE.RISCV_CORE/cs_registers_i/U557
0.8438 0.05288 0.00329 0.9 VDD 104.008,133.584 core_region_i/CORE.RISCV_CORE/cs_registers_i/U558
0.8439 0.05286 0.00325 0.9 VDD 103.468,133.584 core_region_i/CORE.RISCV_CORE/cs_registers_i/U560
0.8324 0.06033 0.00731 0.9 VDD 107.158,153.744 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_RC_23_0
0.8313 0.05993 0.008742 0.9 VDD 110.578,152.592 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_RC_6_0
0.8309 0.06033 0.008792 0.9 VDD 108.913,147.408 core_region_i/CORE.RISCV_CORE/debug_unit_i/CTS_cdb_buf_00318
0.8322 0.05921 0.008597 0.9 VDD 115.123,147.984 core_region_i/CORE.RISCV_CORE/debug_unit_i/CTS_cdb_buf_00319
0.8311 0.06074 0.008119 0.9 VDD 115.753,152.016 core_region_i/CORE.RISCV_CORE/debug_unit_i/CTS_cdb_buf_00316
0.8314 0.06061 0.008031 0.9 VDD 116.113,152.016 core_region_i/CORE.RISCV_CORE/debug_unit_i/CTS_cdb_buf_00317
0.835 0.05834 0.006612 0.9 VDD 92.758,151.440 core_region_i/CORE.RISCV_CORE/debug_unit_i/CTS_cdb_buf_00314
0.8361 0.0579 0.006004 0.9 VDD 92.623,153.168 core_region_i/CORE.RISCV_CORE/debug_unit_i/CTS_cdb_buf_00315
0.8303 0.06147 0.008229 0.9 VDD 107.743,158.352 core_region_i/CORE.RISCV_CORE/debug_unit_i/CTS_cdb_buf_00308
0.8304 0.06151 0.008124 0.9 VDD 106.303,158.352 core_region_i/CORE.RISCV_CORE/debug_unit_i/CTS_cdb_buf_00309
0.8326 0.06011 0.007321 0.9 VDD 107.878,153.168 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_OFC611_debug_addr_10
0.8325 0.06033 0.007214 0.9 VDD 110.308,155.472 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_OFC610_debug_addr_10
0.831 0.06018 0.008771 0.9 VDD 106.888,149.712 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_OFC609_dbg_trap
0.8296 0.06137 0.009057 0.9 VDD 111.568,156.624 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_OFC421_debug_req
0.8364 0.05959 0.004016 0.9 VDD 96.988,164.688 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_OFC309_FE_OFN182_data_wdata_ex_14
0.8368 0.05939 0.003804 0.9 VDD 96.178,165.264 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_OFC289_FE_OFN179_data_wdata_ex_15
0.8319 0.06076 0.007367 0.9 VDD 103.468,155.472 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_OFC176_n128
0.8321 0.06064 0.007278 0.9 VDD 102.568,154.896 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_OFC175_n127
0.8312 0.05982 0.008948 0.9 VDD 112.333,147.984 core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_gate_dbg_cause_q_reg/latch
0.828 0.06265 0.009376 0.9 VDD 107.383,150.864 core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_gate_settings_q_reg/latch
0.8325 0.06026 0.007193 0.9 VDD 104.233,153.168 core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_gate_addr_q_reg/latch
0.8325 0.06143 0.006083 0.9 VDD 107.653,161.232 core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_gate_rdata_sel_q_reg/latch
0.8286 0.0624 0.009042 0.9 VDD 110.713,150.288 core_region_i/CORE.RISCV_CORE/debug_unit_i/stall_cs_reg[0]
0.8282 0.06238 0.009371 0.9 VDD 110.803,150.864 core_region_i/CORE.RISCV_CORE/debug_unit_i/stall_cs_reg[1]
0.8295 0.06211 0.008355 0.9 VDD 103.333,152.016 core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[4]
0.8284 0.06246 0.00915 0.9 VDD 105.763,150.864 core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[3]
0.8291 0.06221 0.00869 0.9 VDD 103.873,151.440 core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[2]
0.8284 0.06249 0.00915 0.9 VDD 105.763,151.440 core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[1]
0.8282 0.06244 0.009409 0.9 VDD 108.283,151.440 core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[0]
0.8283 0.06263 0.009044 0.9 VDD 108.823,150.288 core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_ssth_q_reg
0.8308 0.06033 0.008907 0.9 VDD 110.173,147.408 core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[13]
0.8308 0.06015 0.009013 0.9 VDD 110.983,149.712 core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[12]
0.8315 0.06034 0.008204 0.9 VDD 110.083,146.832 core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[11]
0.8326 0.06024 0.007124 0.9 VDD 103.783,153.744 core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[10]
0.8352 0.05723 0.007577 0.9 VDD 110.533,145.104 core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[9]
0.8311 0.06073 0.008204 0.9 VDD 110.173,146.256 core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[8]
0.8325 0.06003 0.007496 0.9 VDD 110.263,148.560 core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[7]
0.8305 0.0616 0.007898 0.9 VDD 101.353,152.016 core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[6]
0.8303 0.06164 0.008015 0.9 VDD 101.623,150.864 core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[5]
0.8322 0.05998 0.007794 0.9 VDD 100.993,152.592 core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[4]
0.8317 0.06078 0.007535 0.9 VDD 103.693,154.896 core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[3]
0.8322 0.06023 0.007535 0.9 VDD 103.693,154.320 core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[2]
0.8313 0.06137 0.00733 0.9 VDD 100.723,150.288 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[31]
0.8325 0.05997 0.007487 0.9 VDD 100.813,157.200 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[30]
0.8352 0.05722 0.00758 0.9 VDD 90.193,151.440 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[29]
0.8375 0.05656 0.005927 0.9 VDD 89.923,148.560 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[28]
0.8376 0.05639 0.006054 0.9 VDD 89.653,147.408 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[27]
0.8363 0.05701 0.006691 0.9 VDD 90.283,149.712 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[26]
0.8326 0.05939 0.00797 0.9 VDD 88.573,161.808 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[25]
0.8356 0.05897 0.005425 0.9 VDD 88.843,164.688 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[24]
0.8345 0.06013 0.00541 0.9 VDD 98.113,162.384 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[23]
0.834 0.06019 0.005816 0.9 VDD 98.563,160.656 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[22]
0.8332 0.05895 0.00781 0.9 VDD 88.123,157.200 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[21]
0.8347 0.05944 0.005814 0.9 VDD 88.663,163.536 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[20]
0.8341 0.05949 0.006418 0.9 VDD 88.573,162.960 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[19]
0.8351 0.05907 0.005839 0.9 VDD 88.573,164.112 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[18]
0.8328 0.05927 0.00797 0.9 VDD 88.573,161.232 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[17]
0.8328 0.06059 0.006606 0.9 VDD 98.743,156.624 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[16]
0.8365 0.0591 0.004442 0.9 VDD 95.863,162.960 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[15]
0.837 0.05889 0.00406 0.9 VDD 93.883,164.112 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[14]
0.8353 0.05856 0.006146 0.9 VDD 88.483,158.352 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[13]
0.8348 0.05832 0.006877 0.9 VDD 88.123,156.048 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[12]
0.8364 0.05718 0.006423 0.9 VDD 90.463,152.016 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[11]
0.8362 0.05836 0.005394 0.9 VDD 93.883,153.168 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[10]
0.8363 0.05836 0.005307 0.9 VDD 93.883,152.592 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[9]
0.8357 0.05825 0.006007 0.9 VDD 93.613,150.864 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[8]
0.8302 0.06188 0.007914 0.9 VDD 102.613,150.288 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[7]
0.8372 0.05781 0.004978 0.9 VDD 95.863,146.832 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[6]
0.8319 0.06006 0.008006 0.9 VDD 102.973,149.712 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[5]
0.836 0.05835 0.005624 0.9 VDD 97.753,146.832 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[4]
0.8326 0.05964 0.007738 0.9 VDD 103.693,147.984 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[3]
0.833 0.06009 0.006887 0.9 VDD 103.243,149.136 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[2]
0.8357 0.05869 0.005599 0.9 VDD 97.213,145.680 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[1]
0.8369 0.05815 0.004978 0.9 VDD 95.863,146.256 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[0]
0.8314 0.06033 0.008294 0.9 VDD 110.623,157.776 core_region_i/CORE.RISCV_CORE/debug_unit_i/state_q_reg[0]
0.8314 0.0605 0.008103 0.9 VDD 114.763,158.352 core_region_i/CORE.RISCV_CORE/debug_unit_i/debug_rvalid_o_reg
0.8307 0.0618 0.007473 0.9 VDD 107.473,156.048 core_region_i/CORE.RISCV_CORE/debug_unit_i/rdata_sel_q_reg[2]
0.8319 0.0607 0.007447 0.9 VDD 108.013,155.472 core_region_i/CORE.RISCV_CORE/debug_unit_i/rdata_sel_q_reg[1]
0.829 0.06173 0.009229 0.9 VDD 108.643,156.624 core_region_i/CORE.RISCV_CORE/debug_unit_i/rdata_sel_q_reg[0]
0.8314 0.06073 0.007857 0.9 VDD 107.653,154.896 core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg
0.8303 0.0605 0.009229 0.9 VDD 108.643,157.200 core_region_i/CORE.RISCV_CORE/debug_unit_i/csr_req_q_reg
0.8319 0.06031 0.007831 0.9 VDD 108.733,154.320 core_region_i/CORE.RISCV_CORE/debug_unit_i/jump_req_q_reg
0.8314 0.06005 0.008586 0.9 VDD 107.563,147.984 core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[4]
0.8286 0.06261 0.00878 0.9 VDD 106.933,150.288 core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[3]
0.8326 0.06004 0.007358 0.9 VDD 107.293,148.560 core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[2]
0.8311 0.06006 0.008855 0.9 VDD 109.453,147.984 core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[1]
0.8307 0.06021 0.009054 0.9 VDD 109.093,149.712 core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[0]
0.8327 0.05998 0.007343 0.9 VDD 109.858,153.168 core_region_i/CORE.RISCV_CORE/debug_unit_i/U8
0.8331 0.05945 0.00743 0.9 VDD 102.703,147.408 core_region_i/CORE.RISCV_CORE/debug_unit_i/U17
0.8315 0.05987 0.00868 0.9 VDD 111.343,152.592 core_region_i/CORE.RISCV_CORE/debug_unit_i/U18
0.8312 0.05998 0.008795 0.9 VDD 109.858,152.592 core_region_i/CORE.RISCV_CORE/debug_unit_i/U20
0.8308 0.06097 0.008229 0.9 VDD 112.288,158.352 core_region_i/CORE.RISCV_CORE/debug_unit_i/U22
0.8324 0.06021 0.007346 0.9 VDD 110.218,153.744 core_region_i/CORE.RISCV_CORE/debug_unit_i/U23
0.8294 0.06148 0.009113 0.9 VDD 110.668,156.624 core_region_i/CORE.RISCV_CORE/debug_unit_i/U24
0.8305 0.06038 0.009145 0.9 VDD 110.128,157.200 core_region_i/CORE.RISCV_CORE/debug_unit_i/U25
0.8333 0.06002 0.006626 0.9 VDD 101.443,153.168 core_region_i/CORE.RISCV_CORE/debug_unit_i/U26
0.8325 0.06023 0.007237 0.9 VDD 105.133,153.168 core_region_i/CORE.RISCV_CORE/debug_unit_i/U27
0.8313 0.06025 0.008488 0.9 VDD 104.098,152.592 core_region_i/CORE.RISCV_CORE/debug_unit_i/U28
0.829 0.06222 0.008822 0.9 VDD 104.413,150.864 core_region_i/CORE.RISCV_CORE/debug_unit_i/U29
0.8311 0.06023 0.008665 0.9 VDD 105.133,152.592 core_region_i/CORE.RISCV_CORE/debug_unit_i/U30
0.8297 0.0619 0.008354 0.9 VDD 102.748,150.864 core_region_i/CORE.RISCV_CORE/debug_unit_i/U31
0.8293 0.06207 0.00861 0.9 VDD 103.603,150.864 core_region_i/CORE.RISCV_CORE/debug_unit_i/U32
0.8314 0.06021 0.008387 0.9 VDD 103.513,152.592 core_region_i/CORE.RISCV_CORE/debug_unit_i/U33
0.8323 0.06012 0.00762 0.9 VDD 111.388,154.320 core_region_i/CORE.RISCV_CORE/debug_unit_i/U34
0.8326 0.06022 0.007148 0.9 VDD 110.938,155.472 core_region_i/CORE.RISCV_CORE/debug_unit_i/U35
0.8321 0.06022 0.007658 0.9 VDD 110.938,154.896 core_region_i/CORE.RISCV_CORE/debug_unit_i/U36
0.8318 0.06043 0.007758 0.9 VDD 109.678,154.896 core_region_i/CORE.RISCV_CORE/debug_unit_i/U37
0.8325 0.06022 0.007261 0.9 VDD 105.673,153.168 core_region_i/CORE.RISCV_CORE/debug_unit_i/U38
0.8327 0.06 0.00734 0.9 VDD 109.543,153.168 core_region_i/CORE.RISCV_CORE/debug_unit_i/U40
0.8324 0.06003 0.007563 0.9 VDD 112.063,154.896 core_region_i/CORE.RISCV_CORE/debug_unit_i/U41
0.8328 0.06013 0.00709 0.9 VDD 111.478,155.472 core_region_i/CORE.RISCV_CORE/debug_unit_i/U42
0.8323 0.06012 0.007609 0.9 VDD 111.523,154.896 core_region_i/CORE.RISCV_CORE/debug_unit_i/U43
0.8321 0.0602 0.007709 0.9 VDD 110.308,154.320 core_region_i/CORE.RISCV_CORE/debug_unit_i/U44
0.8306 0.06029 0.009096 0.9 VDD 110.938,157.200 core_region_i/CORE.RISCV_CORE/debug_unit_i/U45
0.8308 0.06015 0.009034 0.9 VDD 111.928,157.200 core_region_i/CORE.RISCV_CORE/debug_unit_i/U46
0.8307 0.06023 0.009071 0.9 VDD 111.343,157.200 core_region_i/CORE.RISCV_CORE/debug_unit_i/U47
0.8325 0.06016 0.007303 0.9 VDD 106.888,153.168 core_region_i/CORE.RISCV_CORE/debug_unit_i/U48
0.8291 0.06212 0.008785 0.9 VDD 109.993,152.016 core_region_i/CORE.RISCV_CORE/debug_unit_i/U49
0.831 0.06009 0.008911 0.9 VDD 108.058,152.592 core_region_i/CORE.RISCV_CORE/debug_unit_i/U50
0.8312 0.06001 0.008826 0.9 VDD 109.408,152.592 core_region_i/CORE.RISCV_CORE/debug_unit_i/U51
0.8311 0.06004 0.008858 0.9 VDD 108.913,152.592 core_region_i/CORE.RISCV_CORE/debug_unit_i/U52
0.8288 0.06235 0.008867 0.9 VDD 108.778,152.016 core_region_i/CORE.RISCV_CORE/debug_unit_i/U53
0.8287 0.06193 0.009349 0.9 VDD 110.983,151.440 core_region_i/CORE.RISCV_CORE/debug_unit_i/U54
0.8293 0.06201 0.008742 0.9 VDD 110.578,152.016 core_region_i/CORE.RISCV_CORE/debug_unit_i/U55
0.8327 0.0599 0.007348 0.9 VDD 110.938,153.168 core_region_i/CORE.RISCV_CORE/debug_unit_i/U57
0.8294 0.06194 0.008713 0.9 VDD 110.938,152.016 core_region_i/CORE.RISCV_CORE/debug_unit_i/U58
0.8326 0.06013 0.007315 0.9 VDD 107.428,153.168 core_region_i/CORE.RISCV_CORE/debug_unit_i/U59
0.8281 0.0626 0.009332 0.9 VDD 107.068,151.440 core_region_i/CORE.RISCV_CORE/debug_unit_i/U61
0.8309 0.06014 0.008955 0.9 VDD 107.338,152.592 core_region_i/CORE.RISCV_CORE/debug_unit_i/U62
0.8328 0.05987 0.007349 0.9 VDD 111.298,153.168 core_region_i/CORE.RISCV_CORE/debug_unit_i/U63
0.8292 0.06206 0.008762 0.9 VDD 110.308,152.016 core_region_i/CORE.RISCV_CORE/debug_unit_i/U64
0.8286 0.06206 0.009379 0.9 VDD 110.308,151.440 core_region_i/CORE.RISCV_CORE/debug_unit_i/U65
0.8323 0.06016 0.007494 0.9 VDD 110.623,149.136 core_region_i/CORE.RISCV_CORE/debug_unit_i/U66
0.8313 0.06021 0.008515 0.9 VDD 107.203,147.408 core_region_i/CORE.RISCV_CORE/debug_unit_i/U67
0.8325 0.06006 0.00743 0.9 VDD 108.823,148.560 core_region_i/CORE.RISCV_CORE/debug_unit_i/U68
0.831 0.06031 0.008723 0.9 VDD 108.463,147.408 core_region_i/CORE.RISCV_CORE/debug_unit_i/U69
0.8325 0.06019 0.007341 0.9 VDD 107.113,149.136 core_region_i/CORE.RISCV_CORE/debug_unit_i/U70
0.8309 0.0602 0.008906 0.9 VDD 107.833,149.712 core_region_i/CORE.RISCV_CORE/debug_unit_i/U71
0.831 0.06086 0.008193 0.9 VDD 113.008,158.352 core_region_i/CORE.RISCV_CORE/debug_unit_i/U72
0.8315 0.06141 0.007119 0.9 VDD 111.208,156.048 core_region_i/CORE.RISCV_CORE/debug_unit_i/U73
0.8315 0.06084 0.00768 0.9 VDD 104.908,154.896 core_region_i/CORE.RISCV_CORE/debug_unit_i/U74
0.8317 0.06078 0.00747 0.9 VDD 106.708,155.472 core_region_i/CORE.RISCV_CORE/debug_unit_i/U75
0.8317 0.0608 0.007469 0.9 VDD 106.438,155.472 core_region_i/CORE.RISCV_CORE/debug_unit_i/U76
0.8355 0.05974 0.004777 0.9 VDD 96.493,158.928 core_region_i/CORE.RISCV_CORE/debug_unit_i/U77
0.8308 0.06173 0.007461 0.9 VDD 105.493,156.048 core_region_i/CORE.RISCV_CORE/debug_unit_i/U78
0.8325 0.06045 0.007089 0.9 VDD 101.803,154.896 core_region_i/CORE.RISCV_CORE/debug_unit_i/U81
0.8358 0.05901 0.005237 0.9 VDD 100.003,159.504 core_region_i/CORE.RISCV_CORE/debug_unit_i/U82
0.8332 0.05964 0.007174 0.9 VDD 86.953,155.472 core_region_i/CORE.RISCV_CORE/debug_unit_i/U84
0.8359 0.05823 0.005847 0.9 VDD 92.623,158.928 core_region_i/CORE.RISCV_CORE/debug_unit_i/U85
0.8386 0.05637 0.004992 0.9 VDD 89.743,146.832 core_region_i/CORE.RISCV_CORE/debug_unit_i/U87
0.8379 0.05689 0.005212 0.9 VDD 92.803,148.560 core_region_i/CORE.RISCV_CORE/debug_unit_i/U88
0.8364 0.05905 0.004594 0.9 VDD 85.693,165.840 core_region_i/CORE.RISCV_CORE/debug_unit_i/U90
0.8375 0.05883 0.003665 0.9 VDD 93.433,165.840 core_region_i/CORE.RISCV_CORE/debug_unit_i/U91
0.8362 0.05966 0.004132 0.9 VDD 97.303,164.112 core_region_i/CORE.RISCV_CORE/debug_unit_i/U93
0.8353 0.06013 0.00456 0.9 VDD 99.463,164.112 core_region_i/CORE.RISCV_CORE/debug_unit_i/U94
0.8334 0.0603 0.00631 0.9 VDD 86.773,169.296 core_region_i/CORE.RISCV_CORE/debug_unit_i/U96
0.8362 0.05952 0.004279 0.9 VDD 93.253,168.720 core_region_i/CORE.RISCV_CORE/debug_unit_i/U97
0.8345 0.05946 0.006034 0.9 VDD 98.113,155.472 core_region_i/CORE.RISCV_CORE/debug_unit_i/U99
0.833 0.06014 0.006819 0.9 VDD 100.633,155.472 core_region_i/CORE.RISCV_CORE/debug_unit_i/U100
0.8388 0.05615 0.005045 0.9 VDD 88.933,146.256 core_region_i/CORE.RISCV_CORE/debug_unit_i/U102
0.8386 0.05658 0.004819 0.9 VDD 92.263,146.832 core_region_i/CORE.RISCV_CORE/debug_unit_i/U103
0.832 0.06049 0.007557 0.9 VDD 85.423,155.472 core_region_i/CORE.RISCV_CORE/debug_unit_i/U105
0.8364 0.05789 0.005674 0.9 VDD 92.803,157.200 core_region_i/CORE.RISCV_CORE/debug_unit_i/U106
0.8317 0.06082 0.007466 0.9 VDD 105.988,155.472 core_region_i/CORE.RISCV_CORE/debug_unit_i/U110
0.83 0.0618 0.008165 0.9 VDD 102.118,151.440 core_region_i/CORE.RISCV_CORE/debug_unit_i/U111
0.8324 0.0603 0.007255 0.9 VDD 105.538,153.744 core_region_i/CORE.RISCV_CORE/debug_unit_i/U112
0.8313 0.06015 0.0085 0.9 VDD 105.448,149.712 core_region_i/CORE.RISCV_CORE/debug_unit_i/U113
0.8319 0.0603 0.007753 0.9 VDD 105.628,154.320 core_region_i/CORE.RISCV_CORE/debug_unit_i/U114
0.8309 0.06017 0.008939 0.9 VDD 106.753,152.592 core_region_i/CORE.RISCV_CORE/debug_unit_i/U115
0.832 0.06028 0.00768 0.9 VDD 104.908,154.320 core_region_i/CORE.RISCV_CORE/debug_unit_i/U116
0.832 0.06029 0.007732 0.9 VDD 105.358,154.320 core_region_i/CORE.RISCV_CORE/debug_unit_i/U117
0.831 0.0602 0.008825 0.9 VDD 106.078,152.592 core_region_i/CORE.RISCV_CORE/debug_unit_i/U118
0.8326 0.06017 0.007236 0.9 VDD 105.988,149.136 core_region_i/CORE.RISCV_CORE/debug_unit_i/U119
0.8337 0.05984 0.006501 0.9 VDD 101.398,149.136 core_region_i/CORE.RISCV_CORE/debug_unit_i/U120
0.8339 0.06014 0.005974 0.9 VDD 86.773,171.024 core_region_i/CORE.RISCV_CORE/debug_unit_i/U121
0.8362 0.05968 0.004115 0.9 VDD 93.793,168.720 core_region_i/CORE.RISCV_CORE/debug_unit_i/U122
0.8333 0.06026 0.00649 0.9 VDD 85.693,169.872 core_region_i/CORE.RISCV_CORE/debug_unit_i/U124
0.8366 0.05931 0.004113 0.9 VDD 93.793,169.872 core_region_i/CORE.RISCV_CORE/debug_unit_i/U125
0.832 0.05912 0.008861 0.9 VDD 86.773,158.928 core_region_i/CORE.RISCV_CORE/debug_unit_i/U127
0.8369 0.0585 0.004616 0.9 VDD 93.163,162.384 core_region_i/CORE.RISCV_CORE/debug_unit_i/U128
0.8339 0.05999 0.006074 0.9 VDD 85.423,164.688 core_region_i/CORE.RISCV_CORE/debug_unit_i/U130
0.8367 0.05932 0.003983 0.9 VDD 93.253,167.568 core_region_i/CORE.RISCV_CORE/debug_unit_i/U131
0.8318 0.05993 0.008299 0.9 VDD 106.123,147.984 core_region_i/CORE.RISCV_CORE/debug_unit_i/U134
0.8332 0.06001 0.006765 0.9 VDD 101.803,146.256 core_region_i/CORE.RISCV_CORE/debug_unit_i/U135
0.8336 0.05927 0.007164 0.9 VDD 101.848,147.984 core_region_i/CORE.RISCV_CORE/debug_unit_i/U136
0.835 0.05927 0.005769 0.9 VDD 97.393,154.896 core_region_i/CORE.RISCV_CORE/debug_unit_i/U137
0.8321 0.06097 0.006934 0.9 VDD 100.453,158.352 core_region_i/CORE.RISCV_CORE/debug_unit_i/U138
0.8319 0.06032 0.007805 0.9 VDD 106.438,154.320 core_region_i/CORE.RISCV_CORE/debug_unit_i/U139
0.8319 0.06031 0.007776 0.9 VDD 105.988,154.320 core_region_i/CORE.RISCV_CORE/debug_unit_i/U140
0.8332 0.05987 0.006918 0.9 VDD 100.408,157.776 core_region_i/CORE.RISCV_CORE/debug_unit_i/U141
0.8326 0.06038 0.006996 0.9 VDD 86.863,162.960 core_region_i/CORE.RISCV_CORE/debug_unit_i/U142
0.8372 0.05869 0.004087 0.9 VDD 93.163,164.688 core_region_i/CORE.RISCV_CORE/debug_unit_i/U143
0.835 0.05972 0.005279 0.9 VDD 97.213,160.656 core_region_i/CORE.RISCV_CORE/debug_unit_i/U145
0.834 0.06063 0.005365 0.9 VDD 99.913,161.808 core_region_i/CORE.RISCV_CORE/debug_unit_i/U146
0.834 0.05923 0.00674 0.9 VDD 101.713,146.832 core_region_i/CORE.RISCV_CORE/debug_unit_i/U148
0.8335 0.05947 0.007035 0.9 VDD 102.793,146.832 core_region_i/CORE.RISCV_CORE/debug_unit_i/U149
0.8291 0.0624 0.008491 0.9 VDD 105.403,150.288 core_region_i/CORE.RISCV_CORE/debug_unit_i/U150
0.8327 0.06015 0.007189 0.9 VDD 105.493,149.136 core_region_i/CORE.RISCV_CORE/debug_unit_i/U151
0.8338 0.05943 0.006766 0.9 VDD 102.658,148.560 core_region_i/CORE.RISCV_CORE/debug_unit_i/U152
0.832 0.05987 0.008172 0.9 VDD 105.493,147.984 core_region_i/CORE.RISCV_CORE/debug_unit_i/U154
0.8337 0.05975 0.006588 0.9 VDD 100.723,145.680 core_region_i/CORE.RISCV_CORE/debug_unit_i/U155
0.8341 0.05906 0.006852 0.9 VDD 100.858,147.984 core_region_i/CORE.RISCV_CORE/debug_unit_i/U156
0.8348 0.05895 0.006276 0.9 VDD 100.363,148.560 core_region_i/CORE.RISCV_CORE/debug_unit_i/U157
0.8341 0.05929 0.006625 0.9 VDD 101.983,148.560 core_region_i/CORE.RISCV_CORE/debug_unit_i/U158
0.8342 0.05962 0.006166 0.9 VDD 99.868,149.136 core_region_i/CORE.RISCV_CORE/debug_unit_i/U160
0.8354 0.05863 0.005986 0.9 VDD 99.013,146.832 core_region_i/CORE.RISCV_CORE/debug_unit_i/U161
0.8355 0.05859 0.00591 0.9 VDD 98.743,148.560 core_region_i/CORE.RISCV_CORE/debug_unit_i/U162
0.8346 0.05948 0.005962 0.9 VDD 98.968,149.136 core_region_i/CORE.RISCV_CORE/debug_unit_i/U163
0.8379 0.05708 0.005056 0.9 VDD 93.703,147.408 core_region_i/CORE.RISCV_CORE/debug_unit_i/U164
0.8378 0.0574 0.004806 0.9 VDD 94.423,148.560 core_region_i/CORE.RISCV_CORE/debug_unit_i/U165
0.8338 0.05935 0.006888 0.9 VDD 102.253,146.832 core_region_i/CORE.RISCV_CORE/debug_unit_i/U167
0.8312 0.06016 0.008594 0.9 VDD 105.943,149.712 core_region_i/CORE.RISCV_CORE/debug_unit_i/U168
0.8335 0.05991 0.006597 0.9 VDD 101.848,149.136 core_region_i/CORE.RISCV_CORE/debug_unit_i/U169
0.8348 0.05969 0.005543 0.9 VDD 95.953,152.016 core_region_i/CORE.RISCV_CORE/debug_unit_i/U170
0.8363 0.05841 0.005277 0.9 VDD 93.973,150.288 core_region_i/CORE.RISCV_CORE/debug_unit_i/U171
0.836 0.05867 0.005326 0.9 VDD 96.043,154.320 core_region_i/CORE.RISCV_CORE/debug_unit_i/U173
0.8346 0.05929 0.006063 0.9 VDD 98.293,154.320 core_region_i/CORE.RISCV_CORE/debug_unit_i/U174
0.8318 0.05975 0.008437 0.9 VDD 87.673,159.504 core_region_i/CORE.RISCV_CORE/debug_unit_i/U176
0.8365 0.05815 0.005384 0.9 VDD 92.713,160.656 core_region_i/CORE.RISCV_CORE/debug_unit_i/U177
0.8353 0.05949 0.005181 0.9 VDD 95.953,156.048 core_region_i/CORE.RISCV_CORE/debug_unit_i/U179
0.8343 0.05958 0.006151 0.9 VDD 98.563,154.896 core_region_i/CORE.RISCV_CORE/debug_unit_i/U180
0.8321 0.05954 0.008315 0.9 VDD 86.863,157.200 core_region_i/CORE.RISCV_CORE/debug_unit_i/U182
0.8362 0.05845 0.005385 0.9 VDD 93.433,156.624 core_region_i/CORE.RISCV_CORE/debug_unit_i/U183
0.8363 0.05966 0.004085 0.9 VDD 97.573,165.840 core_region_i/CORE.RISCV_CORE/debug_unit_i/U185
0.8357 0.05993 0.00441 0.9 VDD 99.013,165.840 core_region_i/CORE.RISCV_CORE/debug_unit_i/U186
0.8362 0.05968 0.004121 0.9 VDD 97.393,164.688 core_region_i/CORE.RISCV_CORE/debug_unit_i/U188
0.8354 0.06006 0.004563 0.9 VDD 99.103,164.688 core_region_i/CORE.RISCV_CORE/debug_unit_i/U189
0.8327 0.06005 0.007245 0.9 VDD 102.433,154.320 core_region_i/CORE.RISCV_CORE/debug_unit_i/U192
0.8331 0.05829 0.008584 0.9 VDD 89.383,154.896 core_region_i/CORE.RISCV_CORE/debug_unit_i/U193
0.8366 0.05839 0.00498 0.9 VDD 94.198,155.472 core_region_i/CORE.RISCV_CORE/debug_unit_i/U194
0.8343 0.0579 0.007795 0.9 VDD 109.858,140.496 core_region_i/CORE.RISCV_CORE/debug_unit_i/U195
0.829 0.0622 0.008817 0.9 VDD 109.543,152.016 core_region_i/CORE.RISCV_CORE/debug_unit_i/U196
0.8322 0.06047 0.007306 0.9 VDD 109.408,155.472 core_region_i/CORE.RISCV_CORE/debug_unit_i/U197
0.832 0.06032 0.007705 0.9 VDD 110.353,154.896 core_region_i/CORE.RISCV_CORE/debug_unit_i/U198
0.8324 0.06039 0.007256 0.9 VDD 109.903,155.472 core_region_i/CORE.RISCV_CORE/debug_unit_i/U199
0.8373 0.05777 0.004906 0.9 VDD 111.073,139.920 core_region_i/CORE.RISCV_CORE/core_busy_q_reg
0.8326 0.06006 0.007331 0.9 VDD 108.688,153.168 core_region_i/CORE.RISCV_CORE/U3
0.8324 0.06032 0.007322 0.9 VDD 107.878,153.744 core_region_i/CORE.RISCV_CORE/U4
0.8392 0.05645 0.004301 0.9 VDD 94.783,143.376 core_region_i/CORE.RISCV_CORE/U7
0.8312 0.06022 0.008595 0.9 VDD 87.133,161.808 core_region_i/CORE.RISCV_CORE/U8
0.8385 0.05632 0.005133 0.9 VDD 87.583,146.256 core_region_i/CORE.RISCV_CORE/U9
0.837 0.05901 0.004012 0.9 VDD 94.693,162.384 core_region_i/CORE.RISCV_CORE/U10
0.8324 0.06053 0.007086 0.9 VDD 86.593,162.384 core_region_i/CORE.RISCV_CORE/U11
0.8319 0.0602 0.007857 0.9 VDD 87.043,160.656 core_region_i/CORE.RISCV_CORE/U12
0.8365 0.0588 0.004656 0.9 VDD 94.063,161.808 core_region_i/CORE.RISCV_CORE/U13
0.8322 0.05901 0.008817 0.9 VDD 85.603,156.624 core_region_i/CORE.RISCV_CORE/U14
0.8334 0.05768 0.008908 0.9 VDD 86.053,151.440 core_region_i/CORE.RISCV_CORE/U15
0.8365 0.05765 0.005873 0.9 VDD 92.443,150.288 core_region_i/CORE.RISCV_CORE/U16
0.8376 0.05711 0.005333 0.9 VDD 97.483,143.376 core_region_i/CORE.RISCV_CORE/U17
0.8387 0.05672 0.004553 0.9 VDD 96.583,144.528 core_region_i/CORE.RISCV_CORE/U18
0.8311 0.06013 0.008817 0.9 VDD 85.603,157.200 core_region_i/CORE.RISCV_CORE/U19
0.8319 0.05935 0.008709 0.9 VDD 86.683,150.864 core_region_i/CORE.RISCV_CORE/U20
0.8382 0.05655 0.005262 0.9 VDD 97.303,142.800 core_region_i/CORE.RISCV_CORE/U21
0.8361 0.05868 0.005181 0.9 VDD 95.773,157.200 core_region_i/CORE.RISCV_CORE/U22
0.8376 0.05674 0.00565 0.9 VDD 98.293,142.800 core_region_i/CORE.RISCV_CORE/U23
0.8373 0.05773 0.004959 0.9 VDD 95.593,148.560 core_region_i/CORE.RISCV_CORE/U24
0.8322 0.06083 0.006981 0.9 VDD 85.963,152.592 core_region_i/CORE.RISCV_CORE/U25
0.8332 0.06052 0.006293 0.9 VDD 86.593,163.536 core_region_i/CORE.RISCV_CORE/U26
0.8335 0.05999 0.006554 0.9 VDD 85.423,164.112 core_region_i/CORE.RISCV_CORE/U27
0.8384 0.05688 0.004721 0.9 VDD 97.573,144.528 core_region_i/CORE.RISCV_CORE/U28
0.837 0.05835 0.004646 0.9 VDD 94.513,157.776 core_region_i/CORE.RISCV_CORE/U29
0.8372 0.05821 0.004628 0.9 VDD 94.243,160.080 core_region_i/CORE.RISCV_CORE/U30
0.8327 0.0609 0.006455 0.9 VDD 85.873,163.536 core_region_i/CORE.RISCV_CORE/U31
0.8393 0.05636 0.004371 0.9 VDD 94.423,143.952 core_region_i/CORE.RISCV_CORE/U32
0.8369 0.05715 0.005977 0.9 VDD 92.173,149.712 core_region_i/CORE.RISCV_CORE/U33
0.8365 0.05837 0.005118 0.9 VDD 93.343,161.232 core_region_i/CORE.RISCV_CORE/U34
0.8352 0.05863 0.006135 0.9 VDD 93.433,151.440 core_region_i/CORE.RISCV_CORE/U35
0.8381 0.05677 0.005155 0.9 VDD 87.223,146.832 core_region_i/CORE.RISCV_CORE/U36
0.8304 0.06046 0.009146 0.9 VDD 85.783,153.744 core_region_i/CORE.RISCV_CORE/U37
0.8362 0.05718 0.00657 0.9 VDD 100.813,142.800 core_region_i/CORE.RISCV_CORE/U38
0.8367 0.05829 0.005012 0.9 VDD 101.218,141.648 core_region_i/CORE.RISCV_CORE/U39
0.8377 0.05726 0.005019 0.9 VDD 101.263,142.224 core_region_i/CORE.RISCV_CORE/U40
0.837 0.05804 0.00492 0.9 VDD 108.328,139.920 core_region_i/CORE.RISCV_CORE/U41
0.8314 0.06079 0.007814 0.9 VDD 106.573,154.896 core_region_i/CORE.RISCV_CORE/U42
0.8459 0.05234 0.001718 0.9 VDD 103.738,130.704 core_region_i/CORE.RISCV_CORE/U44
0.8452 0.05235 0.002401 0.9 VDD 104.053,131.280 core_region_i/CORE.RISCV_CORE/U45
0.8459 0.05235 0.001714 0.9 VDD 104.053,130.704 core_region_i/CORE.RISCV_CORE/U46
0.8418 0.05535 0.002816 0.9 VDD 98.428,134.160 core_region_i/CORE.RISCV_CORE/U47
0.8451 0.05268 0.002202 0.9 VDD 99.733,131.856 core_region_i/CORE.RISCV_CORE/U48
0.8444 0.05278 0.002847 0.9 VDD 101.713,133.008 core_region_i/CORE.RISCV_CORE/U49
0.8443 0.05286 0.002855 0.9 VDD 101.803,132.432 core_region_i/CORE.RISCV_CORE/U50
0.844 0.05282 0.003186 0.9 VDD 102.613,133.584 core_region_i/CORE.RISCV_CORE/U51
0.8377 0.05744 0.004836 0.9 VDD 99.913,135.312 core_region_i/CORE.RISCV_CORE/U52
0.8447 0.05265 0.002638 0.9 VDD 99.373,132.432 core_region_i/CORE.RISCV_CORE/U53
0.8446 0.05268 0.002688 0.9 VDD 99.913,133.008 core_region_i/CORE.RISCV_CORE/U54
0.8448 0.0526 0.00256 0.9 VDD 98.563,133.008 core_region_i/CORE.RISCV_CORE/U55
0.8446 0.0526 0.002839 0.9 VDD 98.653,133.584 core_region_i/CORE.RISCV_CORE/U56
0.8444 0.0528 0.002793 0.9 VDD 101.083,132.432 core_region_i/CORE.RISCV_CORE/U57
0.8443 0.05282 0.002914 0.9 VDD 102.523,133.008 core_region_i/CORE.RISCV_CORE/U58
0.8445 0.05274 0.00273 0.9 VDD 100.363,132.432 core_region_i/CORE.RISCV_CORE/U59
0.8465 0.05121 0.002294 0.9 VDD 108.823,126.096 core_region_i/CORE.RISCV_CORE/U60
0.8384 0.05667 0.004907 0.9 VDD 111.028,139.344 core_region_i/CORE.RISCV_CORE/U61
0.8417 0.05544 0.002852 0.9 VDD 98.788,134.160 core_region_i/CORE.RISCV_CORE/U62
0.8475 0.05114 0.001401 0.9 VDD 125.383,128.976 core_region_i/core2axi_i/core2axi_i/CTS_cdb_buf_00306
0.8469 0.05164 0.001512 0.9 VDD 127.453,128.400 core_region_i/core2axi_i/core2axi_i/CTS_cdb_buf_00307
0.8465 0.05214 0.00133 0.9 VDD 128.713,128.400 core_region_i/core2axi_i/core2axi_i/clk_gate_CS_reg/latch
0.8469 0.05124 0.001878 0.9 VDD 124.573,128.400 core_region_i/core2axi_i/core2axi_i/CS_reg[0]
0.8472 0.05126 0.001505 0.9 VDD 124.303,128.976 core_region_i/core2axi_i/core2axi_i/CS_reg[1]
0.8475 0.05062 0.001891 0.9 VDD 124.393,127.824 core_region_i/core2axi_i/core2axi_i/CS_reg[2]
0.8468 0.05128 0.001935 0.9 VDD 122.008,128.400 core_region_i/core2axi_i/core2axi_i/U4
0.847 0.05199 0.001056 0.9 VDD 122.908,130.704 core_region_i/core2axi_i/core2axi_i/U5
0.8469 0.05158 0.001567 0.9 VDD 122.863,129.552 core_region_i/core2axi_i/core2axi_i/U7
0.8468 0.05127 0.001926 0.9 VDD 122.548,128.400 core_region_i/core2axi_i/core2axi_i/U8
0.8471 0.05058 0.002318 0.9 VDD 122.953,126.672 core_region_i/core2axi_i/core2axi_i/U9
0.847 0.05065 0.002373 0.9 VDD 122.098,127.248 core_region_i/core2axi_i/core2axi_i/U11
0.8474 0.05065 0.001936 0.9 VDD 121.963,127.824 core_region_i/core2axi_i/core2axi_i/U12
0.847 0.05066 0.002378 0.9 VDD 122.008,126.672 core_region_i/core2axi_i/core2axi_i/U13
0.8474 0.05064 0.001925 0.9 VDD 122.638,127.824 core_region_i/core2axi_i/core2axi_i/U14
0.8468 0.05127 0.001918 0.9 VDD 122.998,128.400 core_region_i/core2axi_i/core2axi_i/U15
0.8474 0.05065 0.001942 0.9 VDD 121.468,127.824 core_region_i/core2axi_i/core2axi_i/U16
0.8473 0.05162 0.001094 0.9 VDD 122.008,130.128 core_region_i/core2axi_i/core2axi_i/U17
0.8473 0.0516 0.001071 0.9 VDD 122.548,130.128 core_region_i/core2axi_i/core2axi_i/U18
0.8472 0.05127 0.001557 0.9 VDD 123.088,128.976 core_region_i/core2axi_i/core2axi_i/U19
0.847 0.05198 0.001027 0.9 VDD 123.538,130.704 core_region_i/core2axi_i/core2axi_i/U20
0.8474 0.05156 0.001039 0.9 VDD 123.268,130.128 core_region_i/core2axi_i/core2axi_i/U21
0.8475 0.05153 0.00101 0.9 VDD 123.898,130.128 core_region_i/core2axi_i/core2axi_i/U22
0.8469 0.05203 0.001104 0.9 VDD 121.738,130.704 core_region_i/core2axi_i/core2axi_i/U23
0.8469 0.05202 0.001094 0.9 VDD 122.008,130.704 core_region_i/core2axi_i/core2axi_i/U24
0.8471 0.05128 0.001608 0.9 VDD 121.828,128.976 core_region_i/core2axi_i/core2axi_i/U26
0.8474 0.05065 0.001931 0.9 VDD 122.278,127.824 core_region_i/core2axi_i/core2axi_i/U27
0.8471 0.05128 0.001592 0.9 VDD 122.233,128.976 core_region_i/core2axi_i/core2axi_i/U28
0.8468 0.05161 0.001591 0.9 VDD 122.278,129.552 core_region_i/core2axi_i/core2axi_i/U29
0.8474 0.05067 0.001935 0.9 VDD 121.918,126.096 core_region_i/core2axi_i/core2axi_i/U30
0.8471 0.0506 0.002338 0.9 VDD 122.638,126.672 core_region_i/core2axi_i/core2axi_i/U31
0.8475 0.05062 0.001913 0.9 VDD 122.503,126.096 core_region_i/core2axi_i/core2axi_i/U32
0.847 0.05196 0.00101 0.9 VDD 123.898,130.704 core_region_i/core2axi_i/core2axi_i/U33
0.8468 0.05128 0.001942 0.9 VDD 121.468,128.400 core_region_i/core2axi_i/core2axi_i/U34
0.8469 0.05072 0.002415 0.9 VDD 121.423,126.672 core_region_i/core2axi_i/core2axi_i/U35
0.8469 0.05065 0.002409 0.9 VDD 121.513,127.248 core_region_i/core2axi_i/core2axi_i/U36
0.8327 0.06105 0.006295 0.9 VDD 134.383,158.352 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/CTS_cdb_buf_00362
0.8365 0.05898 0.00453 0.9 VDD 131.998,159.504 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FE_OFC504_n27
0.831 0.06182 0.007184 0.9 VDD 136.408,158.352 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/cg_cell/clk_en_reg
0.836 0.05935 0.004692 0.9 VDD 132.988,160.080 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/cg_cell/U2
0.8322 0.06125 0.006519 0.9 VDD 134.878,158.352 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/cg_cell/U3
0.8286 0.0639 0.007459 0.9 VDD 135.373,156.048 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.8291 0.0629 0.007969 0.9 VDD 135.643,157.200 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.8392 0.05762 0.003233 0.9 VDD 128.893,162.960 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/CS_reg[1]
0.8378 0.05872 0.003524 0.9 VDD 130.873,161.232 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/Push_Pointer_CS_reg[0]
0.8387 0.05743 0.003858 0.9 VDD 127.003,162.384 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/CS_reg[0]
0.8324 0.06075 0.006808 0.9 VDD 139.423,153.744 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][34]
0.83 0.06314 0.006839 0.9 VDD 133.753,156.624 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][33]
0.8303 0.06165 0.008064 0.9 VDD 138.343,154.896 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][32]
0.831 0.06207 0.006897 0.9 VDD 133.843,157.200 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][31]
0.8316 0.06172 0.006706 0.9 VDD 136.093,158.928 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][30]
0.8309 0.06073 0.008324 0.9 VDD 139.243,154.320 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][29]
0.834 0.06038 0.00558 0.9 VDD 138.973,161.232 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][28]
0.8339 0.06028 0.005858 0.9 VDD 142.753,161.232 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][27]
0.8265 0.06439 0.009095 0.9 VDD 140.143,156.624 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][26]
0.8328 0.06086 0.006343 0.9 VDD 136.993,160.080 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][25]
0.8278 0.06336 0.008857 0.9 VDD 138.793,157.200 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][24]
0.8338 0.0607 0.005548 0.9 VDD 141.403,162.384 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][23]
0.8274 0.06353 0.009104 0.9 VDD 142.663,158.352 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][22]
0.828 0.06233 0.00963 0.9 VDD 142.753,159.504 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][21]
0.8343 0.06059 0.005141 0.9 VDD 138.433,162.384 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][20]
0.8307 0.0629 0.006349 0.9 VDD 133.303,156.048 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][19]
0.8284 0.06307 0.00856 0.9 VDD 140.413,158.352 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][18]
0.8264 0.06425 0.009323 0.9 VDD 142.033,156.624 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][17]
0.8313 0.06149 0.007235 0.9 VDD 135.913,154.896 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][16]
0.8293 0.06169 0.00896 0.9 VDD 141.943,154.896 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][15]
0.8336 0.05935 0.007066 0.9 VDD 141.583,153.168 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][14]
0.8337 0.05944 0.006861 0.9 VDD 139.603,152.592 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][13]
0.8272 0.0626 0.01019 0.9 VDD 138.613,150.288 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][12]
0.8348 0.05953 0.005697 0.9 VDD 133.573,152.016 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][11]
0.8317 0.06071 0.007628 0.9 VDD 138.073,148.560 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][10]
0.8328 0.06024 0.006969 0.9 VDD 136.003,148.560 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][9]
0.8332 0.06009 0.006725 0.9 VDD 135.463,147.984 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][8]
0.8325 0.06066 0.006816 0.9 VDD 133.303,150.288 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][7]
0.8348 0.05935 0.005827 0.9 VDD 133.213,148.560 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][6]
0.8309 0.06114 0.00794 0.9 VDD 139.243,149.136 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][5]
0.8337 0.05944 0.006824 0.9 VDD 139.513,153.168 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][34]
0.8309 0.06148 0.007578 0.9 VDD 135.823,155.472 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][33]
0.8277 0.06429 0.007982 0.9 VDD 137.713,156.048 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][32]
0.8315 0.06229 0.006252 0.9 VDD 134.293,157.776 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][31]
0.8297 0.06305 0.007203 0.9 VDD 136.453,157.776 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][30]
0.8273 0.0644 0.008279 0.9 VDD 139.603,156.048 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][29]
0.8333 0.06028 0.006371 0.9 VDD 137.083,160.656 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][28]
0.8324 0.06038 0.0072 0.9 VDD 140.683,160.656 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][27]
0.8287 0.06334 0.007963 0.9 VDD 138.523,157.776 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][26]
0.8317 0.06147 0.006834 0.9 VDD 138.883,160.080 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][25]
0.8269 0.06434 0.008734 0.9 VDD 138.253,156.624 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][24]
0.8335 0.0607 0.005788 0.9 VDD 141.133,161.808 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][23]
0.8291 0.06201 0.008934 0.9 VDD 140.863,159.504 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][22]
0.8308 0.06201 0.007227 0.9 VDD 140.863,160.080 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][21]
0.8341 0.06053 0.005391 0.9 VDD 137.713,161.808 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][20]
0.8328 0.06093 0.006296 0.9 VDD 133.213,155.472 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][19]
0.8284 0.063 0.008631 0.9 VDD 140.143,158.928 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][18]
0.8277 0.06345 0.008893 0.9 VDD 141.673,157.776 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][17]
0.8277 0.06409 0.008206 0.9 VDD 136.363,156.624 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][16]
0.8272 0.06431 0.008475 0.9 VDD 141.493,156.048 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][15]
0.8321 0.06086 0.007071 0.9 VDD 141.673,153.744 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][14]
0.8328 0.06031 0.006843 0.9 VDD 139.333,152.016 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][13]
0.8307 0.0629 0.006392 0.9 VDD 139.603,150.864 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][12]
0.8356 0.05878 0.005594 0.9 VDD 133.303,152.592 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][11]
0.8294 0.06088 0.00968 0.9 VDD 137.713,149.712 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][10]
0.831 0.06046 0.008513 0.9 VDD 135.823,149.712 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][9]
0.833 0.06031 0.006702 0.9 VDD 135.283,149.136 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][8]
0.8343 0.06062 0.005031 0.9 VDD 133.213,150.864 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][7]
0.8347 0.05959 0.005742 0.9 VDD 133.033,149.136 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][6]
0.8281 0.06119 0.01074 0.9 VDD 139.693,149.712 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][5]
0.8354 0.06012 0.004467 0.9 VDD 134.878,162.384 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/Pop_Pointer_CS_reg[0]
0.8294 0.06179 0.008847 0.9 VDD 136.363,150.288 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U12
0.8312 0.06113 0.007666 0.9 VDD 134.563,150.288 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U13
0.8349 0.05977 0.005369 0.9 VDD 134.743,151.440 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U14
0.8326 0.06169 0.005662 0.9 VDD 136.093,150.864 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U16
0.8302 0.06322 0.006587 0.9 VDD 140.863,150.864 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U17
0.826 0.06304 0.01095 0.9 VDD 140.143,150.288 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U18
0.8317 0.06126 0.007026 0.9 VDD 134.563,155.472 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U19
0.8306 0.06157 0.007848 0.9 VDD 137.083,155.472 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U20
0.8275 0.06329 0.009167 0.9 VDD 141.493,158.928 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U21
0.8298 0.06164 0.008554 0.9 VDD 143.113,155.472 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U22
0.8272 0.06345 0.009313 0.9 VDD 141.943,157.200 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U23
0.83 0.06085 0.009106 0.9 VDD 142.753,154.320 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U24
0.8337 0.05938 0.006884 0.9 VDD 140.953,152.592 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U25
0.8327 0.06038 0.006883 0.9 VDD 140.863,152.016 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U26
0.8355 0.05893 0.00553 0.9 VDD 134.113,153.168 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U27
0.8387 0.05791 0.003396 0.9 VDD 131.503,162.960 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U29
0.8381 0.05806 0.003832 0.9 VDD 132.808,162.960 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U30
0.8362 0.05965 0.0042 0.9 VDD 133.078,161.808 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U32
0.836 0.0596 0.004393 0.9 VDD 133.708,161.232 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U33
0.8389 0.05712 0.003951 0.9 VDD 126.598,162.960 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U34
0.8388 0.05678 0.004384 0.9 VDD 125.788,160.656 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U35
0.839 0.05787 0.003146 0.9 VDD 128.848,161.232 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U36
0.8386 0.05806 0.00338 0.9 VDD 129.298,160.656 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U37
0.8358 0.05942 0.004755 0.9 VDD 133.123,160.656 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U38
0.8394 0.05723 0.003384 0.9 VDD 127.318,161.232 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U39
0.839 0.05737 0.003605 0.9 VDD 127.768,162.960 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U40
0.8387 0.05811 0.003175 0.9 VDD 128.668,161.808 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U41
0.8399 0.05764 0.002456 0.9 VDD 129.118,163.536 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U42
0.8388 0.05738 0.003844 0.9 VDD 127.678,160.656 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U43
0.839 0.0576 0.00337 0.9 VDD 127.408,161.808 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U44
0.8357 0.05932 0.00501 0.9 VDD 132.898,159.504 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U45
0.8354 0.06003 0.004554 0.9 VDD 132.043,158.928 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U47
0.8369 0.05899 0.004103 0.9 VDD 131.728,160.656 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U48
0.8379 0.05859 0.003556 0.9 VDD 130.558,160.656 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U49
0.8361 0.05981 0.00411 0.9 VDD 133.708,162.384 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U50
0.8377 0.05818 0.004152 0.9 VDD 133.843,162.960 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U51
0.83 0.06168 0.008356 0.9 VDD 140.323,155.472 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U52
0.8274 0.06343 0.009173 0.9 VDD 140.773,157.200 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U53
0.8275 0.0634 0.00908 0.9 VDD 140.053,157.200 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U54
0.8286 0.06377 0.007648 0.9 VDD 135.103,156.624 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U55
0.8304 0.06082 0.008729 0.9 VDD 140.953,154.320 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U56
0.8304 0.06162 0.007996 0.9 VDD 137.803,155.472 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U57
0.8269 0.06353 0.009597 0.9 VDD 142.663,158.928 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U58
0.8302 0.06234 0.007425 0.9 VDD 142.843,160.080 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U59
0.8337 0.06059 0.005686 0.9 VDD 143.023,162.384 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U60
0.8318 0.06144 0.006736 0.9 VDD 135.373,158.352 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U61
0.8306 0.06212 0.00731 0.9 VDD 137.353,158.928 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U62
0.8328 0.06038 0.006853 0.9 VDD 138.973,160.656 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U63
0.8337 0.06065 0.005668 0.9 VDD 139.873,161.808 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U64
0.8297 0.06246 0.007824 0.9 VDD 138.433,158.928 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U65
0.8335 0.0606 0.005857 0.9 VDD 142.933,161.808 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U66
0.8378 0.05786 0.004326 0.9 VDD 132.853,138.768 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/CTS_cdb_buf_00361
0.842 0.05501 0.003006 0.9 VDD 128.308,138.192 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FE_OFC476_n59
0.8401 0.05582 0.004118 0.9 VDD 134.698,139.920 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/cg_cell/clk_en_reg
0.8409 0.05593 0.00317 0.9 VDD 130.738,138.192 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/cg_cell/U2
0.8406 0.05567 0.00372 0.9 VDD 133.168,139.920 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/cg_cell/U3
0.838 0.05727 0.004687 0.9 VDD 134.293,137.616 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.8364 0.0585 0.005064 0.9 VDD 134.293,138.768 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.8422 0.05414 0.003622 0.9 VDD 127.003,137.040 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/CS_reg[1]
0.8416 0.05511 0.003241 0.9 VDD 127.183,138.768 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/Push_Pointer_CS_reg[0]
0.8419 0.05451 0.003622 0.9 VDD 127.003,137.616 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/CS_reg[0]
0.8351 0.05898 0.005869 0.9 VDD 139.333,138.768 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][34]
0.8362 0.05823 0.00553 0.9 VDD 135.823,145.104 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][33]
0.8323 0.06046 0.007261 0.9 VDD 138.973,146.832 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][32]
0.8371 0.05741 0.005483 0.9 VDD 136.273,138.192 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][31]
0.8354 0.05891 0.005668 0.9 VDD 137.443,138.768 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][30]
0.8357 0.0585 0.005774 0.9 VDD 139.423,143.952 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][29]
0.8362 0.05887 0.004937 0.9 VDD 141.223,139.344 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][28]
0.8329 0.05939 0.007674 0.9 VDD 141.133,146.256 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][27]
0.8352 0.05849 0.00634 0.9 VDD 139.783,143.376 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][26]
0.8355 0.05849 0.006016 0.9 VDD 138.883,145.104 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][25]
0.8357 0.05844 0.005837 0.9 VDD 136.453,143.376 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][24]
0.8352 0.05885 0.005972 0.9 VDD 141.403,138.768 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][23]
0.8355 0.0585 0.00596 0.9 VDD 143.473,138.768 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][22]
0.837 0.05705 0.00596 0.9 VDD 143.473,138.192 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][21]
0.8362 0.05898 0.004833 0.9 VDD 139.063,139.344 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][20]
0.8376 0.05728 0.005087 0.9 VDD 134.383,138.192 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][19]
0.8357 0.05804 0.006262 0.9 VDD 143.203,142.224 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][18]
0.8353 0.05819 0.006472 0.9 VDD 143.023,143.376 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][17]
0.8361 0.05844 0.005413 0.9 VDD 136.453,143.952 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][16]
0.8355 0.05829 0.006191 0.9 VDD 143.113,145.104 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][15]
0.8359 0.05828 0.005834 0.9 VDD 143.203,144.528 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][14]
0.8342 0.05909 0.006665 0.9 VDD 136.543,146.256 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][13]
0.8371 0.05777 0.005089 0.9 VDD 135.463,142.224 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][12]
0.839 0.05699 0.00398 0.9 VDD 132.043,142.224 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][11]
0.8381 0.05689 0.005014 0.9 VDD 135.193,141.648 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][10]
0.8377 0.05763 0.004667 0.9 VDD 132.493,145.104 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][9]
0.8369 0.05837 0.004751 0.9 VDD 132.763,145.680 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][8]
0.838 0.05755 0.004448 0.9 VDD 132.043,143.376 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][7]
0.838 0.05761 0.004415 0.9 VDD 132.403,144.528 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][6]
0.8352 0.0591 0.005692 0.9 VDD 136.633,145.680 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][5]
0.836 0.05814 0.005883 0.9 VDD 139.333,142.224 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][34]
0.8334 0.06001 0.006638 0.9 VDD 136.453,146.832 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][33]
0.8315 0.06043 0.00805 0.9 VDD 138.793,147.408 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][32]
0.8367 0.05881 0.004457 0.9 VDD 136.363,139.344 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][31]
0.8395 0.05604 0.004445 0.9 VDD 137.713,140.496 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][30]
0.8353 0.05848 0.006198 0.9 VDD 140.953,145.104 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][29]
0.8392 0.05597 0.004815 0.9 VDD 140.953,140.496 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][28]
0.8344 0.05939 0.006217 0.9 VDD 141.493,145.680 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][27]
0.8362 0.05767 0.006127 0.9 VDD 141.313,141.648 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][26]
0.8357 0.05851 0.005817 0.9 VDD 140.053,144.528 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][25]
0.8358 0.05809 0.006154 0.9 VDD 138.253,142.800 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][24]
0.8375 0.05766 0.004831 0.9 VDD 141.223,141.072 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][23]
0.8365 0.05854 0.004919 0.9 VDD 143.293,139.344 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][22]
0.8375 0.05766 0.004848 0.9 VDD 143.293,141.072 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][21]
0.8392 0.05606 0.00476 0.9 VDD 138.343,139.920 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][20]
0.8374 0.05852 0.004049 0.9 VDD 134.383,139.344 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][19]
0.8361 0.05766 0.006266 0.9 VDD 143.383,141.648 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][18]
0.8354 0.05814 0.006442 0.9 VDD 141.223,142.800 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][17]
0.8363 0.05832 0.005428 0.9 VDD 136.543,144.528 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][16]
0.8327 0.05931 0.00796 0.9 VDD 143.203,146.256 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][15]
0.8359 0.05822 0.005853 0.9 VDD 142.753,143.952 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][14]
0.831 0.06087 0.008109 0.9 VDD 138.973,147.984 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][13]
0.8371 0.05731 0.005617 0.9 VDD 137.803,141.648 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][12]
0.8377 0.05735 0.004969 0.9 VDD 133.393,142.800 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][11]
0.8364 0.05787 0.005755 0.9 VDD 136.093,142.800 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][10]
0.8349 0.0593 0.005756 0.9 VDD 133.933,146.832 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][9]
0.8356 0.05865 0.005792 0.9 VDD 134.023,146.256 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][8]
0.8368 0.05804 0.00515 0.9 VDD 133.933,143.376 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][7]
0.8371 0.05806 0.004866 0.9 VDD 134.023,143.952 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][6]
0.8327 0.06005 0.00723 0.9 VDD 136.633,147.408 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][5]
0.8415 0.05519 0.003334 0.9 VDD 128.893,140.496 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/Pop_Pointer_CS_reg[0]
0.84 0.05642 0.003596 0.9 VDD 132.988,141.072 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U3
0.8416 0.0554 0.003022 0.9 VDD 130.738,139.920 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U12
0.8427 0.05448 0.002844 0.9 VDD 128.038,136.464 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U13
0.837 0.05791 0.005076 0.9 VDD 134.023,145.104 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U14
0.8358 0.05837 0.005785 0.9 VDD 137.263,145.104 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U15
0.8386 0.05714 0.004275 0.9 VDD 136.723,141.072 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U17
0.837 0.05761 0.005353 0.9 VDD 134.653,142.800 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U18
0.8359 0.05879 0.005282 0.9 VDD 134.833,145.680 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U19
0.8369 0.05804 0.00503 0.9 VDD 134.743,144.528 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U21
0.8359 0.05788 0.006224 0.9 VDD 144.733,142.224 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U22
0.8401 0.05588 0.004051 0.9 VDD 135.463,140.496 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U23
0.8336 0.05923 0.007152 0.9 VDD 138.523,146.256 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U24
0.8357 0.05791 0.006422 0.9 VDD 144.463,143.376 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U25
0.8365 0.05785 0.005693 0.9 VDD 144.733,143.952 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U26
0.8359 0.05848 0.005625 0.9 VDD 138.163,143.952 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U27
0.8382 0.05734 0.004488 0.9 VDD 138.073,141.072 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U28
0.8359 0.05801 0.006084 0.9 VDD 144.643,145.104 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U29
0.8403 0.05582 0.003921 0.9 VDD 134.743,140.496 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U30
0.8418 0.05533 0.002886 0.9 VDD 130.603,137.040 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U32
0.8394 0.05654 0.004056 0.9 VDD 132.358,138.192 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U33
0.8386 0.05749 0.003909 0.9 VDD 132.088,138.768 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U35
0.8389 0.05762 0.003488 0.9 VDD 132.358,139.344 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U36
0.8427 0.05436 0.002953 0.9 VDD 127.678,136.464 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U37
0.8427 0.05427 0.003034 0.9 VDD 127.408,136.464 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U38
0.8419 0.05507 0.003066 0.9 VDD 128.353,139.920 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U39
0.8424 0.05502 0.00259 0.9 VDD 129.658,137.040 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U40
0.8419 0.05515 0.002976 0.9 VDD 128.668,137.616 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U41
0.8419 0.05521 0.002892 0.9 VDD 128.848,138.192 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U42
0.8409 0.05634 0.002794 0.9 VDD 129.703,139.344 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U43
0.8407 0.05649 0.002774 0.9 VDD 130.018,138.768 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U44
0.8412 0.05583 0.003003 0.9 VDD 128.668,139.344 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U45
0.8423 0.0546 0.003081 0.9 VDD 128.398,137.040 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U46
0.8424 0.05484 0.002801 0.9 VDD 129.118,137.040 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U47
0.8419 0.05542 0.002695 0.9 VDD 129.388,137.616 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U48
0.8426 0.05499 0.002379 0.9 VDD 129.568,136.464 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U49
0.8427 0.05469 0.002653 0.9 VDD 128.668,136.464 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U50
0.8395 0.05565 0.004805 0.9 VDD 144.283,140.496 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U51
0.8394 0.0557 0.004885 0.9 VDD 143.833,139.920 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U52
0.8393 0.05602 0.004635 0.9 VDD 139.333,140.496 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U53
0.8405 0.0562 0.003305 0.9 VDD 131.458,137.616 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U54
0.8402 0.05597 0.003856 0.9 VDD 132.583,137.040 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U55
0.8349 0.0592 0.005915 0.9 VDD 138.163,145.680 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U56
0.8379 0.05748 0.004646 0.9 VDD 139.423,141.072 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U57
0.8358 0.05837 0.005834 0.9 VDD 141.133,143.952 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U58
0.8354 0.05848 0.006122 0.9 VDD 138.073,143.376 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U59
0.8346 0.05926 0.006148 0.9 VDD 143.743,145.680 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U60
0.8352 0.05835 0.006446 0.9 VDD 141.403,143.376 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U61
0.8357 0.05842 0.005841 0.9 VDD 141.673,144.528 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U62
0.8346 0.05931 0.006097 0.9 VDD 139.783,145.680 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U63
0.8391 0.05594 0.004937 0.9 VDD 141.223,139.920 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U64
0.8398 0.05595 0.004212 0.9 VDD 136.363,140.496 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U65
0.8391 0.056 0.004883 0.9 VDD 140.053,139.920 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U66
0.8393 0.05582 0.004927 0.9 VDD 142.573,139.920 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U67
0.8446 0.04951 0.005923 0.9 VDD 123.853,115.152 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/CTS_cdb_buf_00360
0.8469 0.0497 0.003445 0.9 VDD 123.808,123.216 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FE_OFC483_n27
0.8458 0.04874 0.005467 0.9 VDD 125.878,115.152 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/cg_cell/clk_en_reg
0.8471 0.04965 0.003269 0.9 VDD 124.978,123.216 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/cg_cell/U2
0.8449 0.04933 0.005819 0.9 VDD 124.348,115.152 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/cg_cell/U3
0.842 0.05072 0.007321 0.9 VDD 122.863,117.456 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.8438 0.04989 0.006348 0.9 VDD 124.033,116.304 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.8473 0.05045 0.002229 0.9 VDD 124.303,126.672 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/CS_reg[1]
0.8463 0.05022 0.003479 0.9 VDD 123.583,123.792 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/Push_Pointer_CS_reg[0]
0.8464 0.05021 0.003371 0.9 VDD 123.763,124.368 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/CS_reg[0]
0.8449 0.04844 0.006682 0.9 VDD 121.603,111.696 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][32]
0.8438 0.05009 0.006086 0.9 VDD 122.953,115.728 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][31]
0.8466 0.04727 0.006177 0.9 VDD 118.723,106.512 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][30]
0.8424 0.05107 0.006578 0.9 VDD 117.733,115.152 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][29]
0.8436 0.04975 0.006682 0.9 VDD 121.603,112.272 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][28]
0.8471 0.04697 0.005916 0.9 VDD 122.953,106.512 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][27]
0.845 0.04817 0.006793 0.9 VDD 117.553,107.664 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][26]
0.8455 0.04753 0.006996 0.9 VDD 122.863,108.240 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][25]
0.8413 0.05059 0.008128 0.9 VDD 120.883,114.000 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][24]
0.8443 0.05063 0.005079 0.9 VDD 118.183,118.608 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][23]
0.8428 0.05 0.007249 0.9 VDD 123.043,118.032 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][22]
0.8421 0.0513 0.006639 0.9 VDD 118.003,116.880 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][21]
0.8418 0.05063 0.00761 0.9 VDD 118.093,118.032 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][20]
0.8427 0.0498 0.00748 0.9 VDD 122.953,113.424 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][19]
0.8414 0.05104 0.007542 0.9 VDD 121.153,117.456 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][18]
0.8445 0.04866 0.006876 0.9 VDD 118.543,111.696 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][17]
0.8475 0.04636 0.006168 0.9 VDD 120.433,105.936 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][16]
0.8449 0.0503 0.004814 0.9 VDD 121.333,119.760 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][15]
0.8415 0.05053 0.007997 0.9 VDD 121.063,113.424 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][14]
0.8423 0.05111 0.006628 0.9 VDD 120.613,116.880 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][13]
0.845 0.04997 0.005025 0.9 VDD 119.173,120.336 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][12]
0.8447 0.04871 0.006576 0.9 VDD 116.563,110.544 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][11]
0.8397 0.05166 0.008649 0.9 VDD 116.653,113.424 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][10]
0.8448 0.04858 0.006569 0.9 VDD 116.383,111.120 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][9]
0.8453 0.04871 0.005948 0.9 VDD 116.563,109.968 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][8]
0.8406 0.05108 0.008341 0.9 VDD 119.173,113.424 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][7]
0.8395 0.05161 0.008912 0.9 VDD 116.923,114.000 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][6]
0.8459 0.0481 0.006022 0.9 VDD 123.043,109.968 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][5]
0.8454 0.04845 0.00617 0.9 VDD 121.063,109.968 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][4]
0.8475 0.04638 0.00616 0.9 VDD 118.363,105.936 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][3]
0.8432 0.04886 0.007932 0.9 VDD 117.643,108.816 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][2]
0.8488 0.04622 0.004951 0.9 VDD 122.683,105.360 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][1]
0.8454 0.0484 0.006172 0.9 VDD 120.973,109.392 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][32]
0.8426 0.0499 0.007543 0.9 VDD 122.683,114.576 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][31]
0.8461 0.04724 0.006686 0.9 VDD 120.703,107.088 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][30]
0.8405 0.0509 0.008611 0.9 VDD 118.723,114.576 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][29]
0.8455 0.04819 0.006338 0.9 VDD 123.493,111.696 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][28]
0.846 0.04753 0.006419 0.9 VDD 122.863,107.664 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][27]
0.846 0.04722 0.006783 0.9 VDD 117.283,107.088 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][26]
0.845 0.04802 0.006996 0.9 VDD 122.863,108.816 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][25]
0.8414 0.05043 0.008153 0.9 VDD 120.793,114.576 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][24]
0.8444 0.05053 0.005025 0.9 VDD 119.173,119.760 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][23]
0.8427 0.05077 0.006501 0.9 VDD 122.683,116.880 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][22]
0.8428 0.05059 0.006572 0.9 VDD 118.003,115.728 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][21]
0.8411 0.0513 0.00761 0.9 VDD 118.093,117.456 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][20]
0.8435 0.04917 0.007328 0.9 VDD 123.403,112.848 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][19]
0.8421 0.05031 0.007542 0.9 VDD 121.153,118.032 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][18]
0.8448 0.04866 0.00655 0.9 VDD 118.543,111.120 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][17]
0.8466 0.04723 0.006148 0.9 VDD 120.793,106.512 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][16]
0.8448 0.05029 0.004884 0.9 VDD 121.423,119.184 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][15]
0.8423 0.04978 0.007891 0.9 VDD 121.513,112.848 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][14]
0.8433 0.05037 0.006353 0.9 VDD 120.883,115.728 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][13]
0.8443 0.0506 0.005082 0.9 VDD 117.733,119.184 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][12]
0.8448 0.04865 0.006545 0.9 VDD 118.633,110.544 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][11]
0.8406 0.0507 0.008662 0.9 VDD 116.473,112.848 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][10]
0.8446 0.0486 0.006831 0.9 VDD 116.563,111.696 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][9]
0.8451 0.0488 0.00609 0.9 VDD 118.273,109.392 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][8]
0.8429 0.05021 0.006847 0.9 VDD 119.533,112.272 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][7]
0.8399 0.05118 0.008922 0.9 VDD 116.833,114.576 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][6]
0.8461 0.04791 0.005988 0.9 VDD 123.313,109.392 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][5]
0.8454 0.0484 0.006212 0.9 VDD 121.423,110.544 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][4]
0.8452 0.04801 0.006759 0.9 VDD 119.623,107.664 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][3]
0.844 0.04815 0.007888 0.9 VDD 118.003,108.240 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][2]
0.8466 0.047 0.006434 0.9 VDD 122.773,107.088 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][1]
0.8458 0.04968 0.004546 0.9 VDD 123.133,120.336 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][0]
0.8455 0.04986 0.004628 0.9 VDD 123.673,118.608 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][0]
0.8465 0.05012 0.003371 0.9 VDD 123.403,122.064 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/Pop_Pointer_CS_reg[0]
0.8468 0.04971 0.003485 0.9 VDD 123.448,123.216 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U11
0.8483 0.04988 0.001794 0.9 VDD 125.203,125.520 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U12
0.847 0.04997 0.003052 0.9 VDD 125.518,124.368 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U13
0.8468 0.04987 0.003315 0.9 VDD 124.438,121.488 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U14
0.8473 0.04963 0.003107 0.9 VDD 125.338,122.640 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U16
0.8472 0.04965 0.003107 0.9 VDD 125.338,122.064 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U17
0.8474 0.04659 0.006013 0.9 VDD 124.663,107.088 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U22
0.8436 0.04867 0.007684 0.9 VDD 119.173,108.816 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U23
0.8446 0.04791 0.007471 0.9 VDD 120.343,108.240 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U24
0.8458 0.04828 0.00596 0.9 VDD 122.863,111.120 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U25
0.8452 0.04914 0.005706 0.9 VDD 124.843,115.152 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U26
0.8449 0.04778 0.007304 0.9 VDD 121.243,108.240 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U27
0.8428 0.05074 0.006465 0.9 VDD 119.443,115.152 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U28
0.8461 0.04813 0.005783 0.9 VDD 123.853,111.120 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U29
0.8469 0.04709 0.006034 0.9 VDD 124.573,107.664 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U30
0.8443 0.04804 0.007668 0.9 VDD 119.263,108.240 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U31
0.8464 0.04712 0.006522 0.9 VDD 124.483,108.240 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U32
0.8435 0.04948 0.007069 0.9 VDD 123.943,114.576 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U33
0.842 0.05045 0.007576 0.9 VDD 119.893,118.032 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U34
0.8413 0.05117 0.007576 0.9 VDD 119.893,117.456 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U35
0.8447 0.04939 0.005933 0.9 VDD 125.113,116.304 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U36
0.8436 0.04969 0.006679 0.9 VDD 124.303,118.032 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U37
0.8456 0.04775 0.0066 0.9 VDD 121.423,107.664 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U38
0.8465 0.0477 0.005749 0.9 VDD 124.663,109.968 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U39
0.8446 0.04907 0.006296 0.9 VDD 123.673,112.272 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U40
0.8451 0.04854 0.006367 0.9 VDD 120.163,111.120 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U41
0.843 0.05035 0.006607 0.9 VDD 120.973,116.304 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U42
0.8434 0.04995 0.006637 0.9 VDD 124.393,117.456 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U43
0.8429 0.05047 0.006635 0.9 VDD 119.623,116.304 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U44
0.844 0.04912 0.006863 0.9 VDD 124.483,114.000 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U45
0.8413 0.05033 0.008387 0.9 VDD 118.813,112.848 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U46
0.8404 0.05108 0.008513 0.9 VDD 119.173,114.000 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U47
0.845 0.04855 0.006399 0.9 VDD 119.893,110.544 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U48
0.8453 0.04856 0.006139 0.9 VDD 119.803,109.968 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U49
0.8446 0.05046 0.004984 0.9 VDD 119.803,118.608 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U50
0.8417 0.05013 0.008211 0.9 VDD 119.893,112.848 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U51
0.8411 0.05045 0.008476 0.9 VDD 118.093,112.848 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U52
0.8462 0.04797 0.005832 0.9 VDD 123.583,110.544 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U53
0.8472 0.04951 0.00331 0.9 VDD 124.483,120.912 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U54
0.8482 0.04993 0.001827 0.9 VDD 124.528,125.520 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U55
0.848 0.05005 0.001901 0.9 VDD 122.818,125.520 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U56
0.8468 0.04995 0.003265 0.9 VDD 124.348,124.944 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U57
0.8481 0.05 0.00187 0.9 VDD 123.538,125.520 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U58
0.8469 0.04973 0.00338 0.9 VDD 123.043,122.640 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U59
0.8476 0.05055 0.001882 0.9 VDD 123.268,126.096 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U60
0.8478 0.05042 0.001831 0.9 VDD 124.438,126.096 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U61
0.8482 0.04997 0.001851 0.9 VDD 123.988,125.520 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U62
0.8477 0.05048 0.001855 0.9 VDD 123.898,126.096 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U63
0.8466 0.04999 0.003374 0.9 VDD 123.718,124.944 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U64
0.8465 0.05004 0.00343 0.9 VDD 122.998,124.944 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U65
0.847 0.0497 0.003335 0.9 VDD 123.673,122.640 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U67
0.847 0.04968 0.00328 0.9 VDD 124.078,122.640 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U68
0.8468 0.04973 0.003514 0.9 VDD 122.818,123.216 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U69
0.8484 0.04984 0.00177 0.9 VDD 125.698,125.520 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U70
0.8481 0.05011 0.001749 0.9 VDD 126.103,126.096 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U71
0.8503 0.04126 0.008445 0.9 VDD 117.463,86.928 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/CTS_cdb_buf_00359
0.8515 0.04059 0.007917 0.9 VDD 119.488,86.928 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/cg_cell/clk_en_reg
0.8553 0.03967 0.005032 0.9 VDD 120.388,91.536 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/cg_cell/U2
0.8506 0.04111 0.008322 0.9 VDD 117.958,86.928 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/cg_cell/U3
0.8504 0.04072 0.008898 0.9 VDD 118.993,85.776 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.8498 0.04157 0.008655 0.9 VDD 116.023,86.928 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.8553 0.03972 0.004993 0.9 VDD 121.513,91.536 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/CS_reg[1]
0.855 0.03989 0.005072 0.9 VDD 119.173,90.960 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/Push_Pointer_CS_reg[0]
0.8564 0.03969 0.003864 0.9 VDD 121.873,92.112 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/CS_reg[0]
0.855 0.03908 0.005914 0.9 VDD 118.993,89.232 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][34]
0.854 0.03963 0.006388 0.9 VDD 111.883,84.048 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][33]
0.8541 0.04029 0.00559 0.9 VDD 111.703,88.656 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][32]
0.8543 0.03917 0.00653 0.9 VDD 112.963,84.624 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][31]
0.8537 0.03844 0.007888 0.9 VDD 119.533,82.896 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][30]
0.8529 0.03889 0.00819 0.9 VDD 115.483,82.896 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][29]
0.8559 0.03746 0.006672 0.9 VDD 118.453,81.168 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][28]
0.8521 0.03972 0.00819 0.9 VDD 115.483,83.472 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][27]
0.8544 0.03884 0.006708 0.9 VDD 119.623,84.624 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][26]
0.8548 0.03921 0.005963 0.9 VDD 114.853,89.232 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][25]
0.8551 0.0391 0.005772 0.9 VDD 112.783,89.232 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][24]
0.8501 0.04098 0.008912 0.9 VDD 116.833,85.776 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][23]
0.8565 0.03921 0.004307 0.9 VDD 116.473,89.808 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][22]
0.8502 0.04103 0.008756 0.9 VDD 114.943,85.776 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][21]
0.8539 0.04013 0.005992 0.9 VDD 116.923,88.656 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][20]
0.8521 0.03919 0.00872 0.9 VDD 114.673,85.200 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][19]
0.8538 0.03945 0.006753 0.9 VDD 118.273,84.048 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][18]
0.8553 0.03884 0.005891 0.9 VDD 111.793,82.320 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][17]
0.8572 0.03723 0.005523 0.9 VDD 108.193,81.168 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][16]
0.8539 0.03789 0.008247 0.9 VDD 108.193,80.016 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][15]
0.8552 0.03814 0.006626 0.9 VDD 107.113,82.896 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][14]
0.8547 0.0389 0.006388 0.9 VDD 112.873,80.592 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][13]
0.855 0.03919 0.00578 0.9 VDD 108.643,84.048 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][12]
0.8564 0.03762 0.005968 0.9 VDD 112.693,81.744 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][11]
0.8524 0.03887 0.008766 0.9 VDD 119.443,85.200 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][10]
0.8548 0.03989 0.005312 0.9 VDD 108.283,88.080 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][9]
0.8525 0.04061 0.006912 0.9 VDD 108.553,86.928 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][8]
0.8535 0.0393 0.007248 0.9 VDD 109.273,83.472 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][7]
0.8507 0.04089 0.008418 0.9 VDD 113.053,85.776 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][6]
0.8528 0.04011 0.00713 0.9 VDD 108.553,85.776 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][5]
0.8542 0.03868 0.00713 0.9 VDD 108.553,85.200 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][4]
0.8541 0.04018 0.005731 0.9 VDD 110.443,88.080 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][3]
0.8543 0.03977 0.005914 0.9 VDD 118.993,88.656 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][34]
0.8523 0.0397 0.007982 0.9 VDD 112.873,83.472 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][33]
0.8509 0.0412 0.007908 0.9 VDD 111.883,86.928 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][32]
0.8526 0.03913 0.008246 0.9 VDD 112.333,85.200 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][31]
0.8529 0.03922 0.007904 0.9 VDD 119.443,83.472 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][30]
0.8551 0.03876 0.006091 0.9 VDD 117.553,82.320 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][29]
0.8531 0.03876 0.008143 0.9 VDD 117.553,82.896 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][28]
0.8536 0.03974 0.006683 0.9 VDD 114.943,84.048 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][27]
0.8523 0.03955 0.008143 0.9 VDD 117.553,83.472 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][26]
0.8536 0.04034 0.006069 0.9 VDD 114.133,88.080 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][25]
0.8538 0.04035 0.005899 0.9 VDD 113.863,88.656 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][24]
0.8506 0.04094 0.008465 0.9 VDD 117.373,86.352 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][23]
0.8524 0.04144 0.006152 0.9 VDD 116.743,87.504 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][22]
0.8504 0.04103 0.008545 0.9 VDD 115.213,86.352 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][21]
0.8537 0.04014 0.00615 0.9 VDD 116.833,88.080 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][20]
0.852 0.03907 0.008931 0.9 VDD 117.463,85.200 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][19]
0.8543 0.03905 0.006662 0.9 VDD 120.163,84.048 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][18]
0.8531 0.0389 0.00797 0.9 VDD 112.783,82.896 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][17]
0.8577 0.03709 0.005221 0.9 VDD 107.293,81.744 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][16]
0.8535 0.03856 0.007953 0.9 VDD 107.473,79.440 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][15]
0.8567 0.0381 0.005146 0.9 VDD 106.933,82.320 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][14]
0.8519 0.03868 0.009469 0.9 VDD 111.613,80.016 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][13]
0.8545 0.03883 0.006626 0.9 VDD 107.113,83.472 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][12]
0.8562 0.03758 0.006221 0.9 VDD 111.703,81.168 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][11]
0.8532 0.04084 0.006006 0.9 VDD 118.813,87.504 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][10]
0.8547 0.04024 0.005019 0.9 VDD 107.113,87.504 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][9]
0.8558 0.03967 0.00455 0.9 VDD 107.113,88.656 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][8]
0.8537 0.03874 0.007607 0.9 VDD 110.803,82.896 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][7]
0.8514 0.04074 0.007908 0.9 VDD 111.883,86.352 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][6]
0.8537 0.03983 0.006499 0.9 VDD 107.383,86.352 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][5]
0.8561 0.03844 0.005427 0.9 VDD 107.203,84.624 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][4]
0.8533 0.04095 0.005705 0.9 VDD 110.263,87.504 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][3]
0.8556 0.03991 0.004486 0.9 VDD 118.903,90.384 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/Pop_Pointer_CS_reg[0]
0.8561 0.03908 0.004768 0.9 VDD 123.088,90.960 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U10
0.855 0.03938 0.005672 0.9 VDD 120.703,88.656 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U12
0.8555 0.03889 0.005653 0.9 VDD 120.838,89.232 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U13
0.8553 0.03895 0.005736 0.9 VDD 120.253,89.232 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U14
0.8556 0.03884 0.005588 0.9 VDD 121.288,89.232 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U15
0.8561 0.03951 0.004395 0.9 VDD 121.018,90.384 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U17
0.856 0.03961 0.004417 0.9 VDD 120.523,90.384 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U18
0.856 0.03918 0.004833 0.9 VDD 122.638,90.960 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U19
0.8566 0.03895 0.004429 0.9 VDD 120.253,89.808 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U21
0.857 0.03866 0.004308 0.9 VDD 122.818,89.808 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U22
0.8564 0.03926 0.004337 0.9 VDD 122.233,90.384 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U23
0.8556 0.03955 0.00482 0.9 VDD 122.728,91.536 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U24
0.8557 0.03937 0.004967 0.9 VDD 121.693,90.960 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U25
0.8558 0.03875 0.00547 0.9 VDD 122.098,89.232 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U26
0.8569 0.03878 0.004357 0.9 VDD 121.828,89.808 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U27
0.8558 0.03929 0.00491 0.9 VDD 122.098,90.960 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U28
0.8537 0.03971 0.006565 0.9 VDD 113.413,84.048 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U29
0.8562 0.03983 0.004017 0.9 VDD 114.223,90.384 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U30
0.854 0.04064 0.005402 0.9 VDD 108.733,87.504 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U31
0.8551 0.0389 0.005993 0.9 VDD 113.413,82.320 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U32
0.8547 0.04012 0.005212 0.9 VDD 109.993,88.656 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U33
0.852 0.03913 0.008854 0.9 VDD 116.113,85.200 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U34
0.8559 0.03761 0.006446 0.9 VDD 113.503,81.168 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U35
0.8537 0.03962 0.006721 0.9 VDD 116.653,84.048 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U36
0.8554 0.0383 0.00633 0.9 VDD 106.573,85.200 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U37
0.8558 0.03989 0.004361 0.9 VDD 117.193,90.384 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U38
0.8559 0.03875 0.005321 0.9 VDD 106.843,84.048 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U39
0.8551 0.03886 0.006063 0.9 VDD 115.933,82.320 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U40
0.8539 0.04002 0.006099 0.9 VDD 106.393,86.928 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U41
0.8501 0.04146 0.008443 0.9 VDD 114.673,86.928 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U42
0.8511 0.03896 0.009987 0.9 VDD 113.323,80.016 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U43
0.8551 0.0389 0.006022 0.9 VDD 114.313,82.320 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U44
0.8514 0.04064 0.00796 0.9 VDD 111.343,85.776 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U45
0.8559 0.03987 0.004238 0.9 VDD 115.933,90.384 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U46
0.8563 0.03835 0.005391 0.9 VDD 108.373,82.320 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U47
0.8566 0.03739 0.006029 0.9 VDD 119.263,81.744 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U48
0.8544 0.03845 0.007171 0.9 VDD 109.003,82.896 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U49
0.8524 0.04153 0.006113 0.9 VDD 115.483,87.504 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U50
0.8552 0.03738 0.007455 0.9 VDD 106.393,80.016 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U51
0.8548 0.03898 0.00624 0.9 VDD 111.073,84.624 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U52
0.852 0.04029 0.007754 0.9 VDD 120.073,86.352 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U53
0.8548 0.03859 0.006564 0.9 VDD 120.883,84.624 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U54
0.8564 0.03911 0.004448 0.9 VDD 118.363,89.808 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U55
0.8542 0.03908 0.006733 0.9 VDD 117.193,84.624 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U56
0.8551 0.03997 0.004948 0.9 VDD 108.823,88.656 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U57
0.8568 0.03917 0.004005 0.9 VDD 114.133,89.808 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U58
0.858 0.03692 0.005087 0.9 VDD 106.483,81.168 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U59
0.8556 0.03891 0.005452 0.9 VDD 111.073,89.232 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U60
0.8555 0.03947 0.005003 0.9 VDD 121.243,90.960 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U61
0.8568 0.03883 0.004378 0.9 VDD 121.378,89.808 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U62
0.8567 0.03889 0.004403 0.9 VDD 120.838,89.808 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U63
0.8565 0.03903 0.004462 0.9 VDD 119.488,89.808 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U64
0.8418 0.05544 0.002725 0.9 VDD 165.703,181.392 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/FE_PHC40_N55
0.8414 0.05565 0.00299 0.9 VDD 166.333,181.392 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/CTS_cdb_buf_00357
0.8425 0.0551 0.002382 0.9 VDD 164.623,180.816 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/CTS_cdb_buf_00358
0.8412 0.05582 0.003009 0.9 VDD 165.658,182.544 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/cg_cell/clk_en_reg
0.8415 0.05574 0.002716 0.9 VDD 166.378,179.664 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/cg_cell/U2
0.8423 0.05493 0.002754 0.9 VDD 164.128,181.968 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/cg_cell/U3
0.8412 0.05555 0.0032 0.9 VDD 166.873,180.816 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.8407 0.05564 0.003618 0.9 VDD 168.223,180.816 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.8423 0.05455 0.003175 0.9 VDD 162.553,182.544 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/Pop_Pointer_CS_reg[0]
0.8428 0.05456 0.002617 0.9 VDD 162.553,180.240 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/CS_reg[1]
0.842 0.05541 0.002613 0.9 VDD 165.883,180.240 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/Push_Pointer_CS_reg[0]
0.8428 0.05458 0.002658 0.9 VDD 162.103,179.088 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/CS_reg[0]
0.8423 0.05484 0.002826 0.9 VDD 163.858,181.968 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U3
0.8427 0.05476 0.002586 0.9 VDD 162.778,179.664 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U4
0.843 0.05445 0.002547 0.9 VDD 162.238,180.816 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U6
0.8431 0.05434 0.002535 0.9 VDD 162.418,181.392 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U7
0.8415 0.05564 0.002845 0.9 VDD 166.018,179.088 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U8
0.8423 0.05525 0.002477 0.9 VDD 165.118,181.392 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U9
0.8417 0.05544 0.002876 0.9 VDD 166.063,180.816 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U11
0.8416 0.05553 0.002839 0.9 VDD 165.973,181.392 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U12
0.8414 0.05569 0.002929 0.9 VDD 166.198,179.088 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U13
0.8433 0.05402 0.002678 0.9 VDD 160.978,180.240 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U14
0.8421 0.05544 0.002417 0.9 VDD 165.253,179.664 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U15
0.8427 0.05471 0.002623 0.9 VDD 162.373,178.512 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U16
0.8426 0.05494 0.002414 0.9 VDD 164.173,181.392 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U17
0.8425 0.05496 0.00251 0.9 VDD 163.228,178.512 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U18
0.8426 0.05518 0.002176 0.9 VDD 163.948,177.936 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U19
0.8431 0.0547 0.002232 0.9 VDD 162.328,177.936 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U20
0.8421 0.05542 0.002465 0.9 VDD 165.208,179.088 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U21
0.842 0.05555 0.002465 0.9 VDD 165.208,178.512 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U22
0.8425 0.05509 0.002409 0.9 VDD 163.993,179.088 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U23
0.8425 0.05506 0.002432 0.9 VDD 163.858,179.664 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U24
0.8433 0.05442 0.002264 0.9 VDD 161.383,177.936 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U25
0.8513 0.0398 0.008929 0.9 VDD 185.863,81.168 core_region_i/instr_mem/sp_ram_wrap_i/U2
0.8808 0.01402 0.005204 0.9 VDD 177.898,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/CTS_cdb_buf_00304
0.8817 0.01315 0.005156 0.9 VDD 177.403,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/CTS_cdb_buf_00305
0.8912 0.005712 0.003087 0.9 VDD 151.528,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC640_n1812
0.8887 0.008123 0.003208 0.9 VDD 150.988,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC626_n401
0.8905 0.006428 0.003053 0.9 VDD 149.008,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC608_n45
0.8887 0.00811 0.003232 0.9 VDD 150.808,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC607_n1436
0.8868 0.009708 0.003518 0.9 VDD 153.958,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC587_n1414
0.8912 0.005813 0.003021 0.9 VDD 153.958,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC584_n35
0.8885 0.008049 0.003471 0.9 VDD 143.428,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC568_A_Q_4
0.8844 0.01129 0.004305 0.9 VDD 151.618,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC567_A_Q_4
0.8886 0.008262 0.003167 0.9 VDD 153.238,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC562_n408
0.8911 0.00591 0.003008 0.9 VDD 155.038,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC558_n415
0.8918 0.005129 0.003117 0.9 VDD 149.008,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC555_n38
0.8888 0.007954 0.003233 0.9 VDD 148.918,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC544_n48
0.8894 0.00755 0.003024 0.9 VDD 153.958,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC543_n468
0.8866 0.01022 0.003168 0.9 VDD 169.888,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC538_n1441
0.8912 0.005774 0.003057 0.9 VDD 152.338,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC532_n1800
0.8863 0.01006 0.003642 0.9 VDD 148.378,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC509_n359
0.8872 0.009239 0.003591 0.9 VDD 146.398,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC508_A_Q_0
0.8846 0.01132 0.004038 0.9 VDD 152.158,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC507_A_Q_0
0.881 0.01504 0.004005 0.9 VDD 171.238,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC501_n1902
0.8868 0.01021 0.002993 0.9 VDD 169.708,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC500_n1902
0.8879 0.008838 0.003213 0.9 VDD 152.338,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC493_n1426
0.8888 0.008017 0.003211 0.9 VDD 149.638,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC478_n1818
0.8886 0.008166 0.0032 0.9 VDD 151.618,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC469_n1430
0.8845 0.01224 0.003249 0.9 VDD 169.888,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC468_A_Q_1
0.8869 0.009475 0.003645 0.9 VDD 149.458,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC462_n423
0.8868 0.009824 0.003416 0.9 VDD 156.928,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC455_n2103
0.8837 0.01201 0.004317 0.9 VDD 153.238,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC454_A_Q_2
0.8834 0.01234 0.004312 0.9 VDD 170.518,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC453_A_Q_2
0.8837 0.01204 0.004298 0.9 VDD 154.228,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC450_A_Q_6
0.8871 0.009272 0.003601 0.9 VDD 146.758,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC449_A_Q_6
0.8879 0.008458 0.003611 0.9 VDD 147.388,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC445_n154
0.8871 0.009296 0.003607 0.9 VDD 147.028,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC426_A_Q_9
0.8844 0.01137 0.00424 0.9 VDD 154.318,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC425_A_Q_9
0.8832 0.01254 0.004221 0.9 VDD 155.938,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC423_n2106
0.8827 0.01304 0.004286 0.9 VDD 170.338,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC420_n1764
0.888 0.008398 0.003601 0.9 VDD 146.758,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC419_n1852
0.8864 0.009994 0.003634 0.9 VDD 147.658,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC418_n1852
0.8867 0.00971 0.003609 0.9 VDD 137.128,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC409_n2199
0.8834 0.01253 0.004099 0.9 VDD 145.768,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC364_n2161
0.8837 0.01205 0.004267 0.9 VDD 155.038,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC358_A_Q_5
0.8844 0.01137 0.004255 0.9 VDD 153.958,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC345_A_Q_3
0.8922 0.004699 0.003117 0.9 VDD 146.128,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC325_n704
0.8907 0.006231 0.003026 0.9 VDD 146.938,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC324_n704
0.8845 0.01139 0.004111 0.9 VDD 156.658,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC266_n2146
0.8814 0.01337 0.005241 0.9 VDD 179.743,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/clk_gate_A_Q_reg/latch
0.8817 0.01333 0.004996 0.9 VDD 182.803,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/A_Q_reg[8]
0.8807 0.01403 0.005237 0.9 VDD 182.893,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/A_Q_reg[7]
0.8799 0.01509 0.005008 0.9 VDD 180.283,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/A_Q_reg[6]
0.8807 0.01463 0.004633 0.9 VDD 181.093,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/A_Q_reg[5]
0.8807 0.01465 0.004635 0.9 VDD 181.003,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/A_Q_reg[4]
0.88 0.01509 0.004947 0.9 VDD 182.623,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/A_Q_reg[3]
0.8797 0.01508 0.005245 0.9 VDD 182.803,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/A_Q_reg[2]
0.8806 0.0141 0.005321 0.9 VDD 180.103,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/A_Q_reg[1]
0.8796 0.01508 0.005324 0.9 VDD 180.193,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/A_Q_reg[0]
0.8803 0.01464 0.005016 0.9 VDD 181.363,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/A_Q_reg[9]
0.8834 0.01254 0.004098 0.9 VDD 155.623,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U6
0.8832 0.01248 0.004311 0.9 VDD 153.778,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U7
0.886 0.0108 0.003248 0.9 VDD 169.843,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U8
0.8868 0.009568 0.003631 0.9 VDD 151.033,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U10
0.887 0.009364 0.003637 0.9 VDD 147.883,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U13
0.8868 0.009537 0.003638 0.9 VDD 150.493,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U16
0.8847 0.01126 0.004049 0.9 VDD 151.078,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U18
0.8863 0.01008 0.003645 0.9 VDD 148.693,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U19
0.8895 0.007253 0.003212 0.9 VDD 150.043,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U22
0.8913 0.005613 0.003106 0.9 VDD 150.313,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U23
0.8863 0.01002 0.003638 0.9 VDD 147.973,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U24
0.888 0.008753 0.003231 0.9 VDD 151.033,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U26
0.8847 0.01128 0.004048 0.9 VDD 151.483,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U27
0.8846 0.01133 0.004028 0.9 VDD 152.473,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U29
0.8875 0.008999 0.00348 0.9 VDD 155.173,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U31
0.8901 0.006914 0.003002 0.9 VDD 155.263,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U32
0.8871 0.009322 0.003611 0.9 VDD 147.343,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U33
0.888 0.008428 0.003607 0.9 VDD 147.073,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U34
0.8879 0.008511 0.003616 0.9 VDD 147.973,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U37
0.8878 0.008577 0.003617 0.9 VDD 148.738,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U38
0.8869 0.009439 0.003617 0.9 VDD 148.918,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U41
0.8888 0.007962 0.003204 0.9 VDD 149.008,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U43
0.8882 0.008569 0.003231 0.9 VDD 148.648,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U44
0.8883 0.008483 0.003222 0.9 VDD 147.658,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U45
0.8902 0.00676 0.003039 0.9 VDD 153.058,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U46
0.8837 0.01203 0.004268 0.9 VDD 153.553,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U48
0.8877 0.008747 0.003591 0.9 VDD 150.943,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U50
0.8862 0.01021 0.003635 0.9 VDD 150.763,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U51
0.8869 0.009478 0.003612 0.9 VDD 149.503,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U52
0.8886 0.00821 0.003213 0.9 VDD 152.338,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U53
0.8862 0.01015 0.003644 0.9 VDD 149.593,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U54
0.8896 0.007154 0.003203 0.9 VDD 148.963,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U55
0.8912 0.00575 0.003078 0.9 VDD 152.023,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U56
0.8897 0.007083 0.00319 0.9 VDD 148.243,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U57
0.8897 0.007119 0.003197 0.9 VDD 148.603,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U58
0.8898 0.007106 0.003047 0.9 VDD 148.468,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U59
0.8903 0.006685 0.003052 0.9 VDD 152.068,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U60
0.8901 0.006937 0.002985 0.9 VDD 155.623,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U61
0.8847 0.01139 0.003866 0.9 VDD 156.613,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U62
0.8879 0.008994 0.003149 0.9 VDD 155.083,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U64
0.888 0.00872 0.003233 0.9 VDD 150.583,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U65
0.8896 0.007384 0.003056 0.9 VDD 151.618,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U66
0.8887 0.0081 0.00321 0.9 VDD 150.673,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U68
0.8904 0.006547 0.003059 0.9 VDD 150.358,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U69
0.8903 0.006654 0.003056 0.9 VDD 151.663,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U71
0.8882 0.008527 0.003227 0.9 VDD 148.153,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U72
0.8896 0.007221 0.003211 0.9 VDD 149.683,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U73
0.8888 0.00799 0.003208 0.9 VDD 149.323,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U74
0.8904 0.00652 0.003058 0.9 VDD 150.043,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U75
0.8898 0.007146 0.003052 0.9 VDD 148.873,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U76
0.8895 0.007411 0.003053 0.9 VDD 151.978,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U77
0.8895 0.007438 0.003049 0.9 VDD 152.338,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U78
0.8838 0.01205 0.004185 0.9 VDD 155.443,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U79
0.8857 0.01023 0.004049 0.9 VDD 151.123,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U81
0.8904 0.006589 0.003059 0.9 VDD 150.853,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U83
0.887 0.009417 0.003617 0.9 VDD 148.603,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U84
0.8887 0.008058 0.003234 0.9 VDD 150.133,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U85
0.8887 0.008043 0.003212 0.9 VDD 149.953,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U86
0.8896 0.007188 0.003208 0.9 VDD 149.323,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U87
0.8913 0.005628 0.003083 0.9 VDD 150.493,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U88
0.8916 0.005722 0.002697 0.9 VDD 152.653,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U91
0.8918 0.005084 0.003118 0.9 VDD 148.693,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U92
0.8916 0.005686 0.0027 0.9 VDD 152.158,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U94
0.8902 0.006825 0.003024 0.9 VDD 153.958,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U95
0.8894 0.00763 0.002994 0.9 VDD 155.263,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U96
0.8846 0.01174 0.003688 0.9 VDD 167.008,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U97
0.8857 0.01025 0.004047 0.9 VDD 151.528,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U101
0.8878 0.008617 0.003615 0.9 VDD 149.233,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U102
0.888 0.008777 0.003227 0.9 VDD 151.393,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U105
0.8869 0.009555 0.003594 0.9 VDD 150.808,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U106
0.8893 0.007562 0.003142 0.9 VDD 154.138,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U108
0.8893 0.007622 0.003111 0.9 VDD 155.128,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U110
0.8886 0.008133 0.00323 0.9 VDD 151.123,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U111
0.8861 0.01024 0.003626 0.9 VDD 151.303,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U112
0.8879 0.008936 0.003179 0.9 VDD 154.003,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U113
0.8885 0.008315 0.003172 0.9 VDD 154.273,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U115
0.8847 0.01137 0.003962 0.9 VDD 154.318,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U119
0.8875 0.008959 0.003504 0.9 VDD 154.408,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U120
0.8875 0.009052 0.003439 0.9 VDD 156.343,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U121
0.886 0.01082 0.003174 0.9 VDD 170.113,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U122
0.8861 0.01036 0.003566 0.9 VDD 153.823,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U124
0.8857 0.01039 0.003948 0.9 VDD 154.678,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U126
0.8868 0.009601 0.003619 0.9 VDD 151.663,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U127
0.8847 0.01135 0.003996 0.9 VDD 153.418,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U129
0.8846 0.01134 0.004012 0.9 VDD 152.968,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U130
0.8861 0.01033 0.003585 0.9 VDD 153.148,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U131
0.8868 0.009643 0.003601 0.9 VDD 152.518,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U132
0.8867 0.009668 0.003587 0.9 VDD 153.058,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U134
0.8861 0.01042 0.003524 0.9 VDD 155.218,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U135
0.8887 0.008145 0.003204 0.9 VDD 151.303,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U136
0.8885 0.008365 0.003103 0.9 VDD 155.353,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U137
0.8858 0.01017 0.004047 0.9 VDD 149.953,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U138
0.8869 0.009521 0.003603 0.9 VDD 150.223,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U139
0.8875 0.009018 0.003466 0.9 VDD 155.578,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U140
0.8857 0.01051 0.003789 0.9 VDD 157.963,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U141
0.8886 0.008237 0.003177 0.9 VDD 152.788,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U142
0.8895 0.007477 0.003042 0.9 VDD 152.878,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U145
0.8894 0.007603 0.003006 0.9 VDD 154.813,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U146
0.8912 0.005722 0.003051 0.9 VDD 152.653,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U147
0.8913 0.005659 0.003067 0.9 VDD 151.798,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U149
0.8912 0.00574 0.003065 0.9 VDD 151.888,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U150
0.8896 0.007341 0.003059 0.9 VDD 151.078,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U151
0.8912 0.00571 0.003045 0.9 VDD 153.373,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U154
0.8911 0.005929 0.003004 0.9 VDD 154.588,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U155
0.8886 0.008286 0.003155 0.9 VDD 153.688,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U156
0.8875 0.008983 0.00349 0.9 VDD 154.858,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U157
0.8885 0.008309 0.003142 0.9 VDD 154.138,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U158
0.8911 0.005853 0.003005 0.9 VDD 154.543,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U159
0.8903 0.006657 0.003068 0.9 VDD 151.708,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U160
0.8911 0.005958 0.002991 0.9 VDD 155.038,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U162
0.8885 0.008288 0.003185 0.9 VDD 153.733,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U163
0.8886 0.008205 0.003188 0.9 VDD 152.248,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U164
0.8902 0.006773 0.003047 0.9 VDD 153.238,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U166
0.8913 0.005648 0.003053 0.9 VDD 152.878,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U167
0.8912 0.005795 0.003028 0.9 VDD 153.688,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U168
0.8916 0.005334 0.003103 0.9 VDD 150.493,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U172
0.8911 0.005869 0.003028 0.9 VDD 153.688,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U173
0.891 0.005994 0.002973 0.9 VDD 155.623,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U174
0.891 0.006029 0.002955 0.9 VDD 156.208,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U175
0.8838 0.01214 0.004108 0.9 VDD 169.258,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U176
0.8888 0.007994 0.003234 0.9 VDD 149.368,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U178
0.8897 0.007205 0.003056 0.9 VDD 149.503,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U179
0.8905 0.006476 0.003056 0.9 VDD 149.548,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U180
0.889 0.007779 0.003213 0.9 VDD 147.073,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U181
0.8898 0.007041 0.003181 0.9 VDD 147.838,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U182
0.8914 0.005547 0.00309 0.9 VDD 149.548,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U183
0.8914 0.005473 0.00309 0.9 VDD 149.458,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U184
0.8913 0.005578 0.00311 0.9 VDD 149.908,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U185
0.8915 0.005391 0.00312 0.9 VDD 147.838,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U186
0.8862 0.01018 0.003641 0.9 VDD 150.178,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U187
0.8906 0.006399 0.00305 0.9 VDD 148.693,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U188
0.8919 0.005427 0.002714 0.9 VDD 148.918,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U189
0.8914 0.005523 0.003115 0.9 VDD 149.278,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U191
0.8917 0.005229 0.003112 0.9 VDD 149.728,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U192
0.8914 0.005499 0.003091 0.9 VDD 149.008,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U193
0.8917 0.005635 0.002704 0.9 VDD 151.483,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U194
0.8917 0.005596 0.002707 0.9 VDD 150.988,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U195
0.8913 0.005578 0.003088 0.9 VDD 149.908,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U196
0.8915 0.005388 0.003092 0.9 VDD 148.468,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U197
0.8919 0.004972 0.00312 0.9 VDD 147.928,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U198
0.8889 0.007912 0.00323 0.9 VDD 148.468,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U200
0.8895 0.007292 0.003211 0.9 VDD 150.493,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U201
0.8896 0.007315 0.003059 0.9 VDD 150.763,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U202
0.8906 0.006357 0.003045 0.9 VDD 148.243,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U203
0.8914 0.005516 0.003087 0.9 VDD 149.998,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U204
0.8918 0.005469 0.002713 0.9 VDD 149.413,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U205
0.8915 0.005396 0.00309 0.9 VDD 147.883,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U206
0.8906 0.006353 0.003075 0.9 VDD 148.198,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U207
0.891 0.006089 0.00296 0.9 VDD 156.613,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U209
0.8893 0.007702 0.002958 0.9 VDD 156.568,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U210
0.8894 0.007668 0.002977 0.9 VDD 155.938,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U211
0.8837 0.01201 0.004278 0.9 VDD 153.103,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U212
0.8848 0.01138 0.003834 0.9 VDD 157.198,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U213
0.8832 0.01281 0.004033 0.9 VDD 168.943,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U214
0.8821 0.01332 0.004547 0.9 VDD 172.273,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U215
0.8807 0.01442 0.00487 0.9 VDD 178.438,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U217
0.881 0.01527 0.003714 0.9 VDD 181.048,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U219
0.8837 0.01203 0.004312 0.9 VDD 153.733,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U220
0.8832 0.01247 0.004315 0.9 VDD 153.418,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U221
0.8816 0.01392 0.00448 0.9 VDD 172.183,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U222
0.8821 0.01338 0.004553 0.9 VDD 172.768,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U224
0.8804 0.01478 0.004828 0.9 VDD 177.898,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U225
0.8807 0.01441 0.004848 0.9 VDD 175.333,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U227
0.8813 0.01435 0.004371 0.9 VDD 175.378,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U228
0.881 0.01518 0.003823 0.9 VDD 175.693,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U230
0.8823 0.01394 0.00373 0.9 VDD 169.483,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U231
0.881 0.01502 0.004004 0.9 VDD 170.608,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U232
0.8827 0.01308 0.004265 0.9 VDD 170.563,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U234
0.8808 0.01519 0.003962 0.9 VDD 176.188,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U236
0.8811 0.01387 0.004989 0.9 VDD 176.638,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U238
0.8815 0.01404 0.0045 0.9 VDD 174.073,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U240
0.8817 0.01445 0.003855 0.9 VDD 173.038,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U241
0.8858 0.01013 0.004044 0.9 VDD 149.278,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U243
0.8803 0.01468 0.005046 0.9 VDD 177.178,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U245
0.8801 0.01476 0.005105 0.9 VDD 177.763,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U246
0.88 0.01483 0.005157 0.9 VDD 178.303,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U250
0.881 0.01428 0.004737 0.9 VDD 176.773,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U252
0.8836 0.01219 0.004162 0.9 VDD 169.573,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U253
0.8824 0.01319 0.004422 0.9 VDD 171.328,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U254
0.8824 0.01321 0.004386 0.9 VDD 171.463,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U255
0.8803 0.01578 0.00391 0.9 VDD 178.528,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U257
0.8802 0.01574 0.004039 0.9 VDD 176.143,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U258
0.8811 0.0143 0.004549 0.9 VDD 174.613,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U260
0.8809 0.01429 0.004762 0.9 VDD 174.568,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U263
0.8815 0.01425 0.004286 0.9 VDD 173.893,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U264
0.8835 0.01225 0.004222 0.9 VDD 169.933,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U265
0.8817 0.01412 0.004159 0.9 VDD 171.913,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U267
0.8817 0.01442 0.00386 0.9 VDD 172.228,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U268
0.8834 0.01267 0.003912 0.9 VDD 168.133,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U269
0.8803 0.01573 0.003968 0.9 VDD 175.828,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U271
0.8773 0.01783 0.004828 0.9 VDD 180.328,38.544 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U272
0.8813 0.0141 0.004617 0.9 VDD 173.308,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U273
0.8815 0.01409 0.004423 0.9 VDD 173.263,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U275
0.8815 0.014 0.004542 0.9 VDD 172.678,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U276
0.882 0.01383 0.004163 0.9 VDD 171.958,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U279
0.8775 0.0177 0.004765 0.9 VDD 177.808,38.544 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U282
0.878 0.01782 0.004198 0.9 VDD 175.288,41.424 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U284
0.878 0.01781 0.004189 0.9 VDD 174.838,40.848 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U285
0.8785 0.01729 0.004215 0.9 VDD 172.858,40.272 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U286
0.8782 0.01765 0.004183 0.9 VDD 176.908,39.120 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U288
0.8808 0.01521 0.003939 0.9 VDD 177.358,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U290
0.8803 0.01574 0.003955 0.9 VDD 176.593,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U291
0.8807 0.01459 0.004718 0.9 VDD 176.548,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U292
0.8782 0.01759 0.0042 0.9 VDD 175.918,39.120 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U294
0.8782 0.01763 0.004188 0.9 VDD 176.638,39.120 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U295
0.8785 0.01741 0.004067 0.9 VDD 180.058,40.272 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U298
0.8785 0.01741 0.004127 0.9 VDD 179.248,39.696 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U299
0.8784 0.01737 0.004198 0.9 VDD 176.053,39.696 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U300
0.8784 0.01735 0.004237 0.9 VDD 172.363,39.120 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U301
0.8803 0.01581 0.0039 0.9 VDD 181.723,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U304
0.8781 0.01784 0.004091 0.9 VDD 180.508,39.120 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U305
0.8817 0.01439 0.003863 0.9 VDD 171.508,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U307
0.8831 0.01311 0.003809 0.9 VDD 167.503,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U309
0.8823 0.01362 0.00409 0.9 VDD 170.023,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U310
0.8824 0.01361 0.004014 0.9 VDD 169.933,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U311
0.8819 0.01384 0.004302 0.9 VDD 172.048,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U313
0.8821 0.01412 0.00373 0.9 VDD 171.958,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U314
0.8819 0.01441 0.00373 0.9 VDD 171.958,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U316
0.8859 0.01011 0.00404 0.9 VDD 149.008,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U317
0.8788 0.01639 0.004851 0.9 VDD 181.363,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U320
0.8796 0.01637 0.004003 0.9 VDD 177.988,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U322
0.8796 0.01636 0.004017 0.9 VDD 177.403,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U323
0.8813 0.01419 0.004483 0.9 VDD 173.893,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U324
0.8823 0.0136 0.004124 0.9 VDD 170.338,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U325
0.8818 0.01436 0.003864 0.9 VDD 170.788,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U326
0.8838 0.0121 0.00406 0.9 VDD 168.988,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U327
0.8811 0.01503 0.003864 0.9 VDD 170.923,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U328
0.8802 0.01576 0.004017 0.9 VDD 177.403,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U329
0.8818 0.01445 0.003723 0.9 VDD 173.038,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U330
0.8809 0.01449 0.004661 0.9 VDD 175.873,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U331
0.8813 0.01414 0.004597 0.9 VDD 175.153,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U332
0.882 0.01425 0.003716 0.9 VDD 173.848,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U333
0.8822 0.01387 0.003906 0.9 VDD 168.538,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U334
0.8815 0.01411 0.004341 0.9 VDD 174.838,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U335
0.8861 0.0107 0.003208 0.9 VDD 168.583,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U336
0.8862 0.0107 0.003117 0.9 VDD 168.538,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U337
0.883 0.01289 0.004131 0.9 VDD 169.393,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U338
0.8825 0.01349 0.00397 0.9 VDD 168.898,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U339
0.8812 0.01417 0.004669 0.9 VDD 173.758,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U340
0.8818 0.01397 0.004251 0.9 VDD 173.308,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U341
0.8821 0.01375 0.004111 0.9 VDD 171.238,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U343
0.8818 0.01407 0.004108 0.9 VDD 171.193,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U344
0.8828 0.013 0.004195 0.9 VDD 170.068,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U346
0.8819 0.0139 0.004211 0.9 VDD 172.678,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U347
0.8775 0.0182 0.004248 0.9 VDD 172.588,42.000 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U350
0.878 0.01779 0.004231 0.9 VDD 173.578,41.424 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U352
0.878 0.01777 0.004254 0.9 VDD 172.228,41.424 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U353
0.881 0.01513 0.003849 0.9 VDD 173.758,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U354
0.8811 0.01509 0.003857 0.9 VDD 172.678,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U355
0.8809 0.01523 0.003915 0.9 VDD 178.348,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U358
0.8809 0.01506 0.004004 0.9 VDD 171.823,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U359
0.8811 0.01506 0.003861 0.9 VDD 171.868,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U360
0.8816 0.01401 0.00437 0.9 VDD 172.723,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U362
0.8811 0.01422 0.004676 0.9 VDD 176.053,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U364
0.8813 0.01429 0.004443 0.9 VDD 176.818,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U366
0.8858 0.01094 0.00321 0.9 VDD 172.003,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U367
0.8811 0.01443 0.004445 0.9 VDD 176.863,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U370
0.8816 0.0142 0.004234 0.9 VDD 173.038,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U371
0.882 0.01431 0.003704 0.9 VDD 174.838,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U372
0.8817 0.0145 0.003838 0.9 VDD 174.703,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U374
0.8808 0.01521 0.003948 0.9 VDD 176.908,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U375
0.8816 0.01457 0.003791 0.9 VDD 177.358,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U376
0.8818 0.01455 0.003676 0.9 VDD 176.638,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U377
0.8812 0.01438 0.004404 0.9 VDD 176.008,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U378
0.8818 0.01458 0.003652 0.9 VDD 178.078,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U379
0.8818 0.01456 0.003666 0.9 VDD 177.268,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U380
0.8821 0.01418 0.003725 0.9 VDD 172.723,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U381
0.8816 0.01416 0.004199 0.9 VDD 172.498,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U382
0.8836 0.01261 0.003834 0.9 VDD 167.773,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U383
0.8811 0.01491 0.003981 0.9 VDD 168.448,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U384
0.8811 0.01499 0.003863 0.9 VDD 170.023,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U385
0.8818 0.01433 0.003863 0.9 VDD 169.978,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U386
0.8805 0.01552 0.003997 0.9 VDD 169.618,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U387
0.8865 0.01046 0.003082 0.9 VDD 172.993,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U390
0.8863 0.01059 0.00311 0.9 VDD 175.153,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U391
0.8866 0.01032 0.00308 0.9 VDD 181.498,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U392
0.8867 0.01031 0.003004 0.9 VDD 181.273,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U394
0.8875 0.009579 0.002937 0.9 VDD 181.408,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U395
0.8844 0.01238 0.003265 0.9 VDD 170.833,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U396
0.8867 0.01028 0.003013 0.9 VDD 180.418,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U398
0.8825 0.01315 0.004386 0.9 VDD 171.058,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U399
0.8866 0.01025 0.003177 0.9 VDD 170.203,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U400
0.8809 0.01402 0.005123 0.9 VDD 177.943,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U402
0.8859 0.01088 0.003195 0.9 VDD 171.013,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U403
0.8866 0.01019 0.003157 0.9 VDD 169.573,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U404
0.8854 0.01139 0.003221 0.9 VDD 181.678,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U405
0.8834 0.01335 0.003229 0.9 VDD 181.138,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U406
0.8819 0.01304 0.005043 0.9 VDD 176.413,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U407
0.8863 0.01051 0.003223 0.9 VDD 173.758,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U409
0.8892 0.007902 0.002911 0.9 VDD 177.088,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U411
0.8861 0.01084 0.003083 0.9 VDD 181.273,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U413
0.889 0.008115 0.00291 0.9 VDD 176.593,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U414
0.8829 0.01254 0.004524 0.9 VDD 172.093,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U415
0.8821 0.01296 0.004955 0.9 VDD 175.648,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U417
0.8866 0.01034 0.003042 0.9 VDD 171.328,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U418
0.8864 0.01049 0.003092 0.9 VDD 173.533,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U419
0.8866 0.01026 0.003096 0.9 VDD 180.193,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U420
0.8875 0.009524 0.003013 0.9 VDD 180.373,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U421
0.8871 0.009798 0.003074 0.9 VDD 172.588,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U422
0.8866 0.01038 0.003057 0.9 VDD 171.868,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U423
0.8872 0.009784 0.002981 0.9 VDD 172.408,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U424
0.8867 0.01034 0.002994 0.9 VDD 182.038,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U425
0.8868 0.01013 0.003021 0.9 VDD 177.718,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U428
0.8855 0.01133 0.003182 0.9 VDD 180.013,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U429
0.8883 0.008764 0.002957 0.9 VDD 176.323,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U433
0.889 0.008062 0.002906 0.9 VDD 175.873,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U437
0.8885 0.008569 0.002937 0.9 VDD 173.668,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U438
0.887 0.01003 0.003019 0.9 VDD 176.008,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U439
0.8856 0.01122 0.003208 0.9 VDD 177.358,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U440
0.8844 0.01232 0.00326 0.9 VDD 170.428,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U442
0.8866 0.0103 0.003088 0.9 VDD 180.913,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U443
0.8891 0.007945 0.002912 0.9 VDD 177.673,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U444
0.8891 0.008128 0.002809 0.9 VDD 180.418,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U448
0.8881 0.008907 0.002958 0.9 VDD 178.528,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U450
0.8883 0.008786 0.002889 0.9 VDD 176.638,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U451
0.8869 0.01009 0.003021 0.9 VDD 176.953,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U452
0.887 0.009869 0.003092 0.9 VDD 173.533,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U453
0.8861 0.01073 0.0032 0.9 VDD 178.393,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U454
0.8855 0.0113 0.003191 0.9 VDD 179.248,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U457
0.8861 0.01077 0.003103 0.9 VDD 179.248,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U458
0.8888 0.008337 0.002907 0.9 VDD 179.788,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U459
0.8861 0.01067 0.003211 0.9 VDD 176.998,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U460
0.8855 0.01121 0.003271 0.9 VDD 177.133,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U461
0.8836 0.0131 0.003272 0.9 VDD 176.953,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U463
0.8898 0.007437 0.002768 0.9 VDD 171.328,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U465
0.8884 0.008644 0.002946 0.9 VDD 174.658,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U466
0.8881 0.008956 0.002955 0.9 VDD 179.338,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U467
0.8877 0.00937 0.00296 0.9 VDD 177.718,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U468
0.8882 0.008865 0.00296 0.9 VDD 177.853,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U469
0.8891 0.008004 0.002879 0.9 VDD 175.108,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U470
0.8884 0.00874 0.002886 0.9 VDD 175.963,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U471
0.8885 0.00859 0.002867 0.9 VDD 173.938,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U472
0.8874 0.009682 0.002951 0.9 VDD 171.193,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U474
0.8881 0.008967 0.002964 0.9 VDD 171.688,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U475
0.8889 0.008281 0.002868 0.9 VDD 170.293,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U476
0.8889 0.008314 0.002816 0.9 VDD 170.653,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U478
0.8872 0.009812 0.002987 0.9 VDD 172.768,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U479
0.8895 0.007676 0.002827 0.9 VDD 171.193,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U480
0.8882 0.00886 0.002926 0.9 VDD 170.338,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U481
0.8893 0.007808 0.002906 0.9 VDD 175.828,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U483
0.8898 0.007413 0.002829 0.9 VDD 171.058,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U484
0.8896 0.007622 0.002815 0.9 VDD 170.608,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U485
0.8895 0.007668 0.002831 0.9 VDD 171.103,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U487
0.8888 0.008358 0.002826 0.9 VDD 171.148,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U488
0.8887 0.008397 0.0029 0.9 VDD 171.598,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U489
0.8885 0.008604 0.002942 0.9 VDD 174.118,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U490
0.8817 0.01356 0.004711 0.9 VDD 174.118,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U491
0.8818 0.01349 0.004708 0.9 VDD 173.578,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U492
0.8825 0.01275 0.004746 0.9 VDD 173.893,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U494
0.8887 0.008372 0.002904 0.9 VDD 180.328,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U495
0.8877 0.009312 0.002959 0.9 VDD 176.773,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U496
0.8862 0.01059 0.003221 0.9 VDD 175.153,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U497
0.8883 0.008707 0.002953 0.9 VDD 175.513,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U498
0.8871 0.009916 0.003007 0.9 VDD 174.208,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U499
0.8864 0.01038 0.003209 0.9 VDD 171.868,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U500
0.8894 0.007667 0.002889 0.9 VDD 174.028,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U502
0.887 0.009956 0.003012 0.9 VDD 174.838,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U503
0.8862 0.01053 0.003223 0.9 VDD 174.118,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U504
0.8855 0.01136 0.003171 0.9 VDD 180.778,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U506
0.8862 0.01061 0.00322 0.9 VDD 175.603,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U507
0.8857 0.01108 0.003223 0.9 VDD 174.568,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U508
0.8862 0.01055 0.003223 0.9 VDD 174.568,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U509
0.881 0.01391 0.00511 0.9 VDD 176.998,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U510
0.8895 0.007745 0.002783 0.9 VDD 172.408,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U511
0.8881 0.009042 0.002883 0.9 VDD 180.868,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U512
0.8867 0.01024 0.003017 0.9 VDD 179.743,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U513
0.8875 0.009521 0.002948 0.9 VDD 180.328,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U514
0.8889 0.008178 0.002896 0.9 VDD 181.228,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U515
0.8896 0.007662 0.002774 0.9 VDD 171.688,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U516
0.8891 0.008052 0.002812 0.9 VDD 179.248,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U518
0.889 0.008231 0.002813 0.9 VDD 178.078,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U519
0.8887 0.008411 0.002898 0.9 VDD 180.958,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U520
0.8889 0.008353 0.002705 0.9 VDD 180.598,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U521
0.889 0.00831 0.002705 0.9 VDD 179.698,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U522
0.8896 0.007691 0.002704 0.9 VDD 177.943,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U523
0.8892 0.007998 0.002813 0.9 VDD 178.438,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U524
0.8816 0.0132 0.005204 0.9 VDD 177.898,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U525
0.8824 0.01283 0.004822 0.9 VDD 174.523,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U526
0.8816 0.0136 0.004817 0.9 VDD 174.478,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U527
0.8876 0.008953 0.003488 0.9 VDD 143.743,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U528
0.8864 0.009962 0.003628 0.9 VDD 147.343,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U529
0.884 0.01191 0.004075 0.9 VDD 145.048,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U531
0.8843 0.01153 0.00421 0.9 VDD 145.588,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U534
0.886 0.00999 0.00401 0.9 VDD 147.613,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U535
0.8866 0.009551 0.003825 0.9 VDD 143.203,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U538
0.8843 0.0115 0.004208 0.9 VDD 145.273,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U539
0.8841 0.01163 0.004256 0.9 VDD 146.713,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U541
0.8825 0.01346 0.004077 0.9 VDD 142.303,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U544
0.8876 0.008909 0.003468 0.9 VDD 143.383,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U545
0.8865 0.009914 0.003617 0.9 VDD 146.893,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U546
0.8874 0.00909 0.003548 0.9 VDD 144.958,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U547
0.8872 0.009203 0.00358 0.9 VDD 146.038,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U548
0.8866 0.009591 0.003846 0.9 VDD 143.563,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U549
0.8882 0.008483 0.003299 0.9 VDD 140.143,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U550
0.8871 0.009272 0.003613 0.9 VDD 146.758,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U551
0.8865 0.009865 0.0036 0.9 VDD 146.353,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U552
0.8838 0.01194 0.004212 0.9 VDD 145.363,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U554
0.8853 0.01075 0.00392 0.9 VDD 145.138,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U555
0.8833 0.01255 0.004186 0.9 VDD 146.038,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U556
0.8866 0.00979 0.003571 0.9 VDD 145.543,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U558
0.8856 0.01057 0.003846 0.9 VDD 143.563,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U560
0.887 0.00953 0.003459 0.9 VDD 143.023,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U561
0.8838 0.012 0.004235 0.9 VDD 146.038,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U562
0.8863 0.01012 0.003608 0.9 VDD 140.008,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U564
0.8873 0.009365 0.003385 0.9 VDD 141.628,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U565
0.8852 0.01083 0.00395 0.9 VDD 145.903,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U566
0.8871 0.0093 0.003621 0.9 VDD 147.073,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U567
0.8844 0.01146 0.004174 0.9 VDD 144.823,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U569
0.8835 0.01239 0.004143 0.9 VDD 144.058,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U570
0.8864 0.009724 0.003908 0.9 VDD 144.868,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U572
0.887 0.00967 0.003359 0.9 VDD 136.858,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U573
0.8851 0.0109 0.003976 0.9 VDD 146.623,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U575
0.8861 0.009914 0.003986 0.9 VDD 146.893,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U576
0.885 0.01077 0.004198 0.9 VDD 145.318,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U577
0.8863 0.009794 0.003938 0.9 VDD 145.588,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U579
0.8873 0.009157 0.003573 0.9 VDD 145.588,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U580
0.8855 0.01062 0.003869 0.9 VDD 144.013,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U581
0.8864 0.00967 0.003885 0.9 VDD 144.328,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U582
0.8873 0.009152 0.003563 0.9 VDD 145.543,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U583
0.8855 0.01066 0.003885 0.9 VDD 144.328,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U584
0.8854 0.01069 0.003899 0.9 VDD 144.643,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U585
0.8872 0.009203 0.003589 0.9 VDD 146.038,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U586
0.8874 0.00904 0.003529 0.9 VDD 144.508,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U587
0.8875 0.008989 0.003509 0.9 VDD 144.058,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U588
0.8876 0.00892 0.003481 0.9 VDD 143.473,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U589
0.8877 0.008834 0.003447 0.9 VDD 142.798,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U590
0.8851 0.01075 0.004189 0.9 VDD 145.138,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U591
0.8842 0.01179 0.004025 0.9 VDD 143.653,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U592
0.8829 0.013 0.004104 0.9 VDD 143.068,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U593
0.8844 0.01142 0.004159 0.9 VDD 144.508,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U594
0.8846 0.01132 0.00413 0.9 VDD 143.473,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U595
0.8844 0.01173 0.003832 0.9 VDD 137.398,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U596
0.8855 0.01045 0.004046 0.9 VDD 142.573,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U598
0.8853 0.01079 0.003865 0.9 VDD 139.153,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U599
0.884 0.01183 0.004159 0.9 VDD 144.103,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U600
0.8846 0.0113 0.00409 0.9 VDD 143.293,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U601
0.8836 0.01232 0.004118 0.9 VDD 143.113,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U602
0.8854 0.01051 0.004074 0.9 VDD 143.023,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U605
0.8836 0.01229 0.004108 0.9 VDD 142.798,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U606
0.8833 0.01257 0.004115 0.9 VDD 146.308,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U607
0.883 0.01294 0.004096 0.9 VDD 142.438,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U608
0.8844 0.01161 0.00395 0.9 VDD 141.898,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U611
0.8837 0.01219 0.004066 0.9 VDD 141.718,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U615
0.8826 0.01319 0.004167 0.9 VDD 145.498,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U616
0.8827 0.01316 0.004159 0.9 VDD 145.138,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U617
0.8831 0.01285 0.004054 0.9 VDD 141.448,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U618
0.8841 0.01188 0.004063 0.9 VDD 144.688,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U619
0.8827 0.01316 0.004166 0.9 VDD 145.048,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U620
0.8829 0.01303 0.004114 0.9 VDD 143.428,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U621
0.8852 0.01091 0.003862 0.9 VDD 140.008,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U622
0.8844 0.01186 0.003775 0.9 VDD 138.613,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U623
0.8849 0.01083 0.004225 0.9 VDD 145.948,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U624
0.8851 0.01118 0.003743 0.9 VDD 138.118,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U626
0.8843 0.01182 0.003887 0.9 VDD 138.253,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U627
0.8841 0.01179 0.004138 0.9 VDD 143.653,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U628
0.8836 0.01252 0.00389 0.9 VDD 138.298,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U629
0.8838 0.01236 0.003797 0.9 VDD 136.858,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U630
0.8833 0.01292 0.003804 0.9 VDD 136.543,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U631
0.8839 0.01234 0.003811 0.9 VDD 136.678,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U632
0.8836 0.01248 0.003877 0.9 VDD 137.938,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U633
0.8863 0.009942 0.003756 0.9 VDD 138.748,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U634
0.8849 0.01128 0.003848 0.9 VDD 138.928,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U636
0.8857 0.01048 0.0038 0.9 VDD 142.798,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U638
0.8845 0.01137 0.004153 0.9 VDD 143.968,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U639
0.8855 0.01068 0.003798 0.9 VDD 138.298,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U640
0.8843 0.01166 0.004069 0.9 VDD 142.348,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U642
0.8847 0.01123 0.004089 0.9 VDD 142.708,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U643
0.8849 0.01088 0.004244 0.9 VDD 146.443,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U644
0.8862 0.009998 0.003791 0.9 VDD 139.153,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U645
0.8858 0.01025 0.003939 0.9 VDD 140.998,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U646
0.8853 0.01058 0.004111 0.9 VDD 143.653,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U647
0.8861 0.01023 0.003668 0.9 VDD 140.863,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U648
0.8862 0.01016 0.003634 0.9 VDD 140.368,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U649
0.8865 0.009992 0.00354 0.9 VDD 139.108,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U650
0.8877 0.009035 0.003233 0.9 VDD 139.063,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U651
0.8881 0.008562 0.003334 0.9 VDD 140.728,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U652
0.8874 0.009251 0.003334 0.9 VDD 140.728,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U653
0.8785 0.01742 0.004073 0.9 VDD 181.048,39.696 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U655
0.8797 0.01638 0.003951 0.9 VDD 179.968,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U656
0.8788 0.01638 0.004804 0.9 VDD 179.293,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U657
0.8817 0.01448 0.003846 0.9 VDD 174.028,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U658
0.8774 0.01777 0.004798 0.9 VDD 179.068,38.544 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U659
0.881 0.01516 0.003837 0.9 VDD 174.748,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U660
0.8797 0.01621 0.004076 0.9 VDD 170.968,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U661
0.8783 0.01724 0.004504 0.9 VDD 170.833,38.544 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U662
0.8803 0.01576 0.003932 0.9 VDD 177.628,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U664
0.8797 0.0162 0.004076 0.9 VDD 170.608,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U665
0.8814 0.0142 0.004397 0.9 VDD 175.873,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U666
0.8782 0.01729 0.004537 0.9 VDD 171.508,38.544 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U667
0.8791 0.01629 0.004625 0.9 VDD 173.533,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U668
0.8809 0.01514 0.003991 0.9 VDD 174.073,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U669
0.8803 0.01568 0.003993 0.9 VDD 173.848,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U670
0.8797 0.01623 0.004077 0.9 VDD 171.733,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U671
0.8785 0.01736 0.004175 0.9 VDD 175.648,40.272 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U672
0.8785 0.01726 0.004225 0.9 VDD 171.868,40.272 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U673
0.8785 0.01725 0.004241 0.9 VDD 171.373,39.696 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U674
0.878 0.01742 0.004616 0.9 VDD 173.308,38.544 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U675
0.8785 0.01725 0.004242 0.9 VDD 171.013,39.120 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U676
0.8816 0.01395 0.00441 0.9 VDD 173.128,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U677
0.8784 0.01736 0.004207 0.9 VDD 175.333,39.696 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U679
0.8785 0.01732 0.004224 0.9 VDD 173.848,39.696 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U680
0.878 0.01785 0.004122 0.9 VDD 178.483,41.424 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U681
0.8785 0.01739 0.004141 0.9 VDD 177.313,40.272 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U682
0.8785 0.01728 0.004235 0.9 VDD 172.543,39.696 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U683
0.879 0.01633 0.004693 0.9 VDD 175.423,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U684
0.8783 0.0175 0.004217 0.9 VDD 174.478,39.120 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U685
0.8791 0.01627 0.004605 0.9 VDD 173.038,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U686
0.8785 0.01729 0.00424 0.9 VDD 171.553,39.120 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U687
0.8785 0.01723 0.004242 0.9 VDD 170.878,39.696 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U688
0.8784 0.01739 0.004174 0.9 VDD 177.358,39.696 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U689
0.8781 0.01773 0.004151 0.9 VDD 178.348,39.120 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U690
0.8792 0.01624 0.00455 0.9 VDD 171.778,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U691
0.8785 0.01735 0.004184 0.9 VDD 175.153,40.272 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U692
0.8792 0.01626 0.004578 0.9 VDD 172.408,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U693
0.8822 0.0139 0.003941 0.9 VDD 168.988,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U694
0.8824 0.0139 0.003728 0.9 VDD 169.033,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U695
0.8793 0.01619 0.004483 0.9 VDD 170.428,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U696
0.878 0.0178 0.004202 0.9 VDD 173.938,40.848 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U697
0.8778 0.01754 0.004686 0.9 VDD 175.198,38.544 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U698
0.8784 0.01742 0.00423 0.9 VDD 173.263,39.120 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U699
0.878 0.01737 0.004586 0.9 VDD 172.588,38.544 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U700
0.8781 0.01733 0.004562 0.9 VDD 172.048,38.544 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U701
0.8783 0.01719 0.004471 0.9 VDD 170.203,38.544 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U702
0.8786 0.0172 0.004242 0.9 VDD 170.338,39.120 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U703
0.8794 0.01616 0.004445 0.9 VDD 169.708,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U704
0.8861 0.01049 0.003452 0.9 VDD 157.198,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U705
0.8878 0.009337 0.002814 0.9 VDD 167.593,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U707
0.8858 0.01055 0.003678 0.9 VDD 159.583,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U708
0.8889 0.008248 0.002858 0.9 VDD 169.933,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U710
0.89 0.007285 0.002708 0.9 VDD 167.233,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U711
0.8884 0.00873 0.002823 0.9 VDD 168.808,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U712
0.8868 0.01023 0.003 0.9 VDD 163.768,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U714
0.886 0.01084 0.003207 0.9 VDD 162.328,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U717
0.8867 0.01006 0.003207 0.9 VDD 162.328,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U719
0.889 0.008296 0.002685 0.9 VDD 164.488,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U720
0.8861 0.01065 0.003258 0.9 VDD 161.383,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U722
0.8848 0.01187 0.003324 0.9 VDD 164.038,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U723
0.8853 0.01155 0.003106 0.9 VDD 165.973,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U724
0.8909 0.006438 0.00271 0.9 VDD 162.238,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U726
0.8909 0.00642 0.002716 0.9 VDD 162.103,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U727
0.8865 0.01042 0.003083 0.9 VDD 165.523,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U729
0.8863 0.01054 0.003139 0.9 VDD 166.738,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U730
0.8864 0.01058 0.003054 0.9 VDD 167.233,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U732
0.8875 0.009091 0.0034 0.9 VDD 157.243,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U736
0.8909 0.006595 0.00253 0.9 VDD 164.713,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U740
0.8869 0.01014 0.002967 0.9 VDD 169.033,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U742
0.8868 0.01017 0.003037 0.9 VDD 163.228,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U743
0.8862 0.01063 0.003179 0.9 VDD 167.773,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U744
0.8868 0.01009 0.003115 0.9 VDD 168.493,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U745
0.8863 0.01065 0.003095 0.9 VDD 168.043,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U746
0.8868 0.009993 0.003237 0.9 VDD 161.788,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U747
0.8899 0.007348 0.002718 0.9 VDD 169.033,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U750
0.8875 0.009537 0.002988 0.9 VDD 169.573,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U751
0.8875 0.009587 0.002919 0.9 VDD 170.113,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U752
0.8899 0.007439 0.00263 0.9 VDD 169.798,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U756
0.8903 0.007103 0.002639 0.9 VDD 170.428,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U757
0.8902 0.007196 0.002598 0.9 VDD 167.818,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U758
0.8902 0.007105 0.002657 0.9 VDD 167.098,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U759
0.8869 0.0101 0.002952 0.9 VDD 168.673,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U760
0.8892 0.008057 0.00279 0.9 VDD 167.998,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U761
0.8867 0.01035 0.002919 0.9 VDD 164.848,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U762
0.8897 0.007709 0.002619 0.9 VDD 164.848,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U764
0.8896 0.007745 0.002633 0.9 VDD 165.163,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U765
0.8895 0.007807 0.002684 0.9 VDD 165.703,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U766
0.8866 0.01043 0.002965 0.9 VDD 165.613,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U767
0.8905 0.006773 0.002716 0.9 VDD 162.778,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U768
0.8876 0.009537 0.0029 0.9 VDD 169.573,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U769
0.889 0.008226 0.002795 0.9 VDD 169.708,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U770
0.8894 0.007922 0.002698 0.9 VDD 166.738,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U771
0.8858 0.01066 0.003537 0.9 VDD 161.428,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U772
0.8853 0.01138 0.003301 0.9 VDD 165.073,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U773
0.8909 0.00661 0.002499 0.9 VDD 165.253,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U774
0.8906 0.006868 0.002541 0.9 VDD 167.638,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U776
0.8867 0.01012 0.003129 0.9 VDD 168.853,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U777
0.8899 0.007299 0.002798 0.9 VDD 169.843,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U778
0.8884 0.008725 0.002867 0.9 VDD 168.763,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U779
0.8891 0.008139 0.00277 0.9 VDD 168.808,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U780
0.8899 0.007337 0.002728 0.9 VDD 167.728,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U781
0.8901 0.007124 0.002741 0.9 VDD 168.088,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U782
0.8903 0.007028 0.00266 0.9 VDD 167.188,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U783
0.8902 0.007174 0.002675 0.9 VDD 167.638,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U784
0.8902 0.0071 0.002682 0.9 VDD 167.863,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U785
0.8864 0.01049 0.003118 0.9 VDD 166.243,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U786
0.8897 0.007519 0.002751 0.9 VDD 170.473,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U787
0.8868 0.01029 0.002964 0.9 VDD 164.263,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U788
0.891 0.00658 0.002461 0.9 VDD 165.613,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U789
0.8911 0.006445 0.002455 0.9 VDD 164.038,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U790
0.8914 0.006073 0.002524 0.9 VDD 159.628,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U792
0.8909 0.006664 0.002464 0.9 VDD 165.838,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U794
0.8898 0.007418 0.002732 0.9 VDD 169.618,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U795
0.8903 0.007082 0.00258 0.9 VDD 166.918,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U796
0.8884 0.008769 0.002837 0.9 VDD 169.258,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U798
0.8883 0.008822 0.002857 0.9 VDD 169.888,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U799
0.889 0.008205 0.002845 0.9 VDD 169.483,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U800
0.8867 0.009848 0.003421 0.9 VDD 157.963,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U801
0.8861 0.01052 0.003406 0.9 VDD 158.323,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U802
0.8869 0.009942 0.003157 0.9 VDD 161.383,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U803
0.8868 0.009874 0.003354 0.9 VDD 159.403,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U804
0.8874 0.009703 0.00293 0.9 VDD 165.028,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U805
0.8868 0.009875 0.003276 0.9 VDD 159.448,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U807
0.8897 0.007494 0.002783 0.9 VDD 169.258,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U809
0.89 0.007215 0.002826 0.9 VDD 160.438,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U811
0.8892 0.007853 0.002922 0.9 VDD 159.718,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U812
0.8876 0.009682 0.002761 0.9 VDD 164.848,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U813
0.8881 0.009121 0.002805 0.9 VDD 165.658,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U814
0.8877 0.00938 0.002922 0.9 VDD 167.998,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U815
0.8884 0.008922 0.002714 0.9 VDD 163.948,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U816
0.8883 0.008917 0.002803 0.9 VDD 163.903,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U817
0.8907 0.006649 0.002632 0.9 VDD 163.723,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U818
0.8909 0.006529 0.002574 0.9 VDD 162.868,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U819
0.8913 0.006332 0.002408 0.9 VDD 163.408,14.928 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U820
0.891 0.006542 0.002421 0.9 VDD 165.163,15.504 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U821
0.89 0.007256 0.002727 0.9 VDD 169.393,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U822
0.8908 0.00645 0.002721 0.9 VDD 162.328,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U824
0.8909 0.00632 0.002764 0.9 VDD 161.338,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U825
0.8907 0.006665 0.002641 0.9 VDD 164.038,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U826
0.8891 0.008154 0.002754 0.9 VDD 163.183,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U827
0.8868 0.01008 0.003085 0.9 VDD 162.508,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U828
0.8868 0.009897 0.003283 0.9 VDD 160.888,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U829
0.8878 0.009227 0.002931 0.9 VDD 160.888,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U830
0.8885 0.008569 0.002933 0.9 VDD 160.843,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U831
0.8886 0.008544 0.002906 0.9 VDD 160.078,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U832
0.8906 0.006854 0.002546 0.9 VDD 168.088,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U833
0.8905 0.006961 0.002552 0.9 VDD 168.718,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U834
0.8904 0.006984 0.002618 0.9 VDD 168.988,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U835
0.8908 0.006704 0.002513 0.9 VDD 165.838,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U837
0.885 0.01181 0.003164 0.9 VDD 167.368,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U839
0.8908 0.006695 0.002552 0.9 VDD 165.748,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U840
0.8903 0.007128 0.002588 0.9 VDD 167.278,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U841
0.8907 0.006762 0.002525 0.9 VDD 166.468,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U842
0.8912 0.006389 0.002456 0.9 VDD 163.408,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U843
0.8908 0.006688 0.002518 0.9 VDD 166.108,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U844
0.8913 0.006225 0.002449 0.9 VDD 161.338,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U845
0.8886 0.008564 0.002789 0.9 VDD 167.098,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U846
0.8907 0.006703 0.002598 0.9 VDD 164.353,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U847
0.8901 0.007179 0.002706 0.9 VDD 168.628,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U848
0.8901 0.007253 0.002695 0.9 VDD 168.268,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U849
0.8905 0.006911 0.002547 0.9 VDD 168.133,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U850
0.8913 0.006246 0.002451 0.9 VDD 161.878,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U851
0.8907 0.006819 0.002529 0.9 VDD 164.938,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U853
0.8882 0.009049 0.002771 0.9 VDD 165.028,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U854
0.8906 0.006849 0.002591 0.9 VDD 167.413,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U855
0.8908 0.006754 0.002484 0.9 VDD 167.728,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U856
0.891 0.006555 0.002452 0.9 VDD 164.668,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U857
0.8858 0.01099 0.003161 0.9 VDD 163.093,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U858
0.8867 0.01021 0.00313 0.9 VDD 163.588,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U859
0.8909 0.006674 0.002438 0.9 VDD 166.738,15.504 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U860
0.8909 0.006649 0.002445 0.9 VDD 167.458,14.928 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U862
0.8907 0.006834 0.002455 0.9 VDD 168.718,15.504 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U863
0.8907 0.00673 0.002613 0.9 VDD 164.578,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U864
0.8902 0.00715 0.002655 0.9 VDD 166.018,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U865
0.8906 0.006772 0.002603 0.9 VDD 164.938,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U866
0.8908 0.006553 0.002684 0.9 VDD 163.138,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U867
0.8903 0.006969 0.002683 0.9 VDD 166.648,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U868
0.8911 0.006308 0.002604 0.9 VDD 161.338,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U869
0.8909 0.006295 0.002758 0.9 VDD 161.248,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U870
0.8904 0.006952 0.002613 0.9 VDD 165.928,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U871
0.8905 0.006904 0.002547 0.9 VDD 165.568,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U872
0.891 0.006213 0.002832 0.9 VDD 159.583,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U873
0.8889 0.008372 0.002686 0.9 VDD 165.208,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U874
0.8898 0.007527 0.002709 0.9 VDD 163.318,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U876
0.8897 0.007624 0.002655 0.9 VDD 164.128,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U877
0.8891 0.008112 0.002762 0.9 VDD 168.538,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U878
0.8891 0.008121 0.002816 0.9 VDD 168.628,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U879
0.8864 0.01053 0.003023 0.9 VDD 166.648,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U880
0.8876 0.009479 0.002965 0.9 VDD 168.988,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U881
0.8877 0.009475 0.002874 0.9 VDD 168.943,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U882
0.8888 0.008437 0.002721 0.9 VDD 165.838,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U883
0.8885 0.008687 0.002849 0.9 VDD 168.358,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U884
0.8878 0.009389 0.002837 0.9 VDD 168.088,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U885
0.89 0.007196 0.002828 0.9 VDD 160.078,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U886
0.89 0.007036 0.002938 0.9 VDD 157.243,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U887
0.8892 0.007734 0.003035 0.9 VDD 157.198,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U888
0.8885 0.008635 0.002825 0.9 VDD 167.818,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U889
0.8834 0.01252 0.004117 0.9 VDD 154.903,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U890
0.8821 0.01364 0.004211 0.9 VDD 154.588,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U891
0.8841 0.01164 0.004261 0.9 VDD 146.893,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U892
0.8836 0.01224 0.004174 0.9 VDD 149.188,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U894
0.8847 0.01098 0.004277 0.9 VDD 147.433,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U895
0.883 0.01286 0.004178 0.9 VDD 151.033,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U898
0.8818 0.014 0.004152 0.9 VDD 149.908,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U899
0.8847 0.01103 0.00429 0.9 VDD 147.973,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U900
0.8824 0.01335 0.004207 0.9 VDD 147.748,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U901
0.883 0.01287 0.004176 0.9 VDD 151.348,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U903
0.8825 0.01327 0.004193 0.9 VDD 146.533,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U904
0.886 0.01002 0.004019 0.9 VDD 147.973,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U906
0.884 0.01169 0.004278 0.9 VDD 147.478,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U907
0.8836 0.01215 0.004286 0.9 VDD 147.973,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U908
0.8848 0.01115 0.004045 0.9 VDD 149.503,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U909
0.8833 0.0126 0.004125 0.9 VDD 146.668,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U911
0.8837 0.01212 0.004148 0.9 VDD 147.523,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U912
0.8836 0.01226 0.004176 0.9 VDD 149.503,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U914
0.8845 0.01114 0.004312 0.9 VDD 149.413,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U915
0.8845 0.01119 0.004312 0.9 VDD 150.088,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U916
0.8838 0.01187 0.004312 0.9 VDD 150.133,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U917
0.8832 0.01263 0.0042 0.9 VDD 147.073,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U918
0.8841 0.01166 0.004269 0.9 VDD 147.163,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U919
0.8838 0.01186 0.004314 0.9 VDD 150.088,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U921
0.882 0.01386 0.004126 0.9 VDD 147.568,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U923
0.8817 0.01412 0.004232 0.9 VDD 151.978,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U924
0.8834 0.01248 0.004147 0.9 VDD 153.643,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U925
0.8817 0.01415 0.004157 0.9 VDD 152.608,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U926
0.8831 0.01271 0.004165 0.9 VDD 148.378,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U928
0.8833 0.0124 0.00432 0.9 VDD 151.978,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U930
0.8838 0.01188 0.004316 0.9 VDD 150.493,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U931
0.8835 0.01231 0.004178 0.9 VDD 150.448,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U932
0.8837 0.01214 0.004156 0.9 VDD 147.838,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U935
0.8806 0.01519 0.004201 0.9 VDD 150.718,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U937
0.8806 0.01519 0.004225 0.9 VDD 150.808,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U938
0.8829 0.01299 0.004129 0.9 VDD 154.453,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U939
0.8816 0.01416 0.004227 0.9 VDD 152.878,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U940
0.8816 0.01414 0.004229 0.9 VDD 152.473,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U941
0.886 0.009957 0.004 0.9 VDD 147.298,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U943
0.885 0.01097 0.004002 0.9 VDD 147.343,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U944
0.8809 0.01494 0.004172 0.9 VDD 146.848,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U946
0.8804 0.01536 0.004236 0.9 VDD 153.778,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U947
0.8829 0.01298 0.00414 0.9 VDD 154.003,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U949
0.8817 0.01416 0.004157 0.9 VDD 152.788,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U950
0.8814 0.01444 0.004144 0.9 VDD 149.008,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U951
0.8817 0.01417 0.004155 0.9 VDD 153.193,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U952
0.8816 0.01421 0.00415 0.9 VDD 153.913,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U953
0.8868 0.009837 0.003388 0.9 VDD 157.468,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U954
0.8835 0.01219 0.004294 0.9 VDD 148.423,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U957
0.8823 0.01343 0.004225 0.9 VDD 149.188,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U958
0.8831 0.01269 0.004161 0.9 VDD 148.108,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U959
0.8824 0.01338 0.004215 0.9 VDD 148.378,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U960
0.8839 0.01181 0.00431 0.9 VDD 149.278,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U961
0.8835 0.01233 0.004178 0.9 VDD 150.808,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U962
0.883 0.01281 0.004178 0.9 VDD 150.043,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U963
0.8823 0.01345 0.004229 0.9 VDD 149.638,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U964
0.8839 0.0118 0.004308 0.9 VDD 149.098,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U966
0.884 0.01172 0.004289 0.9 VDD 147.928,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U968
0.8836 0.01209 0.004269 0.9 VDD 147.163,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U969
0.8837 0.01197 0.00432 0.9 VDD 152.338,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U970
0.8846 0.01107 0.004299 0.9 VDD 148.468,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U972
0.8829 0.01292 0.004166 0.9 VDD 152.383,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U973
0.8838 0.01194 0.004305 0.9 VDD 151.618,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U974
0.8805 0.01524 0.004231 0.9 VDD 151.618,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U975
0.8814 0.01449 0.004151 0.9 VDD 149.728,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U976
0.8805 0.01527 0.004212 0.9 VDD 152.158,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U977
0.8839 0.01183 0.004313 0.9 VDD 149.593,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U978
0.8819 0.01391 0.004215 0.9 VDD 148.378,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U979
0.8819 0.01392 0.004138 0.9 VDD 148.468,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U981
0.883 0.01282 0.004202 0.9 VDD 150.358,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U983
0.8806 0.01515 0.004218 0.9 VDD 150.178,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U984
0.8824 0.01337 0.004208 0.9 VDD 148.153,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U985
0.8807 0.01514 0.004193 0.9 VDD 149.998,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U987
0.8806 0.01522 0.004206 0.9 VDD 151.348,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U988
0.882 0.01383 0.004198 0.9 VDD 147.208,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U991
0.8821 0.01382 0.004116 0.9 VDD 147.028,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U992
0.8817 0.01412 0.004158 0.9 VDD 152.023,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U993
0.8812 0.01463 0.004158 0.9 VDD 152.338,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U994
0.8816 0.01423 0.004145 0.9 VDD 154.498,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U995
0.8888 0.008085 0.003129 0.9 VDD 143.743,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U996
0.8923 0.004999 0.002714 0.9 VDD 146.398,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U998
0.8908 0.006213 0.003023 0.9 VDD 146.758,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1000
0.8919 0.005318 0.002819 0.9 VDD 139.558,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1002
0.8907 0.006199 0.003062 0.9 VDD 146.623,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1004
0.8924 0.004598 0.00304 0.9 VDD 145.318,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1005
0.8925 0.00442 0.003082 0.9 VDD 144.013,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1006
0.8902 0.006836 0.003004 0.9 VDD 145.903,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1007
0.8917 0.005193 0.003082 0.9 VDD 145.768,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1008
0.8919 0.005057 0.003063 0.9 VDD 144.463,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1009
0.892 0.004936 0.003034 0.9 VDD 143.428,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1010
0.8923 0.00473 0.002997 0.9 VDD 141.808,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1011
0.8913 0.005924 0.002808 0.9 VDD 138.523,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1012
0.8919 0.005026 0.003063 0.9 VDD 144.463,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1013
0.8909 0.006062 0.003041 0.9 VDD 145.363,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1015
0.8915 0.005662 0.002881 0.9 VDD 142.123,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1016
0.89 0.006884 0.003144 0.9 VDD 146.353,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1019
0.8907 0.006324 0.002971 0.9 VDD 141.538,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1020
0.8884 0.008105 0.003497 0.9 VDD 143.923,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1021
0.8908 0.006103 0.003049 0.9 VDD 145.723,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1022
0.8875 0.00901 0.003512 0.9 VDD 144.238,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1024
0.8909 0.006021 0.003032 0.9 VDD 145.003,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1025
0.8912 0.005846 0.002987 0.9 VDD 143.563,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1026
0.8898 0.007143 0.003032 0.9 VDD 141.493,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1027
0.8895 0.007406 0.003126 0.9 VDD 143.653,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1028
0.8922 0.004666 0.003115 0.9 VDD 145.858,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1029
0.8917 0.005255 0.003086 0.9 VDD 146.398,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1031
0.8919 0.005005 0.003051 0.9 VDD 144.013,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1034
0.8922 0.004775 0.002986 0.9 VDD 142.213,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1035
0.8926 0.00449 0.002881 0.9 VDD 140.098,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1036
0.8922 0.004644 0.003113 0.9 VDD 145.678,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1037
0.8922 0.004823 0.003003 0.9 VDD 142.618,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1040
0.891 0.006005 0.002978 0.9 VDD 144.868,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1041
0.8919 0.005047 0.003091 0.9 VDD 144.373,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1042
0.8928 0.004687 0.002558 0.9 VDD 135.238,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1043
0.892 0.004989 0.003054 0.9 VDD 144.103,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1045
0.8917 0.005167 0.003083 0.9 VDD 145.948,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1046
0.8923 0.004736 0.002972 0.9 VDD 141.898,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1047
0.893 0.004568 0.002431 0.9 VDD 141.853,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1048
0.8919 0.005062 0.003069 0.9 VDD 144.823,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1049
0.8925 0.004823 0.002671 0.9 VDD 142.618,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1050
0.8916 0.005555 0.002847 0.9 VDD 141.313,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1052
0.8922 0.004699 0.003055 0.9 VDD 146.128,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1054
0.8924 0.004484 0.003094 0.9 VDD 144.463,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1055
0.8921 0.005163 0.002714 0.9 VDD 145.903,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1057
0.8924 0.00465 0.00294 0.9 VDD 141.223,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1058
0.8911 0.006145 0.002795 0.9 VDD 140.143,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1059
0.8888 0.008043 0.003115 0.9 VDD 143.383,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1060
0.8927 0.004837 0.002461 0.9 VDD 144.508,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1061
0.8925 0.004484 0.003017 0.9 VDD 144.463,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1062
0.8922 0.005079 0.00271 0.9 VDD 145.003,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1063
0.892 0.00495 0.003043 0.9 VDD 143.743,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1064
0.8925 0.004781 0.002697 0.9 VDD 143.923,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1065
0.8919 0.005005 0.003082 0.9 VDD 144.013,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1067
0.8918 0.005096 0.003075 0.9 VDD 145.183,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1068
0.8926 0.004369 0.003071 0.9 VDD 143.653,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1069
0.8918 0.005086 0.003099 0.9 VDD 144.733,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1071
0.8941 0.003378 0.002549 0.9 VDD 134.923,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1072
0.8931 0.00398 0.00289 0.9 VDD 141.088,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1073
0.8929 0.004107 0.003001 0.9 VDD 141.898,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1074
0.892 0.004963 0.003071 0.9 VDD 143.653,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1075
0.8921 0.004875 0.003045 0.9 VDD 142.933,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1076
0.8927 0.004297 0.002973 0.9 VDD 143.158,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1078
0.8924 0.004904 0.002712 0.9 VDD 145.273,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1079
0.8939 0.0038 0.002271 0.9 VDD 135.328,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1080
0.8932 0.003923 0.002874 0.9 VDD 140.728,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1081
0.8901 0.007016 0.00292 0.9 VDD 140.503,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1082
0.8941 0.003618 0.002324 0.9 VDD 133.888,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1083
0.8933 0.00427 0.002397 0.9 VDD 140.008,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1085
0.8923 0.004593 0.003108 0.9 VDD 145.273,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1087
0.8909 0.006098 0.002999 0.9 VDD 145.678,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1088
0.8917 0.005143 0.003108 0.9 VDD 145.273,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1089
0.8943 0.003261 0.002465 0.9 VDD 133.798,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1090
0.893 0.004508 0.002476 0.9 VDD 134.068,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1091
0.8924 0.005218 0.002428 0.9 VDD 133.708,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1092
0.89 0.007069 0.002941 0.9 VDD 140.908,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1093
0.8911 0.005924 0.002956 0.9 VDD 144.193,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1094
0.8912 0.006018 0.002748 0.9 VDD 139.198,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1095
0.891 0.006198 0.002814 0.9 VDD 140.548,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1096
0.8908 0.006142 0.003055 0.9 VDD 146.083,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1097
0.8912 0.006073 0.002769 0.9 VDD 139.603,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1098
0.8907 0.006403 0.002883 0.9 VDD 142.168,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1099
0.891 0.006091 0.002878 0.9 VDD 139.738,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1100
0.8906 0.006633 0.002761 0.9 VDD 137.758,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1101
0.8903 0.006856 0.002855 0.9 VDD 139.333,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1102
0.8938 0.00382 0.002392 0.9 VDD 135.238,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1103
0.8923 0.004638 0.003047 0.9 VDD 145.633,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1105
0.8924 0.004545 0.003103 0.9 VDD 144.913,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1106
0.8923 0.004682 0.002979 0.9 VDD 141.448,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1107
0.8937 0.003734 0.002555 0.9 VDD 135.238,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1109
0.8899 0.007279 0.002812 0.9 VDD 137.488,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1110
0.8928 0.004244 0.00296 0.9 VDD 142.798,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1111
0.8919 0.005268 0.0028 0.9 VDD 139.198,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1112
0.8926 0.004809 0.002612 0.9 VDD 136.048,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1114
0.8916 0.005738 0.00264 0.9 VDD 137.218,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1115
0.8928 0.00466 0.002511 0.9 VDD 135.058,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1116
0.89 0.007023 0.002987 0.9 VDD 140.548,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1117
0.8911 0.006212 0.002646 0.9 VDD 134.923,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1118
0.8883 0.00814 0.003512 0.9 VDD 144.238,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1119
0.8926 0.004317 0.003059 0.9 VDD 143.293,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1120
0.8934 0.003744 0.002813 0.9 VDD 138.658,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1121
0.8932 0.003863 0.002897 0.9 VDD 140.008,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1122
0.8934 0.003937 0.002649 0.9 VDD 136.498,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1123
0.8915 0.005609 0.002916 0.9 VDD 141.718,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1125
0.8915 0.005609 0.002864 0.9 VDD 141.718,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1126
0.8933 0.003882 0.002851 0.9 VDD 140.233,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1127
0.8924 0.004545 0.00303 0.9 VDD 144.913,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1129
0.8931 0.004196 0.002741 0.9 VDD 137.803,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1130
0.8925 0.004559 0.002903 0.9 VDD 140.503,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1132
0.893 0.004366 0.002597 0.9 VDD 140.008,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1133
0.8921 0.004783 0.003119 0.9 VDD 146.668,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1134
0.8931 0.003923 0.002939 0.9 VDD 140.728,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1136
0.8921 0.004916 0.003034 0.9 VDD 143.428,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1137
0.8929 0.004329 0.002818 0.9 VDD 139.018,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1138
0.8874 0.00908 0.003538 0.9 VDD 144.868,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1139
0.8922 0.004789 0.003017 0.9 VDD 142.258,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1140
0.8924 0.004619 0.002954 0.9 VDD 140.998,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1141
0.8925 0.004555 0.002929 0.9 VDD 140.548,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1142
0.8925 0.004567 0.00291 0.9 VDD 140.638,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1143
0.893 0.004606 0.002436 0.9 VDD 142.213,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1144
0.8924 0.004866 0.002709 0.9 VDD 144.823,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1145
0.8927 0.004663 0.002674 0.9 VDD 142.753,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1146
0.8933 0.004168 0.002534 0.9 VDD 138.298,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1147
0.8926 0.004713 0.002648 0.9 VDD 141.718,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1148
0.8931 0.004525 0.002425 0.9 VDD 141.448,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1149
0.8931 0.004461 0.002414 0.9 VDD 140.863,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1150
0.8929 0.004496 0.002632 0.9 VDD 141.178,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1151
0.8899 0.007149 0.002971 0.9 VDD 141.538,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1152
0.8925 0.004833 0.002705 0.9 VDD 144.463,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1153
0.8927 0.004794 0.002458 0.9 VDD 144.058,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1154
0.8923 0.005021 0.002705 0.9 VDD 144.418,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1155
0.8931 0.004316 0.002582 0.9 VDD 139.558,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1156
0.8892 0.007642 0.003128 0.9 VDD 145.768,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1157
0.8904 0.006624 0.00295 0.9 VDD 144.013,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1159
0.893 0.004405 0.002574 0.9 VDD 139.333,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1160
0.8926 0.004769 0.00266 0.9 VDD 142.168,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1161
0.8931 0.00445 0.002432 0.9 VDD 141.898,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1162
0.8932 0.004416 0.002426 0.9 VDD 141.538,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1163
0.8931 0.004164 0.00275 0.9 VDD 137.938,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1164
0.8932 0.004211 0.002548 0.9 VDD 138.658,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1166
0.8932 0.004274 0.002569 0.9 VDD 139.198,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1167
0.8932 0.004392 0.002402 0.9 VDD 140.233,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1168
0.8928 0.004588 0.002619 0.9 VDD 140.728,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1169
0.8924 0.004926 0.00269 0.9 VDD 143.518,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1170
0.887 0.009361 0.003615 0.9 VDD 147.838,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1171
0.8891 0.00782 0.003036 0.9 VDD 141.583,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1172
0.8893 0.007734 0.003004 0.9 VDD 140.908,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1173
0.889 0.007722 0.0033 0.9 VDD 140.818,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1174
0.8877 0.008717 0.003598 0.9 VDD 150.538,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1175
0.8918 0.005116 0.003078 0.9 VDD 148.918,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1176
0.8914 0.005579 0.00306 0.9 VDD 152.338,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1177
0.8903 0.006607 0.003074 0.9 VDD 151.078,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1178
0.8894 0.007578 0.003015 0.9 VDD 154.408,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1179
0.8901 0.006868 0.003011 0.9 VDD 154.588,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1180
0.891 0.005957 0.002997 0.9 VDD 155.443,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1181
0.8912 0.005814 0.003027 0.9 VDD 154.228,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1182
0.8913 0.005693 0.00305 0.9 VDD 153.238,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1183
0.8911 0.005838 0.00305 0.9 VDD 153.238,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1184
0.8913 0.005631 0.003072 0.9 VDD 151.438,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1185
0.8916 0.005757 0.002692 0.9 VDD 153.148,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1186
0.8881 0.008639 0.003235 0.9 VDD 149.503,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1187
0.8912 0.00577 0.003034 0.9 VDD 153.868,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1189
0.8915 0.005425 0.003093 0.9 VDD 151.168,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1191
0.8912 0.005692 0.003059 0.9 VDD 152.248,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1192
0.8911 0.005886 0.002991 0.9 VDD 155.038,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1193
0.891 0.005989 0.002985 0.9 VDD 155.533,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1194
0.8912 0.005661 0.003097 0.9 VDD 150.898,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1196
0.8911 0.005787 0.003067 0.9 VDD 152.518,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1197
0.8915 0.005443 0.003072 0.9 VDD 151.303,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1198
0.8912 0.005676 0.003076 0.9 VDD 151.078,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1199
0.8914 0.005503 0.003068 0.9 VDD 151.753,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1200
0.8913 0.005631 0.003062 0.9 VDD 152.743,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1201
0.8902 0.006726 0.003046 0.9 VDD 152.608,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1202
0.8902 0.006806 0.003039 0.9 VDD 153.688,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1203
0.8895 0.007508 0.003035 0.9 VDD 153.328,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1204
0.8911 0.005899 0.003016 0.9 VDD 154.138,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1205
0.8901 0.006868 0.003019 0.9 VDD 154.588,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1206
0.8901 0.00696 0.002981 0.9 VDD 155.983,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1207
0.8876 0.008863 0.00355 0.9 VDD 152.743,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1208
0.8868 0.009731 0.003502 0.9 VDD 154.498,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1210
0.8887 0.008069 0.003212 0.9 VDD 150.268,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1211
0.888 0.008812 0.003219 0.9 VDD 151.933,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1212
0.8857 0.01033 0.004005 0.9 VDD 153.148,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1213
0.8847 0.01138 0.00394 0.9 VDD 154.858,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1214
0.8876 0.008911 0.003529 0.9 VDD 153.553,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1215
0.8879 0.008866 0.003205 0.9 VDD 152.788,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1217
0.8879 0.008903 0.003192 0.9 VDD 153.418,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1218
0.8857 0.01029 0.004032 0.9 VDD 152.338,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1219
0.8861 0.0103 0.003603 0.9 VDD 152.428,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1220
0.8857 0.01036 0.003977 0.9 VDD 153.913,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1221
0.8857 0.01043 0.00391 0.9 VDD 155.578,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1222
0.8861 0.01044 0.003502 0.9 VDD 155.848,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1223
0.8886 0.008183 0.00322 0.9 VDD 151.888,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1224
0.8917 0.005266 0.003079 0.9 VDD 149.998,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1225
0.8916 0.00534 0.003077 0.9 VDD 150.538,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1226
0.8904 0.006492 0.003079 0.9 VDD 149.728,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1227
0.8905 0.006436 0.003079 0.9 VDD 149.098,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1228
0.8907 0.00628 0.00307 0.9 VDD 147.433,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1229
0.8917 0.005192 0.003079 0.9 VDD 149.458,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1230
0.8904 0.006551 0.003078 0.9 VDD 150.403,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1232
0.8914 0.005521 0.00308 0.9 VDD 151.888,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1233
0.8869 0.009407 0.003643 0.9 VDD 148.468,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1234
0.8915 0.00545 0.003092 0.9 VDD 148.468,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1235
0.8915 0.005332 0.00312 0.9 VDD 147.208,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1236
0.8889 0.007845 0.003223 0.9 VDD 147.748,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1237
0.8921 0.004878 0.003069 0.9 VDD 147.298,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1238
0.8885 0.008426 0.003051 0.9 VDD 156.793,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1239
0.8901 0.006979 0.002966 0.9 VDD 156.298,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1240
0.891 0.006024 0.002979 0.9 VDD 156.028,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1241
0.8817 0.01419 0.004152 0.9 VDD 153.598,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1242
0.8809 0.01494 0.004155 0.9 VDD 146.938,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1243
0.8839 0.01176 0.004295 0.9 VDD 148.513,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1244
0.884 0.01171 0.004281 0.9 VDD 147.748,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1247
0.8808 0.015 0.004167 0.9 VDD 147.748,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1249
0.8811 0.0147 0.004152 0.9 VDD 153.643,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1250
0.8834 0.01225 0.004307 0.9 VDD 149.368,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1251
0.8835 0.01222 0.004302 0.9 VDD 148.963,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1252
0.8815 0.01437 0.004129 0.9 VDD 147.793,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1253
0.8813 0.01445 0.004205 0.9 VDD 149.098,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1255
0.8818 0.01397 0.004226 0.9 VDD 149.278,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1256
0.8835 0.01235 0.004177 0.9 VDD 151.123,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1257
0.8823 0.0135 0.004233 0.9 VDD 150.718,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1258
0.883 0.01277 0.004208 0.9 VDD 149.413,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1260
0.8823 0.01348 0.004232 0.9 VDD 150.268,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1261
0.8847 0.01123 0.004049 0.9 VDD 150.628,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1262
0.8844 0.01125 0.00431 0.9 VDD 150.898,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1263
0.8838 0.01185 0.004313 0.9 VDD 149.908,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1264
0.8839 0.01183 0.004308 0.9 VDD 149.503,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1265
0.8836 0.01221 0.00417 0.9 VDD 148.738,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1266
0.8829 0.01286 0.004196 0.9 VDD 150.988,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1267
0.8821 0.01379 0.004108 0.9 VDD 146.578,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1269
0.8817 0.01409 0.004233 0.9 VDD 151.528,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1270
0.8817 0.01406 0.004233 0.9 VDD 150.988,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1271
0.8805 0.01529 0.004234 0.9 VDD 152.563,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1272
0.8821 0.01364 0.004214 0.9 VDD 154.408,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1273
0.8832 0.01252 0.004277 0.9 VDD 154.768,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1274
0.8834 0.01233 0.004317 0.9 VDD 150.673,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1275
0.8834 0.01229 0.004314 0.9 VDD 150.088,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1276
0.883 0.0128 0.004206 0.9 VDD 149.908,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1277
0.8822 0.01368 0.004095 0.9 VDD 155.938,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1279
0.8829 0.01288 0.00419 0.9 VDD 151.438,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1280
0.8823 0.01356 0.004179 0.9 VDD 152.158,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1281
0.8816 0.01426 0.004099 0.9 VDD 146.128,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1285
0.883 0.01283 0.004178 0.9 VDD 150.538,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1288
0.8831 0.01267 0.004207 0.9 VDD 147.748,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1289
0.8823 0.01354 0.004187 0.9 VDD 151.618,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1290
0.8832 0.01263 0.00414 0.9 VDD 147.208,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1291
0.8837 0.01217 0.004162 0.9 VDD 148.153,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1292
0.8832 0.01267 0.004154 0.9 VDD 147.748,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1293
0.8824 0.0134 0.004209 0.9 VDD 148.738,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1294
0.8849 0.01107 0.004031 0.9 VDD 148.558,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1295
0.8839 0.01177 0.004301 0.9 VDD 148.558,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1296
0.8824 0.01343 0.004208 0.9 VDD 149.278,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1297
0.8823 0.01352 0.004195 0.9 VDD 151.078,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1298
0.8822 0.01357 0.00423 0.9 VDD 152.338,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1299
0.8819 0.01398 0.004149 0.9 VDD 149.458,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1300
0.8832 0.01245 0.004318 0.9 VDD 152.923,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1301
0.8829 0.01296 0.00415 0.9 VDD 153.508,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1302
0.8829 0.01299 0.00414 0.9 VDD 154.273,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1303
0.8822 0.01363 0.004217 0.9 VDD 154.048,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1304
0.881 0.01473 0.004236 0.9 VDD 154.138,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1305
0.8822 0.01352 0.004233 0.9 VDD 151.258,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1307
0.8831 0.01272 0.004168 0.9 VDD 148.558,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1309
0.8834 0.01242 0.004167 0.9 VDD 152.293,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1310
0.8829 0.01292 0.004175 0.9 VDD 152.428,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1311
0.8826 0.01322 0.004175 0.9 VDD 145.858,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1313
0.8821 0.01376 0.004181 0.9 VDD 146.173,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1314
0.8822 0.01375 0.004097 0.9 VDD 146.038,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1315
0.8823 0.0135 0.0042 0.9 VDD 150.628,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1316
0.8838 0.01189 0.004311 0.9 VDD 150.583,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1317
0.8812 0.01457 0.004228 0.9 VDD 151.168,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1318
0.8813 0.01452 0.00422 0.9 VDD 150.358,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1319
0.8813 0.01456 0.004156 0.9 VDD 150.898,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1320
0.8812 0.01467 0.004155 0.9 VDD 153.103,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1321
0.8822 0.01361 0.004155 0.9 VDD 153.508,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1322
0.8822 0.01359 0.004226 0.9 VDD 153.058,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1323
0.8833 0.01242 0.004319 0.9 VDD 152.383,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1324
0.8838 0.01193 0.004319 0.9 VDD 151.393,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1325
0.8829 0.01289 0.004173 0.9 VDD 151.708,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1326
0.8829 0.0129 0.004183 0.9 VDD 151.888,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1327
0.8823 0.01346 0.004206 0.9 VDD 149.863,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1328
0.8813 0.01459 0.004158 0.9 VDD 151.528,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1329
0.8818 0.01408 0.004158 0.9 VDD 151.348,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1330
0.8829 0.01296 0.004159 0.9 VDD 153.328,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1331
0.8834 0.01244 0.004162 0.9 VDD 152.743,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1332
0.8833 0.01236 0.004319 0.9 VDD 151.258,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1333
0.8834 0.01238 0.004173 0.9 VDD 151.708,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1334
0.8834 0.01246 0.004155 0.9 VDD 153.193,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1335
0.8822 0.01363 0.004143 0.9 VDD 154.138,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1336
0.8925 0.004863 0.002635 0.9 VDD 136.408,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1338
0.8921 0.005191 0.00272 0.9 VDD 138.658,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1339
0.8914 0.005899 0.002703 0.9 VDD 138.343,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1341
0.8924 0.004662 0.002945 0.9 VDD 141.313,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1342
0.8929 0.004302 0.002825 0.9 VDD 138.838,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1343
0.893 0.004241 0.002782 0.9 VDD 138.433,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1344
0.8917 0.005646 0.002682 0.9 VDD 136.588,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1345
0.8914 0.005854 0.002777 0.9 VDD 138.028,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1346
0.8905 0.006716 0.002797 0.9 VDD 138.343,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1347
0.8927 0.004477 0.002869 0.9 VDD 139.873,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1348
0.8923 0.00499 0.002689 0.9 VDD 137.263,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1349
0.8921 0.004875 0.003021 0.9 VDD 143.068,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1350
0.8935 0.004047 0.002466 0.9 VDD 136.768,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1351
0.8918 0.005404 0.002797 0.9 VDD 140.188,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1352
0.8916 0.005489 0.002878 0.9 VDD 140.818,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1353
0.8902 0.006881 0.002931 0.9 VDD 139.513,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1354
0.8932 0.004099 0.002695 0.9 VDD 137.128,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1356
0.8937 0.00363 0.0027 0.9 VDD 137.443,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1357
0.8923 0.00473 0.002968 0.9 VDD 141.808,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1358
0.8928 0.004383 0.002859 0.9 VDD 139.378,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1359
0.8918 0.00538 0.002841 0.9 VDD 140.008,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1360
0.8902 0.006943 0.002891 0.9 VDD 139.963,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1361
0.8884 0.00842 0.003212 0.9 VDD 146.983,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1363
0.8891 0.0077 0.003198 0.9 VDD 146.308,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1364
0.8918 0.005166 0.003079 0.9 VDD 145.498,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1365
0.8903 0.006742 0.002983 0.9 VDD 145.048,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1366
0.8901 0.006752 0.003109 0.9 VDD 145.138,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1367
0.891 0.006047 0.002987 0.9 VDD 145.228,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1368
0.891 0.005962 0.003018 0.9 VDD 144.508,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1369
0.8894 0.007523 0.003095 0.9 VDD 144.688,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1370
0.8891 0.007774 0.003162 0.9 VDD 147.028,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1371
0.8892 0.007647 0.003186 0.9 VDD 145.813,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1372
0.8893 0.007543 0.003161 0.9 VDD 144.868,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1373
0.8894 0.007478 0.003145 0.9 VDD 144.283,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1374
0.8898 0.007193 0.002988 0.9 VDD 141.898,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1375
0.8902 0.006691 0.003092 0.9 VDD 144.598,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1376
0.8913 0.00576 0.002963 0.9 VDD 142.888,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1378
0.8898 0.007238 0.003003 0.9 VDD 142.258,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1379
0.8908 0.006473 0.00276 0.9 VDD 136.678,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1380
0.8933 0.003832 0.002823 0.9 VDD 139.648,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1381
0.8924 0.004996 0.002646 0.9 VDD 137.308,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1382
0.8933 0.004183 0.002509 0.9 VDD 137.713,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1383
0.8919 0.005473 0.002601 0.9 VDD 135.418,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1384
0.8912 0.005993 0.002837 0.9 VDD 139.018,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1385
0.8939 0.003558 0.002492 0.9 VDD 134.158,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1387
0.8941 0.003364 0.002527 0.9 VDD 134.788,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1388
0.8913 0.006185 0.002553 0.9 VDD 134.743,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1389
0.8904 0.006912 0.002643 0.9 VDD 134.878,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1390
0.8935 0.00402 0.00248 0.9 VDD 137.083,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1391
0.8938 0.004045 0.002179 0.9 VDD 137.038,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1392
0.8921 0.004835 0.003032 0.9 VDD 142.618,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1393
0.8922 0.004812 0.002996 0.9 VDD 142.438,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1394
0.8921 0.004892 0.003021 0.9 VDD 143.068,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1395
0.8918 0.00511 0.003071 0.9 VDD 144.958,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1396
0.8929 0.004659 0.002443 0.9 VDD 142.708,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1397
0.8929 0.004641 0.002457 0.9 VDD 143.968,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1398
0.893 0.004542 0.002445 0.9 VDD 142.888,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1399
0.8933 0.004314 0.002406 0.9 VDD 140.458,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1400
0.8931 0.004308 0.002547 0.9 VDD 138.613,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1401
0.892 0.004919 0.003059 0.9 VDD 143.293,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1402
0.8936 0.004229 0.002209 0.9 VDD 139.063,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1404
0.8934 0.0042 0.002381 0.9 VDD 139.288,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1405
0.8934 0.004335 0.002231 0.9 VDD 140.683,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1406
0.8934 0.004385 0.002233 0.9 VDD 140.818,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1407
0.8894 0.007647 0.00297 0.9 VDD 140.233,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1408
0.8891 0.007641 0.003255 0.9 VDD 140.188,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1409
0.8893 0.007546 0.003203 0.9 VDD 139.468,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1410
0.8914 0.005726 0.0029 0.9 VDD 142.618,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1411
0.8906 0.006491 0.00291 0.9 VDD 142.888,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1412
0.8905 0.006474 0.003024 0.9 VDD 142.753,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1413
0.8905 0.006566 0.002933 0.9 VDD 143.518,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1414
0.8906 0.006398 0.002998 0.9 VDD 142.123,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1415
0.8911 0.005907 0.003004 0.9 VDD 144.058,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1416
0.8904 0.006681 0.002966 0.9 VDD 144.508,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1417
0.8929 0.004175 0.002942 0.9 VDD 142.348,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1418
0.8913 0.005806 0.002923 0.9 VDD 143.248,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1419
0.8904 0.006544 0.003047 0.9 VDD 143.338,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1420
0.8914 0.00568 0.002939 0.9 VDD 142.258,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1421
0.8881 0.008303 0.003573 0.9 VDD 145.813,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1422
0.8832 0.01251 0.00429 0.9 VDD 154.453,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1423
0.8893 0.007593 0.003115 0.9 VDD 145.318,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1424
0.8882 0.008262 0.003558 0.9 VDD 145.408,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1425
0.8889 0.007977 0.003092 0.9 VDD 142.843,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1426
0.8909 0.006163 0.002908 0.9 VDD 140.278,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1427
0.8909 0.00625 0.002832 0.9 VDD 140.953,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1428
0.8908 0.006244 0.002941 0.9 VDD 140.908,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1429
0.8927 0.004244 0.00304 0.9 VDD 142.798,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1430
0.8896 0.007325 0.003098 0.9 VDD 142.978,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1431
0.8926 0.004723 0.002686 0.9 VDD 143.338,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1432
0.8928 0.004732 0.002451 0.9 VDD 143.428,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1433
0.8896 0.007336 0.003036 0.9 VDD 143.068,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1434
0.8891 0.007888 0.00306 0.9 VDD 142.123,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1435
0.8886 0.007983 0.003437 0.9 VDD 142.888,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1436
0.8887 0.007905 0.003396 0.9 VDD 142.258,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1437
0.8817 0.01453 0.003822 0.9 VDD 175.738,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1439
0.8802 0.01578 0.003988 0.9 VDD 178.618,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1440
0.8796 0.01635 0.004031 0.9 VDD 176.638,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1441
0.8803 0.0156 0.004077 0.9 VDD 171.463,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1442
0.8785 0.01732 0.004202 0.9 VDD 173.938,40.272 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1444
0.8785 0.0174 0.004119 0.9 VDD 178.168,40.272 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1445
0.878 0.01777 0.004218 0.9 VDD 172.588,40.848 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1446
0.8785 0.01727 0.004239 0.9 VDD 171.913,39.696 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1447
0.8804 0.01558 0.004005 0.9 VDD 171.013,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1448
0.881 0.01524 0.003756 0.9 VDD 179.068,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1450
0.8809 0.01525 0.003878 0.9 VDD 179.698,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1451
0.8804 0.0156 0.004005 0.9 VDD 171.643,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1452
0.8822 0.01404 0.003732 0.9 VDD 170.743,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1453
0.8823 0.01381 0.003851 0.9 VDD 167.908,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1454
0.8825 0.01351 0.003948 0.9 VDD 169.078,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1455
0.882 0.01371 0.00432 0.9 VDD 170.968,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1457
0.8821 0.01373 0.004199 0.9 VDD 171.058,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1458
0.882 0.01397 0.00401 0.9 VDD 169.888,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1459
0.8823 0.014 0.003732 0.9 VDD 170.293,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1461
0.882 0.01432 0.003731 0.9 VDD 169.798,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1462
0.8803 0.01561 0.004076 0.9 VDD 171.958,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1463
0.8785 0.01738 0.004157 0.9 VDD 176.548,40.272 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1464
0.878 0.01783 0.004188 0.9 VDD 175.738,41.424 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1465
0.8804 0.01565 0.003999 0.9 VDD 172.993,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1466
0.8796 0.01633 0.004048 0.9 VDD 175.513,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1467
0.8796 0.01632 0.004056 0.9 VDD 174.838,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1468
0.8796 0.01629 0.004069 0.9 VDD 173.578,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1469
0.8796 0.0163 0.004064 0.9 VDD 174.208,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1470
0.8803 0.01565 0.004073 0.9 VDD 172.903,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1471
0.8803 0.01563 0.004075 0.9 VDD 172.408,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1472
0.8804 0.01555 0.004074 0.9 VDD 170.293,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1473
0.8804 0.01557 0.004076 0.9 VDD 170.878,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1474
0.8793 0.01621 0.004519 0.9 VDD 171.148,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1475
0.8898 0.007406 0.002752 0.9 VDD 162.328,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1476
0.8899 0.007394 0.002753 0.9 VDD 168.268,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1479
0.8904 0.006965 0.002642 0.9 VDD 164.398,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1480
0.8896 0.007555 0.002799 0.9 VDD 169.888,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1481
0.8899 0.007394 0.002747 0.9 VDD 168.268,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1482
0.8899 0.007363 0.002752 0.9 VDD 170.518,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1483
0.8899 0.007317 0.002741 0.9 VDD 170.023,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1484
0.8896 0.007555 0.002799 0.9 VDD 169.888,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1485
0.8892 0.008038 0.002738 0.9 VDD 167.818,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1486
0.891 0.00604 0.002917 0.9 VDD 157.378,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1487
0.8914 0.005958 0.002648 0.9 VDD 157.783,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1488
0.889 0.007747 0.003207 0.9 VDD 146.758,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1489
0.8909 0.006124 0.002939 0.9 VDD 156.928,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1490
0.8875 0.009163 0.003297 0.9 VDD 159.088,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1492
0.8874 0.00963 0.002954 0.9 VDD 164.398,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1493
0.8869 0.01003 0.003092 0.9 VDD 167.998,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1494
0.8885 0.008533 0.002976 0.9 VDD 159.763,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1495
0.89 0.007151 0.002869 0.9 VDD 159.268,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1497
0.8893 0.0078 0.002894 0.9 VDD 158.548,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1498
0.8907 0.006509 0.002798 0.9 VDD 160.528,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1499
0.8907 0.006457 0.00283 0.9 VDD 160.033,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1500
0.8893 0.007849 0.002856 0.9 VDD 159.628,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1501
0.891 0.006512 0.002496 0.9 VDD 164.218,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1502
0.8912 0.006298 0.002514 0.9 VDD 162.058,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1504
0.891 0.006413 0.002591 0.9 VDD 162.058,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1505
0.8848 0.01093 0.004262 0.9 VDD 146.938,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1506
0.8911 0.006269 0.002601 0.9 VDD 161.518,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1508
0.8902 0.007086 0.002728 0.9 VDD 167.728,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1509
0.8911 0.006362 0.00251 0.9 VDD 162.688,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1510
0.8911 0.006442 0.002456 0.9 VDD 163.498,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1511
0.8906 0.00682 0.002534 0.9 VDD 167.098,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1512
0.8904 0.006969 0.00264 0.9 VDD 166.648,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1513
0.8906 0.006825 0.002542 0.9 VDD 167.728,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1514
0.8907 0.006788 0.002537 0.9 VDD 167.278,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1515
0.8907 0.006738 0.002528 0.9 VDD 166.693,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1516
0.8911 0.006468 0.00242 0.9 VDD 165.118,14.928 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1517
0.8913 0.006206 0.002519 0.9 VDD 161.158,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1518
0.89 0.00702 0.002946 0.9 VDD 156.973,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1519
0.89 0.007002 0.002959 0.9 VDD 156.658,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1520
0.883 0.01291 0.004068 0.9 VDD 142.078,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1521
0.884 0.01201 0.003986 0.9 VDD 140.008,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1523
0.8834 0.01267 0.003962 0.9 VDD 139.648,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1524
0.8851 0.01115 0.003764 0.9 VDD 137.893,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1525
0.883 0.01289 0.004074 0.9 VDD 141.898,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1527
0.8832 0.0128 0.004032 0.9 VDD 140.953,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1528
0.8825 0.01341 0.004054 0.9 VDD 141.718,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1530
0.883 0.01308 0.003886 0.9 VDD 138.118,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1531
0.8829 0.01316 0.003931 0.9 VDD 139.018,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1534
0.8829 0.01316 0.003911 0.9 VDD 139.018,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1535
0.8831 0.01306 0.003872 0.9 VDD 137.893,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1536
0.8842 0.01191 0.003932 0.9 VDD 139.018,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1538
0.8821 0.01373 0.004172 0.9 VDD 145.723,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1539
0.8837 0.01227 0.003983 0.9 VDD 142.618,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1540
0.8838 0.01223 0.003963 0.9 VDD 142.168,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1541
0.8829 0.01297 0.004095 0.9 VDD 142.798,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1542
0.8824 0.01351 0.004098 0.9 VDD 142.888,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1543
0.8826 0.01334 0.004021 0.9 VDD 140.908,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1544
0.8828 0.01323 0.003967 0.9 VDD 139.738,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1545
0.8827 0.01328 0.003992 0.9 VDD 140.278,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1546
0.8845 0.01139 0.004142 0.9 VDD 144.193,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1547
0.8844 0.01142 0.004177 0.9 VDD 144.508,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1548
0.8841 0.01204 0.003871 0.9 VDD 140.278,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1549
0.882 0.01402 0.004017 0.9 VDD 142.618,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1550
0.8865 0.009629 0.003865 0.9 VDD 143.923,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1552
0.885 0.01124 0.003775 0.9 VDD 138.613,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1553
0.8835 0.01256 0.003911 0.9 VDD 138.658,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1554
0.8825 0.01346 0.004011 0.9 VDD 142.348,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1555
0.882 0.01398 0.003999 0.9 VDD 141.898,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1556
0.8828 0.01324 0.003938 0.9 VDD 139.873,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1557
0.8852 0.01067 0.004156 0.9 VDD 144.463,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1559
0.8849 0.01128 0.003794 0.9 VDD 138.928,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1560
0.8842 0.01196 0.003827 0.9 VDD 139.468,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1561
0.8841 0.01197 0.003962 0.9 VDD 139.558,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1562
0.8884 0.008351 0.003242 0.9 VDD 139.198,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1563
0.8856 0.01069 0.003729 0.9 VDD 138.433,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1564
0.8845 0.01178 0.003726 0.9 VDD 137.848,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1565
0.8838 0.01214 0.004046 0.9 VDD 141.268,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1566
0.8881 0.00858 0.003303 0.9 VDD 140.863,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1567
0.8883 0.008452 0.003236 0.9 VDD 139.918,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1568
0.8854 0.01083 0.00381 0.9 VDD 139.378,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1569
0.8823 0.01359 0.004127 0.9 VDD 143.878,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1570
0.8831 0.01283 0.004036 0.9 VDD 141.268,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1572
0.8834 0.01265 0.003957 0.9 VDD 139.468,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1573
0.8847 0.01159 0.003755 0.9 VDD 136.228,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1574
0.8857 0.01064 0.003692 0.9 VDD 138.028,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1576
0.8866 0.009788 0.003659 0.9 VDD 137.668,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1578
0.8868 0.009762 0.003411 0.9 VDD 137.488,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1579
0.8867 0.009755 0.003557 0.9 VDD 145.183,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1580
0.8869 0.009624 0.0035 0.9 VDD 143.878,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1581
0.8868 0.009657 0.003575 0.9 VDD 136.768,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1583
0.8853 0.01084 0.003888 0.9 VDD 139.468,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1584
0.8842 0.01154 0.004226 0.9 VDD 145.768,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1585
0.8859 0.0105 0.003609 0.9 VDD 137.128,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1586
0.8866 0.009903 0.003491 0.9 VDD 138.478,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1587
0.8876 0.009112 0.00327 0.9 VDD 139.648,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1588
0.8867 0.009515 0.003806 0.9 VDD 142.888,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1589
0.8841 0.01174 0.004113 0.9 VDD 143.158,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1590
0.8853 0.01106 0.003683 0.9 VDD 137.218,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1591
0.8856 0.0106 0.003756 0.9 VDD 137.803,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1592
0.8884 0.008578 0.003008 0.9 VDD 135.688,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1593
0.8844 0.01157 0.004022 0.9 VDD 141.538,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1594
0.8854 0.01074 0.003833 0.9 VDD 138.748,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1595
0.8864 0.009852 0.0037 0.9 VDD 138.118,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1596
0.8876 0.008903 0.003458 0.9 VDD 138.073,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1597
0.8879 0.008897 0.003165 0.9 VDD 138.028,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1598
0.885 0.01121 0.003801 0.9 VDD 138.343,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1600
0.8848 0.01147 0.003686 0.9 VDD 135.238,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1601
0.8848 0.01157 0.003603 0.9 VDD 136.048,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1602
0.8856 0.01081 0.003553 0.9 VDD 135.328,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1603
0.8858 0.01048 0.003681 0.9 VDD 136.948,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1604
0.8856 0.01085 0.003565 0.9 VDD 135.643,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1605
0.8862 0.01027 0.003561 0.9 VDD 135.598,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1606
0.8862 0.0103 0.003479 0.9 VDD 135.778,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1607
0.8887 0.008165 0.003156 0.9 VDD 137.893,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1608
0.8885 0.008326 0.00317 0.9 VDD 139.018,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1609
0.8823 0.01376 0.003908 0.9 VDD 138.928,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1610
0.8913 0.006143 0.002524 0.9 VDD 160.078,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1612
0.8891 0.008193 0.002699 0.9 VDD 163.543,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1613
0.891 0.006258 0.002791 0.9 VDD 160.528,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1614
0.8903 0.007084 0.002645 0.9 VDD 165.433,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1615
0.8905 0.006827 0.002696 0.9 VDD 163.228,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1616
0.8909 0.006232 0.002913 0.9 VDD 157.918,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1617
0.8868 0.009856 0.003338 0.9 VDD 158.368,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1618
0.8878 0.009145 0.00302 0.9 VDD 158.638,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1619
0.8885 0.008464 0.003053 0.9 VDD 157.783,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1620
0.8871 0.009974 0.002897 0.9 VDD 167.458,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1621
0.8889 0.0084 0.002673 0.9 VDD 165.478,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1622
0.8893 0.007951 0.002746 0.9 VDD 167.008,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1623
0.8878 0.009278 0.002877 0.9 VDD 167.053,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1624
0.8849 0.01158 0.00351 0.9 VDD 166.108,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1625
0.8899 0.007347 0.002738 0.9 VDD 167.818,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1626
0.8898 0.007449 0.00277 0.9 VDD 168.808,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1627
0.8883 0.008773 0.002889 0.9 VDD 169.303,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1628
0.89 0.007348 0.002619 0.9 VDD 169.033,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1629
0.8901 0.007179 0.00276 0.9 VDD 168.628,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1630
0.89 0.007233 0.002777 0.9 VDD 169.168,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1631
0.8897 0.00749 0.002779 0.9 VDD 169.213,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1632
0.891 0.006123 0.002869 0.9 VDD 158.683,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1633
0.891 0.006211 0.002839 0.9 VDD 159.538,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1635
0.8908 0.006395 0.002842 0.9 VDD 159.448,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1636
0.891 0.006455 0.002505 0.9 VDD 163.318,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1637
0.8909 0.006595 0.00249 0.9 VDD 164.713,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1638
0.8906 0.006824 0.002592 0.9 VDD 165.388,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1639
0.8905 0.006877 0.002646 0.9 VDD 165.838,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1640
0.8909 0.006256 0.002893 0.9 VDD 158.143,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1641
0.891 0.006361 0.002598 0.9 VDD 161.698,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1642
0.8904 0.007011 0.002567 0.9 VDD 166.378,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1643
0.8911 0.006235 0.002616 0.9 VDD 160.528,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1644
0.8914 0.006113 0.00244 0.9 VDD 160.078,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1645
0.8907 0.006791 0.00248 0.9 VDD 167.323,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1646
0.8905 0.006926 0.002554 0.9 VDD 168.988,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1647
0.8904 0.007066 0.00256 0.9 VDD 169.978,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1648
0.8904 0.007013 0.00256 0.9 VDD 170.113,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1649
0.8906 0.006911 0.002499 0.9 VDD 169.708,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1650
0.8905 0.006996 0.0025 0.9 VDD 169.888,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1651
0.8912 0.006214 0.002609 0.9 VDD 160.978,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1652
0.8913 0.006139 0.002523 0.9 VDD 160.393,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1653
0.8916 0.005968 0.002424 0.9 VDD 158.458,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1654
0.8914 0.006079 0.002524 0.9 VDD 159.268,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1655
0.8904 0.006913 0.002646 0.9 VDD 163.948,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1656
0.8908 0.006565 0.002658 0.9 VDD 163.228,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1657
0.8913 0.006322 0.002402 0.9 VDD 162.688,15.504 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1659
0.8915 0.00607 0.002439 0.9 VDD 159.943,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1660
0.8916 0.005918 0.002522 0.9 VDD 157.918,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1661
0.891 0.006104 0.002917 0.9 VDD 157.513,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1662
0.891 0.006066 0.002942 0.9 VDD 156.838,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1663
0.8885 0.008428 0.003088 0.9 VDD 156.838,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1664
0.8868 0.01006 0.003112 0.9 VDD 176.413,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1665
0.8892 0.007919 0.002889 0.9 VDD 174.028,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1666
0.8892 0.007879 0.002881 0.9 VDD 173.533,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1667
0.8886 0.008489 0.002922 0.9 VDD 172.678,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1668
0.8872 0.009769 0.003066 0.9 VDD 172.228,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1669
0.8864 0.01042 0.003214 0.9 VDD 172.408,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1670
0.8864 0.01053 0.003101 0.9 VDD 174.163,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1671
0.8863 0.01056 0.003106 0.9 VDD 174.703,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1672
0.8827 0.01339 0.003869 0.9 VDD 167.998,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1674
0.8865 0.01034 0.0032 0.9 VDD 171.328,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1676
0.8858 0.0109 0.003269 0.9 VDD 171.373,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1677
0.8893 0.007777 0.002903 0.9 VDD 175.423,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1678
0.8872 0.009732 0.003054 0.9 VDD 171.778,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1679
0.8824 0.01384 0.003723 0.9 VDD 168.268,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1680
0.8871 0.009862 0.002998 0.9 VDD 173.443,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1681
0.8878 0.009215 0.003015 0.9 VDD 175.243,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1682
0.8863 0.01063 0.003112 0.9 VDD 176.188,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1683
0.8857 0.01104 0.003223 0.9 VDD 173.758,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1684
0.8858 0.01095 0.003274 0.9 VDD 172.183,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1685
0.8841 0.0126 0.003276 0.9 VDD 172.588,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1686
0.884 0.01267 0.003278 0.9 VDD 173.218,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1687
0.8895 0.007615 0.002879 0.9 VDD 173.398,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1688
0.8851 0.01128 0.003604 0.9 VDD 160.573,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1689
0.8849 0.01134 0.003733 0.9 VDD 158.818,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1690
0.888 0.009001 0.002975 0.9 VDD 172.138,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1691
0.8879 0.009158 0.002944 0.9 VDD 174.388,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1692
0.8882 0.008821 0.00296 0.9 VDD 177.178,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1694
0.8886 0.008526 0.002857 0.9 VDD 173.128,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1695
0.8891 0.007983 0.002897 0.9 VDD 174.838,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1697
0.8893 0.007841 0.002874 0.9 VDD 173.083,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1698
0.8896 0.007578 0.002871 0.9 VDD 172.948,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1699
0.8894 0.00784 0.002792 0.9 VDD 173.263,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1701
0.89 0.007348 0.002677 0.9 VDD 173.488,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1702
0.8892 0.007941 0.002871 0.9 VDD 174.298,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1703
0.8894 0.007914 0.002682 0.9 VDD 173.938,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1704
0.8858 0.01101 0.00322 0.9 VDD 173.173,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1705
0.889 0.008144 0.00289 0.9 VDD 176.998,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1706
0.889 0.008072 0.002886 0.9 VDD 176.008,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1707
0.8885 0.008664 0.002878 0.9 VDD 174.928,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1708
0.8894 0.007759 0.002805 0.9 VDD 175.198,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1709
0.888 0.009091 0.002933 0.9 VDD 173.398,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1710
0.8871 0.009888 0.003003 0.9 VDD 173.803,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1711
0.886 0.01081 0.003175 0.9 VDD 180.508,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1712
0.8891 0.007979 0.002912 0.9 VDD 178.168,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1713
0.8891 0.00824 0.002704 0.9 VDD 178.258,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1714
0.8897 0.007599 0.0027 0.9 VDD 176.728,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1715
0.8828 0.01262 0.004608 0.9 VDD 172.768,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1716
0.8893 0.008001 0.002688 0.9 VDD 174.748,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1718
0.8892 0.008107 0.002694 0.9 VDD 175.738,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1719
0.8898 0.007461 0.00269 0.9 VDD 174.928,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1720
0.8893 0.007875 0.002862 0.9 VDD 173.488,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1721
0.8894 0.00772 0.002836 0.9 VDD 171.688,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1722
0.8894 0.007744 0.002851 0.9 VDD 171.958,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1723
0.8894 0.007791 0.002848 0.9 VDD 172.498,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1724
0.8887 0.008428 0.00284 0.9 VDD 171.958,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1726
0.8893 0.007798 0.002864 0.9 VDD 172.588,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1727
0.8896 0.007532 0.00286 0.9 VDD 172.408,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1728
0.8897 0.007478 0.002847 0.9 VDD 171.778,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1729
0.8857 0.01102 0.003278 0.9 VDD 173.443,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1730
0.8857 0.01098 0.003277 0.9 VDD 172.768,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1731
0.8842 0.01249 0.003272 0.9 VDD 171.688,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1732
0.8876 0.00946 0.002956 0.9 VDD 179.248,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1734
0.8807 0.01406 0.00523 0.9 VDD 179.203,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1735
0.8808 0.01404 0.00517 0.9 VDD 178.438,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1736
0.8855 0.01124 0.003266 0.9 VDD 177.988,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1737
0.8855 0.01126 0.0032 0.9 VDD 178.348,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1738
0.8855 0.01127 0.003259 0.9 VDD 178.708,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1739
0.8887 0.008378 0.002886 0.9 VDD 180.418,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1740
0.8854 0.01134 0.003241 0.9 VDD 180.238,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1741
0.8835 0.01322 0.003265 0.9 VDD 178.123,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1742
0.8891 0.008107 0.002808 0.9 VDD 175.738,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1743
0.8901 0.00728 0.002668 0.9 VDD 172.633,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1744
0.8896 0.007755 0.002666 0.9 VDD 172.498,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1745
0.8892 0.007963 0.0028 0.9 VDD 174.388,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1746
0.8891 0.00817 0.0027 0.9 VDD 176.908,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1747
0.889 0.00818 0.002812 0.9 VDD 177.088,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1748
0.8869 0.01001 0.003111 0.9 VDD 175.738,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1749
0.8857 0.01113 0.00322 0.9 VDD 175.468,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1750
0.8838 0.01295 0.003277 0.9 VDD 175.558,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1751
0.8856 0.01117 0.003216 0.9 VDD 176.278,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1753
0.8856 0.01116 0.003275 0.9 VDD 176.098,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1754
0.8856 0.0111 0.003278 0.9 VDD 175.018,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1755
0.8857 0.01106 0.003279 0.9 VDD 174.208,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1756
0.8839 0.01242 0.003701 0.9 VDD 166.828,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1757
0.8882 0.008896 0.00294 0.9 VDD 170.788,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1759
0.8873 0.009739 0.002969 0.9 VDD 171.868,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1760
0.8881 0.008932 0.002952 0.9 VDD 171.238,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1761
0.8885 0.008533 0.00293 0.9 VDD 173.218,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1762
0.8881 0.009014 0.002915 0.9 VDD 172.318,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1763
0.887 0.009898 0.003098 0.9 VDD 173.938,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1764
0.8839 0.01283 0.003279 0.9 VDD 174.523,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1765
0.8813 0.01376 0.004965 0.9 VDD 175.738,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1766
0.8815 0.0137 0.004843 0.9 VDD 175.288,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1767
0.8815 0.01431 0.00416 0.9 VDD 156.928,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1769
0.8834 0.01254 0.004038 0.9 VDD 157.063,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1770
0.8848 0.01137 0.003795 0.9 VDD 157.873,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1772
0.8791 0.01669 0.004243 0.9 VDD 157.693,39.696 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1775
0.8839 0.01201 0.004119 0.9 VDD 157.423,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1776
0.8835 0.01254 0.003984 0.9 VDD 158.278,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1777
0.8835 0.01254 0.004001 0.9 VDD 157.918,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1778
0.8797 0.01608 0.004243 0.9 VDD 157.828,39.120 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1779
0.8816 0.01434 0.004088 0.9 VDD 158.773,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1781
0.8815 0.0143 0.00417 0.9 VDD 156.568,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1782
0.8833 0.01254 0.004136 0.9 VDD 157.198,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1783
0.8816 0.01432 0.004109 0.9 VDD 157.243,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1785
0.8816 0.01431 0.004116 0.9 VDD 156.883,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1786
0.8841 0.01233 0.003555 0.9 VDD 166.333,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1787
0.8837 0.0125 0.003836 0.9 VDD 161.023,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1790
0.8809 0.01489 0.004182 0.9 VDD 158.278,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1792
0.8802 0.01555 0.004207 0.9 VDD 159.043,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1793
0.8848 0.01133 0.003903 0.9 VDD 159.178,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1794
0.8823 0.01373 0.003924 0.9 VDD 160.033,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1795
0.879 0.01668 0.004324 0.9 VDD 157.468,40.272 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1797
0.879 0.01666 0.004323 0.9 VDD 157.153,40.272 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1798
0.8791 0.01667 0.004242 0.9 VDD 157.198,39.696 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1799
0.8816 0.01434 0.00411 0.9 VDD 158.278,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1800
0.884 0.01247 0.003559 0.9 VDD 164.038,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1801
0.8794 0.01649 0.004135 0.9 VDD 163.273,38.544 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1802
0.884 0.01199 0.004001 0.9 VDD 158.053,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1803
0.8839 0.012 0.004089 0.9 VDD 157.828,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1804
0.881 0.01487 0.004106 0.9 VDD 157.423,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1805
0.879 0.0167 0.004324 0.9 VDD 157.918,40.272 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1806
0.8834 0.01254 0.004062 0.9 VDD 158.188,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1807
0.8803 0.01554 0.004214 0.9 VDD 158.413,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1808
0.8797 0.01613 0.004209 0.9 VDD 158.908,38.544 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1809
0.8823 0.014 0.003671 0.9 VDD 164.578,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1811
0.8847 0.01135 0.003974 0.9 VDD 158.368,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1812
0.8842 0.01202 0.003773 0.9 VDD 161.698,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1813
0.883 0.01311 0.003871 0.9 VDD 160.438,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1815
0.8803 0.01552 0.004188 0.9 VDD 157.963,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1816
0.8776 0.01801 0.00439 0.9 VDD 159.988,42.000 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1818
0.8816 0.01433 0.004093 0.9 VDD 158.053,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1819
0.8783 0.0173 0.004389 0.9 VDD 157.738,41.424 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1821
0.8777 0.01795 0.00439 0.9 VDD 158.413,42.000 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1822
0.8791 0.01664 0.00424 0.9 VDD 156.658,39.696 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1824
0.8797 0.01602 0.00424 0.9 VDD 156.703,39.120 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1825
0.8797 0.01605 0.004242 0.9 VDD 157.288,39.120 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1826
0.8815 0.01433 0.004133 0.9 VDD 157.693,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1827
0.8781 0.01762 0.004259 0.9 VDD 166.198,40.848 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1829
0.8836 0.01281 0.003625 0.9 VDD 163.363,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1830
0.8842 0.01193 0.00391 0.9 VDD 160.078,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1831
0.8788 0.01695 0.004284 0.9 VDD 163.588,40.272 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1835
0.8803 0.01548 0.004209 0.9 VDD 156.838,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1836
0.8824 0.0138 0.003832 0.9 VDD 161.833,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1837
0.879 0.0168 0.004231 0.9 VDD 160.303,39.696 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1838
0.8803 0.0155 0.004221 0.9 VDD 157.378,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1841
0.8833 0.01255 0.004177 0.9 VDD 156.613,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1843
0.8829 0.01305 0.004058 0.9 VDD 156.973,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1844
0.8823 0.01374 0.003975 0.9 VDD 161.158,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1845
0.8809 0.01523 0.003875 0.9 VDD 164.668,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1846
0.8824 0.01388 0.003773 0.9 VDD 162.868,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1849
0.8822 0.01386 0.003892 0.9 VDD 162.688,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1850
0.8802 0.01573 0.00405 0.9 VDD 162.733,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1851
0.8809 0.01488 0.004193 0.9 VDD 157.693,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1852
0.8803 0.0155 0.004201 0.9 VDD 157.288,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1853
0.8803 0.01552 0.004218 0.9 VDD 157.918,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1854
0.8797 0.01608 0.004219 0.9 VDD 157.783,38.544 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1855
0.8834 0.01254 0.004067 0.9 VDD 156.388,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1856
0.8822 0.01371 0.004121 0.9 VDD 158.008,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1858
0.8822 0.0137 0.004141 0.9 VDD 157.468,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1860
0.879 0.01673 0.004242 0.9 VDD 158.548,39.696 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1861
0.8787 0.01699 0.00427 0.9 VDD 164.398,40.272 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1862
0.8842 0.01231 0.003538 0.9 VDD 163.183,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1864
0.8784 0.01728 0.004323 0.9 VDD 157.333,40.848 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1865
0.8788 0.01688 0.004305 0.9 VDD 162.058,40.272 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1866
0.8788 0.01698 0.004181 0.9 VDD 164.128,39.696 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1867
0.8791 0.01672 0.004178 0.9 VDD 165.343,39.120 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1868
0.8835 0.01253 0.003952 0.9 VDD 158.908,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1869
0.881 0.01494 0.004047 0.9 VDD 159.718,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1870
0.8835 0.01252 0.003962 0.9 VDD 159.448,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1871
0.881 0.01497 0.00401 0.9 VDD 160.888,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1872
0.8835 0.01274 0.00372 0.9 VDD 162.823,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1873
0.8829 0.01306 0.004036 0.9 VDD 157.513,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1874
0.8808 0.01524 0.003973 0.9 VDD 164.803,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1875
0.8788 0.01692 0.004295 0.9 VDD 162.868,40.272 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1876
0.8802 0.01582 0.004005 0.9 VDD 163.948,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1877
0.88 0.0159 0.004116 0.9 VDD 165.118,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1878
0.8807 0.01529 0.003992 0.9 VDD 165.613,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1879
0.882 0.01416 0.00382 0.9 VDD 166.828,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1880
0.8813 0.01489 0.003847 0.9 VDD 168.178,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1881
0.8775 0.01809 0.004367 0.9 VDD 163.588,42.000 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1882
0.8801 0.01579 0.004129 0.9 VDD 163.498,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1883
0.8782 0.01752 0.004288 0.9 VDD 163.318,40.848 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1884
0.8782 0.01756 0.00427 0.9 VDD 164.398,40.848 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1885
0.8792 0.01665 0.004171 0.9 VDD 164.668,39.120 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1886
0.8803 0.01556 0.004158 0.9 VDD 159.223,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1887
0.8815 0.01471 0.003788 0.9 VDD 165.613,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1889
0.8809 0.01492 0.004161 0.9 VDD 159.088,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1890
0.881 0.01492 0.004068 0.9 VDD 158.998,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1891
0.8823 0.01373 0.004007 0.9 VDD 160.528,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1893
0.8829 0.01308 0.004008 0.9 VDD 158.188,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1894
0.8796 0.01611 0.004242 0.9 VDD 158.458,39.120 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1895
0.8793 0.01661 0.004108 0.9 VDD 164.308,38.544 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1896
0.8792 0.01667 0.004097 0.9 VDD 164.893,38.544 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1897
0.883 0.01333 0.003702 0.9 VDD 163.093,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1898
0.8847 0.01203 0.003259 0.9 VDD 164.803,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1899
0.884 0.01256 0.00341 0.9 VDD 164.488,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1900
0.8825 0.01375 0.003796 0.9 VDD 167.278,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1901
0.8827 0.01363 0.003681 0.9 VDD 166.018,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1902
0.8822 0.01408 0.003675 0.9 VDD 165.748,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1903
0.8849 0.01129 0.003819 0.9 VDD 160.123,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1904
0.8831 0.01311 0.003839 0.9 VDD 160.978,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1905
0.8849 0.01147 0.003643 0.9 VDD 162.058,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1906
0.883 0.01321 0.003777 0.9 VDD 161.968,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1907
0.8836 0.01261 0.003783 0.9 VDD 161.878,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1908
0.8781 0.0176 0.004349 0.9 VDD 165.523,41.424 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1909
0.8829 0.01341 0.003712 0.9 VDD 163.903,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1911
0.8836 0.01265 0.003734 0.9 VDD 162.148,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1913
0.8833 0.01307 0.003628 0.9 VDD 165.433,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1914
0.8829 0.01349 0.003587 0.9 VDD 164.668,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1915
0.8838 0.01267 0.003513 0.9 VDD 165.118,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1916
0.8823 0.01405 0.003665 0.9 VDD 165.298,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1917
0.8834 0.01308 0.003558 0.9 VDD 165.478,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1919
0.8826 0.01365 0.003706 0.9 VDD 166.288,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1920
0.8822 0.01413 0.003691 0.9 VDD 166.468,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1921
0.8799 0.01596 0.004187 0.9 VDD 166.018,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1922
0.879 0.01681 0.004201 0.9 VDD 166.198,38.544 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1923
0.8788 0.01696 0.004219 0.9 VDD 167.728,39.120 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1924
0.8898 0.007505 0.0027 0.9 VDD 163.138,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1925
0.8892 0.007981 0.002779 0.9 VDD 161.653,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1926
0.891 0.006482 0.002557 0.9 VDD 163.588,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1927
0.8911 0.006363 0.002584 0.9 VDD 162.418,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1928
0.8892 0.007939 0.002847 0.9 VDD 161.293,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1929
0.8885 0.008696 0.002809 0.9 VDD 168.448,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1930
0.8886 0.008618 0.002774 0.9 VDD 167.638,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1931
0.8915 0.005973 0.002523 0.9 VDD 157.963,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1932
0.8875 0.009754 0.002795 0.9 VDD 165.478,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1933
0.8872 0.009835 0.002998 0.9 VDD 166.198,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1934
0.8881 0.009183 0.002741 0.9 VDD 166.198,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1935
0.8879 0.009278 0.002787 0.9 VDD 167.053,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1936
0.8869 0.009889 0.003224 0.9 VDD 160.303,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1937
0.8876 0.009267 0.00316 0.9 VDD 161.338,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1938
0.8877 0.009385 0.00287 0.9 VDD 162.328,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1939
0.8876 0.009218 0.003205 0.9 VDD 160.618,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1940
0.8893 0.007892 0.00282 0.9 VDD 160.618,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1941
0.8885 0.008488 0.00298 0.9 VDD 158.458,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1942
0.89 0.007101 0.002896 0.9 VDD 158.368,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1943
0.8892 0.007783 0.002992 0.9 VDD 158.188,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1944
0.89 0.007083 0.002911 0.9 VDD 158.053,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1945
0.891 0.00615 0.002885 0.9 VDD 158.368,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1946
0.891 0.00615 0.002881 0.9 VDD 158.368,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1947
0.891 0.006086 0.002923 0.9 VDD 157.198,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1948
0.891 0.006179 0.00286 0.9 VDD 158.908,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1949
0.891 0.006114 0.002905 0.9 VDD 157.693,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1950
0.8904 0.006928 0.002627 0.9 VDD 166.288,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1951
0.887 0.00994 0.003049 0.9 VDD 167.143,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1952
0.8872 0.009895 0.002861 0.9 VDD 166.738,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1953
0.888 0.009183 0.002834 0.9 VDD 166.198,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1954
0.8887 0.008501 0.002756 0.9 VDD 166.468,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1955
0.8888 0.008501 0.002721 0.9 VDD 166.468,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1956
0.89 0.00725 0.002705 0.9 VDD 166.918,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1957
0.8902 0.007165 0.002675 0.9 VDD 166.153,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1958
0.8895 0.007833 0.002666 0.9 VDD 165.928,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1959
0.8903 0.007059 0.002616 0.9 VDD 165.208,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1960
0.8906 0.006819 0.002574 0.9 VDD 164.938,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1961
0.891 0.006214 0.002807 0.9 VDD 160.168,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1962
0.8912 0.006153 0.002633 0.9 VDD 159.178,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1963
0.8906 0.006905 0.002492 0.9 VDD 168.718,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1964
0.8912 0.006429 0.002411 0.9 VDD 163.858,15.504 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1965
0.8914 0.006239 0.002399 0.9 VDD 162.238,14.928 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1966
0.8916 0.006064 0.002377 0.9 VDD 160.123,14.928 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1967
0.8913 0.006079 0.002632 0.9 VDD 159.268,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1968
0.8909 0.006178 0.002931 0.9 VDD 157.423,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1969
0.8893 0.007748 0.00293 0.9 VDD 157.468,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1970
0.8885 0.008455 0.003019 0.9 VDD 157.558,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1971
0.8879 0.008971 0.003162 0.9 VDD 154.633,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1973
0.8911 0.005914 0.00302 0.9 VDD 154.363,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1974
0.8911 0.005838 0.003038 0.9 VDD 153.238,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1975
0.8911 0.005806 0.003048 0.9 VDD 152.788,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1976
0.891 0.005955 0.003002 0.9 VDD 154.993,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1977
0.8885 0.008339 0.003158 0.9 VDD 154.768,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1978
0.8893 0.00759 0.003128 0.9 VDD 154.588,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1979
0.8899 0.007022 0.003037 0.9 VDD 147.658,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1980
0.8868 0.00978 0.003462 0.9 VDD 155.713,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1981
0.8861 0.01038 0.003549 0.9 VDD 154.408,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1982
0.8861 0.01047 0.003476 0.9 VDD 156.568,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1983
0.8867 0.009738 0.003541 0.9 VDD 154.678,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1984
0.8867 0.009806 0.003481 0.9 VDD 156.433,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1985
0.8876 0.008771 0.003584 0.9 VDD 151.303,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1986
0.8868 0.009603 0.003575 0.9 VDD 151.708,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1987
0.8868 0.009625 0.003609 0.9 VDD 152.158,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1988
0.8868 0.009802 0.00344 0.9 VDD 156.298,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1989
0.8895 0.007341 0.003207 0.9 VDD 151.078,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1990
0.8893 0.007514 0.003162 0.9 VDD 153.418,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1991
0.8894 0.007391 0.003198 0.9 VDD 151.708,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1992
0.8893 0.00748 0.003174 0.9 VDD 152.923,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1993
0.8894 0.007438 0.003187 0.9 VDD 152.338,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1994
0.8893 0.007658 0.003089 0.9 VDD 155.758,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1995
0.8892 0.007704 0.003058 0.9 VDD 156.613,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1996
0.8897 0.007277 0.003059 0.9 VDD 150.313,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1997
0.8914 0.005553 0.003083 0.9 VDD 150.448,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1998
0.8919 0.005038 0.003076 0.9 VDD 148.378,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1999
0.892 0.004965 0.003073 0.9 VDD 147.883,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2000
0.889 0.00781 0.003218 0.9 VDD 147.388,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2001
0.8907 0.006301 0.003037 0.9 VDD 147.658,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2002
0.889 0.007827 0.003175 0.9 VDD 147.568,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2003
0.8863 0.01046 0.003219 0.9 VDD 173.038,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2004
0.8865 0.01042 0.00307 0.9 VDD 172.408,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2005
0.8886 0.008447 0.002912 0.9 VDD 172.183,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2006
0.8882 0.008946 0.002896 0.9 VDD 171.418,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2007
0.8873 0.009639 0.003024 0.9 VDD 170.698,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2008
0.8865 0.01028 0.003186 0.9 VDD 170.608,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2009
0.8874 0.009639 0.002937 0.9 VDD 170.698,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2010
0.8882 0.0089 0.002882 0.9 VDD 170.833,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2011
0.8888 0.008318 0.002879 0.9 VDD 170.698,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2012
0.8867 0.01031 0.003032 0.9 VDD 170.968,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2013
0.8862 0.01068 0.003111 0.9 VDD 177.178,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2014
0.8889 0.008332 0.00281 0.9 VDD 180.148,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2015
0.8893 0.007842 0.00281 0.9 VDD 176.278,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2016
0.8895 0.007659 0.002797 0.9 VDD 173.938,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2018
0.8877 0.009298 0.00302 0.9 VDD 176.548,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2019
0.8896 0.007582 0.002789 0.9 VDD 172.993,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2020
0.8897 0.007501 0.002779 0.9 VDD 172.048,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2021
0.8873 0.009686 0.00304 0.9 VDD 171.238,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2022
0.886 0.01085 0.003185 0.9 VDD 170.563,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2023
0.888 0.009017 0.002948 0.9 VDD 180.418,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2024
0.889 0.008064 0.002909 0.9 VDD 179.428,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2025
0.8888 0.008307 0.002891 0.9 VDD 179.338,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2026
0.8881 0.009 0.002888 0.9 VDD 180.103,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2027
0.8882 0.008926 0.002891 0.9 VDD 178.843,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2028
0.8889 0.008214 0.002891 0.9 VDD 177.988,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2029
0.8876 0.009407 0.003021 0.9 VDD 178.348,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2030
0.888 0.009066 0.002928 0.9 VDD 173.038,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2031
0.8879 0.009085 0.002996 0.9 VDD 173.308,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2032
0.888 0.009037 0.002985 0.9 VDD 172.633,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2033
0.8858 0.01096 0.003214 0.9 VDD 172.408,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2034
0.8834 0.01335 0.003249 0.9 VDD 179.608,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2035
0.8878 0.009259 0.002955 0.9 VDD 175.918,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2036
0.8867 0.01021 0.003104 0.9 VDD 179.158,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2037
0.8862 0.01072 0.003108 0.9 VDD 178.168,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2038
0.8867 0.01015 0.003109 0.9 VDD 178.033,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2039
0.8868 0.0102 0.00302 0.9 VDD 178.888,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2040
0.8834 0.01331 0.003255 0.9 VDD 179.068,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2041
0.8859 0.01084 0.00326 0.9 VDD 170.428,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2042
0.8922 0.005114 0.002691 0.9 VDD 138.118,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2043
0.8913 0.005968 0.00273 0.9 VDD 138.838,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2044
0.8937 0.003617 0.00272 0.9 VDD 137.308,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2046
0.8915 0.005738 0.002725 0.9 VDD 137.218,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2047
0.8903 0.006792 0.002895 0.9 VDD 138.883,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2048
0.893 0.004023 0.002974 0.9 VDD 141.358,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2049
0.8908 0.006324 0.002857 0.9 VDD 141.538,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2050
0.8933 0.004001 0.002692 0.9 VDD 136.903,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2051
0.8936 0.003821 0.002611 0.9 VDD 135.778,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2052
0.8926 0.004477 0.002897 0.9 VDD 140.008,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2053
0.8901 0.006967 0.002965 0.9 VDD 140.143,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2054
0.8903 0.006603 0.003065 0.9 VDD 143.833,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2055
0.8934 0.003777 0.00279 0.9 VDD 139.018,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2056
0.8921 0.005114 0.002739 0.9 VDD 138.118,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2057
0.8935 0.003711 0.002749 0.9 VDD 138.298,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2058
0.8904 0.006703 0.002858 0.9 VDD 138.253,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2059
0.8927 0.004423 0.002856 0.9 VDD 139.648,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2060
0.8932 0.004051 0.002701 0.9 VDD 137.218,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2061
0.8935 0.003686 0.00277 0.9 VDD 138.028,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2062
0.8939 0.003519 0.00263 0.9 VDD 136.318,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2063
0.8908 0.006467 0.002685 0.9 VDD 136.633,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2064
0.8895 0.007422 0.003064 0.9 VDD 143.788,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2065
0.8938 0.003792 0.002392 0.9 VDD 135.238,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2066
0.8934 0.003954 0.002623 0.9 VDD 136.138,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2067
0.8939 0.003803 0.002271 0.9 VDD 135.328,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2068
0.8882 0.008215 0.003541 0.9 VDD 144.958,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2069
0.8886 0.00822 0.003165 0.9 VDD 145.003,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2070
0.8847 0.0113 0.004043 0.9 VDD 151.843,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2071
0.8885 0.008335 0.003193 0.9 VDD 146.128,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2072
0.8885 0.00828 0.00318 0.9 VDD 145.588,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2073
0.8887 0.008149 0.003146 0.9 VDD 144.328,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2074
0.8915 0.005841 0.002681 0.9 VDD 137.938,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2075
0.8918 0.005633 0.002598 0.9 VDD 136.498,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2076
0.8899 0.007147 0.002981 0.9 VDD 136.543,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2077
0.8891 0.007938 0.002963 0.9 VDD 136.318,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2078
0.8928 0.004363 0.002818 0.9 VDD 139.018,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2079
0.8934 0.004232 0.00237 0.9 VDD 138.838,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2080
0.8933 0.003801 0.002853 0.9 VDD 139.288,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2081
0.8937 0.003947 0.002313 0.9 VDD 136.768,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2082
0.8936 0.004087 0.002353 0.9 VDD 138.163,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2083
0.8935 0.004113 0.002344 0.9 VDD 137.848,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2084
0.8896 0.007346 0.003091 0.9 VDD 137.983,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2085
0.8897 0.007413 0.002871 0.9 VDD 138.478,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2086
0.8895 0.00757 0.002938 0.9 VDD 139.648,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2087
0.878 0.01784 0.004154 0.9 VDD 177.178,41.424 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2088
0.878 0.01781 0.00421 0.9 VDD 174.658,41.424 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2089
0.881 0.0152 0.003802 0.9 VDD 176.818,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2090
0.8785 0.0173 0.004231 0.9 VDD 173.173,39.696 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2091
0.8803 0.0157 0.003984 0.9 VDD 174.658,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2092
0.8778 0.0175 0.004661 0.9 VDD 174.478,38.544 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2093
0.878 0.01774 0.004231 0.9 VDD 171.238,40.848 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2094
0.878 0.01773 0.004236 0.9 VDD 170.698,40.848 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2095
0.8785 0.01723 0.004234 0.9 VDD 170.878,40.272 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2096
0.8785 0.01721 0.004242 0.9 VDD 170.293,39.696 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2097
0.8781 0.01768 0.004172 0.9 VDD 177.448,39.120 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2098
0.8789 0.01634 0.004726 0.9 VDD 176.458,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2099
0.8802 0.01571 0.004053 0.9 VDD 175.108,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2100
0.8803 0.01569 0.004064 0.9 VDD 174.208,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2101
0.8803 0.01566 0.004069 0.9 VDD 173.488,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2102
0.8797 0.01627 0.004073 0.9 VDD 172.993,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2103
0.878 0.01784 0.004155 0.9 VDD 176.638,40.848 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2104
0.8777 0.0176 0.004714 0.9 VDD 176.053,38.544 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2105
0.879 0.01631 0.004659 0.9 VDD 174.433,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2106
0.8779 0.01745 0.004634 0.9 VDD 173.758,38.544 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2107
0.8797 0.01625 0.004075 0.9 VDD 172.363,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2108
0.8813 0.01431 0.004341 0.9 VDD 174.838,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2109
0.8819 0.01439 0.003731 0.9 VDD 171.373,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2110
0.8819 0.01436 0.003732 0.9 VDD 170.698,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2111
0.881 0.015 0.004001 0.9 VDD 170.158,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2112
0.8809 0.01516 0.003979 0.9 VDD 175.108,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2113
0.8809 0.01512 0.003996 0.9 VDD 173.398,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2114
0.8818 0.01447 0.003718 0.9 VDD 173.623,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2115
0.8809 0.01509 0.004001 0.9 VDD 172.633,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2116
0.8804 0.01562 0.004003 0.9 VDD 172.228,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2117
0.8804 0.01552 0.004071 0.9 VDD 169.663,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2118
0.8798 0.01617 0.004072 0.9 VDD 169.888,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2119
0.8786 0.01719 0.004241 0.9 VDD 169.618,39.696 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2120
0.8867 0.009704 0.003565 0.9 VDD 153.868,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2121
0.8876 0.008809 0.003571 0.9 VDD 151.888,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2122
0.8868 0.009638 0.003558 0.9 VDD 152.428,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2123
0.8868 0.00967 0.003541 0.9 VDD 153.103,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2124
0.8867 0.00976 0.003524 0.9 VDD 155.218,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2125
0.8885 0.008393 0.003082 0.9 VDD 155.983,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2126
0.8885 0.008259 0.003197 0.9 VDD 153.193,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2127
0.8885 0.00837 0.003137 0.9 VDD 155.443,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2128
0.8911 0.005867 0.003017 0.9 VDD 154.678,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2129
0.891 0.005972 0.002984 0.9 VDD 155.578,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2130
0.8912 0.005759 0.003037 0.9 VDD 153.778,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2131
0.891 0.006027 0.002965 0.9 VDD 156.163,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2132
0.891 0.006044 0.002963 0.9 VDD 156.208,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2133
0.8885 0.008397 0.003116 0.9 VDD 156.073,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2134
0.8878 0.009038 0.003117 0.9 VDD 156.028,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2135
0.8867 0.009781 0.003506 0.9 VDD 155.758,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2136
0.8825 0.01329 0.004192 0.9 VDD 146.848,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2137
0.8818 0.01404 0.004155 0.9 VDD 150.538,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2138
0.8817 0.01404 0.004233 0.9 VDD 150.538,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2139
0.8807 0.0151 0.004209 0.9 VDD 149.368,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2140
0.8807 0.01509 0.004184 0.9 VDD 149.098,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2141
0.8808 0.01505 0.004178 0.9 VDD 148.558,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2142
0.8831 0.01271 0.004209 0.9 VDD 148.378,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2143
0.8825 0.01332 0.004204 0.9 VDD 147.388,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2144
0.8812 0.01462 0.004232 0.9 VDD 151.978,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2145
0.8811 0.01467 0.004235 0.9 VDD 152.968,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2146
0.883 0.01278 0.004176 0.9 VDD 149.638,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2147
0.8818 0.01401 0.004231 0.9 VDD 150.088,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2148
0.8822 0.01354 0.004232 0.9 VDD 151.708,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2149
0.8829 0.01294 0.00416 0.9 VDD 152.878,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2150
0.8816 0.01419 0.004222 0.9 VDD 153.553,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2151
0.8816 0.01423 0.004214 0.9 VDD 154.408,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2152
0.8811 0.01475 0.004143 0.9 VDD 154.678,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2153
0.8801 0.01572 0.004149 0.9 VDD 162.598,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2154
0.8776 0.01806 0.004382 0.9 VDD 161.518,42.000 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2156
0.8775 0.01808 0.004377 0.9 VDD 162.418,42.000 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2157
0.8781 0.01749 0.004378 0.9 VDD 162.238,41.424 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2158
0.8798 0.016 0.004243 0.9 VDD 166.738,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2159
0.883 0.0132 0.003829 0.9 VDD 161.878,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2160
0.8848 0.01168 0.003546 0.9 VDD 163.093,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2161
0.8842 0.0122 0.003593 0.9 VDD 162.598,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2162
0.8841 0.01228 0.003657 0.9 VDD 163.003,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2163
0.8828 0.01357 0.003668 0.9 VDD 165.433,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2164
0.8829 0.01329 0.00377 0.9 VDD 167.188,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2165
0.8829 0.01329 0.003788 0.9 VDD 167.188,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2166
0.8823 0.01398 0.003687 0.9 VDD 164.308,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2167
0.8826 0.01367 0.003691 0.9 VDD 166.513,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2168
0.8826 0.01373 0.003703 0.9 VDD 167.098,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2169
0.8825 0.0138 0.003715 0.9 VDD 167.773,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2170
0.8789 0.01683 0.004314 0.9 VDD 161.068,40.272 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2171
0.8788 0.01704 0.004183 0.9 VDD 165.613,39.696 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2173
0.8782 0.01748 0.004304 0.9 VDD 162.148,40.848 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2174
0.8783 0.01743 0.004315 0.9 VDD 160.843,40.848 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2175
0.8781 0.01767 0.004252 0.9 VDD 167.998,40.848 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2176
0.8786 0.01712 0.004253 0.9 VDD 167.728,40.272 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2178
0.8823 0.01372 0.003956 0.9 VDD 159.358,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2180
0.8816 0.01451 0.003874 0.9 VDD 163.003,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2181
0.8809 0.01516 0.003913 0.9 VDD 163.678,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2182
0.8787 0.01698 0.004331 0.9 VDD 167.908,38.544 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2183
0.8842 0.01223 0.003539 0.9 VDD 165.838,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2184
0.8821 0.01411 0.003801 0.9 VDD 166.108,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2185
0.884 0.01235 0.00362 0.9 VDD 163.408,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2186
0.8815 0.01455 0.003923 0.9 VDD 163.408,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2188
0.8815 0.01429 0.004179 0.9 VDD 156.253,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2189
0.8815 0.01428 0.004187 0.9 VDD 155.938,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2190
0.8829 0.01304 0.004079 0.9 VDD 156.388,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2191
0.883 0.01311 0.003891 0.9 VDD 160.708,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2192
0.879 0.01675 0.00424 0.9 VDD 159.088,39.696 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2193
0.878 0.01764 0.004334 0.9 VDD 166.783,41.424 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2194
0.8813 0.01483 0.003829 0.9 VDD 167.233,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2195
0.8812 0.01483 0.003945 0.9 VDD 167.188,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2196
0.8807 0.01537 0.003934 0.9 VDD 166.828,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2197
0.8787 0.01708 0.004203 0.9 VDD 166.738,39.696 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2198
0.8787 0.01708 0.004257 0.9 VDD 166.648,40.272 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2199
0.879 0.01681 0.004194 0.9 VDD 166.198,39.120 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2200
0.88 0.01598 0.004013 0.9 VDD 166.423,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2201
0.8799 0.01602 0.004029 0.9 VDD 167.098,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2202
0.8796 0.01606 0.004317 0.9 VDD 167.728,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2203
0.8846 0.01201 0.003388 0.9 VDD 164.713,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2204
0.8835 0.01294 0.003607 0.9 VDD 164.398,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2205
0.8833 0.013 0.003716 0.9 VDD 166.918,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2206
0.885 0.01162 0.003428 0.9 VDD 162.778,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2207
0.8843 0.01224 0.003465 0.9 VDD 165.883,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2208
0.8837 0.01281 0.003539 0.9 VDD 165.838,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2209
0.8831 0.01319 0.003715 0.9 VDD 166.378,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2210
0.8813 0.01486 0.003838 0.9 VDD 167.683,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2211
0.882 0.01418 0.003827 0.9 VDD 167.143,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2212
0.8816 0.01434 0.004084 0.9 VDD 158.413,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2213
0.8821 0.01419 0.003709 0.9 VDD 167.458,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2214
0.8819 0.01422 0.003843 0.9 VDD 167.953,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2215
0.8789 0.01692 0.004201 0.9 VDD 162.868,39.696 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2216
0.8784 0.01732 0.004324 0.9 VDD 158.278,40.848 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2217
0.881 0.01507 0.003958 0.9 VDD 162.418,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2218
0.8816 0.01441 0.003984 0.9 VDD 161.653,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2219
0.8816 0.01435 0.004044 0.9 VDD 159.808,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2220
0.8816 0.01435 0.004015 0.9 VDD 160.348,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2221
0.8829 0.01309 0.00398 0.9 VDD 158.818,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2223
0.883 0.0131 0.003909 0.9 VDD 159.718,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2224
0.8816 0.01435 0.004056 0.9 VDD 159.493,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2225
0.8809 0.01505 0.004069 0.9 VDD 162.148,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2226
0.8794 0.01639 0.004207 0.9 VDD 162.418,39.120 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2227
0.8803 0.01553 0.004182 0.9 VDD 158.278,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2228
0.8802 0.01561 0.004175 0.9 VDD 161.158,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2229
0.8795 0.01628 0.004219 0.9 VDD 161.473,39.120 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2230
0.8798 0.01598 0.004236 0.9 VDD 156.028,39.120 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2231
0.884 0.01197 0.00402 0.9 VDD 158.728,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2232
0.8822 0.0137 0.004056 0.9 VDD 157.018,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2233
0.881 0.01482 0.004218 0.9 VDD 156.298,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2234
0.8803 0.01544 0.004226 0.9 VDD 155.758,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2235
0.8803 0.01545 0.004225 0.9 VDD 155.983,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2236
0.8798 0.01597 0.004226 0.9 VDD 155.848,38.544 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2237
0.8796 0.01622 0.004183 0.9 VDD 160.708,38.544 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2238
0.8788 0.01689 0.004267 0.9 VDD 167.053,38.544 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2239
0.8817 0.01439 0.003958 0.9 VDD 161.473,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2240
0.8822 0.01372 0.004054 0.9 VDD 159.538,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2241
0.883 0.01309 0.003948 0.9 VDD 158.998,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2242
0.8823 0.01381 0.003929 0.9 VDD 162.013,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2243
0.8809 0.01496 0.004117 0.9 VDD 160.663,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2244
0.8799 0.01606 0.004043 0.9 VDD 167.728,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2245
0.8822 0.01393 0.003843 0.9 VDD 163.543,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2246
0.8816 0.01462 0.003798 0.9 VDD 164.308,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2247
0.8801 0.01593 0.003993 0.9 VDD 165.658,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2248
0.8806 0.01536 0.004019 0.9 VDD 166.693,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2249
0.8806 0.01541 0.004039 0.9 VDD 167.548,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2250
0.8805 0.01544 0.00405 0.9 VDD 168.088,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2251
0.8816 0.01427 0.004135 0.9 VDD 155.443,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2252
0.8823 0.0137 0.004031 0.9 VDD 157.648,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2253
0.881 0.01488 0.004099 0.9 VDD 157.783,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2254
0.881 0.01489 0.004089 0.9 VDD 158.188,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2255
0.881 0.01485 0.004113 0.9 VDD 157.018,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2256
0.8816 0.01434 0.004073 0.9 VDD 158.818,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2257
0.8816 0.01433 0.004101 0.9 VDD 157.648,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2258
0.8816 0.0143 0.004123 0.9 VDD 156.433,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2259
0.8821 0.01369 0.004175 0.9 VDD 156.388,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2260
0.8803 0.01547 0.004216 0.9 VDD 156.388,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2261
0.8811 0.01482 0.004126 0.9 VDD 156.208,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2262
0.8822 0.01403 0.003768 0.9 VDD 164.938,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2263
0.8812 0.01488 0.003967 0.9 VDD 167.953,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2264
0.8815 0.01463 0.003884 0.9 VDD 164.443,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2265
0.8814 0.01471 0.003892 0.9 VDD 165.568,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2266
0.8808 0.0153 0.003902 0.9 VDD 165.838,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2267
0.8814 0.01479 0.003815 0.9 VDD 166.648,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2268
0.8813 0.01479 0.003928 0.9 VDD 166.648,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2269
0.8829 0.01303 0.004083 0.9 VDD 155.983,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2270
0.8793 0.01652 0.00419 0.9 VDD 163.588,39.120 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2271
0.8795 0.01637 0.004156 0.9 VDD 162.238,38.544 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2272
0.8789 0.01686 0.004217 0.9 VDD 161.608,39.696 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2273
0.8803 0.01563 0.004092 0.9 VDD 161.473,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2274
0.8802 0.01557 0.004198 0.9 VDD 159.718,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2275
0.8803 0.01558 0.004134 0.9 VDD 160.078,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2276
0.8806 0.0154 0.003951 0.9 VDD 167.413,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2277
0.8803 0.01548 0.004223 0.9 VDD 156.838,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2278
0.8816 0.01428 0.004129 0.9 VDD 155.938,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2279
0.8798 0.01602 0.004224 0.9 VDD 156.658,38.544 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2280
0.8796 0.01622 0.004226 0.9 VDD 160.753,39.120 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2281
0.8796 0.01616 0.004201 0.9 VDD 159.538,38.544 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2282
0.8789 0.01674 0.004323 0.9 VDD 158.818,40.272 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2283
0.8783 0.01737 0.004321 0.9 VDD 159.448,40.848 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2284
0.8796 0.01617 0.004235 0.9 VDD 159.763,39.120 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2285
0.8775 0.01811 0.004353 0.9 VDD 165.028,42.000 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2286
0.8787 0.01703 0.00426 0.9 VDD 165.298,40.272 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2287
0.8791 0.01673 0.004145 0.9 VDD 165.478,38.544 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2288
0.8806 0.01545 0.003973 0.9 VDD 168.178,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2289
0.8828 0.01305 0.004135 0.9 VDD 143.743,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2290
0.8828 0.01309 0.004147 0.9 VDD 144.238,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2291
0.8821 0.01369 0.004162 0.9 VDD 145.273,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2292
0.8822 0.01365 0.004148 0.9 VDD 144.688,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2293
0.8823 0.01364 0.004063 0.9 VDD 144.508,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2294
0.8847 0.01143 0.003868 0.9 VDD 140.233,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2295
0.8833 0.0127 0.003986 0.9 VDD 140.008,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2296
0.8833 0.01272 0.003988 0.9 VDD 140.188,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2297
0.8832 0.01277 0.004009 0.9 VDD 140.638,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2298
0.8827 0.01337 0.003979 0.9 VDD 141.223,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2299
0.8846 0.01153 0.003911 0.9 VDD 141.088,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2300
0.8839 0.01214 0.00392 0.9 VDD 141.268,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2302
0.8827 0.01331 0.003961 0.9 VDD 140.593,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2303
0.8875 0.008999 0.003516 0.9 VDD 138.793,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2304
0.8855 0.01076 0.003772 0.9 VDD 138.928,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2305
0.8836 0.01236 0.004027 0.9 VDD 143.698,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2306
0.8859 0.01038 0.003746 0.9 VDD 141.988,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2307
0.8863 0.01008 0.003588 0.9 VDD 139.738,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2308
0.8874 0.009082 0.003564 0.9 VDD 139.423,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2309
0.887 0.009521 0.003488 0.9 VDD 135.868,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2310
0.8872 0.009514 0.00327 0.9 VDD 135.823,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2311
0.8879 0.008726 0.003352 0.9 VDD 136.768,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2312
0.8882 0.00869 0.003063 0.9 VDD 136.498,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2313
0.8882 0.008513 0.003268 0.9 VDD 140.368,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2314
0.8883 0.008408 0.003267 0.9 VDD 139.603,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2315
0.8872 0.009158 0.003608 0.9 VDD 140.008,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2316
0.8822 0.01388 0.00396 0.9 VDD 140.548,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2317
0.8872 0.00943 0.003414 0.9 VDD 142.168,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2318
0.8866 0.009828 0.003586 0.9 VDD 145.948,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2319
0.886 0.01012 0.003862 0.9 VDD 140.008,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2320
0.8868 0.00967 0.003521 0.9 VDD 144.328,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2321
0.8867 0.009715 0.003541 0.9 VDD 144.778,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2322
0.8869 0.009576 0.003479 0.9 VDD 143.428,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2323
0.8871 0.009478 0.003436 0.9 VDD 142.573,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2324
0.8878 0.008765 0.003419 0.9 VDD 142.258,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2325
0.8837 0.01231 0.004002 0.9 VDD 143.068,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2326
0.8844 0.01167 0.003975 0.9 VDD 142.438,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2327
0.8843 0.01172 0.003998 0.9 VDD 142.978,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2328
0.8846 0.01146 0.003959 0.9 VDD 140.503,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2329
0.8846 0.01148 0.003889 0.9 VDD 140.638,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2330
0.8845 0.01153 0.004001 0.9 VDD 141.178,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2331
0.888 0.008653 0.003339 0.9 VDD 141.403,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2332
0.8843 0.01161 0.004043 0.9 VDD 141.898,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2333
0.8848 0.01114 0.004043 0.9 VDD 141.898,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2334
0.8849 0.01106 0.004001 0.9 VDD 141.178,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2335
0.8845 0.01157 0.003933 0.9 VDD 141.538,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2336
0.8857 0.01033 0.003983 0.9 VDD 141.628,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2337
0.8869 0.009365 0.003721 0.9 VDD 141.628,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2338
0.8826 0.01341 0.003995 0.9 VDD 141.763,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2339
0.8835 0.01236 0.004134 0.9 VDD 143.698,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2340
0.8823 0.01354 0.004112 0.9 VDD 143.338,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2341
0.8827 0.01312 0.004146 0.9 VDD 144.598,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2342
0.8829 0.013 0.004116 0.9 VDD 143.068,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2343
0.8824 0.01353 0.004031 0.9 VDD 143.158,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2344
0.8879 0.008735 0.003382 0.9 VDD 142.033,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2345
0.8877 0.008846 0.003437 0.9 VDD 142.888,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2346
0.8848 0.01119 0.004031 0.9 VDD 142.348,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2347
0.8868 0.009451 0.00377 0.9 VDD 142.348,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2348
0.8879 0.008694 0.00339 0.9 VDD 141.718,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2349
0.888 0.008635 0.003365 0.9 VDD 141.268,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2350
0.8772 0.01795 0.004885 0.9 VDD 182.983,38.544 core_region_i/instr_mem/is_boot_q_reg
0.8809 0.01464 0.004475 0.9 VDD 183.028,32.784 core_region_i/instr_mem/U4
0.8818 0.01468 0.003563 0.9 VDD 182.758,33.936 core_region_i/instr_mem/U5
0.8822 0.01366 0.004121 0.9 VDD 155.173,33.936 core_region_i/instr_mem/U6
0.8805 0.01549 0.003989 0.9 VDD 168.853,36.240 core_region_i/instr_mem/U7
0.8811 0.01494 0.003992 0.9 VDD 169.033,35.664 core_region_i/instr_mem/U8
0.8851 0.01099 0.003909 0.9 VDD 140.593,30.480 core_region_i/instr_mem/U9
0.8795 0.01613 0.004408 0.9 VDD 169.033,37.968 core_region_i/instr_mem/U10
0.8828 0.01325 0.003906 0.9 VDD 168.313,31.056 core_region_i/instr_mem/U11
0.8804 0.01541 0.004235 0.9 VDD 154.813,37.392 core_region_i/instr_mem/U12
0.8851 0.01096 0.003954 0.9 VDD 140.413,31.056 core_region_i/instr_mem/U13
0.8829 0.01302 0.004119 0.9 VDD 155.263,33.360 core_region_i/instr_mem/U14
0.8804 0.01539 0.004225 0.9 VDD 154.363,37.968 core_region_i/instr_mem/U15
0.8815 0.01426 0.004203 0.9 VDD 155.263,35.088 core_region_i/instr_mem/U16
0.8847 0.01137 0.003905 0.9 VDD 139.693,31.632 core_region_i/instr_mem/U17
0.8837 0.01225 0.004094 0.9 VDD 142.393,33.360 core_region_i/instr_mem/U18
0.8785 0.01709 0.004408 0.9 VDD 169.033,38.544 core_region_i/instr_mem/U19
0.8838 0.01203 0.004132 0.9 VDD 156.343,30.480 core_region_i/instr_mem/U20
0.8821 0.01382 0.004051 0.9 VDD 139.693,36.816 core_region_i/instr_mem/U21
0.8837 0.01204 0.004229 0.9 VDD 155.803,31.056 core_region_i/instr_mem/U22
0.8812 0.01495 0.003861 0.9 VDD 169.123,35.088 core_region_i/instr_mem/U23
0.882 0.01425 0.003724 0.9 VDD 168.403,33.936 core_region_i/instr_mem/U24
0.8787 0.01706 0.004234 0.9 VDD 168.673,39.120 core_region_i/instr_mem/U25
0.8846 0.01138 0.004067 0.9 VDD 157.243,29.904 core_region_i/instr_mem/U26
0.8826 0.0132 0.004179 0.9 VDD 145.633,33.936 core_region_i/instr_mem/U27
0.8819 0.01428 0.00386 0.9 VDD 168.943,34.512 core_region_i/instr_mem/U28
0.8848 0.01135 0.003829 0.9 VDD 139.513,32.208 core_region_i/instr_mem/U29
0.8786 0.01713 0.004241 0.9 VDD 169.483,39.120 core_region_i/instr_mem/U30
0.8821 0.01367 0.004199 0.9 VDD 155.443,34.512 core_region_i/instr_mem/U31
0.881 0.01478 0.004231 0.9 VDD 155.353,36.816 core_region_i/instr_mem/U32
0.8795 0.0161 0.00436 0.9 VDD 168.313,37.968 core_region_i/instr_mem/U33
0.8798 0.01612 0.004062 0.9 VDD 168.673,37.392 core_region_i/instr_mem/U34
0.8804 0.01549 0.004065 0.9 VDD 168.853,36.816 core_region_i/instr_mem/U35
0.882 0.01389 0.00407 0.9 VDD 140.593,36.816 core_region_i/instr_mem/U36
0.8849 0.01108 0.003968 0.9 VDD 141.403,30.480 core_region_i/instr_mem/U37
0.8349 0.05811 0.006956 0.9 VDD 179.023,153.168 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/FE_OFC37_n1
0.8382 0.05509 0.006754 0.9 VDD 184.378,137.040 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/FE_DBTC16_grant_W
0.8323 0.05936 0.008317 0.9 VDD 180.868,156.048 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/CTS_cdb_buf_00356
0.8367 0.0573 0.006032 0.9 VDD 182.398,154.896 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/cg_cell/clk_en_reg
0.8412 0.05621 0.002554 0.9 VDD 184.738,161.232 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/cg_cell/U2
0.8365 0.05747 0.006042 0.9 VDD 180.868,154.896 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/cg_cell/U3
0.834 0.05893 0.007047 0.9 VDD 182.578,157.200 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[3]/latch
0.8338 0.05921 0.006967 0.9 VDD 180.598,157.200 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[2]/latch
0.8322 0.05933 0.008435 0.9 VDD 182.308,156.048 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.8363 0.05769 0.006005 0.9 VDD 180.688,158.352 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.8379 0.05692 0.005149 0.9 VDD 188.743,157.776 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/Pop_Pointer_CS_reg[0]
0.8403 0.05605 0.003661 0.9 VDD 188.833,158.928 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/CS_reg[1]
0.8376 0.05616 0.006223 0.9 VDD 185.593,160.656 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/Push_Pointer_CS_reg[1]
0.8384 0.05561 0.005974 0.9 VDD 188.833,160.656 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/CS_reg[0]
0.8348 0.05771 0.007528 0.9 VDD 187.843,156.048 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/Pop_Pointer_CS_reg[1]
0.8371 0.05663 0.006226 0.9 VDD 186.313,160.080 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/Push_Pointer_CS_reg[0]
0.835 0.05915 0.005875 0.9 VDD 179.473,157.776 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][16]
0.8356 0.05895 0.005499 0.9 VDD 177.583,157.776 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][15]
0.8361 0.05764 0.00623 0.9 VDD 175.513,152.016 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][14]
0.8369 0.05764 0.005469 0.9 VDD 175.513,151.440 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][13]
0.8355 0.05777 0.006721 0.9 VDD 177.673,152.016 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][12]
0.8351 0.05812 0.006807 0.9 VDD 178.213,152.592 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][11]
0.8354 0.05759 0.006992 0.9 VDD 181.453,152.016 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][10]
0.8353 0.05777 0.006954 0.9 VDD 179.563,152.016 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][9]
0.8346 0.05708 0.008308 0.9 VDD 183.973,155.472 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][8]
0.8358 0.05726 0.006899 0.9 VDD 183.343,152.016 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][7]
0.8349 0.05912 0.00597 0.9 VDD 181.363,157.776 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][3]
0.8339 0.05931 0.00683 0.9 VDD 179.923,156.624 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][2]
0.8365 0.05767 0.005803 0.9 VDD 179.023,158.352 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][16]
0.8353 0.05878 0.005946 0.9 VDD 176.503,157.200 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][15]
0.8356 0.05804 0.006396 0.9 VDD 176.143,152.592 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][14]
0.8359 0.05857 0.005525 0.9 VDD 176.143,154.320 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][13]
0.8368 0.05756 0.005594 0.9 VDD 176.503,154.896 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][12]
0.8353 0.05754 0.007122 0.9 VDD 176.323,155.472 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][11]
0.8356 0.05838 0.00602 0.9 VDD 182.803,154.320 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][10]
0.835 0.05806 0.006985 0.9 VDD 180.103,152.592 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][9]
0.8362 0.05799 0.005816 0.9 VDD 185.323,154.320 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][8]
0.8362 0.05711 0.006667 0.9 VDD 185.503,152.592 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][7]
0.8385 0.05756 0.00395 0.9 VDD 181.543,158.928 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][3]
0.8329 0.05888 0.008263 0.9 VDD 184.333,156.048 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][2]
0.8326 0.05929 0.008114 0.9 VDD 179.653,156.048 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][16]
0.8346 0.0576 0.00778 0.9 VDD 178.303,155.472 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][15]
0.8374 0.05725 0.005389 0.9 VDD 175.783,149.712 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][14]
0.8375 0.05696 0.00552 0.9 VDD 175.783,150.864 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][13]
0.8372 0.05706 0.005777 0.9 VDD 177.673,150.864 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][12]
0.8363 0.05778 0.005914 0.9 VDD 179.293,151.440 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][11]
0.8366 0.05744 0.005915 0.9 VDD 182.443,151.440 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][10]
0.837 0.05705 0.005953 0.9 VDD 180.553,150.864 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][9]
0.835 0.05766 0.007332 0.9 VDD 182.803,153.168 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][8]
0.8365 0.05679 0.006708 0.9 VDD 185.233,152.016 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][7]
0.8336 0.05931 0.007049 0.9 VDD 182.443,156.624 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][3]
0.8342 0.05754 0.00822 0.9 VDD 180.193,155.472 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][2]
0.8386 0.05767 0.003772 0.9 VDD 179.023,158.928 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][16]
0.8335 0.05897 0.007565 0.9 VDD 177.583,156.048 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][15]
0.8359 0.05795 0.006169 0.9 VDD 175.243,153.168 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][14]
0.8353 0.05849 0.006218 0.9 VDD 175.423,153.744 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][13]
0.8345 0.05868 0.006776 0.9 VDD 177.943,153.744 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][12]
0.8355 0.05868 0.005868 0.9 VDD 178.483,154.320 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][11]
0.8354 0.05857 0.006044 0.9 VDD 180.913,154.320 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][10]
0.8348 0.05804 0.007125 0.9 VDD 180.283,153.168 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][9]
0.8353 0.05673 0.007988 0.9 VDD 185.863,155.472 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][8]
0.8346 0.05794 0.007417 0.9 VDD 185.593,153.744 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][7]
0.8391 0.05698 0.003948 0.9 VDD 181.453,159.504 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][3]
0.8344 0.05888 0.006754 0.9 VDD 184.333,156.624 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][2]
0.8357 0.05809 0.006217 0.9 VDD 186.718,156.624 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U5
0.8375 0.0564 0.006125 0.9 VDD 187.348,160.080 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U6
0.8386 0.0562 0.005221 0.9 VDD 188.158,158.352 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U7
0.8399 0.05637 0.00373 0.9 VDD 187.393,158.928 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U8
0.8387 0.05612 0.005177 0.9 VDD 188.518,158.352 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U9
0.8384 0.05629 0.005271 0.9 VDD 187.753,158.352 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U11
0.8374 0.0573 0.005287 0.9 VDD 187.618,157.776 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U13
0.8368 0.05726 0.00597 0.9 VDD 187.753,157.200 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U14
0.8357 0.05791 0.006436 0.9 VDD 185.773,157.200 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U15
0.8349 0.05854 0.006527 0.9 VDD 185.368,156.624 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U17
0.8335 0.05844 0.00802 0.9 VDD 185.683,156.048 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U18
0.836 0.05792 0.006099 0.9 VDD 187.213,156.624 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U19
0.8339 0.05908 0.007014 0.9 VDD 181.633,157.200 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U20
0.8355 0.0582 0.006292 0.9 VDD 186.403,156.624 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U21
0.8367 0.0574 0.005868 0.9 VDD 182.353,158.352 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U22
0.8352 0.05892 0.00584 0.9 VDD 182.623,157.776 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U24
0.8373 0.057 0.005659 0.9 VDD 184.333,158.352 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U25
0.8392 0.05694 0.003842 0.9 VDD 184.648,158.928 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U37
0.8394 0.05677 0.003812 0.9 VDD 185.458,158.928 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U38
0.8393 0.05685 0.003826 0.9 VDD 185.098,158.928 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U39
0.838 0.05657 0.005425 0.9 VDD 186.448,158.352 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U41
0.8396 0.05666 0.003788 0.9 VDD 186.043,159.504 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U42
0.8394 0.05679 0.003832 0.9 VDD 184.918,159.504 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U43
0.8355 0.05803 0.006517 0.9 VDD 185.413,157.200 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U44
0.8362 0.05821 0.005606 0.9 VDD 184.828,157.776 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U45
0.8378 0.05673 0.005512 0.9 VDD 185.683,158.352 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U46
0.8394 0.05674 0.003815 0.9 VDD 185.368,159.504 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U47
0.8395 0.05669 0.003795 0.9 VDD 185.863,158.928 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U48
0.8337 0.05935 0.006994 0.9 VDD 181.183,156.624 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U49
0.8343 0.05911 0.006622 0.9 VDD 179.113,157.200 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U50
0.8371 0.05711 0.005805 0.9 VDD 183.973,151.440 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U52
0.8359 0.05677 0.007359 0.9 VDD 186.673,153.168 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U53
0.8371 0.05706 0.005808 0.9 VDD 178.663,150.288 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U55
0.8351 0.05812 0.006821 0.9 VDD 178.213,153.168 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U56
0.8372 0.05706 0.005704 0.9 VDD 177.943,150.288 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U58
0.8352 0.0581 0.006697 0.9 VDD 177.583,153.168 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U59
0.8369 0.05702 0.006109 0.9 VDD 181.093,150.288 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U61
0.8351 0.05788 0.006991 0.9 VDD 181.363,152.592 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U62
0.8373 0.05704 0.005613 0.9 VDD 177.313,150.288 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U64
0.8354 0.05807 0.006558 0.9 VDD 176.953,153.168 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U65
0.8368 0.05695 0.006221 0.9 VDD 182.443,150.288 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U67
0.8352 0.0578 0.00697 0.9 VDD 181.903,152.592 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U68
0.8359 0.05819 0.005919 0.9 VDD 184.063,154.320 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U70
0.8378 0.05653 0.005634 0.9 VDD 186.673,154.896 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U71
0.837 0.05706 0.005914 0.9 VDD 179.293,150.864 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U73
0.8366 0.0576 0.005843 0.9 VDD 178.303,154.896 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U74
0.8344 0.05914 0.006506 0.9 VDD 178.663,156.624 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U76
0.8346 0.05906 0.006367 0.9 VDD 178.123,156.624 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U77
0.8364 0.05806 0.005552 0.9 VDD 185.323,157.776 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U80
0.8361 0.05765 0.006249 0.9 VDD 186.583,157.200 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U81
0.8372 0.05742 0.00533 0.9 VDD 187.258,157.776 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U82
0.837 0.05757 0.005383 0.9 VDD 186.808,157.776 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U83
0.8397 0.0565 0.003751 0.9 VDD 186.898,159.504 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U84
0.8378 0.05619 0.006029 0.9 VDD 188.293,160.080 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U85
0.8368 0.05773 0.005441 0.9 VDD 186.313,157.776 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U86
0.8366 0.0579 0.005497 0.9 VDD 185.818,157.776 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U87
0.8379 0.05664 0.005467 0.9 VDD 186.088,158.352 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U88
0.8382 0.05647 0.005373 0.9 VDD 186.898,158.352 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U89
0.8399 0.05638 0.003727 0.9 VDD 187.438,159.504 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U90
0.8402 0.05609 0.003665 0.9 VDD 188.743,159.504 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U91
0.8375 0.05688 0.005596 0.9 VDD 184.918,158.352 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U92
0.8311 0.05939 0.009541 0.9 VDD 178.078,139.920 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/CTS_cdb_buf_00355
0.8338 0.05768 0.008567 0.9 VDD 184.648,139.920 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/cg_cell/clk_en_reg
0.8411 0.05414 0.004792 0.9 VDD 179.428,135.312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/cg_cell/U2
0.8327 0.05827 0.008981 0.9 VDD 183.118,139.920 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/cg_cell/U3
0.8342 0.05732 0.008469 0.9 VDD 179.338,141.072 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[3]/latch
0.831 0.05933 0.009626 0.9 VDD 179.518,139.920 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.8319 0.05918 0.008941 0.9 VDD 174.748,139.920 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.8364 0.05681 0.006799 0.9 VDD 180.013,133.008 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/Pop_Pointer_CS_reg[0]
0.8395 0.05369 0.006781 0.9 VDD 179.833,132.432 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/CS_reg[1]
0.838 0.05632 0.005654 0.9 VDD 174.613,133.008 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/Push_Pointer_CS_reg[1]
0.8425 0.0537 0.00379 0.9 VDD 179.473,131.856 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/CS_reg[0]
0.8354 0.05681 0.007788 0.9 VDD 179.923,133.584 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/Pop_Pointer_CS_reg[1]
0.837 0.05629 0.006682 0.9 VDD 174.433,133.584 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/Push_Pointer_CS_reg[0]
0.8371 0.05651 0.006343 0.9 VDD 173.893,144.528 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][16]
0.8376 0.05675 0.005667 0.9 VDD 176.053,145.104 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][15]
0.8322 0.05932 0.00848 0.9 VDD 179.563,140.496 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][14]
0.8337 0.05922 0.007128 0.9 VDD 177.853,142.224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][13]
0.836 0.05693 0.007027 0.9 VDD 178.933,138.192 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][12]
0.8325 0.05938 0.008116 0.9 VDD 177.673,140.496 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][11]
0.8359 0.05688 0.007251 0.9 VDD 178.213,144.528 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][10]
0.8374 0.05575 0.006894 0.9 VDD 178.933,137.040 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][9]
0.8333 0.05725 0.009428 0.9 VDD 177.223,139.344 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][8]
0.8337 0.05912 0.007172 0.9 VDD 179.563,142.800 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][7]
0.839 0.05564 0.005384 0.9 VDD 174.073,136.464 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][3]
0.8365 0.0569 0.006559 0.9 VDD 174.163,138.192 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][2]
0.8354 0.05847 0.00613 0.9 VDD 172.003,142.224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][16]
0.8366 0.05686 0.00657 0.9 VDD 174.253,143.376 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][15]
0.8362 0.05693 0.00684 0.9 VDD 174.433,141.648 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][14]
0.8352 0.05837 0.006441 0.9 VDD 171.913,140.496 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][13]
0.836 0.05709 0.006956 0.9 VDD 176.413,138.192 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][12]
0.8357 0.05689 0.00745 0.9 VDD 171.553,139.344 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][11]
0.8345 0.05903 0.006475 0.9 VDD 173.893,142.800 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][10]
0.8375 0.05582 0.006671 0.9 VDD 177.043,137.040 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][9]
0.8344 0.05721 0.008429 0.9 VDD 173.443,139.344 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][8]
0.8342 0.05903 0.006724 0.9 VDD 173.893,142.224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][7]
0.8396 0.05538 0.00504 0.9 VDD 171.823,136.464 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][3]
0.8376 0.05646 0.005935 0.9 VDD 171.823,138.192 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][2]
0.8393 0.05539 0.005264 0.9 VDD 173.893,145.680 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][16]
0.8389 0.05541 0.005679 0.9 VDD 176.143,145.680 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][15]
0.8356 0.0573 0.00714 0.9 VDD 178.933,141.648 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][14]
0.8361 0.05687 0.007051 0.9 VDD 177.583,143.376 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][13]
0.8362 0.05679 0.006976 0.9 VDD 180.193,137.616 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][12]
0.8357 0.05724 0.007016 0.9 VDD 177.403,138.768 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][11]
0.8388 0.05532 0.005866 0.9 VDD 178.393,145.680 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][10]
0.8402 0.05413 0.005642 0.9 VDD 179.473,135.888 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][9]
0.8334 0.057 0.009617 0.9 VDD 179.113,139.344 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][8]
0.8359 0.05683 0.007265 0.9 VDD 178.303,143.952 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][7]
0.8401 0.05449 0.00541 0.9 VDD 174.343,135.888 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][3]
0.8372 0.05688 0.005898 0.9 VDD 173.983,137.616 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][2]
0.8376 0.05656 0.005841 0.9 VDD 172.273,143.952 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][16]
0.8367 0.05687 0.006459 0.9 VDD 174.343,143.952 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][15]
0.8336 0.05913 0.007282 0.9 VDD 174.523,140.496 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][14]
0.837 0.0565 0.006508 0.9 VDD 172.093,141.072 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][13]
0.836 0.05731 0.006712 0.9 VDD 174.883,138.768 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][12]
0.8334 0.05858 0.007987 0.9 VDD 172.543,139.920 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][11]
0.8339 0.05923 0.006887 0.9 VDD 176.143,142.800 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][10]
0.8365 0.05708 0.006455 0.9 VDD 176.053,137.616 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][9]
0.8336 0.05732 0.009079 0.9 VDD 175.333,139.344 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][8]
0.8338 0.05922 0.006997 0.9 VDD 175.783,142.224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][7]
0.8404 0.05452 0.005076 0.9 VDD 172.003,135.888 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][3]
0.8373 0.05689 0.005836 0.9 VDD 171.553,138.768 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][2]
0.8374 0.05517 0.00746 0.9 VDD 178.213,134.160 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U6
0.8373 0.05514 0.007538 0.9 VDD 178.618,134.160 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U7
0.841 0.05425 0.00478 0.9 VDD 177.988,135.312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U9
0.8359 0.05665 0.007415 0.9 VDD 177.988,133.584 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U10
0.8385 0.05563 0.005898 0.9 VDD 173.983,137.040 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U11
0.84 0.05518 0.004782 0.9 VDD 178.123,134.736 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U12
0.84 0.0552 0.004776 0.9 VDD 177.763,134.736 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U13
0.8393 0.05542 0.005318 0.9 VDD 172.183,137.040 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U14
0.8399 0.05541 0.00467 0.9 VDD 174.253,134.736 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U16
0.8409 0.05451 0.004614 0.9 VDD 172.723,135.312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U17
0.84 0.05359 0.006453 0.9 VDD 178.258,132.432 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U28
0.8398 0.05364 0.006566 0.9 VDD 178.798,132.432 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U29
0.8367 0.05671 0.006557 0.9 VDD 178.753,133.008 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U30
0.837 0.05663 0.006356 0.9 VDD 177.808,133.008 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U31
0.8369 0.05667 0.006443 0.9 VDD 178.213,133.008 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U33
0.8358 0.05669 0.007512 0.9 VDD 178.483,133.584 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U35
0.841 0.05421 0.004785 0.9 VDD 178.483,135.312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U36
0.8401 0.05511 0.004789 0.9 VDD 178.933,134.736 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U37
0.8409 0.05445 0.004697 0.9 VDD 175.018,135.312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U39
0.84 0.05531 0.004733 0.9 VDD 176.098,134.736 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U40
0.8399 0.05534 0.004715 0.9 VDD 175.558,134.736 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U41
0.8364 0.0565 0.007105 0.9 VDD 176.458,133.584 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U43
0.8365 0.05646 0.007021 0.9 VDD 176.053,133.584 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U44
0.8409 0.05438 0.004733 0.9 VDD 176.098,135.312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U45
0.8409 0.05434 0.004749 0.9 VDD 176.683,135.312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U46
0.8409 0.05431 0.00476 0.9 VDD 177.088,135.312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U47
0.8376 0.05529 0.007096 0.9 VDD 176.413,134.160 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U48
0.84 0.05528 0.004743 0.9 VDD 176.458,134.736 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U49
0.8377 0.05531 0.007003 0.9 VDD 175.963,134.160 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U50
0.8362 0.05687 0.006886 0.9 VDD 176.413,143.952 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U51
0.8356 0.05855 0.005883 0.9 VDD 172.273,142.800 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U52
0.8338 0.05906 0.007092 0.9 VDD 180.103,142.224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U54
0.8359 0.05705 0.007003 0.9 VDD 175.873,141.648 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U55
0.8362 0.05679 0.00697 0.9 VDD 180.193,138.192 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U57
0.836 0.05701 0.007018 0.9 VDD 177.673,138.192 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U58
0.8337 0.05922 0.007073 0.9 VDD 177.943,142.800 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U60
0.8371 0.05658 0.0063 0.9 VDD 172.543,141.648 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U61
0.8387 0.05567 0.005639 0.9 VDD 179.923,136.464 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U63
0.8362 0.05702 0.006735 0.9 VDD 177.583,137.616 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U64
0.8343 0.05718 0.008477 0.9 VDD 180.373,141.072 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U66
0.8354 0.05704 0.007593 0.9 VDD 175.693,141.072 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U67
0.8359 0.0567 0.00739 0.9 VDD 179.563,143.952 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U69
0.8363 0.05687 0.006872 0.9 VDD 176.053,143.376 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U70
0.8337 0.05675 0.009506 0.9 VDD 180.373,139.344 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U72
0.8358 0.05729 0.006913 0.9 VDD 176.143,138.768 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U73
0.8346 0.05722 0.008174 0.9 VDD 177.943,141.072 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U75
0.8343 0.05878 0.006881 0.9 VDD 173.263,140.496 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U76
0.8362 0.0568 0.006996 0.9 VDD 176.953,144.528 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U78
0.8364 0.05687 0.006775 0.9 VDD 175.873,143.952 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U79
0.841 0.05428 0.004772 0.9 VDD 177.583,135.312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U82
0.8375 0.05523 0.007279 0.9 VDD 177.313,134.160 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U83
0.8361 0.0566 0.007325 0.9 VDD 177.538,133.584 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U84
0.8372 0.05656 0.006199 0.9 VDD 177.088,133.008 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U85
0.8403 0.05349 0.006219 0.9 VDD 177.178,132.432 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U86
0.8429 0.05352 0.003582 0.9 VDD 177.493,131.856 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U87
0.8362 0.05655 0.007206 0.9 VDD 176.953,133.584 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U88
0.84 0.05526 0.004755 0.9 VDD 176.908,134.736 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U89
0.8376 0.05526 0.007179 0.9 VDD 176.818,134.160 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U90
0.8374 0.05652 0.0061 0.9 VDD 176.638,133.008 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U91
0.843 0.05346 0.003521 0.9 VDD 176.908,131.856 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U92
0.8401 0.05353 0.006326 0.9 VDD 177.673,132.432 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U93
0.8409 0.05436 0.004741 0.9 VDD 176.368,135.312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U94
0.8416 0.04823 0.01016 0.9 VDD 181.228,99.024 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/CTS_cdb_buf_00354
0.8466 0.04267 0.01068 0.9 VDD 180.013,86.352 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FE_OFC118_n1
0.8432 0.04726 0.009542 0.9 VDD 183.298,99.024 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/cg_cell/clk_en_reg
0.8462 0.04533 0.008503 0.9 VDD 185.908,99.600 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/cg_cell/U2
0.842 0.04798 0.01002 0.9 VDD 181.768,99.024 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/cg_cell/U3
0.8409 0.04874 0.0104 0.9 VDD 179.743,99.024 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[2]/latch
0.8481 0.04566 0.006248 0.9 VDD 186.133,105.936 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/Pop_Pointer_CS_reg[0]
0.8493 0.04439 0.00632 0.9 VDD 186.133,107.088 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/CS_reg[1]
0.8459 0.04583 0.008247 0.9 VDD 184.963,100.176 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/Push_Pointer_CS_reg[1]
0.8448 0.04701 0.008156 0.9 VDD 185.863,109.392 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/CS_reg[0]
0.8469 0.04572 0.007414 0.9 VDD 185.953,105.360 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/Pop_Pointer_CS_reg[1]
0.8438 0.04738 0.008795 0.9 VDD 184.963,102.480 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/Push_Pointer_CS_reg[0]
0.8443 0.04644 0.00928 0.9 VDD 182.263,104.208 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][32]
0.848 0.04191 0.01011 0.9 VDD 183.703,86.352 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][31]
0.8463 0.04452 0.009155 0.9 VDD 184.783,94.416 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][30]
0.8481 0.04279 0.009119 0.9 VDD 184.603,92.688 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][29]
0.8492 0.04149 0.009306 0.9 VDD 184.513,84.624 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][28]
0.8507 0.04046 0.008819 0.9 VDD 184.513,81.744 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][27]
0.8501 0.03953 0.01042 0.9 VDD 174.703,80.592 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][26]
0.846 0.04519 0.008776 0.9 VDD 182.713,100.752 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][25]
0.8449 0.04618 0.008891 0.9 VDD 177.313,95.568 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][24]
0.847 0.04323 0.009775 0.9 VDD 174.703,90.960 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][23]
0.843 0.0486 0.008444 0.9 VDD 182.533,101.904 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][22]
0.8469 0.04304 0.01005 0.9 VDD 184.063,89.232 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][21]
0.8436 0.04652 0.009867 0.9 VDD 177.313,94.416 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][20]
0.8477 0.04223 0.01008 0.9 VDD 174.433,83.472 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][19]
0.8471 0.04281 0.01004 0.9 VDD 174.883,85.200 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][18]
0.8432 0.04767 0.009125 0.9 VDD 178.753,100.176 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][17]
0.8503 0.03957 0.01009 0.9 VDD 179.203,80.016 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][16]
0.8446 0.04719 0.008234 0.9 VDD 183.433,98.448 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][15]
0.8481 0.04174 0.01018 0.9 VDD 174.883,82.896 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][14]
0.846 0.04381 0.01018 0.9 VDD 174.883,88.656 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][13]
0.847 0.04336 0.009679 0.9 VDD 182.713,92.688 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][12]
0.8473 0.04268 0.01004 0.9 VDD 174.883,85.776 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][11]
0.8515 0.03871 0.009789 0.9 VDD 183.523,80.016 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][10]
0.8471 0.04381 0.009106 0.9 VDD 174.883,88.080 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][9]
0.8458 0.04406 0.01016 0.9 VDD 177.673,92.688 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][8]
0.848 0.04474 0.007294 0.9 VDD 184.963,96.720 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][7]
0.8478 0.04215 0.01008 0.9 VDD 183.793,86.928 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][6]
0.8506 0.03927 0.01017 0.9 VDD 181.273,80.016 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][5]
0.8488 0.04293 0.008303 0.9 VDD 184.333,89.808 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][4]
0.8446 0.04657 0.00886 0.9 VDD 176.953,96.144 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][3]
0.8446 0.04566 0.009751 0.9 VDD 174.973,92.112 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][2]
0.8502 0.04038 0.009467 0.9 VDD 184.783,83.472 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][1]
0.8454 0.04667 0.007887 0.9 VDD 181.813,105.360 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][0]
0.8406 0.04965 0.009754 0.9 VDD 178.483,102.480 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][32]
0.8473 0.04261 0.01013 0.9 VDD 180.643,85.776 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][31]
0.8445 0.04572 0.009778 0.9 VDD 181.993,94.416 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][30]
0.8487 0.04354 0.007726 0.9 VDD 181.813,93.264 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][29]
0.8474 0.04244 0.01015 0.9 VDD 180.733,84.624 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][28]
0.8489 0.04115 0.009972 0.9 VDD 182.173,82.896 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][27]
0.8481 0.04127 0.01065 0.9 VDD 176.953,81.168 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][26]
0.8455 0.04588 0.008644 0.9 VDD 178.663,101.328 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][25]
0.8452 0.04591 0.008851 0.9 VDD 179.473,95.568 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][24]
0.8458 0.04367 0.01056 0.9 VDD 176.953,88.656 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][23]
0.8417 0.04964 0.008639 0.9 VDD 178.573,101.904 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][22]
0.8462 0.04312 0.0107 0.9 VDD 180.283,88.656 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][21]
0.8482 0.04393 0.007905 0.9 VDD 179.113,93.264 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][20]
0.8475 0.04215 0.01038 0.9 VDD 177.493,84.048 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][19]
0.8469 0.04287 0.01022 0.9 VDD 177.223,85.200 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][18]
0.845 0.04589 0.009114 0.9 VDD 178.573,100.752 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][17]
0.8488 0.04169 0.00949 0.9 VDD 179.563,82.320 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][16]
0.8425 0.04731 0.01023 0.9 VDD 180.913,99.600 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][15]
0.8488 0.04189 0.009305 0.9 VDD 177.403,82.320 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][14]
0.8464 0.04435 0.009231 0.9 VDD 177.313,89.808 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][13]
0.8456 0.04482 0.009543 0.9 VDD 181.903,91.536 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][12]
0.8469 0.04288 0.01022 0.9 VDD 177.403,85.776 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][11]
0.8496 0.0411 0.009305 0.9 VDD 182.353,81.744 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][10]
0.8474 0.04364 0.008976 0.9 VDD 177.223,88.080 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][9]
0.8444 0.04546 0.0101 0.9 VDD 179.383,92.112 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][8]
0.8457 0.04564 0.00864 0.9 VDD 181.993,96.144 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][7]
0.8488 0.04272 0.008495 0.9 VDD 181.543,87.504 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][6]
0.8481 0.04165 0.01028 0.9 VDD 179.833,82.896 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][5]
0.8477 0.04355 0.008739 0.9 VDD 182.263,89.808 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][4]
0.8479 0.04396 0.00813 0.9 VDD 179.293,97.296 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][3]
0.8469 0.04324 0.00988 0.9 VDD 177.313,90.960 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][2]
0.8481 0.04169 0.01022 0.9 VDD 180.103,84.048 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][1]
0.8431 0.04731 0.009552 0.9 VDD 178.573,103.632 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][0]
0.8418 0.04874 0.009463 0.9 VDD 182.173,102.480 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][32]
0.8486 0.04174 0.009617 0.9 VDD 184.153,85.776 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][31]
0.8466 0.04426 0.009097 0.9 VDD 184.963,94.992 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][30]
0.8475 0.0436 0.00894 0.9 VDD 184.873,91.536 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][29]
0.8489 0.04153 0.009539 0.9 VDD 184.423,85.200 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][28]
0.8499 0.04056 0.009519 0.9 VDD 184.243,81.168 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][27]
0.8486 0.04099 0.01044 0.9 VDD 174.793,81.168 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][26]
0.8435 0.04672 0.009731 0.9 VDD 182.803,99.600 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][25]
0.8441 0.04621 0.00969 0.9 VDD 176.053,94.992 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][24]
0.8445 0.04565 0.0098 0.9 VDD 174.883,91.536 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][23]
0.8462 0.04528 0.008478 0.9 VDD 182.353,101.328 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][22]
0.8481 0.04197 0.009958 0.9 VDD 184.333,88.656 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][21]
0.8442 0.04636 0.009449 0.9 VDD 175.063,94.416 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][20]
0.8477 0.04223 0.01008 0.9 VDD 174.433,84.048 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][19]
0.8472 0.04275 0.01008 0.9 VDD 174.433,84.624 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][18]
0.8427 0.04876 0.008576 0.9 VDD 178.573,98.448 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][17]
0.8522 0.03772 0.0101 0.9 VDD 179.293,79.440 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][16]
0.8489 0.04307 0.00808 0.9 VDD 184.153,97.872 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][15]
0.8494 0.04166 0.008888 0.9 VDD 174.433,82.320 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][14]
0.8467 0.04429 0.009004 0.9 VDD 175.063,89.808 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][13]
0.8452 0.04492 0.009889 0.9 VDD 181.633,92.112 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][12]
0.8468 0.04317 0.009976 0.9 VDD 174.613,86.928 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][11]
0.8529 0.03726 0.009813 0.9 VDD 183.433,79.440 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][10]
0.8477 0.04318 0.009097 0.9 VDD 174.703,87.504 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][9]
0.8459 0.04647 0.00768 0.9 VDD 175.873,93.840 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][8]
0.8473 0.04474 0.00796 0.9 VDD 184.963,96.144 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][7]
0.8497 0.04218 0.008131 0.9 VDD 183.703,87.504 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][6]
0.8522 0.03761 0.01017 0.9 VDD 181.273,79.440 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][5]
0.8491 0.04175 0.009119 0.9 VDD 184.243,90.960 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][4]
0.8453 0.04656 0.008109 0.9 VDD 177.223,96.720 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][3]
0.8462 0.04402 0.009751 0.9 VDD 174.973,92.688 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][2]
0.8502 0.04029 0.009519 0.9 VDD 184.603,82.896 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][1]
0.8442 0.04649 0.009299 0.9 VDD 182.173,103.632 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][0]
0.8434 0.0469 0.009664 0.9 VDD 180.733,103.056 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][32]
0.847 0.04245 0.01055 0.9 VDD 181.633,86.352 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][31]
0.8447 0.04551 0.009823 0.9 VDD 181.723,94.992 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][30]
0.8465 0.04575 0.007713 0.9 VDD 181.903,93.840 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][29]
0.8478 0.0422 0.01 0.9 VDD 182.083,85.200 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][28]
0.8493 0.04128 0.009413 0.9 VDD 181.723,82.320 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][27]
0.8497 0.03966 0.01065 0.9 VDD 176.863,80.592 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][26]
0.8436 0.04738 0.009058 0.9 VDD 180.643,100.176 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][25]
0.8437 0.04634 0.009957 0.9 VDD 179.743,94.416 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][24]
0.845 0.04434 0.01063 0.9 VDD 177.493,89.232 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][23]
0.8421 0.04926 0.008655 0.9 VDD 180.463,101.904 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][22]
0.8468 0.04268 0.01049 0.9 VDD 182.173,88.656 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][21]
0.8457 0.04636 0.007913 0.9 VDD 179.653,93.840 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][20]
0.8473 0.04218 0.01048 0.9 VDD 177.313,83.472 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][19]
0.8468 0.04286 0.01038 0.9 VDD 177.493,84.624 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][18]
0.8421 0.04769 0.01023 0.9 VDD 178.393,99.600 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][17]
0.848 0.04144 0.01052 0.9 VDD 179.383,81.168 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][16]
0.8429 0.0485 0.008558 0.9 VDD 180.553,98.448 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][15]
0.8476 0.04189 0.01048 0.9 VDD 177.223,82.896 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][14]
0.8475 0.04324 0.009231 0.9 VDD 177.313,90.384 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][13]
0.8481 0.04282 0.009078 0.9 VDD 180.103,90.384 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][12]
0.8465 0.04288 0.0106 0.9 VDD 177.313,86.352 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][11]
0.8487 0.04121 0.01013 0.9 VDD 181.903,81.168 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][10]
0.8462 0.04321 0.01063 0.9 VDD 177.583,86.928 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][9]
0.8448 0.04542 0.009828 0.9 VDD 179.653,91.536 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][8]
0.8458 0.04551 0.008687 0.9 VDD 181.723,95.568 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][7]
0.8464 0.04293 0.01068 0.9 VDD 180.463,86.928 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][6]
0.8491 0.04142 0.009513 0.9 VDD 180.283,81.744 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][5]
0.8454 0.04395 0.01069 0.9 VDD 180.553,89.232 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][4]
0.8457 0.0462 0.008111 0.9 VDD 179.743,96.720 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][3]
0.8442 0.04567 0.01014 0.9 VDD 177.313,92.112 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][2]
0.849 0.04116 0.009864 0.9 VDD 182.443,84.048 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][1]
0.8434 0.04711 0.009541 0.9 VDD 179.923,104.208 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][0]
0.8468 0.04679 0.006395 0.9 VDD 186.358,108.816 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U6
0.847 0.04545 0.007555 0.9 VDD 184.828,104.784 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U7
0.8478 0.04591 0.006261 0.9 VDD 185.098,105.936 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U10
0.8468 0.04558 0.007593 0.9 VDD 184.513,104.784 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U11
0.8457 0.04565 0.008647 0.9 VDD 184.333,103.632 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U14
0.8461 0.04613 0.007751 0.9 VDD 183.073,104.784 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U26
0.845 0.04708 0.007902 0.9 VDD 180.013,104.784 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U27
0.8487 0.04468 0.006636 0.9 VDD 184.738,108.240 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U29
0.8462 0.04723 0.006564 0.9 VDD 185.233,108.816 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U30
0.8488 0.04461 0.006597 0.9 VDD 185.008,108.240 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U31
0.8488 0.04478 0.006386 0.9 VDD 184.333,107.664 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U33
0.8476 0.04609 0.006269 0.9 VDD 184.333,105.936 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U35
0.8454 0.04582 0.008785 0.9 VDD 183.883,104.208 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U36
0.8462 0.04615 0.007643 0.9 VDD 184.063,105.360 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U37
0.8454 0.04702 0.00756 0.9 VDD 185.548,101.904 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U38
0.8451 0.04724 0.007667 0.9 VDD 185.188,101.904 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U40
0.8473 0.04443 0.008279 0.9 VDD 184.828,100.752 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U41
0.8465 0.04502 0.00847 0.9 VDD 185.908,103.056 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U43
0.846 0.04529 0.008702 0.9 VDD 185.233,103.056 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U44
0.8479 0.0441 0.007987 0.9 VDD 185.728,100.752 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U45
0.8445 0.04765 0.007893 0.9 VDD 184.423,101.904 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U46
0.8457 0.04561 0.008719 0.9 VDD 185.368,99.600 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U47
0.8447 0.04747 0.007787 0.9 VDD 184.783,101.904 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U48
0.8485 0.04407 0.007479 0.9 VDD 185.818,101.328 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U49
0.8481 0.04425 0.007627 0.9 VDD 185.323,101.328 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U50
0.8566 0.0373 0.006105 0.9 VDD 183.163,78.864 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U51
0.8514 0.03883 0.009824 0.9 VDD 183.073,80.592 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U52
0.8478 0.0432 0.009037 0.9 VDD 176.143,87.504 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U54
0.8481 0.04309 0.0088 0.9 VDD 178.843,87.504 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U55
0.8482 0.04405 0.007776 0.9 VDD 177.223,93.264 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U57
0.8474 0.04282 0.009771 0.9 VDD 180.103,90.960 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U58
0.8477 0.0443 0.007981 0.9 VDD 184.873,95.568 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U60
0.8469 0.04482 0.008291 0.9 VDD 183.523,95.568 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U61
0.8507 0.04153 0.00774 0.9 VDD 185.143,87.504 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U63
0.847 0.04259 0.01046 0.9 VDD 182.083,86.928 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U64
0.8561 0.03761 0.006288 0.9 VDD 181.273,78.864 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U66
0.8503 0.03935 0.01031 0.9 VDD 180.733,80.592 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U67
0.8506 0.04139 0.008022 0.9 VDD 185.233,90.384 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U69
0.846 0.04353 0.01044 0.9 VDD 182.353,89.232 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U70
0.8448 0.04604 0.009184 0.9 VDD 183.343,103.056 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U72
0.841 0.04929 0.009683 0.9 VDD 180.283,102.480 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U73
0.8494 0.04116 0.009408 0.9 VDD 185.413,86.352 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U75
0.8478 0.04224 0.009938 0.9 VDD 182.443,85.776 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U76
0.8448 0.04638 0.00887 0.9 VDD 178.483,96.144 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U78
0.8452 0.04602 0.00878 0.9 VDD 180.463,96.144 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U79
0.8483 0.0446 0.007059 0.9 VDD 184.603,93.840 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U81
0.8456 0.04489 0.009478 0.9 VDD 183.343,94.992 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U82
0.8473 0.04364 0.009047 0.9 VDD 184.783,92.112 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U84
0.8496 0.04311 0.007321 0.9 VDD 183.523,93.264 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U85
0.8507 0.04022 0.009072 0.9 VDD 185.143,84.048 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U87
0.8481 0.04204 0.009815 0.9 VDD 182.623,84.624 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U88
0.8521 0.0384 0.009454 0.9 VDD 184.423,80.592 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U90
0.8501 0.04077 0.009103 0.9 VDD 183.253,82.320 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U91
0.8511 0.0396 0.009282 0.9 VDD 175.873,80.016 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U93
0.8498 0.0396 0.01057 0.9 VDD 178.483,80.592 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U94
0.8446 0.0462 0.009239 0.9 VDD 184.063,99.600 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U96
0.8414 0.04839 0.01024 0.9 VDD 180.823,99.024 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U97
0.844 0.0461 0.009892 0.9 VDD 177.943,94.992 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U99
0.8442 0.04586 0.009957 0.9 VDD 179.743,94.992 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U100
0.8469 0.04324 0.009841 0.9 VDD 176.053,90.960 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U102
0.8459 0.0434 0.01066 0.9 VDD 178.663,88.656 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U103
0.8473 0.0447 0.007998 0.9 VDD 184.063,101.328 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U105
0.8454 0.04557 0.009061 0.9 VDD 180.553,100.752 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U106
0.851 0.04142 0.007618 0.9 VDD 185.593,88.080 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U108
0.849 0.04262 0.008359 0.9 VDD 182.353,88.080 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U109
0.846 0.04404 0.009961 0.9 VDD 176.233,92.688 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U111
0.8472 0.04297 0.00984 0.9 VDD 179.113,90.960 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U112
0.8457 0.04649 0.007813 0.9 VDD 177.763,93.840 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U114
0.8462 0.0438 0.01004 0.9 VDD 180.013,92.688 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U115
0.8476 0.04221 0.01021 0.9 VDD 175.783,84.048 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U117
0.8478 0.04188 0.01035 0.9 VDD 179.023,83.472 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U118
0.8469 0.04284 0.01024 0.9 VDD 176.053,84.624 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U120
0.8472 0.04265 0.01017 0.9 VDD 179.113,85.200 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U121
0.8475 0.04397 0.008571 0.9 VDD 179.203,97.872 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U123
0.8421 0.04753 0.01039 0.9 VDD 179.653,99.600 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U124
0.8573 0.03624 0.00646 0.9 VDD 179.473,78.288 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U126
0.85 0.0395 0.01048 0.9 VDD 179.653,80.592 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U127
0.8492 0.04324 0.007576 0.9 VDD 183.343,97.296 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U129
0.8478 0.04366 0.008508 0.9 VDD 181.003,97.872 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U130
0.8497 0.04117 0.009141 0.9 VDD 176.233,81.744 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U132
0.8493 0.04137 0.009383 0.9 VDD 178.303,81.744 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U133
0.8454 0.0443 0.01033 0.9 VDD 175.693,89.232 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U135
0.8467 0.04416 0.009143 0.9 VDD 178.933,89.808 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U136
0.8464 0.0443 0.009316 0.9 VDD 183.163,91.536 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U138
0.8482 0.04231 0.009511 0.9 VDD 182.083,90.960 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U139
0.847 0.04277 0.01027 0.9 VDD 175.873,86.352 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U141
0.8466 0.04275 0.01066 0.9 VDD 179.023,86.352 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U142
0.851 0.04025 0.00876 0.9 VDD 184.693,82.320 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U144
0.8491 0.04104 0.009855 0.9 VDD 182.803,83.472 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U145
0.8464 0.04526 0.008332 0.9 VDD 185.323,103.632 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U147
0.8463 0.04529 0.00836 0.9 VDD 185.233,104.208 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U148
0.8456 0.04553 0.008871 0.9 VDD 184.648,103.056 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U149
0.846 0.04549 0.008518 0.9 VDD 184.738,103.632 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U150
0.8472 0.04527 0.007499 0.9 VDD 185.278,104.784 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U151
0.8441 0.04788 0.008025 0.9 VDD 183.973,101.904 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U152
0.8468 0.04502 0.008143 0.9 VDD 185.908,104.208 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U153
0.8475 0.04506 0.007431 0.9 VDD 185.818,104.784 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U154
0.8495 0.04431 0.006211 0.9 VDD 186.448,106.512 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U155
0.8493 0.04442 0.006251 0.9 VDD 185.908,106.512 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U156
0.8493 0.04437 0.006327 0.9 VDD 185.953,107.664 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U158
0.849 0.04451 0.006538 0.9 VDD 185.413,108.240 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U159
0.8452 0.04588 0.008935 0.9 VDD 184.828,99.600 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U160
0.8508 0.03582 0.01341 0.9 VDD 137.038,59.280 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/CTS_cdb_buf_00353
0.8486 0.03643 0.01499 0.9 VDD 139.108,59.280 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/cg_cell/clk_en_reg
0.8529 0.03763 0.009431 0.9 VDD 135.238,67.920 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/cg_cell/U2
0.8501 0.036 0.01386 0.9 VDD 137.578,59.280 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/cg_cell/U3
0.852 0.03807 0.009915 0.9 VDD 134.833,70.224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/Pop_Pointer_CS_reg[0]
0.8496 0.03951 0.01089 0.9 VDD 137.533,73.104 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/CS_reg[1]
0.8519 0.03724 0.01085 0.9 VDD 135.013,69.072 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/Push_Pointer_CS_reg[1]
0.8512 0.03947 0.009322 0.9 VDD 137.353,73.680 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/CS_reg[0]
0.8509 0.03819 0.01092 0.9 VDD 135.103,69.648 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/Pop_Pointer_CS_reg[1]
0.8513 0.03853 0.01016 0.9 VDD 135.283,70.800 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/Push_Pointer_CS_reg[0]
0.8454 0.04034 0.01426 0.9 VDD 137.713,64.464 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][39]
0.8483 0.03803 0.01369 0.9 VDD 136.993,65.040 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][38]
0.8593 0.03077 0.009957 0.9 VDD 135.193,54.096 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][34]
0.8644 0.02991 0.005698 0.9 VDD 123.223,62.736 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][33]
0.8599 0.03264 0.007421 0.9 VDD 127.543,65.040 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][32]
0.8648 0.02895 0.00629 0.9 VDD 123.133,61.584 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][31]
0.8576 0.03475 0.00767 0.9 VDD 133.213,60.432 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][30]
0.8507 0.0353 0.01397 0.9 VDD 137.713,58.704 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][29]
0.8549 0.03659 0.008497 0.9 VDD 131.773,64.464 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][28]
0.8666 0.02784 0.005589 0.9 VDD 123.313,59.856 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][27]
0.8573 0.03524 0.007429 0.9 VDD 130.873,65.040 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][26]
0.8644 0.02867 0.006887 0.9 VDD 130.873,52.368 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][25]
0.866 0.02709 0.006946 0.9 VDD 123.223,58.128 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][24]
0.8536 0.03552 0.01088 0.9 VDD 136.903,56.976 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][23]
0.8683 0.02479 0.006914 0.9 VDD 123.223,54.096 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][22]
0.8679 0.0255 0.00659 0.9 VDD 123.583,56.400 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][21]
0.8636 0.0294 0.007 0.9 VDD 130.873,55.248 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][20]
0.8556 0.03253 0.01188 0.9 VDD 135.103,55.248 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][19]
0.8527 0.03354 0.01373 0.9 VDD 137.263,55.248 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][18]
0.8668 0.02667 0.006541 0.9 VDD 128.893,52.368 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][17]
0.8551 0.03372 0.01115 0.9 VDD 134.653,58.704 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][16]
0.8591 0.0312 0.009709 0.9 VDD 133.033,55.248 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][15]
0.8666 0.02375 0.009633 0.9 VDD 123.583,52.368 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][14]
0.8551 0.03326 0.0116 0.9 VDD 137.083,52.944 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][13]
0.8688 0.02359 0.007583 0.9 VDD 127.453,51.792 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][12]
0.8629 0.031 0.00615 0.9 VDD 130.873,57.552 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][11]
0.8513 0.03814 0.01055 0.9 VDD 133.663,64.464 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][10]
0.8547 0.03546 0.009837 0.9 VDD 136.093,59.856 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][9]
0.8565 0.0355 0.008027 0.9 VDD 133.663,62.736 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][8]
0.8558 0.03368 0.01055 0.9 VDD 136.363,56.400 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][7]
0.8565 0.03179 0.01173 0.9 VDD 137.263,53.520 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][6]
0.8624 0.03119 0.006401 0.9 VDD 130.873,58.704 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][5]
0.8612 0.03264 0.00613 0.9 VDD 130.873,61.584 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][4]
0.8623 0.03202 0.005674 0.9 VDD 130.873,59.856 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][3]
0.8482 0.03935 0.01242 0.9 VDD 135.553,64.464 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][0]
0.8475 0.03887 0.01364 0.9 VDD 138.883,67.344 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][39]
0.8451 0.0424 0.01252 0.9 VDD 139.243,66.192 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][38]
0.8613 0.03046 0.008219 0.9 VDD 132.853,52.944 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][34]
0.8632 0.02967 0.007181 0.9 VDD 125.473,63.312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][33]
0.8581 0.03465 0.007226 0.9 VDD 128.533,66.192 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][32]
0.865 0.0289 0.006065 0.9 VDD 125.473,61.584 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][31]
0.8583 0.03368 0.007975 0.9 VDD 132.763,61.584 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][30]
0.8524 0.03632 0.01123 0.9 VDD 138.613,59.856 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][29]
0.8567 0.03553 0.007767 0.9 VDD 131.053,67.344 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][28]
0.8662 0.02818 0.005586 0.9 VDD 125.563,60.432 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][27]
0.8577 0.03502 0.00728 0.9 VDD 128.893,66.768 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][26]
0.8608 0.03039 0.008787 0.9 VDD 132.763,52.368 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][25]
0.8667 0.02672 0.00657 0.9 VDD 125.473,58.128 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][24]
0.8515 0.03627 0.01221 0.9 VDD 138.973,57.552 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][23]
0.8688 0.02417 0.007028 0.9 VDD 125.113,53.520 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][22]
0.8679 0.02506 0.006994 0.9 VDD 125.473,55.824 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][21]
0.8623 0.02938 0.008274 0.9 VDD 132.853,54.096 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][20]
0.8563 0.03433 0.009381 0.9 VDD 134.743,56.976 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][19]
0.8553 0.03257 0.01211 0.9 VDD 139.243,54.096 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][18]
0.8667 0.02754 0.005756 0.9 VDD 128.893,54.672 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][17]
0.8585 0.03255 0.008965 0.9 VDD 132.763,58.704 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][16]
0.8593 0.03282 0.007869 0.9 VDD 132.763,57.552 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][15]
0.8679 0.02337 0.008764 0.9 VDD 125.563,52.368 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][14]
0.8575 0.03193 0.01056 0.9 VDD 134.923,52.368 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][13]
0.869 0.02476 0.00627 0.9 VDD 127.003,54.096 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][12]
0.8667 0.02736 0.005969 0.9 VDD 128.713,55.248 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][11]
0.8535 0.03672 0.009781 0.9 VDD 133.213,67.344 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][10]
0.8489 0.03833 0.01277 0.9 VDD 139.513,61.008 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][9]
0.8548 0.0363 0.008892 0.9 VDD 132.763,65.616 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][8]
0.8499 0.03501 0.01506 0.9 VDD 139.243,55.824 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][7]
0.8529 0.03416 0.01291 0.9 VDD 139.243,52.944 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][6]
0.8656 0.02855 0.005878 0.9 VDD 127.993,58.128 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][5]
0.8645 0.02987 0.005622 0.9 VDD 127.723,61.008 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][4]
0.8653 0.02964 0.0051 0.9 VDD 128.173,59.856 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][3]
0.8508 0.03773 0.01145 0.9 VDD 135.463,67.344 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][0]
0.8471 0.04031 0.01264 0.9 VDD 137.623,63.888 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][39]
0.8495 0.03768 0.0128 0.9 VDD 137.893,63.312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][38]
0.8653 0.02707 0.007635 0.9 VDD 135.013,51.216 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][34]
0.8627 0.02991 0.007392 0.9 VDD 123.133,63.312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][33]
0.8611 0.0323 0.006566 0.9 VDD 127.633,63.888 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][32]
0.8654 0.02828 0.006289 0.9 VDD 123.043,61.008 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][31]
0.856 0.03453 0.009507 0.9 VDD 134.653,61.584 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][30]
0.8524 0.03533 0.01232 0.9 VDD 135.823,59.280 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][29]
0.859 0.03376 0.007229 0.9 VDD 131.143,63.312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][28]
0.8661 0.02786 0.006007 0.9 VDD 122.953,59.280 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][27]
0.8573 0.03573 0.006934 0.9 VDD 130.873,63.888 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][26]
0.8684 0.02553 0.006017 0.9 VDD 131.053,51.216 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][25]
0.8669 0.02611 0.006952 0.9 VDD 123.133,57.552 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][24]
0.8539 0.03535 0.01074 0.9 VDD 136.543,57.552 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][23]
0.8677 0.02502 0.007248 0.9 VDD 123.313,55.248 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][22]
0.8672 0.02554 0.007248 0.9 VDD 123.313,55.824 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][21]
0.8654 0.02806 0.006538 0.9 VDD 130.963,54.096 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][20]
0.8558 0.03264 0.01154 0.9 VDD 134.743,55.824 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][19]
0.8568 0.03287 0.01029 0.9 VDD 135.733,54.672 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][18]
0.8706 0.02371 0.005652 0.9 VDD 128.893,50.640 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][17]
0.8554 0.03423 0.01036 0.9 VDD 133.933,59.280 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][16]
0.8594 0.03118 0.009394 0.9 VDD 132.763,55.824 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][15]
0.8679 0.02481 0.007321 0.9 VDD 123.133,53.520 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][14]
0.8608 0.02737 0.01187 0.9 VDD 137.083,51.792 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][13]
0.8705 0.02348 0.006049 0.9 VDD 127.273,51.216 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][12]
0.8634 0.02959 0.007 0.9 VDD 130.873,55.824 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][11]
0.8534 0.0376 0.009011 0.9 VDD 132.943,63.888 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][10]
0.8535 0.03663 0.009837 0.9 VDD 136.093,60.432 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][9]
0.8534 0.03609 0.01053 0.9 VDD 134.653,63.312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][8]
0.8525 0.03402 0.01353 0.9 VDD 136.993,55.824 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][7]
0.8548 0.0333 0.01191 0.9 VDD 137.173,52.368 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][6]
0.8627 0.03119 0.00615 0.9 VDD 130.873,58.128 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][5]
0.8613 0.03264 0.006023 0.9 VDD 130.873,62.160 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][4]
0.8615 0.03287 0.005674 0.9 VDD 130.873,60.432 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][3]
0.8499 0.03915 0.01096 0.9 VDD 135.193,63.888 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][0]
0.8441 0.04225 0.01364 0.9 VDD 138.883,66.768 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][39]
0.847 0.04136 0.01164 0.9 VDD 137.173,66.192 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][38]
0.8646 0.02641 0.009031 0.9 VDD 133.033,51.792 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][34]
0.8621 0.0307 0.007198 0.9 VDD 125.383,63.888 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][33]
0.8593 0.03326 0.007393 0.9 VDD 128.263,65.616 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][32]
0.8654 0.02885 0.005723 0.9 VDD 125.923,62.160 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][31]
0.8587 0.03394 0.007402 0.9 VDD 132.133,61.008 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][30]
0.8486 0.03608 0.01534 0.9 VDD 139.603,58.704 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][29]
0.8558 0.03684 0.007334 0.9 VDD 130.873,66.192 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][28]
0.867 0.02741 0.00555 0.9 VDD 125.923,59.856 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][27]
0.8574 0.03524 0.007334 0.9 VDD 130.873,65.616 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][26]
0.8675 0.02584 0.006659 0.9 VDD 132.403,50.640 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][25]
0.8676 0.02663 0.005752 0.9 VDD 126.103,58.704 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][24]
0.8519 0.03622 0.01187 0.9 VDD 138.793,56.976 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][23]
0.8685 0.02451 0.006994 0.9 VDD 125.473,55.248 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][22]
0.8688 0.02494 0.006254 0.9 VDD 125.833,56.400 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][21]
0.8607 0.03107 0.008274 0.9 VDD 132.853,54.672 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][20]
0.8563 0.03427 0.009396 0.9 VDD 134.653,57.552 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][19]
0.8506 0.03424 0.01511 0.9 VDD 139.333,55.248 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][18]
0.8674 0.02667 0.005909 0.9 VDD 128.893,52.944 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][17]
0.859 0.03294 0.008032 0.9 VDD 132.043,59.280 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][16]
0.8596 0.03274 0.007681 0.9 VDD 132.673,56.976 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][15]
0.868 0.02308 0.008905 0.9 VDD 125.293,51.792 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][14]
0.8624 0.02705 0.01056 0.9 VDD 134.923,51.792 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][13]
0.8686 0.02485 0.006537 0.9 VDD 127.093,53.520 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][12]
0.8673 0.02697 0.005694 0.9 VDD 128.083,56.400 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][11]
0.8518 0.0386 0.00963 0.9 VDD 133.033,66.768 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][10]
0.8509 0.03748 0.01162 0.9 VDD 137.623,61.008 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][9]
0.8523 0.03729 0.01045 0.9 VDD 134.923,65.616 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][8]
0.8529 0.03504 0.0121 0.9 VDD 139.333,56.400 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][7]
0.8529 0.03422 0.01284 0.9 VDD 139.423,52.368 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][6]
0.8663 0.02774 0.005944 0.9 VDD 127.813,57.552 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][5]
0.8639 0.03055 0.005525 0.9 VDD 128.083,62.160 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][4]
0.8653 0.02929 0.005442 0.9 VDD 127.813,59.280 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][3]
0.8495 0.04003 0.01051 0.9 VDD 135.013,66.192 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][0]
0.8509 0.03961 0.009507 0.9 VDD 138.388,73.680 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U6
0.8498 0.03856 0.01165 0.9 VDD 136.318,69.648 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U10
0.8509 0.03852 0.01056 0.9 VDD 136.183,70.224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U11
0.8517 0.03794 0.01035 0.9 VDD 136.858,68.496 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U12
0.8523 0.03787 0.009791 0.9 VDD 135.868,67.920 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U13
0.8494 0.03821 0.01235 0.9 VDD 136.858,67.344 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U14
0.8527 0.03775 0.009585 0.9 VDD 135.508,67.920 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U15
0.8507 0.03772 0.01162 0.9 VDD 136.273,69.072 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U16
0.8536 0.03717 0.009224 0.9 VDD 134.878,68.496 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U17
0.8527 0.03755 0.009765 0.9 VDD 135.823,68.496 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U18
0.8523 0.03772 0.01002 0.9 VDD 136.273,68.496 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U19
0.8537 0.03731 0.009016 0.9 VDD 134.518,67.920 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U20
0.8515 0.03801 0.01045 0.9 VDD 137.038,68.496 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U21
0.8496 0.03814 0.0123 0.9 VDD 137.398,69.072 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U24
0.8492 0.03828 0.01254 0.9 VDD 137.803,69.072 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U25
0.8512 0.03812 0.01063 0.9 VDD 137.353,68.496 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U27
0.8511 0.03834 0.01058 0.9 VDD 137.263,67.920 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U28
0.8594 0.0344 0.006244 0.9 VDD 129.613,64.464 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U31
0.859 0.03465 0.006363 0.9 VDD 129.703,67.920 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U32
0.8551 0.03363 0.01123 0.9 VDD 137.533,54.672 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U34
0.8538 0.03418 0.01206 0.9 VDD 139.153,54.672 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U35
0.8532 0.03659 0.01026 0.9 VDD 133.393,65.040 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U37
0.8552 0.03662 0.008154 0.9 VDD 133.033,67.920 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U38
0.8589 0.03086 0.01024 0.9 VDD 135.373,53.520 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U40
0.8615 0.02976 0.008725 0.9 VDD 133.483,53.520 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U41
0.8673 0.02606 0.006595 0.9 VDD 123.493,56.976 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U43
0.8678 0.02572 0.006498 0.9 VDD 125.743,57.552 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U44
0.8581 0.03117 0.01074 0.9 VDD 136.003,53.520 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U46
0.8603 0.03029 0.009445 0.9 VDD 134.383,53.520 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U47
0.8624 0.03171 0.005863 0.9 VDD 130.513,59.280 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U49
0.8659 0.02872 0.005341 0.9 VDD 128.173,58.704 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U50
0.8535 0.03593 0.01054 0.9 VDD 137.353,59.856 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U52
0.8521 0.03733 0.01054 0.9 VDD 137.353,60.432 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U53
0.8671 0.02701 0.005943 0.9 VDD 123.763,58.704 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U55
0.8667 0.02748 0.005804 0.9 VDD 125.473,59.280 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U56
0.853 0.03446 0.01256 0.9 VDD 136.093,58.704 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U58
0.86 0.03312 0.006903 0.9 VDD 132.313,59.856 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U59
0.856 0.03501 0.009011 0.9 VDD 132.943,63.312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U61
0.8526 0.03846 0.008957 0.9 VDD 132.853,66.192 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U62
0.8605 0.03199 0.007506 0.9 VDD 127.363,64.464 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U64
0.8586 0.03383 0.007597 0.9 VDD 128.443,67.344 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U65
0.8681 0.02503 0.006914 0.9 VDD 123.223,54.672 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U67
0.869 0.02451 0.006531 0.9 VDD 125.473,54.672 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U68
0.8689 0.02379 0.007308 0.9 VDD 123.223,52.944 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U70
0.8699 0.02326 0.006828 0.9 VDD 125.923,52.944 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U71
0.8569 0.0319 0.01123 0.9 VDD 137.533,54.096 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U73
0.8546 0.03253 0.01286 0.9 VDD 139.153,53.520 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U74
0.858 0.03404 0.007962 0.9 VDD 133.573,62.160 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U76
0.8596 0.03338 0.006994 0.9 VDD 132.223,62.160 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U77
0.8579 0.0327 0.009446 0.9 VDD 134.833,56.400 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U79
0.8592 0.03272 0.008087 0.9 VDD 133.033,58.128 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U80
0.8654 0.02908 0.005525 0.9 VDD 130.333,56.400 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U82
0.8661 0.02831 0.0056 0.9 VDD 128.353,56.976 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U83
0.8625 0.03218 0.005332 0.9 VDD 130.153,61.008 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U85
0.8645 0.03038 0.005073 0.9 VDD 128.263,60.432 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U86
0.8661 0.02827 0.00558 0.9 VDD 123.223,60.432 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U88
0.8658 0.02818 0.006047 0.9 VDD 125.563,61.008 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U89
0.8637 0.02963 0.006703 0.9 VDD 131.143,54.672 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U91
0.8589 0.03189 0.009181 0.9 VDD 134.113,54.672 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U92
0.8685 0.02514 0.006349 0.9 VDD 127.633,52.944 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U94
0.8682 0.02561 0.006221 0.9 VDD 127.183,54.672 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U95
0.86 0.03376 0.006218 0.9 VDD 131.143,62.736 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U97
0.8632 0.03133 0.005507 0.9 VDD 128.173,62.736 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U98
0.8577 0.03535 0.006966 0.9 VDD 130.513,64.464 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U100
0.8571 0.03573 0.007212 0.9 VDD 131.413,67.920 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U101
0.8647 0.02875 0.006514 0.9 VDD 130.963,52.944 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U103
0.8628 0.02919 0.007976 0.9 VDD 132.583,53.520 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U104
0.8676 0.02673 0.005707 0.9 VDD 129.343,53.520 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U106
0.8676 0.0268 0.005556 0.9 VDD 129.433,54.096 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U107
0.8541 0.03516 0.01079 0.9 VDD 136.453,61.584 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U109
0.8533 0.03582 0.01091 0.9 VDD 138.343,62.160 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U110
0.8613 0.03132 0.00739 0.9 VDD 123.043,63.888 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U112
0.8602 0.03147 0.008307 0.9 VDD 125.653,65.040 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U113
0.8527 0.03582 0.01145 0.9 VDD 137.713,57.552 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U115
0.8513 0.03611 0.01258 0.9 VDD 139.693,58.128 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U116
0.8617 0.03088 0.007433 0.9 VDD 132.403,56.400 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U118
0.86 0.03236 0.007624 0.9 VDD 132.493,58.128 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U119
0.8541 0.03446 0.01145 0.9 VDD 137.983,56.400 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U121
0.8512 0.03646 0.01233 0.9 VDD 140.053,56.976 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U122
0.8654 0.02893 0.005659 0.9 VDD 122.863,62.160 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U124
0.8647 0.02957 0.005723 0.9 VDD 125.923,62.736 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U125
0.85 0.03882 0.01117 0.9 VDD 137.398,71.952 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U127
0.8505 0.03877 0.01076 0.9 VDD 137.263,72.528 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U128
0.8505 0.03864 0.0109 0.9 VDD 136.948,71.952 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U129
0.85 0.03915 0.01088 0.9 VDD 136.903,71.376 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U130
0.85 0.03888 0.01108 0.9 VDD 137.353,70.224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U132
0.8515 0.03819 0.01033 0.9 VDD 136.813,67.920 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U133
0.8492 0.03877 0.01206 0.9 VDD 136.993,69.648 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U134
0.8507 0.03735 0.01197 0.9 VDD 135.103,65.040 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U135
0.8542 0.03709 0.008729 0.9 VDD 134.023,67.920 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U136
0.8502 0.0381 0.01168 0.9 VDD 137.263,65.616 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U138
0.8464 0.0412 0.01238 0.9 VDD 136.903,66.768 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U139
0.8464 0.03852 0.01506 0.9 VDD 138.883,65.040 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U141
0.849 0.03837 0.01267 0.9 VDD 137.353,67.344 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U142
0.8533 0.03747 0.009224 0.9 VDD 134.878,67.920 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U144
0.8519 0.03804 0.01007 0.9 VDD 136.363,67.920 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U146
0.8501 0.03792 0.01195 0.9 VDD 136.813,69.072 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U147
0.8505 0.0387 0.01082 0.9 VDD 136.768,70.224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U148
0.8502 0.03903 0.01074 0.9 VDD 136.588,70.800 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U149
0.8494 0.03941 0.01118 0.9 VDD 137.578,70.800 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U150
0.85 0.03901 0.01102 0.9 VDD 137.893,72.528 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U151
0.8484 0.03905 0.01259 0.9 VDD 137.893,69.648 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U152
0.8509 0.03827 0.01085 0.9 VDD 137.758,68.496 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U153
0.8505 0.03842 0.01109 0.9 VDD 138.208,68.496 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U154
0.8495 0.03909 0.01138 0.9 VDD 138.028,70.224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U155
0.8487 0.03965 0.01165 0.9 VDD 138.208,71.376 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U156
0.849 0.03922 0.01179 0.9 VDD 138.433,71.952 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U157
0.838 0.0564 0.005643 0.9 VDD 185.818,171.600 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/CTS_cdb_buf_00352
0.8383 0.05609 0.005633 0.9 VDD 187.888,171.600 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/cg_cell/clk_en_reg
0.8433 0.05396 0.002731 0.9 VDD 192.568,167.568 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/cg_cell/U2
0.838 0.05633 0.005675 0.9 VDD 186.358,171.600 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/cg_cell/U3
0.8394 0.05582 0.004777 0.9 VDD 189.643,169.296 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[3]/latch
0.8387 0.05562 0.005717 0.9 VDD 190.183,170.448 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[2]/latch
0.8374 0.05668 0.005966 0.9 VDD 185.683,170.448 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.8401 0.05464 0.005295 0.9 VDD 191.083,172.176 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.8392 0.05726 0.003522 0.9 VDD 186.493,165.840 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/Pop_Pointer_CS_reg[0]
0.8422 0.05496 0.002829 0.9 VDD 188.743,163.536 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/CS_reg[1]
0.8412 0.05571 0.00309 0.9 VDD 191.083,165.840 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/Push_Pointer_CS_reg[1]
0.8412 0.05517 0.003659 0.9 VDD 186.763,164.688 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/CS_reg[0]
0.8414 0.05536 0.003237 0.9 VDD 186.583,166.992 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/Pop_Pointer_CS_reg[1]
0.8426 0.05453 0.002898 0.9 VDD 191.623,166.992 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/Push_Pointer_CS_reg[0]
0.8391 0.05604 0.004897 0.9 VDD 188.653,169.872 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][6]
0.8388 0.0563 0.004941 0.9 VDD 188.023,169.296 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][5]
0.8382 0.05593 0.005842 0.9 VDD 188.833,171.024 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][6]
0.8386 0.05583 0.005526 0.9 VDD 189.283,171.600 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][5]
0.8382 0.05684 0.004977 0.9 VDD 185.773,169.296 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][6]
0.8392 0.05681 0.003973 0.9 VDD 185.953,168.720 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][5]
0.8403 0.05527 0.004454 0.9 VDD 191.173,169.872 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][6]
0.8391 0.05536 0.005569 0.9 VDD 190.993,171.024 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][5]
0.8423 0.05488 0.002824 0.9 VDD 188.878,164.112 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U4
0.8422 0.05452 0.003273 0.9 VDD 189.958,168.144 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U5
0.8421 0.05458 0.003328 0.9 VDD 189.643,168.144 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U8
0.8424 0.05454 0.003025 0.9 VDD 189.868,167.568 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U9
0.8422 0.05508 0.002743 0.9 VDD 187.438,164.112 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U10
0.8408 0.05602 0.003178 0.9 VDD 190.183,165.264 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U11
0.8428 0.05417 0.002981 0.9 VDD 191.578,168.144 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U12
0.8429 0.05417 0.002901 0.9 VDD 191.578,167.568 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U14
0.8426 0.0543 0.003087 0.9 VDD 190.993,168.144 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U15
0.8413 0.05551 0.003184 0.9 VDD 190.453,168.720 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U16
0.8423 0.05445 0.003216 0.9 VDD 190.273,168.144 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U18
0.8422 0.05476 0.002999 0.9 VDD 190.228,166.992 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U19
0.8414 0.05518 0.003414 0.9 VDD 187.708,166.416 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U20
0.8411 0.0551 0.00377 0.9 VDD 187.123,168.144 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U21
0.8415 0.05491 0.003606 0.9 VDD 188.068,168.144 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U22
0.8416 0.05519 0.003231 0.9 VDD 186.673,167.568 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U23
0.8418 0.05499 0.003172 0.9 VDD 187.663,167.568 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U25
0.8419 0.05492 0.003149 0.9 VDD 188.023,167.568 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U26
0.8419 0.05498 0.00309 0.9 VDD 188.923,166.992 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U31
0.8421 0.05482 0.00312 0.9 VDD 188.473,167.568 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U32
0.8416 0.05503 0.00333 0.9 VDD 188.608,166.416 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U33
0.84 0.05656 0.003403 0.9 VDD 188.608,165.264 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U34
0.8401 0.05654 0.003326 0.9 VDD 188.653,165.840 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U35
0.8398 0.05672 0.003472 0.9 VDD 188.113,165.264 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U37
0.8399 0.05675 0.003385 0.9 VDD 188.023,165.840 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U39
0.8412 0.05533 0.003498 0.9 VDD 186.763,166.416 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U41
0.8417 0.05506 0.003194 0.9 VDD 187.303,167.568 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U42
0.8413 0.05524 0.00345 0.9 VDD 187.303,166.416 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U43
0.8387 0.05631 0.004951 0.9 VDD 187.393,169.872 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U44
0.8379 0.05616 0.005901 0.9 VDD 187.393,171.024 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U45
0.8384 0.05662 0.004974 0.9 VDD 185.953,169.872 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U47
0.8378 0.05633 0.005904 0.9 VDD 187.303,170.448 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U48
0.8417 0.05512 0.003146 0.9 VDD 188.068,166.992 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U50
0.8422 0.0547 0.003081 0.9 VDD 189.058,167.568 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U51
0.8422 0.05474 0.003093 0.9 VDD 188.878,167.568 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U52
0.8421 0.05489 0.003053 0.9 VDD 189.463,166.992 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U53
0.8418 0.05491 0.003261 0.9 VDD 189.328,166.416 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U54
0.8403 0.05636 0.00332 0.9 VDD 189.193,165.264 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U55
0.8418 0.05487 0.003358 0.9 VDD 188.923,164.688 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U56
0.8367 0.0573 0.005949 0.9 VDD 176.368,149.136 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CTS_cdb_buf_00301
0.8372 0.05701 0.005836 0.9 VDD 175.873,148.560 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CTS_cdb_buf_00302
0.8364 0.05719 0.006423 0.9 VDD 182.083,148.560 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/clk_gate_AWLEN_REG_reg/latch
0.8374 0.05525 0.007306 0.9 VDD 187.663,143.952 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CS_reg[1]
0.8386 0.05625 0.005197 0.9 VDD 187.663,147.984 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CS_reg[0]
0.8385 0.05607 0.005454 0.9 VDD 187.843,145.104 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CS_reg[2]
0.8373 0.05698 0.00574 0.9 VDD 182.173,160.080 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[3]
0.8371 0.05686 0.006077 0.9 VDD 184.243,160.080 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[2]
0.8366 0.05697 0.006393 0.9 VDD 182.533,149.136 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[9]
0.8367 0.05723 0.006027 0.9 VDD 180.193,149.712 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[8]
0.8364 0.05729 0.006323 0.9 VDD 179.113,149.136 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[7]
0.8397 0.05489 0.005422 0.9 VDD 178.753,147.408 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[6]
0.8373 0.05728 0.005413 0.9 VDD 178.663,147.984 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[5]
0.8364 0.0573 0.006308 0.9 VDD 178.933,148.560 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[4]
0.8368 0.05701 0.006215 0.9 VDD 182.263,149.712 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[3]
0.8372 0.05728 0.005511 0.9 VDD 180.553,147.984 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[2]
0.8369 0.05687 0.006268 0.9 VDD 183.703,150.288 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[1]
0.8399 0.05464 0.005504 0.9 VDD 182.983,147.408 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[0]
0.8381 0.05635 0.005574 0.9 VDD 186.538,145.104 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U5
0.8425 0.0542 0.003318 0.9 VDD 186.943,146.256 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U6
0.8407 0.05405 0.005207 0.9 VDD 187.528,147.408 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U11
0.8382 0.0563 0.00555 0.9 VDD 186.808,145.104 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U12
0.8406 0.05413 0.005247 0.9 VDD 186.988,147.408 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U14
0.8382 0.05631 0.005482 0.9 VDD 186.808,151.440 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U15
0.8349 0.05811 0.00696 0.9 VDD 185.458,142.800 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U17
0.8423 0.05433 0.003339 0.9 VDD 185.503,146.832 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U18
0.8376 0.05557 0.006849 0.9 VDD 186.223,143.376 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U19
0.8428 0.05395 0.003291 0.9 VDD 188.248,146.832 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U20
0.8427 0.05403 0.003297 0.9 VDD 187.978,146.256 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U21
0.8426 0.05406 0.003308 0.9 VDD 187.483,146.832 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U22
0.8403 0.05416 0.005517 0.9 VDD 187.168,145.680 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U23
0.8423 0.05437 0.003335 0.9 VDD 185.818,146.256 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U24
0.8421 0.05457 0.00335 0.9 VDD 183.568,146.832 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U25
0.8401 0.05431 0.005602 0.9 VDD 186.223,145.680 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U26
0.8424 0.05425 0.003331 0.9 VDD 186.088,146.832 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U27
0.8405 0.05421 0.005289 0.9 VDD 186.403,147.408 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U28
0.8404 0.05427 0.005324 0.9 VDD 185.908,147.408 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U29
0.8385 0.05487 0.006612 0.9 VDD 185.683,137.040 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U31
0.842 0.05463 0.003349 0.9 VDD 183.028,146.832 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U35
0.842 0.05467 0.003348 0.9 VDD 182.533,146.832 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U36
0.8419 0.05478 0.003334 0.9 VDD 180.643,146.832 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U37
0.8418 0.05482 0.003326 0.9 VDD 179.923,146.832 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U38
0.8419 0.05473 0.003343 0.9 VDD 181.543,146.832 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U39
0.8364 0.05719 0.006378 0.9 VDD 180.643,149.136 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U40
0.8373 0.05721 0.005509 0.9 VDD 181.813,147.984 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U41
0.837 0.05675 0.006263 0.9 VDD 183.568,149.712 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U42
0.8368 0.05694 0.006264 0.9 VDD 183.613,148.560 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U43
0.8375 0.057 0.005489 0.9 VDD 183.253,147.984 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U44
0.8364 0.05729 0.006362 0.9 VDD 180.193,148.560 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U45
0.8364 0.05726 0.006389 0.9 VDD 181.003,148.560 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U46
0.8426 0.05413 0.00331 0.9 VDD 187.348,146.256 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U47
0.8379 0.05643 0.005626 0.9 VDD 185.953,145.104 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U48
0.836 0.05646 0.007507 0.9 VDD 185.728,144.528 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U49
0.8396 0.05491 0.005522 0.9 VDD 185.458,136.464 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U50
0.835 0.05804 0.006937 0.9 VDD 185.728,142.800 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CTS_cdb_buf_00298
0.8361 0.05753 0.00641 0.9 VDD 186.943,142.224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CTS_cdb_buf_00299
0.8362 0.05633 0.007445 0.9 VDD 186.628,144.528 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CTS_cdb_buf_00295
0.836 0.05641 0.007572 0.9 VDD 181.903,143.952 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CTS_cdb_buf_00296
0.8737 0.01941 0.00684 0.9 VDD 124.663,46.032 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CTS_cdb_buf_00292
0.8767 0.01799 0.005338 0.9 VDD 126.013,44.880 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CTS_cdb_buf_00293
0.8351 0.05664 0.00821 0.9 VDD 183.073,141.072 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/clk_gate_ARLEN_REG_reg/latch
0.8345 0.05706 0.008474 0.9 VDD 181.273,141.072 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/clk_gate_CountBurst_CS_reg/latch
0.8667 0.0256 0.007653 0.9 VDD 133.933,47.760 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/clk_gate_RDATA_REG_reg/latch
0.8379 0.05555 0.006509 0.9 VDD 185.953,138.192 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[0]
0.8374 0.05467 0.00793 0.9 VDD 184.063,134.160 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CS_reg[1]
0.8355 0.05657 0.007972 0.9 VDD 181.993,133.584 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CS_reg[0]
0.836 0.05611 0.00793 0.9 VDD 184.063,133.584 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CS_reg[2]
0.8378 0.05563 0.006612 0.9 VDD 185.683,137.616 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[1]
0.8352 0.05687 0.007975 0.9 VDD 186.673,139.920 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[2]
0.839 0.05473 0.006227 0.9 VDD 187.843,138.768 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[3]
0.8391 0.05477 0.006154 0.9 VDD 188.203,138.192 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[4]
0.8367 0.05633 0.006997 0.9 VDD 187.843,140.496 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[5]
0.8368 0.05701 0.006197 0.9 VDD 188.023,142.224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[6]
0.8362 0.05724 0.006554 0.9 VDD 187.573,142.800 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[7]
0.8353 0.05806 0.006634 0.9 VDD 185.683,142.224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[8]
0.862 0.0279 0.01015 0.9 VDD 136.813,50.064 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[31]
0.8729 0.02116 0.005952 0.9 VDD 126.283,49.488 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[30]
0.8719 0.0226 0.005462 0.9 VDD 128.893,48.912 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[29]
0.8721 0.02183 0.00612 0.9 VDD 124.933,50.064 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[28]
0.8702 0.02228 0.007556 0.9 VDD 133.753,47.184 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[27]
0.8741 0.02085 0.005 0.9 VDD 136.993,45.456 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[26]
0.8745 0.02014 0.005355 0.9 VDD 131.233,46.032 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[25]
0.8758 0.01891 0.00533 0.9 VDD 126.103,45.456 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[24]
0.8701 0.02367 0.006239 0.9 VDD 131.053,49.488 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[23]
0.8724 0.02196 0.005678 0.9 VDD 132.673,46.608 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[22]
0.8747 0.01891 0.006379 0.9 VDD 126.103,46.032 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[21]
0.8642 0.02681 0.008991 0.9 VDD 136.993,48.336 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[20]
0.8736 0.02052 0.005878 0.9 VDD 126.193,48.336 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[19]
0.8747 0.01966 0.00569 0.9 VDD 126.373,47.184 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[18]
0.8693 0.02411 0.006575 0.9 VDD 132.043,48.912 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[17]
0.8642 0.02695 0.008824 0.9 VDD 134.653,50.064 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[16]
0.8639 0.02588 0.01025 0.9 VDD 136.993,49.488 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[15]
0.8754 0.01964 0.004941 0.9 VDD 128.893,45.456 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[14]
0.8684 0.02482 0.006829 0.9 VDD 132.493,48.336 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[13]
0.8659 0.02518 0.008943 0.9 VDD 134.833,49.488 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[12]
0.8729 0.02126 0.005851 0.9 VDD 126.463,48.912 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[11]
0.8737 0.02048 0.005801 0.9 VDD 133.393,46.032 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[10]
0.877 0.01837 0.004619 0.9 VDD 128.893,44.304 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[9]
0.8767 0.01837 0.004941 0.9 VDD 128.893,44.880 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[8]
0.8661 0.02596 0.00798 0.9 VDD 134.743,48.336 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[7]
0.873 0.02085 0.006124 0.9 VDD 136.993,46.032 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[6]
0.8713 0.02266 0.006019 0.9 VDD 135.283,46.608 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[5]
0.8684 0.02286 0.008718 0.9 VDD 136.363,47.184 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[4]
0.8646 0.02666 0.008787 0.9 VDD 136.543,47.760 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[3]
0.8696 0.02422 0.006212 0.9 VDD 131.503,47.760 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[2]
0.8724 0.02216 0.005421 0.9 VDD 128.353,47.760 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[1]
0.8722 0.02222 0.005554 0.9 VDD 128.443,48.336 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[0]
0.8384 0.05549 0.006147 0.9 VDD 172.723,134.160 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RID_REG_reg[3]
0.8399 0.05549 0.004604 0.9 VDD 172.453,134.736 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RID_REG_reg[2]
0.8373 0.05681 0.005887 0.9 VDD 182.803,145.104 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[9]
0.8356 0.05675 0.007643 0.9 VDD 183.613,144.528 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[8]
0.8362 0.05614 0.007643 0.9 VDD 183.613,143.952 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[7]
0.8343 0.05856 0.007102 0.9 VDD 183.703,142.800 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[6]
0.8321 0.05867 0.009258 0.9 VDD 181.993,139.920 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[5]
0.8327 0.05884 0.008456 0.9 VDD 181.453,140.496 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[4]
0.8345 0.05857 0.006887 0.9 VDD 183.613,142.224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[3]
0.8375 0.05551 0.006996 0.9 VDD 181.633,137.040 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[2]
0.8366 0.05647 0.006979 0.9 VDD 182.083,137.616 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[1]
0.8342 0.0565 0.009328 0.9 VDD 181.633,139.344 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[0]
0.8377 0.05661 0.00574 0.9 VDD 184.648,145.104 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/intadd_1/U2
0.8375 0.05584 0.006689 0.9 VDD 184.018,138.768 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/intadd_1/U8
0.8354 0.05587 0.008763 0.9 VDD 183.928,139.344 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/intadd_1/U7
0.8337 0.05817 0.008132 0.9 VDD 183.388,140.496 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/intadd_1/U6
0.8368 0.05636 0.006849 0.9 VDD 183.928,141.648 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/intadd_1/U5
0.837 0.05593 0.007034 0.9 VDD 184.558,143.376 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/intadd_1/U4
0.8367 0.05576 0.007531 0.9 VDD 185.368,143.952 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/intadd_1/U3
0.8372 0.05482 0.007965 0.9 VDD 182.488,134.160 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U5
0.8404 0.05477 0.004796 0.9 VDD 183.028,134.736 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U9
0.8392 0.05523 0.005585 0.9 VDD 183.478,136.464 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U11
0.8408 0.05359 0.005585 0.9 VDD 183.478,135.888 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U12
0.8408 0.05365 0.005595 0.9 VDD 183.028,135.888 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U13
0.8378 0.05534 0.006913 0.9 VDD 182.803,137.040 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U14
0.8379 0.05527 0.006875 0.9 VDD 183.208,137.040 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U15
0.8404 0.05482 0.004801 0.9 VDD 182.488,134.736 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U21
0.8414 0.0538 0.004804 0.9 VDD 181.993,135.312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U22
0.8661 0.02549 0.008451 0.9 VDD 135.778,48.912 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U23
0.8642 0.02741 0.00842 0.9 VDD 137.938,51.216 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U24
0.8405 0.05469 0.004788 0.9 VDD 183.838,134.736 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U25
0.8417 0.05356 0.00479 0.9 VDD 183.658,135.312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U26
0.8416 0.05364 0.004796 0.9 VDD 183.118,135.312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U27
0.8403 0.05486 0.004804 0.9 VDD 181.948,134.736 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U28
0.8405 0.05392 0.005628 0.9 VDD 181.138,135.888 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U29
0.8413 0.05391 0.004801 0.9 VDD 181.183,135.312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U30
0.8372 0.05602 0.006728 0.9 VDD 184.918,141.648 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U31
0.838 0.05551 0.006498 0.9 VDD 186.448,141.648 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U32
0.8378 0.05546 0.006742 0.9 VDD 186.718,143.376 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U33
0.8371 0.05554 0.007379 0.9 VDD 186.358,141.072 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U34
0.8373 0.05493 0.007801 0.9 VDD 187.168,139.344 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U35
0.8374 0.05488 0.007738 0.9 VDD 187.348,139.344 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U36
0.8361 0.05635 0.007579 0.9 VDD 187.798,139.920 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U37
0.8376 0.05583 0.006615 0.9 VDD 184.828,138.192 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U38
0.8344 0.05728 0.00828 0.9 VDD 185.638,139.920 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U39
0.8342 0.05739 0.008359 0.9 VDD 185.368,139.920 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U40
0.8352 0.05728 0.007563 0.9 VDD 185.638,140.496 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U41
0.8359 0.05561 0.008515 0.9 VDD 184.828,139.344 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U42
0.8365 0.05587 0.007632 0.9 VDD 185.368,141.072 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U43
0.8348 0.05748 0.007689 0.9 VDD 185.143,140.496 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U45
0.8379 0.05522 0.00684 0.9 VDD 183.568,137.040 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U48
0.8363 0.05538 0.00828 0.9 VDD 185.638,139.344 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U49
0.8361 0.05552 0.008424 0.9 VDD 185.143,139.344 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U50
0.8365 0.05528 0.008174 0.9 VDD 185.998,139.344 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U51
0.8368 0.05514 0.008041 0.9 VDD 186.448,139.344 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U52
0.8371 0.05503 0.007912 0.9 VDD 186.853,139.344 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U53
0.8363 0.05619 0.007468 0.9 VDD 188.113,139.920 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U54
0.8388 0.05418 0.007003 0.9 VDD 189.418,139.344 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U56
0.8402 0.05407 0.005761 0.9 VDD 189.733,138.768 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U57
0.8379 0.05559 0.00655 0.9 VDD 189.283,140.496 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U58
0.8398 0.05443 0.005799 0.9 VDD 189.598,141.648 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U60
0.8391 0.05484 0.006106 0.9 VDD 188.383,141.648 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U61
0.8382 0.05529 0.006509 0.9 VDD 185.953,138.768 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U62
0.8379 0.05462 0.007452 0.9 VDD 188.158,139.344 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U63
0.838 0.05546 0.006565 0.9 VDD 185.368,138.768 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U64
0.8383 0.05534 0.006396 0.9 VDD 189.778,140.496 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U65
0.8382 0.0554 0.006442 0.9 VDD 186.763,141.648 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U66
0.8386 0.05511 0.006277 0.9 VDD 187.618,141.648 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U67
0.8406 0.0538 0.005614 0.9 VDD 182.038,135.888 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U69
0.839 0.05538 0.005606 0.9 VDD 182.488,136.464 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U70
0.8391 0.05529 0.005593 0.9 VDD 183.118,136.464 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U71
0.8373 0.05597 0.006769 0.9 VDD 184.243,137.616 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U72
0.8393 0.05513 0.00557 0.9 VDD 184.108,136.464 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U73
0.8407 0.05374 0.005607 0.9 VDD 182.443,135.888 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U74
0.8405 0.05386 0.005621 0.9 VDD 181.588,135.888 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U75
0.8384 0.05496 0.006671 0.9 VDD 185.143,137.040 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U76
0.8389 0.05548 0.005618 0.9 VDD 181.813,136.464 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U77
0.8388 0.05555 0.005626 0.9 VDD 181.228,136.464 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U78
0.8372 0.05493 0.007901 0.9 VDD 181.183,134.160 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U79
0.874 0.02079 0.005215 0.9 VDD 129.433,47.184 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U80
0.8664 0.02647 0.007133 0.9 VDD 133.663,50.640 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U81
0.8706 0.02404 0.005381 0.9 VDD 129.433,50.064 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U82
0.872 0.02218 0.005873 0.9 VDD 126.733,50.064 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U83
0.8708 0.02358 0.005631 0.9 VDD 130.513,48.336 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U84
0.865 0.02727 0.007732 0.9 VDD 135.373,50.640 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U85
0.8666 0.02597 0.007409 0.9 VDD 132.673,50.064 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U86
0.8734 0.02064 0.005954 0.9 VDD 124.483,48.336 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U87
0.8678 0.02546 0.00676 0.9 VDD 131.773,50.064 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U88
0.8736 0.01963 0.006812 0.9 VDD 124.753,46.608 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U89
0.8644 0.02616 0.009414 0.9 VDD 138.073,48.912 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U90
0.8635 0.02717 0.009353 0.9 VDD 138.253,47.760 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U91
0.8632 0.02839 0.008456 0.9 VDD 138.073,50.640 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U92
0.867 0.02508 0.007888 0.9 VDD 134.563,48.912 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U93
0.8658 0.02682 0.007401 0.9 VDD 134.383,50.640 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U94
0.8736 0.02061 0.00583 0.9 VDD 124.663,47.760 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U95
0.8713 0.02189 0.006805 0.9 VDD 132.493,47.184 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U96
0.872 0.02173 0.006267 0.9 VDD 125.743,50.640 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U97
0.8726 0.02124 0.006159 0.9 VDD 124.393,49.488 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U98
0.8709 0.02298 0.006125 0.9 VDD 137.173,46.608 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U99
0.8741 0.01976 0.006178 0.9 VDD 126.643,46.608 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U100
0.8676 0.02311 0.009323 0.9 VDD 138.163,47.184 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U101
0.8733 0.02138 0.005306 0.9 VDD 131.053,46.608 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U102
0.8708 0.02311 0.00613 0.9 VDD 138.163,46.608 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U103
0.8718 0.02235 0.005875 0.9 VDD 134.023,46.608 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U104
0.8694 0.02481 0.005811 0.9 VDD 130.693,50.640 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U105
0.8741 0.02069 0.005228 0.9 VDD 129.163,46.608 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U106
0.8676 0.02456 0.007796 0.9 VDD 133.213,49.488 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U107
0.8744 0.02012 0.00552 0.9 VDD 127.633,47.184 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U108
0.8692 0.02262 0.008168 0.9 VDD 135.103,47.184 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U109
0.8712 0.02282 0.005961 0.9 VDD 127.633,50.640 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U110
0.872 0.02245 0.005531 0.9 VDD 128.623,49.488 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U111
0.8419 0.05474 0.00335 0.9 VDD 183.298,146.256 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U112
0.8393 0.05482 0.00589 0.9 VDD 182.713,145.680 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U113
0.8348 0.05617 0.009048 0.9 VDD 182.848,139.344 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U115
0.8363 0.05672 0.006946 0.9 VDD 182.713,141.648 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U116
0.8341 0.05889 0.007024 0.9 VDD 181.453,142.224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U117
0.8366 0.05628 0.007129 0.9 VDD 182.713,143.376 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U118
0.8366 0.05655 0.006891 0.9 VDD 181.633,138.192 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U119
0.8361 0.05634 0.007592 0.9 VDD 182.353,143.952 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U120
0.8361 0.05687 0.006986 0.9 VDD 182.083,141.648 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U121
0.8371 0.05607 0.006812 0.9 VDD 183.838,137.616 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U122
0.8372 0.0561 0.006717 0.9 VDD 183.703,138.192 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U123
0.837 0.05621 0.006759 0.9 VDD 183.208,138.192 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U124
0.8369 0.05632 0.006798 0.9 VDD 182.758,138.192 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U125
0.8367 0.05643 0.006839 0.9 VDD 182.263,138.192 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U126
0.8359 0.05707 0.00704 0.9 VDD 181.183,141.648 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U127
0.8356 0.05683 0.007584 0.9 VDD 182.173,144.528 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U128
0.8374 0.05595 0.006661 0.9 VDD 184.333,138.192 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U129
0.841 0.05345 0.005563 0.9 VDD 184.378,135.888 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U130
0.8367 0.05575 0.00754 0.9 VDD 185.728,141.072 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U131
0.8378 0.05566 0.006578 0.9 VDD 185.998,141.648 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U132
0.841 0.05425 0.004753 0.9 VDD 186.133,134.736 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/RR_FLAG_reg
0.8411 0.05337 0.005548 0.9 VDD 184.918,135.888 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U2
0.8394 0.05502 0.005552 0.9 VDD 184.783,136.464 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U4
0.8421 0.05316 0.004754 0.9 VDD 186.088,135.312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U5
0.8371 0.05611 0.006831 0.9 VDD 183.658,137.616 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U6
0.8413 0.05318 0.005493 0.9 VDD 185.998,135.888 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U7
0.842 0.05324 0.004761 0.9 VDD 185.683,135.312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U8
0.8418 0.05345 0.004781 0.9 VDD 184.378,135.312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U10
0.8418 0.0549 0.003346 0.9 VDD 182.173,146.256 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U12
0.8342 0.05879 0.006981 0.9 VDD 182.173,142.224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U13
0.8356 0.05686 0.007532 0.9 VDD 181.273,144.528 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U14
0.8356 0.05688 0.007474 0.9 VDD 180.553,144.528 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U15
0.834 0.05884 0.007151 0.9 VDD 181.813,142.800 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U16
0.8416 0.05511 0.003332 0.9 VDD 180.463,146.256 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U17
0.8364 0.05645 0.007155 0.9 VDD 181.633,143.376 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U18
0.8368 0.05638 0.006854 0.9 VDD 182.083,138.768 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U19
0.8363 0.05655 0.007171 0.9 VDD 180.823,143.376 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U20
0.8417 0.05501 0.003341 0.9 VDD 181.363,146.256 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U21
0.8586 0.03514 0.00626 0.9 VDD 183.748,75.984 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U26
0.8576 0.03576 0.006626 0.9 VDD 180.238,75.984 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U27
0.8582 0.0354 0.006412 0.9 VDD 182.308,75.984 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U28
0.8531 0.03794 0.008978 0.9 VDD 185.728,80.592 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U29
0.8575 0.03665 0.005851 0.9 VDD 185.728,78.864 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U30
0.8586 0.03503 0.006327 0.9 VDD 183.118,76.560 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U31
0.8591 0.03481 0.006074 0.9 VDD 185.458,75.984 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U32
0.8589 0.03494 0.006172 0.9 VDD 183.748,77.136 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U33
0.8532 0.03787 0.008903 0.9 VDD 185.908,80.016 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U34
0.8586 0.03513 0.006311 0.9 VDD 182.398,77.136 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U35
0.8587 0.03538 0.005959 0.9 VDD 184.648,78.288 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U36
0.8573 0.03677 0.005896 0.9 VDD 185.278,78.864 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U37
0.8539 0.03686 0.009271 0.9 VDD 184.918,79.440 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U38
0.8594 0.03465 0.005958 0.9 VDD 185.728,77.136 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U39
0.8578 0.03552 0.006688 0.9 VDD 179.608,76.560 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U40
0.8586 0.03535 0.006057 0.9 VDD 184.828,77.712 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U41
0.8579 0.03577 0.00632 0.9 VDD 182.308,77.712 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U42
0.8583 0.0353 0.006426 0.9 VDD 181.228,77.136 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U43
0.8591 0.0348 0.006066 0.9 VDD 184.738,77.136 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U44
0.8588 0.03522 0.005968 0.9 VDD 185.638,77.712 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U45
0.8574 0.03549 0.007061 0.9 VDD 181.768,75.408 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U46
0.8587 0.0343 0.006988 0.9 VDD 182.398,74.832 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U47
0.8579 0.03559 0.006524 0.9 VDD 181.228,75.984 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U48
0.8582 0.03536 0.00647 0.9 VDD 180.778,77.136 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U49
0.8588 0.03502 0.006228 0.9 VDD 183.208,77.136 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U50
0.8578 0.0353 0.006935 0.9 VDD 182.848,75.408 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U51
0.8543 0.03667 0.009004 0.9 VDD 185.638,79.440 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U52
0.8579 0.03545 0.006635 0.9 VDD 180.148,76.560 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U53
0.8577 0.03589 0.006391 0.9 VDD 181.588,77.712 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U54
0.8583 0.0355 0.006153 0.9 VDD 183.928,77.712 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U55
0.8572 0.03565 0.007164 0.9 VDD 180.868,75.408 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U56
0.859 0.03484 0.006182 0.9 VDD 184.468,76.560 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U57
0.8413 0.05321 0.005504 0.9 VDD 185.818,135.888 core_region_i/instr_mem_axi_if/U2
0.8381 0.05435 0.007572 0.9 VDD 185.638,134.160 core_region_i/instr_mem_axi_if/U1
0.842 0.05448 0.003513 0.9 VDD 126.103,139.344 core_region_i/instr_ram_mux_i/port1_rvalid_o_reg
0.8364 0.05666 0.006935 0.9 VDD 180.958,138.192 core_region_i/instr_ram_mux_i/U3
0.8512 0.04122 0.007556 0.9 VDD 185.818,87.504 core_region_i/instr_ram_mux_i/U4
0.8588 0.03421 0.007007 0.9 VDD 184.828,72.528 core_region_i/instr_ram_mux_i/U5
0.8591 0.03441 0.006482 0.9 VDD 182.938,70.800 core_region_i/instr_ram_mux_i/U6
0.8578 0.03463 0.007573 0.9 VDD 182.938,71.952 core_region_i/instr_ram_mux_i/U7
0.8593 0.03466 0.006054 0.9 VDD 185.638,76.560 core_region_i/instr_ram_mux_i/U8
0.8598 0.03387 0.006341 0.9 VDD 185.638,74.256 core_region_i/instr_ram_mux_i/U9
0.8587 0.03406 0.007207 0.9 VDD 183.568,73.104 core_region_i/instr_ram_mux_i/U10
0.8599 0.03377 0.006378 0.9 VDD 185.368,73.680 core_region_i/instr_ram_mux_i/U11
0.8593 0.03402 0.006715 0.9 VDD 184.648,74.832 core_region_i/instr_ram_mux_i/U12
0.8587 0.03474 0.006546 0.9 VDD 185.818,75.408 core_region_i/instr_ram_mux_i/U13
0.8584 0.03415 0.007399 0.9 VDD 184.018,71.376 core_region_i/instr_ram_mux_i/U14
0.8591 0.03401 0.006864 0.9 VDD 185.638,72.528 core_region_i/instr_ram_mux_i/U15
0.8595 0.03368 0.006831 0.9 VDD 185.818,73.104 core_region_i/instr_ram_mux_i/U16
0.8585 0.03488 0.006653 0.9 VDD 185.098,75.408 core_region_i/instr_ram_mux_i/U17
0.8589 0.03399 0.007078 0.9 VDD 185.728,71.952 core_region_i/instr_ram_mux_i/U18
0.8582 0.03441 0.007415 0.9 VDD 183.928,71.952 core_region_i/instr_ram_mux_i/U19
0.8589 0.0339 0.00722 0.9 VDD 185.008,71.376 core_region_i/instr_ram_mux_i/U20
0.8585 0.03421 0.007254 0.9 VDD 184.828,71.952 core_region_i/instr_ram_mux_i/U21
0.8587 0.03465 0.006607 0.9 VDD 181.858,70.800 core_region_i/instr_ram_mux_i/U22
0.8596 0.03397 0.006424 0.9 VDD 185.008,74.256 core_region_i/instr_ram_mux_i/U23
0.8596 0.03386 0.00656 0.9 VDD 185.728,74.832 core_region_i/instr_ram_mux_i/U24
0.8584 0.0342 0.007353 0.9 VDD 182.578,73.104 core_region_i/instr_ram_mux_i/U25
0.8593 0.03413 0.006566 0.9 VDD 183.748,74.256 core_region_i/instr_ram_mux_i/U26
0.8591 0.03421 0.006679 0.9 VDD 182.488,73.680 core_region_i/instr_ram_mux_i/U27
0.8581 0.03511 0.006807 0.9 VDD 183.928,75.408 core_region_i/instr_ram_mux_i/U28
0.8596 0.03392 0.006488 0.9 VDD 184.468,73.680 core_region_i/instr_ram_mux_i/U29
0.8594 0.03405 0.006575 0.9 VDD 183.658,73.680 core_region_i/instr_ram_mux_i/U30
0.8593 0.03366 0.007041 0.9 VDD 185.908,71.376 core_region_i/instr_ram_mux_i/U31
0.858 0.03439 0.007559 0.9 VDD 183.028,71.376 core_region_i/instr_ram_mux_i/U32
0.859 0.0343 0.006687 0.9 VDD 182.398,74.256 core_region_i/instr_ram_mux_i/U33
0.859 0.03391 0.007052 0.9 VDD 184.558,73.104 core_region_i/instr_ram_mux_i/U34
0.8574 0.03485 0.007726 0.9 VDD 181.858,71.952 core_region_i/instr_ram_mux_i/U35
0.8598 0.03393 0.006234 0.9 VDD 184.918,70.800 core_region_i/instr_ram_mux_i/U36
0.8367 0.05711 0.006214 0.9 VDD 172.858,138.768 core_region_i/instr_ram_mux_i/U37
0.8366 0.05651 0.006895 0.9 VDD 181.588,138.768 core_region_i/instr_ram_mux_i/U38
0.8391 0.05495 0.005912 0.9 VDD 181.813,145.680 core_region_i/instr_ram_mux_i/U39
0.8339 0.05899 0.007066 0.9 VDD 180.733,142.224 core_region_i/instr_ram_mux_i/U40
0.8357 0.05689 0.007407 0.9 VDD 179.743,144.528 core_region_i/instr_ram_mux_i/U41
0.8372 0.05688 0.005926 0.9 VDD 180.553,145.104 core_region_i/instr_ram_mux_i/U42
0.8339 0.05896 0.007169 0.9 VDD 181.003,142.800 core_region_i/instr_ram_mux_i/U43
0.8389 0.05516 0.005917 0.9 VDD 180.013,145.680 core_region_i/instr_ram_mux_i/U44
0.836 0.0565 0.007532 0.9 VDD 181.273,143.952 core_region_i/instr_ram_mux_i/U45
0.8364 0.05663 0.006933 0.9 VDD 181.003,138.768 core_region_i/instr_ram_mux_i/U46
0.8362 0.05666 0.007176 0.9 VDD 179.923,143.376 core_region_i/instr_ram_mux_i/U47
0.839 0.05506 0.005926 0.9 VDD 180.913,145.680 core_region_i/instr_ram_mux_i/U48
0.8482 0.04314 0.008656 0.9 VDD 180.148,88.080 core_region_i/instr_ram_mux_i/U49
0.8555 0.03956 0.004956 0.9 VDD 117.508,91.536 core_region_i/data_mem/U2
0.8388 0.05646 0.004741 0.9 VDD 134.068,136.464 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/FE_DBTC15_grant_W
0.8316 0.06179 0.006645 0.9 VDD 142.168,172.176 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/CTS_cdb_buf_00351
0.8319 0.06152 0.006614 0.9 VDD 144.238,172.176 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/cg_cell/clk_en_reg
0.8342 0.06008 0.005678 0.9 VDD 142.168,174.480 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/cg_cell/U2
0.8316 0.06173 0.006649 0.9 VDD 142.708,172.176 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/cg_cell/U3
0.829 0.06353 0.007452 0.9 VDD 144.058,168.720 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.8349 0.06014 0.004993 0.9 VDD 136.903,173.904 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/Pop_Pointer_CS_reg[0]
0.8357 0.0597 0.004617 0.9 VDD 136.813,176.208 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/CS_reg[1]
0.8373 0.05778 0.004893 0.9 VDD 141.313,176.784 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/Push_Pointer_CS_reg[1]
0.8351 0.06028 0.004626 0.9 VDD 136.723,175.056 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/CS_reg[0]
0.8344 0.06015 0.005443 0.9 VDD 136.993,173.328 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/Pop_Pointer_CS_reg[1]
0.8355 0.05957 0.004908 0.9 VDD 139.873,176.208 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/Push_Pointer_CS_reg[0]
0.8313 0.06158 0.007121 0.9 VDD 139.963,168.144 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][15]
0.8324 0.06167 0.005961 0.9 VDD 139.423,172.752 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][14]
0.8295 0.06339 0.007108 0.9 VDD 144.553,169.296 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][13]
0.8337 0.05985 0.006464 0.9 VDD 145.993,171.600 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][12]
0.8288 0.06375 0.00746 0.9 VDD 142.393,168.720 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][11]
0.8327 0.06053 0.006815 0.9 VDD 147.163,169.872 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][10]
0.8307 0.06243 0.006834 0.9 VDD 147.073,169.296 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][9]
0.8333 0.06044 0.006223 0.9 VDD 139.513,171.600 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][8]
0.8293 0.06359 0.0071 0.9 VDD 139.873,168.720 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][7]
0.8331 0.06085 0.006049 0.9 VDD 147.073,172.752 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][3]
0.8323 0.06146 0.006276 0.9 VDD 144.643,172.752 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][2]
0.8322 0.06169 0.006091 0.9 VDD 141.763,167.568 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][15]
0.832 0.06179 0.006262 0.9 VDD 142.213,172.752 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][14]
0.8337 0.06006 0.006275 0.9 VDD 144.373,166.992 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][13]
0.8323 0.06144 0.006262 0.9 VDD 144.823,167.568 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][12]
0.8338 0.06023 0.005937 0.9 VDD 142.123,166.416 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][11]
0.8344 0.05957 0.006051 0.9 VDD 147.163,166.416 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][10]
0.8332 0.06087 0.005962 0.9 VDD 147.163,167.568 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][9]
0.8337 0.06053 0.005806 0.9 VDD 140.953,171.024 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][8]
0.8328 0.06131 0.005906 0.9 VDD 143.383,170.448 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][7]
0.8349 0.05984 0.005224 0.9 VDD 146.893,175.056 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][3]
0.836 0.05877 0.005278 0.9 VDD 145.003,175.632 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][2]
0.834 0.06019 0.005799 0.9 VDD 140.053,166.992 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][15]
0.832 0.0617 0.006279 0.9 VDD 139.783,172.176 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][14]
0.8312 0.06147 0.007356 0.9 VDD 144.643,168.144 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][13]
0.8333 0.06097 0.005755 0.9 VDD 145.273,170.448 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][12]
0.8309 0.06165 0.007468 0.9 VDD 142.573,168.144 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][11]
0.834 0.06053 0.005505 0.9 VDD 147.163,170.448 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][10]
0.8323 0.0609 0.006829 0.9 VDD 147.073,168.144 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][9]
0.8333 0.0612 0.005513 0.9 VDD 139.603,170.448 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][8]
0.8296 0.06362 0.006772 0.9 VDD 140.143,169.296 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][7]
0.8329 0.06082 0.006249 0.9 VDD 147.163,172.176 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][3]
0.8332 0.06021 0.006623 0.9 VDD 144.103,171.600 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][2]
0.8317 0.06173 0.006589 0.9 VDD 142.573,165.264 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][15]
0.8329 0.06047 0.006649 0.9 VDD 142.213,171.600 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][14]
0.8344 0.05892 0.006634 0.9 VDD 144.463,164.688 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][13]
0.8319 0.06148 0.006614 0.9 VDD 144.733,165.264 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][12]
0.8345 0.05894 0.006545 0.9 VDD 142.213,164.688 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][11]
0.8351 0.05865 0.00624 0.9 VDD 146.893,164.688 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][10]
0.8329 0.06101 0.006071 0.9 VDD 146.893,165.840 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][9]
0.8327 0.06142 0.00587 0.9 VDD 141.493,170.448 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][8]
0.8291 0.06376 0.007128 0.9 VDD 142.033,169.296 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][7]
0.8342 0.05984 0.005945 0.9 VDD 146.893,174.480 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][3]
0.8346 0.05946 0.005914 0.9 VDD 144.283,173.904 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][2]
0.8347 0.05982 0.005525 0.9 VDD 140.863,173.904 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U5
0.8341 0.05997 0.005913 0.9 VDD 139.198,173.328 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U6
0.8356 0.05962 0.004813 0.9 VDD 138.838,176.208 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U7
0.8356 0.05964 0.00477 0.9 VDD 138.388,176.208 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U8
0.835 0.06024 0.004763 0.9 VDD 138.253,175.056 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U9
0.8346 0.06025 0.00515 0.9 VDD 138.028,174.480 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U10
0.8345 0.06022 0.005242 0.9 VDD 138.703,174.480 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U12
0.8347 0.05997 0.005309 0.9 VDD 139.198,173.904 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U14
0.8347 0.06001 0.005242 0.9 VDD 138.703,173.904 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U15
0.8341 0.05988 0.006046 0.9 VDD 140.188,173.328 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U17
0.8341 0.05984 0.0061 0.9 VDD 140.683,173.328 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U18
0.8342 0.06001 0.005808 0.9 VDD 138.703,173.328 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U19
0.8347 0.05991 0.005399 0.9 VDD 139.873,173.904 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U20
0.8346 0.05977 0.00558 0.9 VDD 141.313,173.904 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U22
0.8346 0.05922 0.006201 0.9 VDD 145.453,173.328 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U25
0.8349 0.0592 0.00593 0.9 VDD 145.543,173.904 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U26
0.8348 0.05905 0.006125 0.9 VDD 146.263,173.328 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U28
0.8351 0.05898 0.005942 0.9 VDD 146.623,173.904 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U29
0.8348 0.06008 0.005079 0.9 VDD 142.168,175.056 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U38
0.8349 0.06011 0.005039 0.9 VDD 141.628,175.056 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U39
0.8357 0.05921 0.005079 0.9 VDD 142.168,175.632 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U40
0.8349 0.06015 0.00497 0.9 VDD 140.728,175.056 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U42
0.8356 0.05948 0.004945 0.9 VDD 140.413,175.632 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U43
0.8357 0.05914 0.005112 0.9 VDD 142.618,175.632 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U44
0.8343 0.06011 0.005611 0.9 VDD 141.583,174.480 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U45
0.8341 0.05967 0.006263 0.9 VDD 142.348,173.328 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U46
0.8349 0.06012 0.005016 0.9 VDD 141.313,175.056 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U47
0.8357 0.0593 0.005039 0.9 VDD 141.628,175.632 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U48
0.8356 0.0594 0.004988 0.9 VDD 140.953,175.632 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U49
0.8319 0.0613 0.006842 0.9 VDD 140.503,169.872 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U50
0.8292 0.06363 0.007119 0.9 VDD 143.293,169.296 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U51
0.8331 0.06052 0.006432 0.9 VDD 140.773,171.600 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U53
0.8337 0.06042 0.005891 0.9 VDD 142.573,171.024 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U54
0.8301 0.06292 0.006972 0.9 VDD 145.813,169.296 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U56
0.834 0.05998 0.006016 0.9 VDD 144.823,166.416 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U57
0.8301 0.06285 0.007064 0.9 VDD 145.993,168.720 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U59
0.8342 0.05971 0.006066 0.9 VDD 146.353,166.992 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U60
0.8322 0.06082 0.006963 0.9 VDD 145.903,169.872 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U62
0.8327 0.06128 0.006038 0.9 VDD 145.633,165.840 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U63
0.8322 0.06174 0.0061 0.9 VDD 140.683,172.752 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U65
0.8317 0.06176 0.006542 0.9 VDD 141.493,172.176 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U66
0.8322 0.06159 0.0062 0.9 VDD 143.293,167.568 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U68
0.8324 0.06176 0.005844 0.9 VDD 141.403,165.840 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U69
0.8295 0.06322 0.007278 0.9 VDD 145.003,168.720 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U71
0.8324 0.06164 0.005974 0.9 VDD 143.383,165.840 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U72
0.8326 0.06159 0.00583 0.9 VDD 140.233,167.568 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U74
0.8337 0.06023 0.00611 0.9 VDD 142.033,166.992 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U75
0.8346 0.05973 0.005632 0.9 VDD 141.763,173.904 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U78
0.8343 0.06013 0.005547 0.9 VDD 141.043,174.480 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U79
0.8344 0.06019 0.005381 0.9 VDD 139.738,174.480 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U80
0.8345 0.0602 0.005321 0.9 VDD 139.288,174.480 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U81
0.835 0.06022 0.004821 0.9 VDD 138.928,175.056 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U82
0.8347 0.06026 0.005081 0.9 VDD 137.533,174.480 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U83
0.8349 0.06018 0.004901 0.9 VDD 139.873,175.056 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U84
0.8344 0.06016 0.005473 0.9 VDD 140.458,174.480 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U85
0.8349 0.06016 0.004941 0.9 VDD 140.368,175.056 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U86
0.8349 0.0602 0.004859 0.9 VDD 139.378,175.056 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U87
0.8355 0.05959 0.004867 0.9 VDD 139.468,175.632 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U88
0.8356 0.05967 0.004707 0.9 VDD 137.623,175.632 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U89
0.8342 0.06004 0.005759 0.9 VDD 142.888,174.480 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U90
0.8376 0.05698 0.005428 0.9 VDD 143.338,133.584 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/CTS_cdb_buf_00350
0.8381 0.05651 0.005353 0.9 VDD 145.408,133.584 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/cg_cell/clk_en_reg
0.841 0.0546 0.004362 0.9 VDD 145.498,129.552 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/cg_cell/U2
0.8377 0.0569 0.005428 0.9 VDD 143.878,133.584 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/cg_cell/U3
0.8415 0.05329 0.005229 0.9 VDD 142.483,124.368 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/Pop_Pointer_CS_reg[0]
0.8414 0.0533 0.005291 0.9 VDD 144.823,124.368 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/CS_reg[1]
0.8416 0.05355 0.004851 0.9 VDD 145.903,127.824 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/Push_Pointer_CS_reg[1]
0.8416 0.05326 0.005167 0.9 VDD 145.273,123.792 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/CS_reg[0]
0.8434 0.05136 0.005217 0.9 VDD 142.393,124.944 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/Pop_Pointer_CS_reg[1]
0.844 0.05184 0.004128 0.9 VDD 145.543,126.672 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/Push_Pointer_CS_reg[0]
0.8355 0.05688 0.007642 0.9 VDD 144.013,133.008 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][15]
0.8376 0.05658 0.005786 0.9 VDD 145.093,130.704 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][14]
0.8372 0.05743 0.00541 0.9 VDD 144.913,134.160 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][13]
0.8334 0.05909 0.007556 0.9 VDD 145.453,132.432 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][12]
0.8357 0.05794 0.00638 0.9 VDD 145.003,135.312 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][11]
0.8371 0.05751 0.005359 0.9 VDD 142.033,134.160 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][10]
0.8374 0.05674 0.005903 0.9 VDD 142.753,130.704 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][9]
0.8337 0.0583 0.008046 0.9 VDD 142.303,135.888 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][8]
0.8342 0.05783 0.007957 0.9 VDD 144.733,136.464 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][7]
0.8388 0.05533 0.00584 0.9 VDD 141.493,130.128 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][3]
0.8402 0.05522 0.004583 0.9 VDD 142.573,129.552 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][2]
0.8355 0.059 0.005468 0.9 VDD 138.163,131.856 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][15]
0.8397 0.05519 0.005091 0.9 VDD 138.073,130.128 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][14]
0.8376 0.05706 0.005346 0.9 VDD 138.253,134.736 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][13]
0.8339 0.05924 0.006902 0.9 VDD 138.973,132.432 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][12]
0.8353 0.05785 0.006834 0.9 VDD 137.803,135.888 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][11]
0.8376 0.05735 0.005044 0.9 VDD 139.963,134.160 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][10]
0.8378 0.05657 0.005652 0.9 VDD 140.233,130.704 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][9]
0.834 0.05829 0.00769 0.9 VDD 140.143,135.888 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][8]
0.8342 0.05816 0.007666 0.9 VDD 140.053,136.464 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][7]
0.8423 0.05393 0.003814 0.9 VDD 139.873,127.248 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][3]
0.8417 0.05413 0.004139 0.9 VDD 138.253,128.400 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][2]
0.8358 0.0571 0.007116 0.9 VDD 139.603,133.008 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][15]
0.8363 0.0567 0.007005 0.9 VDD 144.193,131.280 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][14]
0.8362 0.05738 0.006385 0.9 VDD 145.273,134.736 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][13]
0.8337 0.05924 0.007035 0.9 VDD 144.733,131.856 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][12]
0.8339 0.05806 0.007992 0.9 VDD 144.463,135.888 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][11]
0.8353 0.0571 0.007568 0.9 VDD 142.123,133.008 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][10]
0.8338 0.0595 0.006696 0.9 VDD 142.213,131.856 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][9]
0.8357 0.05823 0.00605 0.9 VDD 142.483,137.040 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][8]
0.8337 0.05823 0.008057 0.9 VDD 142.483,136.464 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][7]
0.8412 0.05396 0.004812 0.9 VDD 142.303,127.824 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][3]
0.8415 0.05389 0.004576 0.9 VDD 142.303,128.976 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][2]
0.8368 0.05686 0.00635 0.9 VDD 137.713,133.008 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][15]
0.8386 0.05625 0.005184 0.9 VDD 138.343,130.704 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][14]
0.8385 0.05695 0.004591 0.9 VDD 138.163,133.584 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][13]
0.8344 0.05945 0.006142 0.9 VDD 140.053,131.856 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][12]
0.8354 0.05771 0.006917 0.9 VDD 137.983,136.464 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][11]
0.8359 0.05832 0.005828 0.9 VDD 140.413,135.312 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][10]
0.8404 0.05535 0.00428 0.9 VDD 139.873,129.552 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][9]
0.8358 0.05818 0.005973 0.9 VDD 140.233,137.040 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][8]
0.8367 0.05746 0.005842 0.9 VDD 139.243,137.616 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][7]
0.8414 0.05397 0.004583 0.9 VDD 140.323,127.824 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][3]
0.8419 0.05414 0.003942 0.9 VDD 138.343,128.976 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][2]
0.8449 0.05189 0.003243 0.9 VDD 142.888,126.096 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U7
0.8441 0.0519 0.003973 0.9 VDD 142.348,126.672 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U9
0.8449 0.05189 0.003246 0.9 VDD 143.068,126.096 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U10
0.8441 0.05189 0.004014 0.9 VDD 143.113,126.672 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U11
0.8413 0.0539 0.004802 0.9 VDD 142.213,128.400 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U12
0.8421 0.05396 0.003965 0.9 VDD 142.213,127.248 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U13
0.8423 0.05359 0.004082 0.9 VDD 138.073,127.824 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U14
0.8421 0.05397 0.003908 0.9 VDD 141.313,127.248 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U16
0.8443 0.05191 0.003826 0.9 VDD 140.053,126.672 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U17
0.8449 0.05177 0.003292 0.9 VDD 146.128,126.096 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U28
0.8417 0.0531 0.005197 0.9 VDD 146.038,124.368 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U29
0.8457 0.05102 0.003293 0.9 VDD 146.353,125.520 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U30
0.8435 0.05119 0.005281 0.9 VDD 144.418,124.944 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U31
0.8456 0.0511 0.003285 0.9 VDD 145.543,125.520 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U33
0.8454 0.05134 0.003238 0.9 VDD 142.663,125.520 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U35
0.8442 0.0519 0.003937 0.9 VDD 141.763,126.672 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U36
0.8449 0.0519 0.003218 0.9 VDD 141.853,126.096 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U37
0.8422 0.05371 0.004081 0.9 VDD 144.508,127.248 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U38
0.8414 0.05381 0.004834 0.9 VDD 143.698,127.824 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U40
0.8415 0.05367 0.004834 0.9 VDD 143.698,128.400 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U41
0.8424 0.0535 0.004094 0.9 VDD 146.128,127.248 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U43
0.8422 0.05367 0.0041 0.9 VDD 144.913,127.248 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U44
0.8417 0.05348 0.004846 0.9 VDD 144.868,128.400 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U45
0.8416 0.05353 0.004843 0.9 VDD 144.553,128.400 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U46
0.8416 0.05358 0.00484 0.9 VDD 144.238,128.400 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U47
0.8414 0.05372 0.004842 0.9 VDD 144.463,127.824 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U48
0.8418 0.05332 0.004851 0.9 VDD 145.768,128.400 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U49
0.8417 0.05341 0.004848 0.9 VDD 145.273,128.400 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U50
0.8356 0.05826 0.006104 0.9 VDD 142.663,135.312 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U51
0.8364 0.05809 0.005528 0.9 VDD 139.063,135.312 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U52
0.8357 0.0583 0.006028 0.9 VDD 142.033,135.312 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U54
0.8366 0.05744 0.005918 0.9 VDD 141.133,134.736 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U55
0.8337 0.05937 0.006893 0.9 VDD 143.473,131.856 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U57
0.8355 0.0571 0.007392 0.9 VDD 140.863,133.008 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U58
0.8368 0.05666 0.006535 0.9 VDD 141.583,131.280 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U60
0.8372 0.05658 0.006235 0.9 VDD 140.413,131.280 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U61
0.8365 0.0575 0.006039 0.9 VDD 142.123,134.736 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U63
0.8377 0.0571 0.005223 0.9 VDD 141.133,133.584 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U64
0.8389 0.05518 0.005903 0.9 VDD 142.753,130.128 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U66
0.8411 0.05512 0.003741 0.9 VDD 137.713,129.552 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U67
0.8356 0.05818 0.00619 0.9 VDD 143.383,135.312 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U69
0.837 0.05782 0.005172 0.9 VDD 137.713,135.312 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U70
0.8371 0.05747 0.005428 0.9 VDD 143.473,134.160 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U72
0.8389 0.05681 0.004308 0.9 VDD 137.353,134.160 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U73
0.8329 0.0595 0.007568 0.9 VDD 142.123,132.432 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U75
0.8394 0.05592 0.00465 0.9 VDD 137.083,130.704 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U76
0.8414 0.05376 0.004825 0.9 VDD 143.113,128.400 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U79
0.8421 0.05383 0.004032 0.9 VDD 143.473,127.248 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U80
0.8449 0.05189 0.003253 0.9 VDD 143.428,126.096 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U81
0.8455 0.05127 0.003255 0.9 VDD 143.518,125.520 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U82
0.8449 0.05185 0.003281 0.9 VDD 145.228,126.096 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U83
0.8436 0.05111 0.00525 0.9 VDD 145.363,124.944 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U84
0.8449 0.05188 0.003262 0.9 VDD 143.923,126.096 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U85
0.8422 0.05378 0.004056 0.9 VDD 143.968,127.248 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U86
0.8441 0.05187 0.004069 0.9 VDD 144.238,126.672 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U87
0.8455 0.05122 0.003264 0.9 VDD 144.058,125.520 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U88
0.8449 0.05186 0.003273 0.9 VDD 144.598,126.096 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U89
0.8456 0.05116 0.003276 0.9 VDD 144.823,125.520 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U90
0.8421 0.05346 0.004403 0.9 VDD 144.958,128.976 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U91
0.8406 0.05227 0.00718 0.9 VDD 134.518,114.576 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/CTS_cdb_buf_00349
0.8394 0.05256 0.007998 0.9 VDD 136.588,114.576 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/cg_cell/clk_en_reg
0.8425 0.05236 0.005105 0.9 VDD 133.708,118.608 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/cg_cell/U2
0.8402 0.05239 0.007439 0.9 VDD 135.058,114.576 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/cg_cell/U3
0.8398 0.05278 0.007381 0.9 VDD 134.563,112.272 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[2]/latch
0.8388 0.05403 0.00722 0.9 VDD 134.743,115.728 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.845 0.0521 0.002917 0.9 VDD 132.583,124.368 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/Pop_Pointer_CS_reg[0]
0.8459 0.05119 0.002953 0.9 VDD 135.463,125.520 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/CS_reg[1]
0.8453 0.05018 0.004504 0.9 VDD 134.293,120.336 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/Push_Pointer_CS_reg[1]
0.8452 0.0518 0.003033 0.9 VDD 136.003,126.096 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/CS_reg[0]
0.8456 0.05112 0.003296 0.9 VDD 132.313,122.640 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/Pop_Pointer_CS_reg[1]
0.8446 0.0515 0.003942 0.9 VDD 135.193,122.640 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/Push_Pointer_CS_reg[0]
0.8412 0.05127 0.007523 0.9 VDD 136.633,108.816 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][32]
0.8449 0.04946 0.005607 0.9 VDD 127.723,113.424 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][31]
0.8424 0.05009 0.007548 0.9 VDD 135.103,104.208 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][30]
0.8417 0.05203 0.006281 0.9 VDD 132.493,112.272 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][29]
0.8467 0.04812 0.005187 0.9 VDD 127.723,109.392 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][28]
0.837 0.05251 0.01053 0.9 VDD 141.583,105.936 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][27]
0.8494 0.04611 0.004495 0.9 VDD 128.893,103.632 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][26]
0.8474 0.04754 0.005099 0.9 VDD 127.993,106.512 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][25]
0.845 0.04951 0.005501 0.9 VDD 127.813,114.000 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][24]
0.8391 0.05278 0.008092 0.9 VDD 141.493,116.880 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][23]
0.8385 0.05447 0.007037 0.9 VDD 136.813,116.304 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][22]
0.838 0.05273 0.009315 0.9 VDD 141.673,114.576 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][21]
0.8447 0.05021 0.005053 0.9 VDD 127.813,118.032 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][20]
0.8448 0.05019 0.004989 0.9 VDD 127.813,115.728 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][19]
0.8413 0.05289 0.005774 0.9 VDD 135.463,118.608 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][18]
0.8464 0.04843 0.005196 0.9 VDD 128.533,108.240 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][17]
0.8488 0.04656 0.004667 0.9 VDD 127.723,104.784 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][16]
0.8402 0.05278 0.007049 0.9 VDD 141.403,117.456 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][15]
0.8411 0.05179 0.007091 0.9 VDD 134.833,111.120 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][14]
0.8451 0.05002 0.004841 0.9 VDD 127.903,116.880 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][13]
0.8456 0.05054 0.003828 0.9 VDD 128.533,119.184 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][12]
0.8417 0.05116 0.007129 0.9 VDD 135.283,109.968 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][11]
0.8453 0.04934 0.005347 0.9 VDD 127.633,112.272 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][10]
0.8463 0.04865 0.0051 0.9 VDD 127.453,111.120 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][9]
0.8364 0.05241 0.01119 0.9 VDD 141.583,107.088 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][8]
0.8376 0.0531 0.009306 0.9 VDD 141.583,114.000 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][7]
0.8403 0.05225 0.00746 0.9 VDD 135.103,114.000 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][6]
0.8424 0.05018 0.007461 0.9 VDD 135.463,104.784 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][5]
0.8417 0.05109 0.00725 0.9 VDD 135.643,109.392 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][4]
0.8403 0.05143 0.008268 0.9 VDD 141.493,108.816 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][3]
0.8411 0.05102 0.007844 0.9 VDD 134.203,107.664 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][2]
0.8408 0.04916 0.01004 0.9 VDD 141.583,103.632 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][1]
0.8418 0.05227 0.005952 0.9 VDD 136.093,119.184 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][0]
0.8406 0.05145 0.007933 0.9 VDD 138.703,109.392 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][32]
0.8422 0.05154 0.006287 0.9 VDD 132.853,114.000 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][31]
0.8461 0.04759 0.006272 0.9 VDD 132.943,103.632 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][30]
0.8418 0.05138 0.006834 0.9 VDD 133.483,111.696 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][29]
0.8431 0.05047 0.006448 0.9 VDD 133.483,108.816 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][28]
0.84 0.05067 0.009332 0.9 VDD 139.153,104.208 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][27]
0.8481 0.04729 0.004595 0.9 VDD 132.043,103.056 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][26]
0.8436 0.04966 0.00672 0.9 VDD 132.583,107.088 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][25]
0.8419 0.05179 0.006287 0.9 VDD 132.853,114.576 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][24]
0.8369 0.05476 0.008342 0.9 VDD 139.513,115.728 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][23]
0.8391 0.05269 0.008202 0.9 VDD 137.173,114.000 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][22]
0.8381 0.05299 0.008942 0.9 VDD 139.693,114.000 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][21]
0.8436 0.05191 0.004532 0.9 VDD 132.223,118.608 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][20]
0.8432 0.05216 0.0046 0.9 VDD 131.143,116.304 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][19]
0.8405 0.05312 0.006385 0.9 VDD 137.623,118.032 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][18]
0.8437 0.05032 0.005943 0.9 VDD 132.403,108.240 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][17]
0.8439 0.04999 0.006111 0.9 VDD 132.673,105.360 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][16]
0.8407 0.05257 0.006685 0.9 VDD 139.063,117.456 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][15]
0.84 0.05211 0.007885 0.9 VDD 137.533,111.120 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][14]
0.843 0.05145 0.005498 0.9 VDD 132.943,116.880 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][13]
0.8441 0.05149 0.004414 0.9 VDD 131.953,119.184 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][12]
0.8409 0.05137 0.007778 0.9 VDD 137.083,110.544 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][11]
0.8426 0.05119 0.006169 0.9 VDD 132.943,111.120 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][10]
0.8432 0.05055 0.006262 0.9 VDD 133.303,109.968 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][9]
0.8376 0.05191 0.01052 0.9 VDD 139.513,107.088 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][8]
0.8397 0.05266 0.007612 0.9 VDD 139.693,112.848 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][7]
0.84 0.05274 0.00725 0.9 VDD 137.443,113.424 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][6]
0.841 0.05044 0.008522 0.9 VDD 137.083,104.208 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][5]
0.8408 0.05141 0.007765 0.9 VDD 137.803,109.968 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][4]
0.8379 0.0516 0.01052 0.9 VDD 139.513,107.664 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][3]
0.8395 0.05112 0.009373 0.9 VDD 136.813,107.088 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][2]
0.8448 0.04899 0.006239 0.9 VDD 139.243,103.056 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][1]
0.8406 0.05312 0.006232 0.9 VDD 137.623,118.608 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][0]
0.8391 0.05151 0.00942 0.9 VDD 136.903,107.664 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][32]
0.845 0.04922 0.00574 0.9 VDD 127.453,112.848 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][31]
0.8439 0.04951 0.00656 0.9 VDD 133.483,104.784 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][30]
0.8423 0.05208 0.005674 0.9 VDD 132.583,112.848 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][29]
0.8464 0.04792 0.005663 0.9 VDD 127.363,108.816 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][28]
0.8381 0.05253 0.009347 0.9 VDD 141.943,105.360 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][27]
0.8482 0.04728 0.004495 0.9 VDD 128.893,104.208 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][26]
0.8469 0.04804 0.00502 0.9 VDD 128.893,107.088 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][25]
0.8448 0.04934 0.005852 0.9 VDD 127.093,114.576 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][24]
0.8371 0.05478 0.008108 0.9 VDD 141.673,116.304 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][23]
0.8403 0.0524 0.007345 0.9 VDD 135.103,115.152 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][22]
0.8366 0.05478 0.008662 0.9 VDD 141.763,115.728 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][21]
0.8456 0.05071 0.003733 0.9 VDD 128.893,118.608 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][20]
0.8453 0.04978 0.004958 0.9 VDD 127.903,115.152 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][19]
0.8413 0.05289 0.005822 0.9 VDD 135.463,118.032 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][18]
0.8463 0.04864 0.00502 0.9 VDD 128.893,107.664 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][17]
0.8473 0.04782 0.004861 0.9 VDD 128.893,105.936 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][16]
0.8402 0.05313 0.006648 0.9 VDD 141.493,118.608 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][15]
0.8405 0.0519 0.007567 0.9 VDD 135.373,111.696 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][14]
0.845 0.04999 0.005053 0.9 VDD 127.813,117.456 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][13]
0.846 0.05051 0.003485 0.9 VDD 128.443,119.760 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][12]
0.8416 0.05114 0.007231 0.9 VDD 135.193,110.544 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][11]
0.8457 0.0492 0.005071 0.9 VDD 128.443,111.696 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][10]
0.8464 0.04869 0.004931 0.9 VDD 128.623,109.968 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][9]
0.837 0.05244 0.01058 0.9 VDD 141.763,106.512 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][8]
0.8391 0.05309 0.007837 0.9 VDD 141.853,113.424 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][7]
0.8404 0.05286 0.006781 0.9 VDD 135.643,112.848 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][6]
0.8407 0.05124 0.008101 0.9 VDD 135.643,105.936 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][5]
0.8416 0.05129 0.00715 0.9 VDD 135.283,108.240 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][4]
0.8373 0.05155 0.01119 0.9 VDD 141.583,107.664 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][3]
0.8427 0.05039 0.006954 0.9 VDD 133.483,105.936 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][2]
0.8391 0.05082 0.01012 0.9 VDD 142.033,104.208 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][1]
0.842 0.05246 0.00553 0.9 VDD 139.963,119.760 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][0]
0.8405 0.05143 0.008067 0.9 VDD 139.693,109.968 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][32]
0.8442 0.05087 0.004967 0.9 VDD 131.053,113.424 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][31]
0.8464 0.04818 0.005384 0.9 VDD 135.103,103.056 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][30]
0.8437 0.05064 0.00569 0.9 VDD 131.593,111.696 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][29]
0.8449 0.04972 0.005383 0.9 VDD 131.323,108.816 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][28]
0.8393 0.05213 0.008609 0.9 VDD 138.973,105.360 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][27]
0.8464 0.04843 0.005185 0.9 VDD 131.143,104.784 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][26]
0.8451 0.04922 0.005703 0.9 VDD 131.503,106.512 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][25]
0.8438 0.05113 0.005078 0.9 VDD 130.963,114.576 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][24]
0.8377 0.05472 0.00759 0.9 VDD 138.883,116.304 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][23]
0.8393 0.05267 0.00799 0.9 VDD 137.713,115.152 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][22]
0.8383 0.05275 0.00892 0.9 VDD 139.603,114.576 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][21]
0.8445 0.0511 0.004392 0.9 VDD 131.503,117.456 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][20]
0.8435 0.05134 0.005208 0.9 VDD 131.503,115.152 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][19]
0.8403 0.05238 0.007304 0.9 VDD 137.713,116.880 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][18]
0.8444 0.04984 0.005782 0.9 VDD 131.323,107.664 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][17]
0.8456 0.04905 0.005334 0.9 VDD 130.963,105.936 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][16]
0.841 0.05246 0.006504 0.9 VDD 139.693,119.184 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][15]
0.8401 0.0521 0.007812 0.9 VDD 137.263,111.696 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][14]
0.8412 0.05324 0.005578 0.9 VDD 133.123,116.304 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][13]
0.8452 0.05128 0.0035 0.9 VDD 131.053,119.760 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][12]
0.8396 0.05212 0.008295 0.9 VDD 139.783,111.120 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][11]
0.8445 0.04996 0.005488 0.9 VDD 131.683,110.544 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][10]
0.8446 0.04989 0.00551 0.9 VDD 131.773,109.392 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][9]
0.8382 0.05217 0.009612 0.9 VDD 139.153,105.936 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][8]
0.8399 0.05212 0.008007 0.9 VDD 139.783,111.696 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][7]
0.8399 0.05281 0.007287 0.9 VDD 137.623,112.848 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][6]
0.8428 0.04864 0.008561 0.9 VDD 137.173,103.632 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][5]
0.8403 0.05143 0.008271 0.9 VDD 139.603,110.544 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][4]
0.8405 0.05147 0.008014 0.9 VDD 139.423,108.816 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][3]
0.8403 0.05167 0.008037 0.9 VDD 137.083,105.360 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][2]
0.8416 0.049 0.009393 0.9 VDD 139.333,103.632 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][1]
0.8424 0.0524 0.00518 0.9 VDD 137.623,119.760 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][0]
0.847 0.04984 0.00313 0.9 VDD 131.818,122.064 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U6
0.8446 0.05228 0.003149 0.9 VDD 133.978,123.792 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U9
0.8464 0.04996 0.003609 0.9 VDD 133.663,122.064 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U10
0.8474 0.04983 0.00273 0.9 VDD 130.783,120.912 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U13
0.845 0.05017 0.004853 0.9 VDD 136.003,120.336 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U25
0.8448 0.05016 0.005071 0.9 VDD 137.083,120.336 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U26
0.8457 0.05123 0.003058 0.9 VDD 136.588,125.520 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U28
0.8455 0.0511 0.003446 0.9 VDD 134.788,124.944 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U29
0.8453 0.05116 0.003543 0.9 VDD 135.193,124.944 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U30
0.8438 0.0525 0.00368 0.9 VDD 135.778,124.368 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U31
0.8442 0.0524 0.003347 0.9 VDD 135.013,123.792 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U33
0.8461 0.05085 0.003025 0.9 VDD 133.033,124.944 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U35
0.847 0.05003 0.002926 0.9 VDD 132.763,120.912 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U36
0.8459 0.05118 0.002913 0.9 VDD 132.763,123.216 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U37
0.8434 0.05199 0.004568 0.9 VDD 134.608,119.760 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U39
0.8468 0.05003 0.003157 0.9 VDD 135.148,121.488 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U40
0.8432 0.05211 0.004697 0.9 VDD 135.238,119.760 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U41
0.8461 0.05003 0.003913 0.9 VDD 135.058,122.064 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U43
0.8462 0.05001 0.003825 0.9 VDD 134.653,122.064 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U44
0.8436 0.05191 0.004462 0.9 VDD 134.158,119.760 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U45
0.8466 0.05017 0.003195 0.9 VDD 135.553,120.912 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U46
0.8422 0.05253 0.005312 0.9 VDD 134.248,118.608 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U47
0.8467 0.05018 0.003161 0.9 VDD 135.193,120.912 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U48
0.8468 0.05013 0.003027 0.9 VDD 133.798,120.912 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U49
0.8467 0.05018 0.00311 0.9 VDD 134.653,120.912 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U50
0.845 0.05039 0.004597 0.9 VDD 129.523,112.272 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U51
0.8448 0.05027 0.004956 0.9 VDD 130.783,111.120 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U52
0.8469 0.0479 0.005169 0.9 VDD 127.093,110.544 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U54
0.8458 0.04944 0.004776 0.9 VDD 130.423,109.968 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U55
0.8379 0.05207 0.009986 0.9 VDD 140.143,106.512 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U57
0.839 0.05163 0.009342 0.9 VDD 138.523,106.512 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U58
0.8393 0.05303 0.007687 0.9 VDD 140.413,113.424 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U60
0.8393 0.05266 0.007993 0.9 VDD 139.603,112.272 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U61
0.8409 0.05215 0.006963 0.9 VDD 134.113,114.576 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U63
0.8386 0.05285 0.008575 0.9 VDD 138.433,114.000 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U64
0.8416 0.05107 0.007339 0.9 VDD 135.193,105.360 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U66
0.8415 0.05044 0.008037 0.9 VDD 137.083,104.784 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U67
0.842 0.05093 0.007083 0.9 VDD 135.103,108.816 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U69
0.8405 0.05142 0.008037 0.9 VDD 138.343,110.544 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U70
0.8407 0.05155 0.007746 0.9 VDD 137.893,108.240 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U72
0.8404 0.05145 0.008128 0.9 VDD 140.413,109.392 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U73
0.8452 0.05027 0.004487 0.9 VDD 129.613,113.424 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U75
0.8442 0.05104 0.004782 0.9 VDD 130.693,112.848 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U76
0.8403 0.05158 0.008092 0.9 VDD 140.053,108.240 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U78
0.8406 0.05157 0.007873 0.9 VDD 138.613,108.240 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U79
0.8436 0.04961 0.006751 0.9 VDD 133.753,104.208 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U81
0.8451 0.04901 0.005925 0.9 VDD 132.403,104.208 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U82
0.8413 0.05252 0.006132 0.9 VDD 133.843,112.848 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U84
0.8451 0.05007 0.004798 0.9 VDD 130.333,111.696 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U85
0.8465 0.04896 0.004553 0.9 VDD 129.613,109.392 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U87
0.8458 0.04936 0.004825 0.9 VDD 130.513,109.392 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U88
0.8386 0.05236 0.008992 0.9 VDD 140.503,105.360 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U90
0.841 0.05059 0.008446 0.9 VDD 138.433,104.784 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U91
0.848 0.04756 0.004399 0.9 VDD 129.433,104.784 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U93
0.8464 0.04848 0.005172 0.9 VDD 131.233,104.208 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U94
0.847 0.04841 0.004568 0.9 VDD 129.703,106.512 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U96
0.846 0.04882 0.005208 0.9 VDD 130.603,107.088 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U97
0.8453 0.05034 0.004338 0.9 VDD 129.793,114.000 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U99
0.8442 0.0508 0.005016 0.9 VDD 130.873,114.000 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U100
0.8373 0.05477 0.007886 0.9 VDD 140.413,116.304 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U102
0.8396 0.05264 0.007782 0.9 VDD 139.873,116.880 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U103
0.8396 0.05409 0.006327 0.9 VDD 135.013,116.304 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U105
0.8398 0.05255 0.007679 0.9 VDD 136.453,115.152 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U106
0.8388 0.05274 0.008471 0.9 VDD 140.413,115.152 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U108
0.8389 0.05275 0.008368 0.9 VDD 139.693,115.152 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U109
0.8417 0.0505 0.007767 0.9 VDD 135.013,106.512 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U111
0.8396 0.05139 0.008994 0.9 VDD 137.713,106.512 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U112
0.8451 0.05087 0.004041 0.9 VDD 129.343,118.032 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U114
0.8433 0.05199 0.00475 0.9 VDD 132.493,118.032 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U115
0.8446 0.0512 0.004237 0.9 VDD 129.523,115.728 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U117
0.8436 0.05184 0.004601 0.9 VDD 130.603,115.728 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U118
0.842 0.05205 0.005963 0.9 VDD 136.003,117.456 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U120
0.8415 0.05228 0.006268 0.9 VDD 137.173,117.456 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U121
0.847 0.04756 0.005403 0.9 VDD 127.273,107.664 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U123
0.8456 0.04944 0.004922 0.9 VDD 130.513,108.240 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U124
0.8482 0.0465 0.005262 0.9 VDD 127.003,105.936 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U126
0.8462 0.04889 0.004889 0.9 VDD 130.693,105.360 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U127
0.84 0.05313 0.006882 0.9 VDD 140.323,118.032 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U129
0.8402 0.05313 0.006713 0.9 VDD 139.243,118.032 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U130
0.841 0.05272 0.006327 0.9 VDD 134.383,112.848 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U132
0.8393 0.05274 0.007917 0.9 VDD 138.613,112.272 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U133
0.8455 0.05056 0.003958 0.9 VDD 129.703,116.880 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U135
0.8446 0.05091 0.004452 0.9 VDD 130.873,116.880 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U136
0.8476 0.04957 0.002806 0.9 VDD 128.443,120.912 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U138
0.8468 0.04982 0.00337 0.9 VDD 130.693,120.336 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U139
0.8426 0.05075 0.006653 0.9 VDD 133.933,110.544 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U141
0.8412 0.05131 0.007466 0.9 VDD 136.543,109.968 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U142
0.8402 0.05075 0.009014 0.9 VDD 140.593,104.784 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U144
0.8405 0.05071 0.008835 0.9 VDD 139.873,104.784 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U145
0.8466 0.05017 0.003244 0.9 VDD 136.093,120.912 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U148
0.847 0.04998 0.003058 0.9 VDD 134.113,121.488 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U149
0.8452 0.05146 0.003321 0.9 VDD 134.878,123.216 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U150
0.845 0.05151 0.003525 0.9 VDD 135.958,123.216 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U151
0.8449 0.05152 0.003609 0.9 VDD 136.408,123.216 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U152
0.845 0.05122 0.003796 0.9 VDD 136.273,124.944 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U153
0.8455 0.05135 0.003158 0.9 VDD 134.023,123.216 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U154
0.8467 0.05006 0.003215 0.9 VDD 135.778,121.488 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U155
0.8459 0.05006 0.004019 0.9 VDD 135.868,122.064 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U156
0.8451 0.0515 0.00344 0.9 VDD 135.508,123.216 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U157
0.8438 0.05257 0.003609 0.9 VDD 136.408,123.792 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U158
0.8436 0.05257 0.003817 0.9 VDD 136.363,124.368 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U159
0.8427 0.05194 0.005346 0.9 VDD 134.338,119.184 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U160
0.8499 0.03911 0.01094 0.9 VDD 119.578,77.136 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/CTS_cdb_buf_00348
0.8566 0.03712 0.006298 0.9 VDD 129.838,77.136 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/cg_cell/clk_en_reg
0.8521 0.03804 0.009887 0.9 VDD 135.418,72.528 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/cg_cell/U2
0.8561 0.03667 0.007249 0.9 VDD 128.308,77.136 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/cg_cell/U3
0.8541 0.03764 0.008299 0.9 VDD 137.803,75.984 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/Pop_Pointer_CS_reg[0]
0.8543 0.03805 0.007701 0.9 VDD 137.893,77.136 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/CS_reg[1]
0.8512 0.03885 0.009913 0.9 VDD 135.463,73.104 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/Push_Pointer_CS_reg[1]
0.8535 0.03917 0.007364 0.9 VDD 137.623,78.864 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/CS_reg[0]
0.8546 0.03764 0.007767 0.9 VDD 137.623,74.832 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/Pop_Pointer_CS_reg[1]
0.853 0.03764 0.009391 0.9 VDD 137.623,74.256 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/Push_Pointer_CS_reg[0]
0.8555 0.03756 0.006899 0.9 VDD 131.413,76.560 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][39]
0.8556 0.03758 0.006812 0.9 VDD 131.503,77.136 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][38]
0.8554 0.03434 0.01025 0.9 VDD 119.263,65.616 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][34]
0.8474 0.03995 0.01261 0.9 VDD 112.783,73.104 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][33]
0.8492 0.03977 0.01105 0.9 VDD 112.153,78.864 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][32]
0.8501 0.03934 0.01056 0.9 VDD 112.153,77.136 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][31]
0.8591 0.03338 0.0075 0.9 VDD 127.093,68.496 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][30]
0.8595 0.0319 0.008556 0.9 VDD 126.013,66.192 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][29]
0.8586 0.03158 0.009791 0.9 VDD 122.053,64.464 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][28]
0.8486 0.03849 0.01289 0.9 VDD 114.133,72.528 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][27]
0.8555 0.03474 0.009745 0.9 VDD 112.783,66.192 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][26]
0.8552 0.03467 0.01008 0.9 VDD 116.203,65.040 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][25]
0.8492 0.03888 0.01191 0.9 VDD 112.513,75.408 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][24]
0.8574 0.03397 0.008579 0.9 VDD 127.003,70.224 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][23]
0.8495 0.03815 0.01239 0.9 VDD 112.063,72.528 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][22]
0.8551 0.03463 0.01028 0.9 VDD 117.193,65.616 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][21]
0.8492 0.039 0.01176 0.9 VDD 111.883,74.832 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][20]
0.8555 0.03425 0.01021 0.9 VDD 119.623,65.040 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][19]
0.8532 0.03464 0.01216 0.9 VDD 121.153,69.072 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][18]
0.8469 0.04009 0.01303 0.9 VDD 115.303,73.104 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][17]
0.8554 0.03544 0.009195 0.9 VDD 112.243,67.920 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][16]
0.8517 0.03742 0.01087 0.9 VDD 112.423,70.224 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][15]
0.8472 0.03981 0.01301 0.9 VDD 117.283,73.104 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][14]
0.853 0.03621 0.01081 0.9 VDD 122.953,72.528 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][13]
0.8496 0.03844 0.012 0.9 VDD 118.723,75.408 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][12]
0.8539 0.03545 0.01066 0.9 VDD 122.953,70.800 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][11]
0.8499 0.03917 0.01094 0.9 VDD 120.163,78.288 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][10]
0.8525 0.03771 0.009774 0.9 VDD 121.423,75.984 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][9]
0.8493 0.0396 0.01105 0.9 VDD 118.723,77.712 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][8]
0.8584 0.0325 0.009063 0.9 VDD 124.033,65.040 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][7]
0.8523 0.03712 0.01062 0.9 VDD 122.773,75.408 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][6]
0.8508 0.03866 0.01052 0.9 VDD 121.423,77.712 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][5]
0.8488 0.04018 0.01107 0.9 VDD 112.243,78.288 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][4]
0.8492 0.03971 0.01113 0.9 VDD 116.563,77.136 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][3]
0.8562 0.03598 0.007827 0.9 VDD 127.723,75.408 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][0]
0.8557 0.03743 0.006828 0.9 VDD 128.893,78.864 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][39]
0.8563 0.03715 0.006573 0.9 VDD 128.893,80.016 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][38]
0.8523 0.03501 0.01266 0.9 VDD 119.263,69.072 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][34]
0.8488 0.03899 0.01225 0.9 VDD 117.283,74.256 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][33]
0.8495 0.0401 0.01039 0.9 VDD 114.673,79.440 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][32]
0.8501 0.03965 0.0102 0.9 VDD 114.493,76.560 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][31]
0.856 0.03394 0.0101 0.9 VDD 125.293,69.648 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][30]
0.8579 0.03231 0.009807 0.9 VDD 125.293,66.768 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][29]
0.8551 0.03369 0.01124 0.9 VDD 122.323,66.768 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][28]
0.8508 0.03756 0.01167 0.9 VDD 116.653,70.224 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][27]
0.8536 0.03491 0.0115 0.9 VDD 114.043,66.768 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][26]
0.8525 0.03557 0.01198 0.9 VDD 116.833,67.344 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][25]
0.8487 0.03923 0.01208 0.9 VDD 114.223,74.256 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][24]
0.8559 0.03424 0.009832 0.9 VDD 124.843,70.224 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][23]
0.8497 0.0375 0.01285 0.9 VDD 117.013,69.648 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][22]
0.8519 0.03523 0.01284 0.9 VDD 116.923,69.072 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][21]
0.8488 0.03901 0.0122 0.9 VDD 114.583,75.408 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][20]
0.8551 0.03468 0.01024 0.9 VDD 119.353,66.192 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][19]
0.8546 0.03405 0.01132 0.9 VDD 123.133,69.072 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][18]
0.8503 0.03702 0.01272 0.9 VDD 118.903,69.648 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][17]
0.8523 0.03523 0.01248 0.9 VDD 114.133,69.072 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][16]
0.8499 0.03764 0.01243 0.9 VDD 113.953,69.648 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][15]
0.8489 0.03919 0.01195 0.9 VDD 119.173,73.680 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][14]
0.8506 0.03812 0.01124 0.9 VDD 121.243,73.680 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][13]
0.8496 0.03854 0.01191 0.9 VDD 119.353,74.256 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][12]
0.8525 0.03617 0.0113 0.9 VDD 121.063,70.800 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][11]
0.8504 0.03923 0.0104 0.9 VDD 120.343,79.440 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][10]
0.8523 0.0378 0.009912 0.9 VDD 123.133,78.288 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][9]
0.8491 0.03969 0.01124 0.9 VDD 118.633,78.864 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][8]
0.8551 0.03398 0.01092 0.9 VDD 123.133,67.344 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][7]
0.8505 0.03796 0.01152 0.9 VDD 120.703,75.408 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][6]
0.8508 0.03873 0.01048 0.9 VDD 121.693,78.864 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][5]
0.8488 0.04017 0.01102 0.9 VDD 114.943,77.712 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][4]
0.8494 0.04003 0.01061 0.9 VDD 116.653,79.440 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][3]
0.8559 0.03646 0.007597 0.9 VDD 127.723,77.712 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][0]
0.8568 0.0363 0.006928 0.9 VDD 128.893,75.984 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][39]
0.8566 0.03679 0.006653 0.9 VDD 130.873,77.712 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][38]
0.8579 0.03186 0.01025 0.9 VDD 119.083,64.464 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][34]
0.8487 0.03942 0.01187 0.9 VDD 110.803,73.104 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][33]
0.8496 0.03987 0.0105 0.9 VDD 110.353,78.288 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][32]
0.8515 0.03913 0.009401 0.9 VDD 111.253,76.560 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][31]
0.8573 0.03295 0.009796 0.9 VDD 125.743,69.072 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][30]
0.8602 0.03124 0.008556 0.9 VDD 126.013,65.616 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][29]
0.8567 0.03345 0.009815 0.9 VDD 121.963,65.040 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][28]
0.8532 0.03622 0.01056 0.9 VDD 111.973,71.376 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][27]
0.8554 0.03457 0.01005 0.9 VDD 114.403,65.616 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][26]
0.8559 0.03453 0.009612 0.9 VDD 114.133,65.040 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][25]
0.8501 0.03856 0.0113 0.9 VDD 110.533,75.408 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][24]
0.8572 0.03443 0.008316 0.9 VDD 127.093,71.376 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][23]
0.8515 0.03803 0.01046 0.9 VDD 111.613,71.952 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][22]
0.858 0.03178 0.01019 0.9 VDD 117.013,64.464 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][21]
0.85 0.03886 0.01116 0.9 VDD 111.163,74.256 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][20]
0.8609 0.03173 0.007363 0.9 VDD 121.153,63.888 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][19]
0.8523 0.03584 0.01186 0.9 VDD 121.963,69.648 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][18]
0.8504 0.03853 0.01106 0.9 VDD 114.673,71.952 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][17]
0.8558 0.035 0.009149 0.9 VDD 111.973,68.496 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][16]
0.8509 0.03733 0.01181 0.9 VDD 112.063,69.648 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][15]
0.8504 0.03834 0.01131 0.9 VDD 117.553,71.952 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][14]
0.8507 0.03784 0.01145 0.9 VDD 121.693,73.104 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][13]
0.85 0.03971 0.01032 0.9 VDD 116.653,76.560 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][12]
0.8518 0.03723 0.01095 0.9 VDD 120.703,71.952 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][11]
0.8505 0.03875 0.01073 0.9 VDD 120.703,77.136 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][10]
0.8525 0.03764 0.009896 0.9 VDD 123.043,77.136 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][9]
0.8504 0.03939 0.01022 0.9 VDD 118.543,76.560 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][8]
0.858 0.0327 0.009301 0.9 VDD 123.673,65.616 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][7]
0.8517 0.03741 0.01091 0.9 VDD 121.963,74.256 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][6]
0.852 0.03829 0.009683 0.9 VDD 121.783,76.560 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][5]
0.8495 0.04011 0.01039 0.9 VDD 111.523,77.712 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][4]
0.8486 0.03997 0.0114 0.9 VDD 116.923,78.288 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][3]
0.856 0.03645 0.007551 0.9 VDD 127.633,76.560 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][0]
0.8553 0.03815 0.006554 0.9 VDD 131.503,78.864 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][39]
0.8561 0.03749 0.006428 0.9 VDD 131.323,80.016 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][38]
0.8556 0.03523 0.009188 0.9 VDD 118.993,67.920 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][34]
0.8479 0.03987 0.01226 0.9 VDD 117.013,73.680 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][33]
0.8504 0.03915 0.01043 0.9 VDD 114.853,80.016 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][32]
0.8508 0.03901 0.01022 0.9 VDD 114.583,75.984 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][31]
0.8586 0.03326 0.008164 0.9 VDD 125.113,68.496 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][30]
0.8571 0.03293 0.009969 0.9 VDD 125.023,67.344 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][29]
0.8538 0.03466 0.01157 0.9 VDD 121.243,67.344 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][28]
0.8517 0.03665 0.0116 0.9 VDD 115.573,70.800 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][27]
0.8528 0.03571 0.0115 0.9 VDD 114.043,67.344 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][26]
0.8531 0.03499 0.01192 0.9 VDD 116.203,66.768 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][25]
0.8477 0.0401 0.01216 0.9 VDD 114.763,73.680 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][24]
0.8561 0.03449 0.009427 0.9 VDD 124.933,71.376 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][23]
0.852 0.03668 0.01131 0.9 VDD 117.553,71.376 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][22]
0.8532 0.03486 0.01198 0.9 VDD 118.273,66.768 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][21]
0.8486 0.03922 0.01222 0.9 VDD 115.123,74.832 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][20]
0.8538 0.03445 0.01177 0.9 VDD 120.253,66.768 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][19]
0.8524 0.03625 0.0113 0.9 VDD 121.063,70.224 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][18]
0.8519 0.03655 0.01157 0.9 VDD 119.173,70.800 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][17]
0.855 0.03571 0.009332 0.9 VDD 114.133,67.920 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][16]
0.8509 0.03767 0.01146 0.9 VDD 114.673,70.224 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][15]
0.8485 0.03911 0.01239 0.9 VDD 119.353,73.104 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][14]
0.8535 0.03621 0.01025 0.9 VDD 122.953,71.952 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][13]
0.8494 0.03862 0.01194 0.9 VDD 119.083,74.832 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][12]
0.8528 0.03627 0.01095 0.9 VDD 120.703,71.376 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][11]
0.851 0.03854 0.01044 0.9 VDD 120.163,80.016 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][10]
0.8522 0.03822 0.009622 0.9 VDD 122.773,79.440 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][9]
0.8504 0.03895 0.01062 0.9 VDD 118.273,80.016 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][8]
0.8573 0.03402 0.00865 0.9 VDD 123.043,67.920 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][7]
0.8509 0.03778 0.01133 0.9 VDD 121.243,74.832 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][6]
0.8522 0.03791 0.009871 0.9 VDD 122.143,80.016 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][5]
0.8485 0.04012 0.01139 0.9 VDD 115.303,78.864 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][4]
0.8542 0.03912 0.00672 0.9 VDD 116.833,80.592 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][3]
0.8557 0.03629 0.008023 0.9 VDD 126.913,78.288 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][0]
0.8542 0.03878 0.007056 0.9 VDD 135.148,78.864 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U6
0.8553 0.03726 0.007474 0.9 VDD 135.778,74.832 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U10
0.8551 0.03734 0.007538 0.9 VDD 136.183,74.832 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U11
0.853 0.0386 0.008431 0.9 VDD 134.878,73.680 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U12
0.8543 0.03715 0.008562 0.9 VDD 135.238,74.256 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U13
0.8545 0.03707 0.008431 0.9 VDD 134.878,74.256 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U14
0.8523 0.03896 0.008757 0.9 VDD 135.778,73.680 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U15
0.8554 0.03719 0.007422 0.9 VDD 135.463,74.832 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U16
0.8525 0.03883 0.008627 0.9 VDD 135.418,73.680 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U17
0.854 0.03725 0.008741 0.9 VDD 135.733,74.256 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U18
0.8558 0.03698 0.007257 0.9 VDD 134.473,74.832 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U19
0.8533 0.03754 0.009158 0.9 VDD 134.158,72.528 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U20
0.8551 0.0374 0.007474 0.9 VDD 135.778,75.408 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U21
0.8547 0.03739 0.007874 0.9 VDD 135.688,75.984 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U24
0.8552 0.03723 0.007606 0.9 VDD 134.383,75.984 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U25
0.8553 0.03718 0.007526 0.9 VDD 134.023,75.984 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U27
0.8557 0.03717 0.007166 0.9 VDD 133.933,75.408 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U28
0.8549 0.03495 0.0101 0.9 VDD 115.033,66.192 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U31
0.8551 0.03563 0.009293 0.9 VDD 115.573,67.920 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U32
0.8541 0.03524 0.01062 0.9 VDD 123.043,70.224 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U34
0.8543 0.03479 0.01091 0.9 VDD 123.853,69.648 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U35
0.8498 0.03925 0.01091 0.9 VDD 120.253,78.864 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U37
0.8551 0.0384 0.006495 0.9 VDD 120.613,80.592 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U38
0.8559 0.03418 0.009891 0.9 VDD 120.973,66.192 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U40
0.8558 0.03502 0.009165 0.9 VDD 119.173,68.496 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U41
0.8548 0.03491 0.01028 0.9 VDD 117.463,66.192 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U43
0.8553 0.03543 0.009228 0.9 VDD 117.733,67.920 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U44
0.8529 0.03679 0.01027 0.9 VDD 123.133,73.680 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U46
0.853 0.03653 0.01049 0.9 VDD 123.493,73.104 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U47
0.8508 0.03861 0.01054 0.9 VDD 121.513,78.288 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U49
0.8559 0.03776 0.006329 0.9 VDD 122.503,80.592 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U50
0.8585 0.03265 0.008861 0.9 VDD 126.643,67.344 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U52
0.8591 0.03281 0.008134 0.9 VDD 125.203,67.920 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U53
0.8513 0.03891 0.009825 0.9 VDD 112.963,75.984 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U55
0.8486 0.03915 0.01221 0.9 VDD 115.843,74.256 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U56
0.8529 0.03507 0.01199 0.9 VDD 112.603,69.072 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U58
0.8555 0.03523 0.009296 0.9 VDD 115.483,68.496 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U59
0.8491 0.03964 0.01125 0.9 VDD 118.543,78.288 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U61
0.8561 0.03735 0.00657 0.9 VDD 119.713,81.168 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U62
0.8488 0.03997 0.01122 0.9 VDD 113.683,78.864 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U64
0.8543 0.03915 0.006567 0.9 VDD 114.853,80.592 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U65
0.8509 0.03833 0.01078 0.9 VDD 113.143,71.952 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U67
0.8517 0.03666 0.01162 0.9 VDD 117.823,70.800 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U68
0.8493 0.03805 0.01269 0.9 VDD 118.363,72.528 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U70
0.8506 0.03739 0.01203 0.9 VDD 120.253,72.528 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U71
0.8528 0.03676 0.01047 0.9 VDD 123.043,74.832 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U73
0.8539 0.03688 0.009175 0.9 VDD 123.223,75.984 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U74
0.8594 0.0333 0.007265 0.9 VDD 127.633,67.920 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U76
0.858 0.0336 0.008421 0.9 VDD 127.543,69.072 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U77
0.8562 0.03385 0.00993 0.9 VDD 120.793,65.616 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U79
0.8562 0.03482 0.008975 0.9 VDD 120.613,67.920 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U80
0.8546 0.03528 0.0101 0.9 VDD 123.313,71.376 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U82
0.8536 0.03583 0.01056 0.9 VDD 121.963,71.376 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U83
0.8486 0.03997 0.01139 0.9 VDD 117.013,78.864 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U85
0.8558 0.03751 0.006709 0.9 VDD 117.193,81.168 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U86
0.8503 0.03848 0.01119 0.9 VDD 116.113,71.952 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U88
0.8517 0.03667 0.01166 0.9 VDD 116.833,70.800 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U89
0.8488 0.03915 0.01203 0.9 VDD 113.413,74.832 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U91
0.8491 0.03879 0.01215 0.9 VDD 116.203,75.408 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U92
0.8513 0.03851 0.01024 0.9 VDD 118.183,75.984 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U94
0.8509 0.03904 0.01002 0.9 VDD 119.803,76.560 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U95
0.8486 0.04017 0.0112 0.9 VDD 113.503,78.288 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U97
0.8485 0.04016 0.01137 0.9 VDD 115.033,78.288 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U98
0.8564 0.03386 0.009695 0.9 VDD 121.873,66.192 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U100
0.8569 0.03431 0.008759 0.9 VDD 122.233,68.496 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U101
0.8548 0.03499 0.01019 0.9 VDD 116.113,66.192 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U103
0.8552 0.03558 0.009264 0.9 VDD 116.563,67.920 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U104
0.8485 0.03849 0.01303 0.9 VDD 115.753,72.528 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U106
0.8515 0.03696 0.01157 0.9 VDD 119.083,70.224 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U107
0.8519 0.03803 0.01004 0.9 VDD 122.683,77.712 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U109
0.8523 0.03792 0.009823 0.9 VDD 123.313,78.864 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U110
0.8491 0.03911 0.01178 0.9 VDD 112.963,74.256 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U112
0.8493 0.03863 0.01208 0.9 VDD 117.373,75.408 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U113
0.8573 0.03426 0.008422 0.9 VDD 127.543,69.648 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U115
0.857 0.03422 0.008737 0.9 VDD 126.733,70.800 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U116
0.8526 0.03636 0.01106 0.9 VDD 113.143,70.800 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U118
0.8497 0.03764 0.01262 0.9 VDD 115.213,69.648 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U119
0.8565 0.03298 0.01056 0.9 VDD 123.853,66.768 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U121
0.8578 0.03376 0.00846 0.9 VDD 123.853,68.496 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U122
0.8497 0.03951 0.01077 0.9 VDD 113.413,77.136 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U124
0.8493 0.03967 0.01105 0.9 VDD 115.303,77.136 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U125
0.8558 0.03678 0.007432 0.9 VDD 135.778,77.712 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U127
0.8561 0.03678 0.007141 0.9 VDD 135.823,78.288 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U128
0.8547 0.03789 0.007409 0.9 VDD 135.598,77.136 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U129
0.8545 0.03795 0.007508 0.9 VDD 136.363,77.136 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U130
0.854 0.03796 0.008047 0.9 VDD 136.543,76.560 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U132
0.8549 0.03774 0.007398 0.9 VDD 133.483,76.560 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U133
0.8546 0.03745 0.007975 0.9 VDD 136.183,75.984 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U134
0.8559 0.03645 0.007642 0.9 VDD 127.633,77.136 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U135
0.8564 0.03654 0.0071 0.9 VDD 128.443,78.288 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U136
0.8565 0.0368 0.006668 0.9 VDD 132.313,78.288 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U138
0.8553 0.03818 0.006498 0.9 VDD 131.683,79.440 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U139
0.8563 0.0368 0.006909 0.9 VDD 132.133,77.712 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U141
0.8566 0.0368 0.006592 0.9 VDD 131.773,78.288 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U142
0.8526 0.03829 0.009158 0.9 VDD 134.158,73.104 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U144
0.856 0.03686 0.007166 0.9 VDD 133.933,74.832 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U146
0.8556 0.0371 0.007348 0.9 VDD 135.013,74.832 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U147
0.8553 0.03735 0.0074 0.9 VDD 135.328,75.408 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U148
0.8544 0.03784 0.007709 0.9 VDD 134.878,76.560 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U149
0.8559 0.0368 0.007302 0.9 VDD 134.788,77.712 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U150
0.8561 0.03679 0.007062 0.9 VDD 135.193,78.288 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U151
0.8549 0.03734 0.007792 0.9 VDD 135.283,75.984 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U152
0.8554 0.03728 0.00731 0.9 VDD 134.788,75.408 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U153
0.855 0.03728 0.00769 0.9 VDD 134.788,75.984 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U154
0.8543 0.03788 0.00782 0.9 VDD 135.418,76.560 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U155
0.8558 0.03679 0.007373 0.9 VDD 135.328,77.712 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U156
0.8557 0.03677 0.007508 0.9 VDD 136.363,77.712 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U157
0.8399 0.05549 0.004633 0.9 VDD 175.828,180.240 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/CTS_cdb_buf_00347
0.8363 0.05794 0.005746 0.9 VDD 177.628,181.392 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/cg_cell/clk_en_reg
0.8368 0.05648 0.006733 0.9 VDD 180.778,177.360 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/cg_cell/U2
0.8369 0.05772 0.005422 0.9 VDD 176.098,181.392 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/cg_cell/U3
0.8366 0.05738 0.006063 0.9 VDD 177.223,179.088 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[3]/latch
0.8358 0.05787 0.006382 0.9 VDD 176.953,177.936 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[2]/latch
0.8369 0.05729 0.005788 0.9 VDD 175.423,179.088 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.8369 0.05757 0.005543 0.9 VDD 173.713,177.936 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.8382 0.05658 0.005238 0.9 VDD 181.453,175.056 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/Pop_Pointer_CS_reg[0]
0.8369 0.05816 0.004918 0.9 VDD 175.963,173.328 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/CS_reg[1]
0.8356 0.05765 0.006768 0.9 VDD 181.183,177.936 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/Push_Pointer_CS_reg[1]
0.8383 0.05656 0.005159 0.9 VDD 175.243,174.480 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/CS_reg[0]
0.8385 0.05629 0.005232 0.9 VDD 181.363,175.632 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/Pop_Pointer_CS_reg[1]
0.8381 0.05646 0.005447 0.9 VDD 181.273,176.784 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/Push_Pointer_CS_reg[0]
0.8368 0.05709 0.006121 0.9 VDD 180.103,179.088 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][6]
0.8378 0.05722 0.004972 0.9 VDD 179.113,179.664 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][5]
0.8383 0.05655 0.005167 0.9 VDD 176.593,176.208 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][6]
0.837 0.05658 0.006382 0.9 VDD 176.953,177.360 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][5]
0.8361 0.05786 0.006012 0.9 VDD 176.773,178.512 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][6]
0.8379 0.05737 0.004765 0.9 VDD 176.773,179.664 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][5]
0.8375 0.05653 0.005934 0.9 VDD 175.063,177.360 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][6]
0.8385 0.05654 0.004942 0.9 VDD 174.703,176.208 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][5]
0.8393 0.05657 0.004127 0.9 VDD 175.378,175.056 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U4
0.8369 0.05652 0.006605 0.9 VDD 179.338,177.360 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U5
0.8391 0.05654 0.004396 0.9 VDD 176.773,175.632 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U8
0.8381 0.05651 0.005357 0.9 VDD 179.608,176.784 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U9
0.8366 0.05815 0.005298 0.9 VDD 175.918,173.904 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U10
0.8389 0.05649 0.004616 0.9 VDD 177.943,175.632 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U11
0.8368 0.05648 0.00671 0.9 VDD 180.508,177.360 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U12
0.8381 0.0565 0.005382 0.9 VDD 180.058,176.784 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U14
0.8369 0.05653 0.006576 0.9 VDD 179.023,177.360 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U15
0.8357 0.05776 0.006592 0.9 VDD 179.203,177.936 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U16
0.8361 0.05774 0.00611 0.9 VDD 179.473,178.512 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U18
0.8356 0.05773 0.006637 0.9 VDD 179.698,177.936 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U19
0.8385 0.05659 0.004872 0.9 VDD 179.338,175.056 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U20
0.8382 0.05644 0.005317 0.9 VDD 178.933,176.208 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U21
0.8382 0.05639 0.005362 0.9 VDD 179.698,176.208 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U22
0.8382 0.05642 0.005339 0.9 VDD 179.293,176.208 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U23
0.8387 0.05641 0.004881 0.9 VDD 179.383,175.632 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U25
0.8388 0.05645 0.004733 0.9 VDD 178.573,175.632 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U26
0.8382 0.05658 0.005209 0.9 VDD 177.223,176.784 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U31
0.8381 0.05653 0.005333 0.9 VDD 179.203,176.784 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U32
0.8387 0.05659 0.004741 0.9 VDD 178.618,175.056 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U33
0.8378 0.05658 0.005629 0.9 VDD 177.538,174.480 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U34
0.839 0.05652 0.004481 0.9 VDD 177.223,175.632 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U35
0.8379 0.05658 0.00551 0.9 VDD 176.953,174.480 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U37
0.8377 0.05658 0.00571 0.9 VDD 177.943,174.480 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U39
0.8385 0.05659 0.004945 0.9 VDD 179.743,175.056 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U41
0.8388 0.05643 0.004815 0.9 VDD 179.023,175.632 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U42
0.8387 0.05638 0.004961 0.9 VDD 179.833,175.632 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U43
0.8361 0.0578 0.006087 0.9 VDD 178.303,178.512 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U44
0.8382 0.05656 0.005244 0.9 VDD 177.763,176.784 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U45
0.8361 0.05777 0.006098 0.9 VDD 178.843,178.512 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U47
0.8382 0.05655 0.005278 0.9 VDD 178.303,176.784 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U48
0.8375 0.05659 0.005899 0.9 VDD 178.888,174.480 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U50
0.8389 0.0565 0.004557 0.9 VDD 177.628,175.632 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U51
0.8383 0.05647 0.005275 0.9 VDD 178.258,176.208 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U52
0.8383 0.05649 0.00525 0.9 VDD 177.853,176.208 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U53
0.8388 0.05658 0.004641 0.9 VDD 178.078,175.056 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U54
0.839 0.05658 0.004413 0.9 VDD 176.863,175.056 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U55
0.8391 0.05657 0.004309 0.9 VDD 176.323,175.056 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U56
0.831 0.06293 0.006112 0.9 VDD 136.948,168.720 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/FE_RC_15_0
0.8345 0.06 0.005552 0.9 VDD 150.088,165.840 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CTS_cdb_buf_00288
0.8348 0.0598 0.005425 0.9 VDD 150.583,165.840 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CTS_cdb_buf_00289
0.8315 0.06143 0.00712 0.9 VDD 141.943,169.872 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/clk_gate_AWLEN_REG_reg/latch
0.8344 0.06001 0.00563 0.9 VDD 135.013,160.656 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CS_reg[1]
0.8388 0.05827 0.002976 0.9 VDD 134.743,163.536 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CS_reg[0]
0.8349 0.06012 0.004956 0.9 VDD 135.553,161.232 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CS_reg[2]
0.835 0.0593 0.005745 0.9 VDD 149.053,174.480 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[3]
0.8357 0.0585 0.00577 0.9 VDD 148.873,173.904 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[2]
0.8349 0.05991 0.005234 0.9 VDD 137.713,166.992 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[8]
0.8329 0.06099 0.006066 0.9 VDD 136.813,168.144 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[7]
0.8321 0.06178 0.006088 0.9 VDD 140.143,165.264 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[6]
0.8327 0.06175 0.005579 0.9 VDD 139.423,165.840 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[5]
0.8334 0.06155 0.005029 0.9 VDD 137.083,165.840 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[4]
0.8342 0.06015 0.005611 0.9 VDD 139.603,166.416 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[3]
0.8332 0.06135 0.005457 0.9 VDD 138.523,167.568 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[2]
0.8324 0.06112 0.006528 0.9 VDD 139.153,169.872 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[1]
0.8311 0.06299 0.005938 0.9 VDD 137.173,169.296 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[0]
0.8387 0.05832 0.002991 0.9 VDD 135.508,164.112 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U5
0.8386 0.05838 0.003001 0.9 VDD 136.003,164.112 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U6
0.836 0.05856 0.005458 0.9 VDD 137.848,164.688 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U11
0.8345 0.06034 0.005129 0.9 VDD 136.408,161.808 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U12
0.8385 0.05852 0.003017 0.9 VDD 137.488,164.112 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U14
0.8343 0.06073 0.004921 0.9 VDD 137.398,170.448 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U15
0.8332 0.06034 0.006444 0.9 VDD 135.598,159.504 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U17
0.8367 0.05839 0.004956 0.9 VDD 136.093,164.688 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U18
0.834 0.06025 0.00576 0.9 VDD 135.373,160.080 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U19
0.8385 0.05847 0.003013 0.9 VDD 136.948,164.112 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U20
0.8386 0.05843 0.003008 0.9 VDD 136.498,164.112 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U21
0.8384 0.0586 0.003022 0.9 VDD 138.343,164.112 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U22
0.837 0.05828 0.004691 0.9 VDD 136.048,162.960 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U23
0.8368 0.05828 0.004896 0.9 VDD 137.128,162.960 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U24
0.8331 0.06158 0.005332 0.9 VDD 137.398,165.264 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U25
0.8347 0.06044 0.004887 0.9 VDD 137.083,162.384 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U26
0.8387 0.05828 0.00301 0.9 VDD 136.678,163.536 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U27
0.8362 0.05851 0.005319 0.9 VDD 137.353,164.688 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U28
0.8364 0.05845 0.005126 0.9 VDD 136.678,164.688 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U29
0.8438 0.05298 0.003191 0.9 VDD 135.373,127.824 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U31
0.8305 0.06322 0.006247 0.9 VDD 138.208,169.296 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U34
0.8303 0.06321 0.006525 0.9 VDD 138.163,168.720 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U35
0.8306 0.06309 0.006343 0.9 VDD 137.623,168.720 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U36
0.8357 0.05862 0.005646 0.9 VDD 138.523,164.688 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U37
0.8356 0.05963 0.004731 0.9 VDD 136.183,166.992 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U38
0.8347 0.05997 0.005285 0.9 VDD 138.163,166.416 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U39
0.8342 0.06094 0.00488 0.9 VDD 136.633,167.568 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U40
0.8333 0.06151 0.005165 0.9 VDD 136.813,165.264 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U41
0.8328 0.06165 0.005572 0.9 VDD 138.253,165.264 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U42
0.8354 0.0597 0.004873 0.9 VDD 136.543,166.416 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U43
0.8387 0.05828 0.00302 0.9 VDD 138.028,163.536 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U44
0.8372 0.05827 0.004545 0.9 VDD 135.283,162.960 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U45
0.8343 0.05946 0.006269 0.9 VDD 134.518,147.408 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U46
0.8398 0.0564 0.003786 0.9 VDD 135.868,134.160 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U47
0.8347 0.05818 0.007134 0.9 VDD 148.108,132.432 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CTS_cdb_buf_00285
0.8351 0.05794 0.007013 0.9 VDD 148.603,132.432 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CTS_cdb_buf_00286
0.8453 0.05351 0.001213 0.9 VDD 129.568,131.280 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CTS_cdb_buf_00282
0.8442 0.05415 0.001612 0.9 VDD 131.413,130.704 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CTS_cdb_buf_00283
0.8485 0.03844 0.01305 0.9 VDD 117.103,72.528 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CTS_cdb_buf_00279
0.8488 0.03828 0.01288 0.9 VDD 117.733,72.528 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CTS_cdb_buf_00280
0.8331 0.05951 0.007354 0.9 VDD 140.593,132.432 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/clk_gate_ARLEN_REG_reg/latch
0.8419 0.05589 0.002209 0.9 VDD 131.593,131.856 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/clk_gate_CountBurst_CS_reg/latch
0.8482 0.03998 0.01178 0.9 VDD 112.963,73.680 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/clk_gate_RDATA_REG_reg/latch
0.843 0.05477 0.002187 0.9 VDD 128.893,135.312 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[0]
0.8466 0.05046 0.002946 0.9 VDD 127.093,123.792 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CS_reg[1]
0.8457 0.05171 0.002541 0.9 VDD 130.873,123.792 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CS_reg[0]
0.8468 0.05046 0.002763 0.9 VDD 127.093,124.368 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CS_reg[2]
0.8415 0.05556 0.002929 0.9 VDD 130.873,135.888 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[1]
0.8444 0.05381 0.001752 0.9 VDD 128.893,133.584 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[2]
0.8442 0.05424 0.001559 0.9 VDD 128.893,132.432 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[3]
0.8456 0.05293 0.001488 0.9 VDD 128.173,131.280 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[4]
0.8455 0.05323 0.001221 0.9 VDD 130.873,129.552 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[5]
0.8469 0.05193 0.001171 0.9 VDD 127.273,129.552 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[6]
0.8457 0.05281 0.001502 0.9 VDD 130.873,128.400 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[7]
0.846 0.05281 0.001221 0.9 VDD 130.873,128.976 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[8]
0.857 0.03408 0.008934 0.9 VDD 109.993,66.192 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[31]
0.8543 0.03731 0.008403 0.9 VDD 105.403,73.680 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[30]
0.8519 0.03912 0.009029 0.9 VDD 107.833,77.712 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[29]
0.854 0.03779 0.008171 0.9 VDD 107.743,75.984 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[28]
0.8574 0.03433 0.008266 0.9 VDD 108.733,68.496 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[27]
0.859 0.0329 0.008147 0.9 VDD 106.033,66.768 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[26]
0.8595 0.033 0.007483 0.9 VDD 106.303,66.192 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[25]
0.8555 0.03531 0.009192 0.9 VDD 107.833,70.800 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[24]
0.8572 0.03452 0.008237 0.9 VDD 108.643,67.920 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[23]
0.8559 0.03463 0.009503 0.9 VDD 109.003,67.344 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[22]
0.8519 0.0379 0.01017 0.9 VDD 108.013,74.832 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[21]
0.8548 0.03594 0.009267 0.9 VDD 108.013,70.224 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[20]
0.8539 0.03688 0.009245 0.9 VDD 108.463,71.952 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[19]
0.8575 0.03352 0.008996 0.9 VDD 110.173,65.616 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[18]
0.8517 0.03799 0.01035 0.9 VDD 108.373,75.408 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[17]
0.8582 0.03352 0.008309 0.9 VDD 110.173,65.040 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[16]
0.8557 0.03419 0.01012 0.9 VDD 108.193,69.072 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[15]
0.8573 0.03458 0.008132 0.9 VDD 105.583,70.800 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[14]
0.8579 0.03332 0.008745 0.9 VDD 105.403,69.072 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[13]
0.8562 0.03496 0.008843 0.9 VDD 105.583,69.648 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[12]
0.8538 0.03726 0.00896 0.9 VDD 105.313,73.104 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[11]
0.8519 0.03809 0.01003 0.9 VDD 107.203,73.104 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[10]
0.8544 0.03685 0.008744 0.9 VDD 105.403,74.832 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[9]
0.8557 0.03533 0.009008 0.9 VDD 107.923,71.376 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[8]
0.8504 0.03925 0.01031 0.9 VDD 109.903,78.864 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[7]
0.8559 0.03692 0.007221 0.9 VDD 105.403,75.984 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[6]
0.8535 0.03825 0.008229 0.9 VDD 105.403,78.288 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[5]
0.8596 0.03336 0.007012 0.9 VDD 105.403,67.920 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[4]
0.8519 0.03809 0.009995 0.9 VDD 108.553,74.256 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[3]
0.8538 0.03829 0.007919 0.9 VDD 105.493,77.712 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[2]
0.8538 0.03789 0.008276 0.9 VDD 105.493,78.864 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[1]
0.8528 0.03805 0.009104 0.9 VDD 108.013,77.136 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[0]
0.8447 0.0519 0.003444 0.9 VDD 137.623,126.672 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RID_REG_reg[3]
0.8434 0.05334 0.003264 0.9 VDD 136.813,127.248 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RID_REG_reg[2]
0.8418 0.05487 0.003308 0.9 VDD 136.363,129.552 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[8]
0.8427 0.05385 0.003488 0.9 VDD 136.183,128.400 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[7]
0.8409 0.05483 0.004248 0.9 VDD 136.183,130.128 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[6]
0.8404 0.05558 0.004069 0.9 VDD 135.823,130.704 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[5]
0.8384 0.0563 0.005316 0.9 VDD 135.823,133.008 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[4]
0.8363 0.05822 0.005529 0.9 VDD 136.183,132.432 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[3]
0.8371 0.05826 0.004608 0.9 VDD 136.273,131.856 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[2]
0.8389 0.05647 0.004643 0.9 VDD 136.093,134.736 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[1]
0.8379 0.05738 0.004677 0.9 VDD 136.183,135.312 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[0]
0.8446 0.0532 0.002238 0.9 VDD 132.808,128.400 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/intadd_3/U2
0.842 0.05529 0.002753 0.9 VDD 132.988,133.584 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/intadd_3/U8
0.8398 0.05666 0.003541 0.9 VDD 133.078,132.432 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/intadd_3/U7
0.8404 0.05666 0.002978 0.9 VDD 133.078,131.856 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/intadd_3/U6
0.8423 0.05487 0.002849 0.9 VDD 133.618,130.704 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/intadd_3/U5
0.8441 0.05388 0.002035 0.9 VDD 132.988,129.552 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/intadd_3/U4
0.8454 0.05233 0.002238 0.9 VDD 132.808,127.824 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/intadd_3/U3
0.8473 0.04985 0.00287 0.9 VDD 127.048,122.640 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U4
0.847 0.05049 0.002495 0.9 VDD 129.658,122.640 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U7
0.8482 0.05025 0.001587 0.9 VDD 128.938,125.520 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U9
0.8467 0.05119 0.002131 0.9 VDD 129.298,124.368 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U10
0.8464 0.05149 0.002094 0.9 VDD 130.198,124.368 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U11
0.8476 0.0509 0.001507 0.9 VDD 130.603,126.672 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U12
0.8452 0.05247 0.002297 0.9 VDD 133.348,127.248 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U13
0.847 0.05062 0.002337 0.9 VDD 130.198,123.216 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U17
0.8464 0.05092 0.00265 0.9 VDD 131.413,123.216 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U18
0.8526 0.0381 0.009345 0.9 VDD 107.248,73.680 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U19
0.8512 0.03882 0.009951 0.9 VDD 110.308,77.136 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U20
0.8471 0.05028 0.002625 0.9 VDD 128.758,122.640 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U21
0.8465 0.05107 0.002469 0.9 VDD 128.938,123.792 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U22
0.8472 0.05012 0.002681 0.9 VDD 128.128,123.216 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U23
0.8469 0.05061 0.002499 0.9 VDD 131.368,124.944 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U24
0.8468 0.05085 0.002333 0.9 VDD 132.988,125.520 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U25
0.8461 0.05144 0.002437 0.9 VDD 133.843,126.672 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U26
0.8448 0.05355 0.00162 0.9 VDD 131.908,129.552 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U27
0.8457 0.05315 0.001169 0.9 VDD 130.648,130.128 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U28
0.8464 0.05195 0.001691 0.9 VDD 131.368,127.824 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U29
0.8451 0.05382 0.001064 0.9 VDD 130.468,130.704 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U30
0.8422 0.05559 0.002241 0.9 VDD 131.098,132.432 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U31
0.8428 0.05542 0.001741 0.9 VDD 130.828,131.856 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U32
0.8439 0.0541 0.002017 0.9 VDD 131.278,131.280 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U33
0.8422 0.05525 0.002555 0.9 VDD 132.448,134.160 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U34
0.8425 0.05484 0.002655 0.9 VDD 131.728,133.008 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U35
0.8412 0.05605 0.002773 0.9 VDD 131.908,132.432 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U36
0.8435 0.05443 0.002092 0.9 VDD 132.268,130.704 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U37
0.8428 0.05497 0.002256 0.9 VDD 131.638,134.160 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U38
0.8454 0.05302 0.00162 0.9 VDD 131.908,128.976 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U39
0.8441 0.05373 0.002218 0.9 VDD 132.493,130.128 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U41
0.8479 0.0507 0.001351 0.9 VDD 129.478,126.672 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U44
0.8479 0.0505 0.001552 0.9 VDD 128.308,126.672 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U45
0.8432 0.05469 0.002139 0.9 VDD 131.323,133.584 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U46
0.8436 0.05457 0.001822 0.9 VDD 130.468,134.160 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U47
0.8434 0.05451 0.002063 0.9 VDD 130.828,133.008 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U48
0.8441 0.05424 0.001646 0.9 VDD 129.523,134.160 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U49
0.8445 0.05387 0.001603 0.9 VDD 130.603,131.280 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U50
0.846 0.0533 0.000746 0.9 VDD 129.073,130.704 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U52
0.8472 0.05176 0.001084 0.9 VDD 127.768,128.976 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U54
0.847 0.05149 0.001558 0.9 VDD 127.093,128.400 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U55
0.8445 0.05409 0.001391 0.9 VDD 128.668,131.856 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U56
0.8462 0.053 0.0007838 0.9 VDD 128.353,130.704 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U57
0.8438 0.05412 0.002116 0.9 VDD 129.163,134.736 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U58
0.8474 0.05121 0.001343 0.9 VDD 128.623,127.824 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U59
0.8475 0.05108 0.001415 0.9 VDD 128.128,127.824 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U60
0.8467 0.05253 0.0007532 0.9 VDD 128.938,130.128 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U61
0.845 0.0537 0.001299 0.9 VDD 130.108,131.280 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U62
0.8427 0.05479 0.002483 0.9 VDD 131.098,134.736 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U63
0.8481 0.05038 0.001539 0.9 VDD 129.748,125.520 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U65
0.8478 0.05058 0.001597 0.9 VDD 128.758,126.096 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U66
0.848 0.05037 0.001665 0.9 VDD 127.588,126.096 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U67
0.8461 0.05203 0.001819 0.9 VDD 131.683,127.248 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U68
0.8474 0.05017 0.002389 0.9 VDD 128.398,124.944 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U69
0.8475 0.05042 0.002047 0.9 VDD 130.063,124.944 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U70
0.8474 0.05063 0.001945 0.9 VDD 131.458,125.520 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U71
0.8465 0.05263 0.0008256 0.9 VDD 127.543,130.704 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U72
0.8473 0.05091 0.001749 0.9 VDD 130.693,126.096 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U73
0.8465 0.05125 0.002265 0.9 VDD 132.718,126.096 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U74
0.8562 0.03504 0.008783 0.9 VDD 110.623,67.920 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U75
0.8565 0.034 0.00954 0.9 VDD 112.063,65.616 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U76
0.8533 0.03666 0.01003 0.9 VDD 110.083,70.224 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U77
0.8513 0.0395 0.009246 0.9 VDD 110.983,79.440 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U78
0.853 0.03839 0.008616 0.9 VDD 109.003,76.560 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U79
0.8522 0.03883 0.008991 0.9 VDD 107.023,78.288 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U80
0.8529 0.03735 0.009734 0.9 VDD 109.723,71.952 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U81
0.8547 0.03457 0.01073 0.9 VDD 112.063,66.768 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U82
0.854 0.03536 0.01066 0.9 VDD 111.883,67.344 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U83
0.8564 0.03518 0.008388 0.9 VDD 106.123,70.224 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U84
0.8512 0.03923 0.009531 0.9 VDD 108.193,78.288 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U85
0.8537 0.03732 0.009002 0.9 VDD 106.573,74.256 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U86
0.8522 0.03856 0.009199 0.9 VDD 107.473,78.864 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U87
0.8504 0.03852 0.01106 0.9 VDD 109.993,74.832 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U88
0.8587 0.03375 0.007525 0.9 VDD 106.753,68.496 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U89
0.8542 0.03579 0.009994 0.9 VDD 109.993,70.800 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U90
0.8589 0.03283 0.008265 0.9 VDD 108.283,65.616 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U91
0.8523 0.03669 0.01099 0.9 VDD 110.173,69.648 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U92
0.8507 0.03963 0.00967 0.9 VDD 109.543,77.712 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U93
0.8505 0.03902 0.01052 0.9 VDD 109.723,73.680 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U94
0.855 0.03574 0.009216 0.9 VDD 105.763,72.528 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U95
0.8541 0.03473 0.01119 0.9 VDD 110.623,69.072 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U96
0.8544 0.03736 0.008262 0.9 VDD 106.213,77.136 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U97
0.8534 0.03729 0.009287 0.9 VDD 106.393,75.408 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U98
0.8577 0.03385 0.008478 0.9 VDD 106.753,67.344 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U99
0.8574 0.0335 0.009054 0.9 VDD 108.013,66.768 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U100
0.8509 0.03751 0.01155 0.9 VDD 110.173,72.528 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U101
0.8528 0.03834 0.008869 0.9 VDD 109.723,75.984 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U102
0.8552 0.03732 0.007516 0.9 VDD 106.123,76.560 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U103
0.8573 0.0347 0.008031 0.9 VDD 105.943,71.376 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U104
0.8551 0.03631 0.00861 0.9 VDD 107.113,71.952 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U105
0.8548 0.03504 0.01015 0.9 VDD 110.623,67.344 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U106
0.8465 0.05097 0.002549 0.9 VDD 133.843,125.520 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U107
0.8382 0.05681 0.004994 0.9 VDD 134.518,135.888 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U109
0.8399 0.05603 0.004064 0.9 VDD 134.743,134.736 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U110
0.8397 0.05626 0.004078 0.9 VDD 132.898,135.888 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U111
0.8408 0.05612 0.003091 0.9 VDD 132.493,135.312 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U112
0.8397 0.0566 0.003696 0.9 VDD 133.888,135.312 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U113
0.8408 0.05565 0.003579 0.9 VDD 133.618,134.736 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U114
0.8404 0.05582 0.003793 0.9 VDD 134.113,134.736 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U115
0.842 0.05446 0.003572 0.9 VDD 134.923,130.128 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U116
0.8418 0.05491 0.003324 0.9 VDD 133.753,131.280 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U117
0.8377 0.05759 0.004738 0.9 VDD 134.923,132.432 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U118
0.8445 0.05271 0.002792 0.9 VDD 134.293,127.824 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U119
0.8405 0.05601 0.003483 0.9 VDD 135.013,133.584 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U120
0.8429 0.0544 0.0027 0.9 VDD 134.743,129.552 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U121
0.8442 0.0534 0.00236 0.9 VDD 133.843,128.976 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U122
0.8414 0.05539 0.003248 0.9 VDD 132.853,134.736 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U123
0.8448 0.05326 0.0019 0.9 VDD 127.588,133.584 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U124
0.8472 0.05144 0.001351 0.9 VDD 129.478,127.248 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U125
0.8472 0.05164 0.001209 0.9 VDD 130.198,127.824 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U126
0.8462 0.05203 0.001758 0.9 VDD 126.283,131.280 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/RR_FLAG_reg
0.8451 0.05285 0.002009 0.9 VDD 126.598,133.584 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U3
0.8453 0.05296 0.001754 0.9 VDD 126.868,133.008 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U4
0.8458 0.05238 0.001793 0.9 VDD 125.428,131.856 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U5
0.8449 0.0534 0.001655 0.9 VDD 127.903,133.008 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U6
0.8457 0.0524 0.001921 0.9 VDD 125.068,132.432 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U7
0.8458 0.05234 0.001834 0.9 VDD 126.013,132.432 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U8
0.8445 0.05366 0.00187 0.9 VDD 127.858,134.160 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U10
0.8405 0.05609 0.003451 0.9 VDD 134.923,134.160 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U12
0.8413 0.0557 0.00303 0.9 VDD 133.753,134.160 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U13
0.8434 0.0537 0.002938 0.9 VDD 135.373,128.976 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U14
0.8388 0.05741 0.003739 0.9 VDD 134.563,131.856 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U15
0.8385 0.05723 0.004275 0.9 VDD 134.203,132.432 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U16
0.8446 0.05276 0.002615 0.9 VDD 134.473,127.248 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U17
0.8399 0.05576 0.004333 0.9 VDD 134.293,133.008 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U18
0.8437 0.05349 0.002792 0.9 VDD 134.293,128.400 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U19
0.8427 0.05422 0.003124 0.9 VDD 134.113,130.128 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U20
0.8465 0.04791 0.005556 0.9 VDD 125.068,111.120 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U25
0.8466 0.04771 0.005641 0.9 VDD 124.618,110.544 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U26
0.8483 0.04603 0.005695 0.9 VDD 124.348,105.936 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U27
0.8465 0.04775 0.00577 0.9 VDD 125.878,111.696 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U28
0.8448 0.0487 0.006539 0.9 VDD 125.428,113.424 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U29
0.8497 0.04543 0.004821 0.9 VDD 125.068,104.784 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U30
0.8471 0.0474 0.005528 0.9 VDD 125.878,109.968 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U31
0.8464 0.0473 0.006269 0.9 VDD 125.338,108.816 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U32
0.8453 0.04826 0.006398 0.9 VDD 125.788,112.848 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U33
0.8478 0.0466 0.005652 0.9 VDD 124.618,106.512 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U34
0.8507 0.04465 0.004624 0.9 VDD 124.528,103.632 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U35
0.8445 0.04868 0.00682 0.9 VDD 124.708,112.848 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U36
0.847 0.04732 0.005643 0.9 VDD 125.248,109.392 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U37
0.8496 0.04553 0.00491 0.9 VDD 123.448,104.784 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U38
0.85 0.04538 0.004586 0.9 VDD 125.878,104.208 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U39
0.8485 0.04593 0.005564 0.9 VDD 125.158,105.936 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U40
0.8447 0.04874 0.006535 0.9 VDD 125.338,114.000 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U41
0.8448 0.04927 0.005952 0.9 VDD 125.878,118.032 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U42
0.8454 0.04908 0.005488 0.9 VDD 125.788,115.728 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U43
0.8449 0.04874 0.006325 0.9 VDD 125.878,114.576 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U44
0.8476 0.04673 0.005709 0.9 VDD 125.968,107.664 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U45
0.8441 0.04954 0.006409 0.9 VDD 124.888,118.032 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U46
0.8443 0.04906 0.006639 0.9 VDD 125.068,114.576 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U47
0.8452 0.04915 0.005599 0.9 VDD 125.968,116.880 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U48
0.847 0.04682 0.006189 0.9 VDD 125.608,108.240 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U49
0.8493 0.04587 0.004785 0.9 VDD 125.698,105.360 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U50
0.8464 0.04935 0.004253 0.9 VDD 125.968,119.184 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U51
0.8454 0.04861 0.006007 0.9 VDD 124.888,112.272 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U52
0.8442 0.04975 0.006055 0.9 VDD 124.798,116.880 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U53
0.8464 0.04948 0.004107 0.9 VDD 125.338,119.760 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U54
0.8471 0.04747 0.005454 0.9 VDD 125.608,110.544 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U55
0.8499 0.0455 0.004641 0.9 VDD 123.898,104.208 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U56
0.8474 0.05055 0.002009 0.9 VDD 125.608,127.248 core_region_i/data_mem_axi_if/U1
0.8457 0.0514 0.002861 0.9 VDD 113.503,126.672 core_region_i/data_ram_mux_i/port1_rvalid_o_reg
0.8454 0.05073 0.003873 0.9 VDD 117.238,121.488 core_region_i/data_ram_mux_i/U3
0.8463 0.04992 0.003754 0.9 VDD 117.553,123.216 core_region_i/data_ram_mux_i/U4
0.851 0.04314 0.005811 0.9 VDD 107.878,97.296 core_region_i/data_ram_mux_i/U5
0.8466 0.0493 0.004093 0.9 VDD 107.563,124.368 core_region_i/data_ram_mux_i/U6
0.8469 0.04828 0.004845 0.9 VDD 100.408,112.848 core_region_i/data_ram_mux_i/U7
0.8482 0.04828 0.003564 0.9 VDD 100.408,112.272 core_region_i/data_ram_mux_i/U8
0.8471 0.04926 0.003658 0.9 VDD 106.843,123.792 core_region_i/data_ram_mux_i/U9
0.8464 0.04997 0.003658 0.9 VDD 106.843,123.216 core_region_i/data_ram_mux_i/U10
0.8477 0.04915 0.00311 0.9 VDD 100.633,124.368 core_region_i/data_ram_mux_i/U11
0.848 0.04915 0.002864 0.9 VDD 100.273,123.792 core_region_i/data_ram_mux_i/U12
0.8476 0.04913 0.00325 0.9 VDD 101.443,124.368 core_region_i/data_ram_mux_i/U13
0.8475 0.04958 0.002878 0.9 VDD 100.363,123.216 core_region_i/data_ram_mux_i/U14
0.8468 0.04925 0.003987 0.9 VDD 106.573,124.368 core_region_i/data_ram_mux_i/U15
0.8469 0.04918 0.003889 0.9 VDD 105.763,124.368 core_region_i/data_ram_mux_i/U16
0.8453 0.04832 0.006384 0.9 VDD 114.403,111.120 core_region_i/data_ram_mux_i/U17
0.8456 0.04817 0.006263 0.9 VDD 113.413,111.120 core_region_i/data_ram_mux_i/U18
0.8488 0.04626 0.004924 0.9 VDD 116.293,105.360 core_region_i/data_ram_mux_i/U19
0.8424 0.05088 0.006704 0.9 VDD 114.853,112.272 core_region_i/data_ram_mux_i/U20
0.8392 0.05206 0.008702 0.9 VDD 113.233,113.424 core_region_i/data_ram_mux_i/U21
0.8494 0.04572 0.004927 0.9 VDD 116.383,104.784 core_region_i/data_ram_mux_i/U22
0.8452 0.04895 0.005814 0.9 VDD 115.573,109.392 core_region_i/data_ram_mux_i/U23
0.8438 0.04811 0.008097 0.9 VDD 115.213,108.240 core_region_i/data_ram_mux_i/U24
0.8404 0.0509 0.008695 0.9 VDD 114.583,112.848 core_region_i/data_ram_mux_i/U25
0.8468 0.04717 0.006001 0.9 VDD 116.743,106.512 core_region_i/data_ram_mux_i/U26
0.8512 0.04419 0.004648 0.9 VDD 117.913,103.632 core_region_i/data_ram_mux_i/U27
0.8403 0.05103 0.008701 0.9 VDD 113.053,112.848 core_region_i/data_ram_mux_i/U28
0.845 0.04859 0.00644 0.9 VDD 114.943,110.544 core_region_i/data_ram_mux_i/U29
0.8487 0.04638 0.004961 0.9 VDD 118.273,105.360 core_region_i/data_ram_mux_i/U30
0.8497 0.04572 0.004612 0.9 VDD 116.743,104.208 core_region_i/data_ram_mux_i/U31
0.8479 0.04621 0.005881 0.9 VDD 115.663,105.936 core_region_i/data_ram_mux_i/U32
0.8389 0.05198 0.009087 0.9 VDD 114.043,114.000 core_region_i/data_ram_mux_i/U33
0.8419 0.05064 0.007458 0.9 VDD 116.293,118.032 core_region_i/data_ram_mux_i/U34
0.8428 0.05063 0.006528 0.9 VDD 116.023,115.728 core_region_i/data_ram_mux_i/U35
0.8422 0.05123 0.006532 0.9 VDD 116.113,115.152 core_region_i/data_ram_mux_i/U36
0.8453 0.04812 0.00662 0.9 VDD 115.393,107.664 core_region_i/data_ram_mux_i/U37
0.8413 0.05126 0.007467 0.9 VDD 116.383,117.456 core_region_i/data_ram_mux_i/U38
0.8391 0.05183 0.009021 0.9 VDD 115.303,114.000 core_region_i/data_ram_mux_i/U39
0.8422 0.05125 0.006557 0.9 VDD 116.293,116.880 core_region_i/data_ram_mux_i/U40
0.8438 0.04814 0.008055 0.9 VDD 115.933,108.240 core_region_i/data_ram_mux_i/U41
0.8487 0.04634 0.004954 0.9 VDD 117.553,105.360 core_region_i/data_ram_mux_i/U42
0.8443 0.05064 0.005019 0.9 VDD 116.293,118.608 core_region_i/data_ram_mux_i/U43
0.8452 0.04821 0.006601 0.9 VDD 113.683,111.696 core_region_i/data_ram_mux_i/U44
0.8428 0.05063 0.006557 0.9 VDD 116.293,116.304 core_region_i/data_ram_mux_i/U45
0.8444 0.05061 0.005014 0.9 VDD 116.923,119.760 core_region_i/data_ram_mux_i/U46
0.8452 0.04848 0.00631 0.9 VDD 113.773,110.544 core_region_i/data_ram_mux_i/U47
0.8497 0.0457 0.004651 0.9 VDD 118.093,104.208 core_region_i/data_ram_mux_i/U48
0.847 0.05072 0.002268 0.9 VDD 112.738,125.520 core_region_i/data_ram_mux_i/U49
0.8416 0.0523 0.006077 0.9 VDD 218.128,134.736 core_region_i/adv_dbg_if_i/FE_OFC139_trstn_i
0.8424 0.05278 0.00482 0.9 VDD 215.248,140.496 core_region_i/adv_dbg_if_i/cluster_tap_i/FE_OFC182_net22078
0.84 0.05396 0.00604 0.9 VDD 208.408,135.888 core_region_i/adv_dbg_if_i/cluster_tap_i/u_clk_inv/U1
0.8401 0.05391 0.00596 0.9 VDD 207.778,135.888 core_region_i/adv_dbg_if_i/cluster_tap_i/u_clk_mux/U2
0.8446 0.05188 0.003497 0.9 VDD 198.328,135.888 core_region_i/adv_dbg_if_i/cluster_tap_i/u_clk_mux/U1
0.8411 0.05347 0.005458 0.9 VDD 211.963,139.344 core_region_i/adv_dbg_if_i/cluster_tap_i/clk_gate_jtag_ir_reg/latch
0.8413 0.0526 0.00608 0.9 VDD 208.723,136.464 core_region_i/adv_dbg_if_i/cluster_tap_i/clk_gate_latched_jtag_ir_reg/latch
0.8418 0.05282 0.005399 0.9 VDD 214.933,139.920 core_region_i/adv_dbg_if_i/cluster_tap_i/clk_gate_idcode_reg_reg/latch
0.8419 0.05359 0.00451 0.9 VDD 209.893,142.800 core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[3]
0.842 0.05303 0.004931 0.9 VDD 211.333,141.072 core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[2]
0.8418 0.05362 0.004534 0.9 VDD 211.063,142.224 core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[1]
0.8419 0.0532 0.004889 0.9 VDD 210.523,140.496 core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[0]
0.8415 0.05346 0.005058 0.9 VDD 207.913,139.344 core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[3]
0.8421 0.05322 0.004643 0.9 VDD 208.273,140.496 core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[2]
0.8426 0.05345 0.003925 0.9 VDD 207.823,138.768 core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[0]
0.8421 0.05301 0.004927 0.9 VDD 213.313,141.072 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[31]
0.8417 0.05357 0.00476 0.9 VDD 213.223,142.800 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[30]
0.8423 0.05304 0.004689 0.9 VDD 214.483,145.104 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[28]
0.8423 0.05344 0.004295 0.9 VDD 214.483,146.256 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[27]
0.8433 0.0534 0.003277 0.9 VDD 216.823,148.560 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[25]
0.8425 0.05312 0.004358 0.9 VDD 218.623,147.984 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[24]
0.843 0.05296 0.00408 0.9 VDD 219.433,146.256 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[22]
0.8425 0.05295 0.004528 0.9 VDD 219.523,145.680 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[21]
0.8431 0.0527 0.004213 0.9 VDD 219.073,143.952 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[19]
0.8426 0.05286 0.00458 0.9 VDD 218.713,142.224 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[17]
0.8423 0.05253 0.005193 0.9 VDD 216.913,139.920 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[15]
0.8425 0.05272 0.004753 0.9 VDD 216.193,141.072 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[14]
0.842 0.05332 0.004721 0.9 VDD 216.193,142.224 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[13]
0.8426 0.05301 0.004382 0.9 VDD 216.643,143.952 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[11]
0.8424 0.05287 0.004698 0.9 VDD 216.463,145.104 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[10]
0.8425 0.05328 0.004265 0.9 VDD 216.823,146.256 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[9]
0.8429 0.05286 0.004226 0.9 VDD 212.773,146.832 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[5]
0.842 0.05346 0.004588 0.9 VDD 212.773,145.680 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[4]
0.8426 0.05309 0.004351 0.9 VDD 212.863,144.528 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[3]
0.8421 0.05317 0.004755 0.9 VDD 213.043,143.376 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[2]
0.8396 0.05411 0.006243 0.9 VDD 210.163,135.888 core_region_i/adv_dbg_if_i/cluster_tap_i/bypass_reg_reg
0.8411 0.05353 0.005345 0.9 VDD 210.163,139.344 core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg
0.843 0.05245 0.004546 0.9 VDD 219.343,145.104 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[20]
0.8411 0.05338 0.005516 0.9 VDD 213.583,139.344 core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state_reg[3]
0.842 0.05353 0.004461 0.9 VDD 215.563,147.984 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[8]
0.8431 0.05359 0.003322 0.9 VDD 214.483,148.560 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[7]
0.8423 0.05301 0.004684 0.9 VDD 213.403,141.648 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[1]
0.8415 0.05301 0.005516 0.9 VDD 213.313,139.920 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[0]
0.8424 0.05314 0.004409 0.9 VDD 214.573,143.952 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[29]
0.8429 0.05266 0.004464 0.9 VDD 216.193,147.408 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[26]
0.8434 0.0523 0.004279 0.9 VDD 219.433,147.408 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[23]
0.8428 0.05275 0.00445 0.9 VDD 218.803,143.376 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[18]
0.8429 0.05242 0.004636 0.9 VDD 218.083,141.648 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[16]
0.8419 0.05336 0.004691 0.9 VDD 215.833,142.800 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[12]
0.8421 0.05361 0.004325 0.9 VDD 212.863,147.984 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[6]
0.8417 0.05321 0.005103 0.9 VDD 208.183,139.920 core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[1]
0.8397 0.05407 0.006257 0.9 VDD 212.953,135.888 core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state_reg[1]
0.8418 0.05214 0.006097 0.9 VDD 214.663,136.464 core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state_reg[0]
0.8427 0.05325 0.004082 0.9 VDD 214.483,138.768 core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state_reg[2]
0.8453 0.0513 0.003407 0.9 VDD 212.458,137.616 core_region_i/adv_dbg_if_i/cluster_tap_i/U4
0.8444 0.05224 0.003363 0.9 VDD 213.628,137.040 core_region_i/adv_dbg_if_i/cluster_tap_i/U5
0.8425 0.05345 0.004066 0.9 VDD 212.278,138.768 core_region_i/adv_dbg_if_i/cluster_tap_i/U6
0.8452 0.05134 0.003418 0.9 VDD 212.098,137.616 core_region_i/adv_dbg_if_i/cluster_tap_i/U7
0.8452 0.05137 0.003427 0.9 VDD 211.738,137.616 core_region_i/adv_dbg_if_i/cluster_tap_i/U10
0.8439 0.05263 0.003458 0.9 VDD 207.868,137.040 core_region_i/adv_dbg_if_i/cluster_tap_i/U13
0.845 0.05154 0.003456 0.9 VDD 209.443,137.616 core_region_i/adv_dbg_if_i/cluster_tap_i/U14
0.844 0.05259 0.003458 0.9 VDD 208.858,137.040 core_region_i/adv_dbg_if_i/cluster_tap_i/U15
0.8439 0.05265 0.003455 0.9 VDD 207.328,137.040 core_region_i/adv_dbg_if_i/cluster_tap_i/U16
0.8441 0.05242 0.003432 0.9 VDD 211.513,137.040 core_region_i/adv_dbg_if_i/cluster_tap_i/U17
0.8441 0.05246 0.003442 0.9 VDD 211.018,137.040 core_region_i/adv_dbg_if_i/cluster_tap_i/U18
0.8452 0.0514 0.003435 0.9 VDD 211.378,137.616 core_region_i/adv_dbg_if_i/cluster_tap_i/U19
0.8444 0.0516 0.003954 0.9 VDD 208.498,138.192 core_region_i/adv_dbg_if_i/cluster_tap_i/U20
0.8445 0.05141 0.004049 0.9 VDD 211.288,138.192 core_region_i/adv_dbg_if_i/cluster_tap_i/U22
0.8451 0.05146 0.003447 0.9 VDD 210.568,137.616 core_region_i/adv_dbg_if_i/cluster_tap_i/U23
0.8423 0.05285 0.004851 0.9 VDD 214.708,140.496 core_region_i/adv_dbg_if_i/cluster_tap_i/U24
0.8428 0.05281 0.004432 0.9 VDD 218.938,142.800 core_region_i/adv_dbg_if_i/cluster_tap_i/U25
0.8431 0.05236 0.004555 0.9 VDD 217.768,140.496 core_region_i/adv_dbg_if_i/cluster_tap_i/U26
0.8433 0.05251 0.004223 0.9 VDD 218.938,144.528 core_region_i/adv_dbg_if_i/cluster_tap_i/U27
0.8423 0.05309 0.0046 0.9 VDD 218.398,145.680 core_region_i/adv_dbg_if_i/cluster_tap_i/U28
0.8435 0.05235 0.00411 0.9 VDD 219.028,146.832 core_region_i/adv_dbg_if_i/cluster_tap_i/U29
0.8431 0.05248 0.004394 0.9 VDD 217.858,147.408 core_region_i/adv_dbg_if_i/cluster_tap_i/U30
0.8422 0.05334 0.004422 0.9 VDD 217.228,147.984 core_region_i/adv_dbg_if_i/cluster_tap_i/U31
0.8419 0.05342 0.004691 0.9 VDD 214.708,145.680 core_region_i/adv_dbg_if_i/cluster_tap_i/U32
0.8426 0.05302 0.004408 0.9 VDD 214.708,144.528 core_region_i/adv_dbg_if_i/cluster_tap_i/U33
0.8418 0.05355 0.004684 0.9 VDD 213.448,142.224 core_region_i/adv_dbg_if_i/cluster_tap_i/U34
0.8425 0.05295 0.004595 0.9 VDD 217.138,143.376 core_region_i/adv_dbg_if_i/cluster_tap_i/U35
0.8431 0.05264 0.004284 0.9 VDD 218.083,144.528 core_region_i/adv_dbg_if_i/cluster_tap_i/U36
0.8424 0.05303 0.004538 0.9 VDD 217.813,142.800 core_region_i/adv_dbg_if_i/cluster_tap_i/U37
0.8433 0.05248 0.00419 0.9 VDD 217.903,146.832 core_region_i/adv_dbg_if_i/cluster_tap_i/U38
0.8422 0.05316 0.004599 0.9 VDD 217.093,142.800 core_region_i/adv_dbg_if_i/cluster_tap_i/U39
0.843 0.05269 0.00428 0.9 VDD 215.743,146.832 core_region_i/adv_dbg_if_i/cluster_tap_i/U40
0.8428 0.0528 0.004378 0.9 VDD 213.853,147.408 core_region_i/adv_dbg_if_i/cluster_tap_i/U41
0.8422 0.05313 0.004719 0.9 VDD 214.843,143.376 core_region_i/adv_dbg_if_i/cluster_tap_i/U42
0.8424 0.05303 0.004567 0.9 VDD 211.558,141.648 core_region_i/adv_dbg_if_i/cluster_tap_i/U43
0.8447 0.05124 0.004075 0.9 VDD 213.133,138.192 core_region_i/adv_dbg_if_i/cluster_tap_i/U44
0.8446 0.0513 0.004069 0.9 VDD 212.458,138.192 core_region_i/adv_dbg_if_i/cluster_tap_i/U45
0.8414 0.05317 0.005393 0.9 VDD 210.928,139.920 core_region_i/adv_dbg_if_i/cluster_tap_i/U46
0.8414 0.05238 0.006258 0.9 VDD 212.053,136.464 core_region_i/adv_dbg_if_i/cluster_tap_i/U47
0.8448 0.05109 0.004078 0.9 VDD 214.528,138.192 core_region_i/adv_dbg_if_i/cluster_tap_i/U48
0.8442 0.05237 0.003415 0.9 VDD 212.188,137.040 core_region_i/adv_dbg_if_i/cluster_tap_i/U49
0.8443 0.05234 0.003403 0.9 VDD 212.548,137.040 core_region_i/adv_dbg_if_i/cluster_tap_i/U50
0.8443 0.05229 0.00338 0.9 VDD 213.178,137.040 core_region_i/adv_dbg_if_i/cluster_tap_i/U51
0.8414 0.05231 0.006257 0.9 VDD 212.908,136.464 core_region_i/adv_dbg_if_i/cluster_tap_i/U52
0.8455 0.05118 0.003359 0.9 VDD 213.718,137.616 core_region_i/adv_dbg_if_i/cluster_tap_i/U54
0.8456 0.05109 0.003326 0.9 VDD 214.483,137.616 core_region_i/adv_dbg_if_i/cluster_tap_i/U55
0.8424 0.05285 0.004708 0.9 VDD 214.933,141.648 core_region_i/adv_dbg_if_i/cluster_tap_i/U56
0.8447 0.05119 0.004078 0.9 VDD 213.628,138.192 core_region_i/adv_dbg_if_i/cluster_tap_i/U58
0.8454 0.05123 0.00338 0.9 VDD 213.178,137.616 core_region_i/adv_dbg_if_i/cluster_tap_i/U59
0.8425 0.05341 0.004074 0.9 VDD 212.998,138.768 core_region_i/adv_dbg_if_i/cluster_tap_i/U60
0.8418 0.05345 0.004706 0.9 VDD 214.753,142.224 core_region_i/adv_dbg_if_i/cluster_tap_i/U61
0.8428 0.05275 0.004423 0.9 VDD 214.753,147.408 core_region_i/adv_dbg_if_i/cluster_tap_i/U62
0.8431 0.05262 0.004268 0.9 VDD 216.643,146.832 core_region_i/adv_dbg_if_i/cluster_tap_i/U63
0.8427 0.05265 0.004622 0.9 VDD 217.993,145.104 core_region_i/adv_dbg_if_i/cluster_tap_i/U64
0.8425 0.05349 0.004048 0.9 VDD 211.243,138.768 core_region_i/adv_dbg_if_i/cluster_tap_i/U65
0.8444 0.05163 0.003935 0.9 VDD 208.048,138.192 core_region_i/adv_dbg_if_i/cluster_tap_i/U66
0.8449 0.05164 0.003458 0.9 VDD 207.868,137.616 core_region_i/adv_dbg_if_i/cluster_tap_i/U67
0.845 0.05157 0.003458 0.9 VDD 208.948,137.616 core_region_i/adv_dbg_if_i/cluster_tap_i/U68
0.8445 0.05154 0.003992 0.9 VDD 209.488,138.192 core_region_i/adv_dbg_if_i/cluster_tap_i/U69
0.845 0.05151 0.003453 0.9 VDD 209.938,137.616 core_region_i/adv_dbg_if_i/cluster_tap_i/U70
0.8445 0.0515 0.004012 0.9 VDD 210.073,138.192 core_region_i/adv_dbg_if_i/cluster_tap_i/U71
0.8415 0.0532 0.005348 0.9 VDD 210.208,139.920 core_region_i/adv_dbg_if_i/cluster_tap_i/U72
0.8425 0.05351 0.004037 0.9 VDD 210.838,138.768 core_region_i/adv_dbg_if_i/cluster_tap_i/U73
0.8425 0.05352 0.004021 0.9 VDD 210.343,138.768 core_region_i/adv_dbg_if_i/cluster_tap_i/U74
0.8413 0.05245 0.006253 0.9 VDD 211.198,136.464 core_region_i/adv_dbg_if_i/cluster_tap_i/U75
0.8413 0.05249 0.006247 0.9 VDD 210.478,136.464 core_region_i/adv_dbg_if_i/cluster_tap_i/U76
0.844 0.05253 0.003454 0.9 VDD 209.848,137.040 core_region_i/adv_dbg_if_i/cluster_tap_i/U78
0.8424 0.05274 0.004819 0.9 VDD 209.398,132.432 core_region_i/adv_dbg_if_i/cluster_tap_i/U79
0.8413 0.05254 0.006198 0.9 VDD 209.758,136.464 core_region_i/adv_dbg_if_i/cluster_tap_i/U80
0.844 0.05251 0.00345 0.9 VDD 210.298,137.040 core_region_i/adv_dbg_if_i/cluster_tap_i/U81
0.8413 0.05247 0.006251 0.9 VDD 210.883,136.464 core_region_i/adv_dbg_if_i/cluster_tap_i/U82
0.8425 0.05316 0.004347 0.9 VDD 212.818,143.952 core_region_i/adv_dbg_if_i/cluster_tap_i/U83
0.8423 0.05308 0.004583 0.9 VDD 212.728,145.104 core_region_i/adv_dbg_if_i/cluster_tap_i/U84
0.8423 0.05346 0.004228 0.9 VDD 212.818,146.256 core_region_i/adv_dbg_if_i/cluster_tap_i/U85
0.8428 0.05285 0.004328 0.9 VDD 212.908,147.408 core_region_i/adv_dbg_if_i/cluster_tap_i/U86
0.842 0.05328 0.004679 0.9 VDD 216.868,145.680 core_region_i/adv_dbg_if_i/cluster_tap_i/U87
0.8428 0.05285 0.004383 0.9 VDD 216.598,144.528 core_region_i/adv_dbg_if_i/cluster_tap_i/U88
0.8423 0.05302 0.004636 0.9 VDD 216.598,143.376 core_region_i/adv_dbg_if_i/cluster_tap_i/U89
0.8425 0.05273 0.00472 0.9 VDD 216.058,141.648 core_region_i/adv_dbg_if_i/cluster_tap_i/U90
0.8426 0.05262 0.004736 0.9 VDD 216.328,140.496 core_region_i/adv_dbg_if_i/cluster_tap_i/U91
0.8422 0.05295 0.004804 0.9 VDD 209.713,141.072 core_region_i/adv_dbg_if_i/cluster_tap_i/U92
0.842 0.05321 0.004771 0.9 VDD 209.398,140.496 core_region_i/adv_dbg_if_i/cluster_tap_i/U93
0.8423 0.05293 0.004771 0.9 VDD 209.398,141.072 core_region_i/adv_dbg_if_i/cluster_tap_i/U94
0.8425 0.05351 0.003993 0.9 VDD 209.533,138.768 core_region_i/adv_dbg_if_i/cluster_tap_i/U95
0.8426 0.05296 0.004402 0.9 VDD 209.938,141.648 core_region_i/adv_dbg_if_i/cluster_tap_i/U96
0.8415 0.05321 0.00529 0.9 VDD 209.713,139.920 core_region_i/adv_dbg_if_i/cluster_tap_i/U97
0.842 0.05306 0.004929 0.9 VDD 212.593,140.496 core_region_i/adv_dbg_if_i/cluster_tap_i/U98
0.8422 0.05297 0.004847 0.9 VDD 210.118,141.072 core_region_i/adv_dbg_if_i/cluster_tap_i/U99
0.842 0.05309 0.004931 0.9 VDD 212.098,140.496 core_region_i/adv_dbg_if_i/cluster_tap_i/U100
0.8414 0.05235 0.00626 0.9 VDD 212.458,136.464 core_region_i/adv_dbg_if_i/cluster_tap_i/U101
0.8445 0.0514 0.004116 0.9 VDD 189.688,130.704 core_region_i/adv_dbg_if_i/dbg_module_i/FE_OFC1010_FE_OFN144_trstn_i
0.841 0.05371 0.005316 0.9 VDD 207.103,131.280 core_region_i/adv_dbg_if_i/dbg_module_i/FE_OFC184_net21895
0.8454 0.0505 0.004144 0.9 VDD 202.738,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/FE_OFC138_trstn_i
0.8441 0.05109 0.004804 0.9 VDD 206.788,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/FE_OFC137_trstn_i
0.8483 0.04733 0.004417 0.9 VDD 198.148,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/FE_DBTC38_input_shift_reg_57
0.8473 0.04861 0.004053 0.9 VDD 198.598,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/FE_DBTC25_module_id_in_0
0.8467 0.04951 0.003783 0.9 VDD 199.138,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/FE_DBTC14_n7
0.8393 0.05275 0.007943 0.9 VDD 184.468,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_OFC188_n380
0.8437 0.05023 0.006093 0.9 VDD 188.068,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_OFC187_net22022
0.8439 0.05124 0.00485 0.9 VDD 185.998,128.400 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_OFC186_net22002
0.8429 0.05317 0.003972 0.9 VDD 172.228,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_OFC185_net21996
0.8408 0.05079 0.008386 0.9 VDD 174.838,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_OFC142_trstn_i
0.8409 0.05337 0.005743 0.9 VDD 169.798,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_OFC141_trstn_i
0.8383 0.05362 0.008051 0.9 VDD 182.263,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_OFC140_trstn_i
0.8476 0.04821 0.004237 0.9 VDD 197.248,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_DBTC39_input_shift_reg_63
0.8409 0.05008 0.008992 0.9 VDD 182.488,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_DBTC37_input_shift_reg_56
0.8409 0.05016 0.008988 0.9 VDD 181.948,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_DBTC36_input_shift_reg_55
0.8428 0.0502 0.006965 0.9 VDD 181.678,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_DBTC35_input_shift_reg_54
0.8428 0.05026 0.006982 0.9 VDD 181.228,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_DBTC34_input_shift_reg_53
0.8433 0.04982 0.006848 0.9 VDD 184.108,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_DBTC33_input_shift_reg_52
0.8406 0.05041 0.008958 0.9 VDD 180.058,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_DBTC32_input_shift_reg_51
0.8387 0.05249 0.00881 0.9 VDD 177.988,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_DBTC31_input_shift_reg_50
0.8425 0.05048 0.007033 0.9 VDD 179.518,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_DBTC30_input_shift_reg_49
0.844 0.05031 0.005702 0.9 VDD 190.228,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_DBTC29_module_id_in_4
0.8443 0.04956 0.006192 0.9 VDD 190.408,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_DBTC28_module_id_in_3
0.8446 0.04936 0.006054 0.9 VDD 191.038,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_DBTC27_module_id_in_2
0.844 0.04981 0.00624 0.9 VDD 189.688,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_DBTC26_module_id_in_1
0.8417 0.05189 0.00645 0.9 VDD 179.518,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_DBTC24_address_counter_1
0.8421 0.05451 0.003344 0.9 VDD 184.873,146.256 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/FE_RC_13_0
0.8436 0.04755 0.008874 0.9 VDD 159.853,106.512 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/CTS_cdb_buf_00275
0.8461 0.04685 0.007073 0.9 VDD 160.663,108.240 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/CTS_cdb_buf_00276
0.84 0.05258 0.007373 0.9 VDD 176.728,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/FE_OFC190_net22045
0.8445 0.05117 0.004297 0.9 VDD 186.538,128.976 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/FE_OFC189_net22039
0.8445 0.05119 0.004295 0.9 VDD 187.123,129.552 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_gate_wr_reg_reg/latch
0.8449 0.05082 0.004281 0.9 VDD 187.393,127.248 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_gate_data_in_reg_reg/latch
0.8452 0.04777 0.007062 0.9 VDD 171.733,108.240 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_gate_data_out_reg_reg/latch
0.8377 0.05666 0.00568 0.9 VDD 185.683,150.864 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/axi_fsm_state_reg[0]
0.8398 0.0541 0.006055 0.9 VDD 189.013,137.040 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/rdy_sync_reg
0.839 0.05435 0.006629 0.9 VDD 189.103,133.008 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/rdy_sync_tff1_reg
0.8408 0.0525 0.00667 0.9 VDD 188.833,132.432 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/rdy_sync_tff2_reg
0.8443 0.05153 0.004145 0.9 VDD 188.563,130.704 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/rdy_sync_tff2q_reg
0.8403 0.05292 0.006801 0.9 VDD 186.403,132.432 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/wr_reg_reg
0.8372 0.0566 0.006229 0.9 VDD 185.953,150.288 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/axi_fsm_state_reg[1]
0.8415 0.05192 0.00661 0.9 VDD 168.853,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/sel_reg_reg[3]
0.8439 0.0496 0.006457 0.9 VDD 169.123,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/sel_reg_reg[2]
0.8423 0.05077 0.006964 0.9 VDD 172.363,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/sel_reg_reg[1]
0.8424 0.05076 0.006798 0.9 VDD 172.723,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/sel_reg_reg[0]
0.8469 0.04705 0.006072 0.9 VDD 166.783,106.512 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[24]
0.8461 0.04679 0.007132 0.9 VDD 163.003,107.088 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[25]
0.8463 0.04768 0.006004 0.9 VDD 165.883,107.664 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[26]
0.8464 0.04768 0.005895 0.9 VDD 165.883,108.240 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[27]
0.8455 0.04708 0.007455 0.9 VDD 162.553,107.664 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[28]
0.8465 0.04708 0.006439 0.9 VDD 162.553,108.240 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[29]
0.8459 0.04718 0.006954 0.9 VDD 161.743,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[30]
0.8454 0.04733 0.007315 0.9 VDD 160.843,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[31]
0.8469 0.04704 0.006109 0.9 VDD 166.333,107.088 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[23]
0.8465 0.04692 0.00658 0.9 VDD 169.213,107.088 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[22]
0.8454 0.0479 0.006651 0.9 VDD 170.113,107.664 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[21]
0.8457 0.04786 0.006452 0.9 VDD 168.223,107.664 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[20]
0.8452 0.0479 0.006861 0.9 VDD 170.113,108.240 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[19]
0.8458 0.04794 0.006307 0.9 VDD 169.213,105.936 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[18]
0.8464 0.04738 0.00619 0.9 VDD 165.883,104.784 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[17]
0.8458 0.0476 0.006555 0.9 VDD 166.693,105.360 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[16]
0.8459 0.04625 0.007856 0.9 VDD 161.653,105.936 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[15]
0.847 0.04672 0.00625 0.9 VDD 163.813,104.784 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[14]
0.8465 0.04653 0.006937 0.9 VDD 162.463,105.360 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[13]
0.8453 0.04647 0.008181 0.9 VDD 161.113,106.512 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[12]
0.842 0.04822 0.009745 0.9 VDD 158.953,107.088 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[11]
0.8423 0.04784 0.009846 0.9 VDD 158.773,107.664 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[10]
0.8444 0.04793 0.007648 0.9 VDD 158.593,108.240 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[9]
0.8451 0.04647 0.008416 0.9 VDD 161.113,107.088 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[8]
0.8435 0.0484 0.008097 0.9 VDD 158.593,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[7]
0.8454 0.04741 0.007217 0.9 VDD 160.213,108.816 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[6]
0.8437 0.04821 0.008124 0.9 VDD 158.503,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[5]
0.8438 0.04839 0.007764 0.9 VDD 158.053,108.816 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[4]
0.8466 0.04692 0.006446 0.9 VDD 163.813,105.936 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[3]
0.8463 0.04762 0.006072 0.9 VDD 166.783,105.936 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[2]
0.8467 0.04688 0.006446 0.9 VDD 163.813,106.512 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[1]
0.8468 0.04697 0.006277 0.9 VDD 168.673,106.512 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[0]
0.8458 0.05173 0.002496 0.9 VDD 167.503,130.704 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[31]
0.8458 0.05182 0.002403 0.9 VDD 165.883,129.552 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[30]
0.8459 0.05182 0.002282 0.9 VDD 165.883,130.128 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[29]
0.8455 0.05186 0.002679 0.9 VDD 167.773,129.552 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[28]
0.8455 0.05133 0.00315 0.9 VDD 167.503,128.400 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[27]
0.846 0.05108 0.002914 0.9 VDD 166.423,127.824 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[26]
0.8445 0.05226 0.00327 0.9 VDD 167.053,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[25]
0.8419 0.053 0.00512 0.9 VDD 168.313,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[24]
0.8443 0.05189 0.003832 0.9 VDD 165.883,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[23]
0.8453 0.05134 0.003386 0.9 VDD 168.943,127.824 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[22]
0.8424 0.05257 0.005077 0.9 VDD 168.223,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[21]
0.8401 0.05322 0.00669 0.9 VDD 172.813,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[20]
0.8448 0.05138 0.003774 0.9 VDD 169.753,127.248 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[19]
0.8433 0.05292 0.003798 0.9 VDD 169.933,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[18]
0.841 0.05301 0.006035 0.9 VDD 170.563,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[17]
0.8439 0.05218 0.003885 0.9 VDD 165.973,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[16]
0.8464 0.05123 0.002403 0.9 VDD 165.883,128.976 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[15]
0.846 0.05147 0.002512 0.9 VDD 163.183,129.552 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[14]
0.8462 0.05095 0.002856 0.9 VDD 163.453,128.400 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[13]
0.8459 0.05146 0.00268 0.9 VDD 163.093,130.128 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[12]
0.8447 0.05162 0.003661 0.9 VDD 160.393,131.280 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[11]
0.8465 0.05041 0.003124 0.9 VDD 162.193,127.824 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[10]
0.8459 0.05112 0.002956 0.9 VDD 160.573,129.552 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[9]
0.8451 0.05159 0.003274 0.9 VDD 160.483,130.704 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[8]
0.846 0.05066 0.003378 0.9 VDD 160.573,128.400 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[7]
0.8458 0.05154 0.00268 0.9 VDD 163.093,130.704 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[6]
0.845 0.05208 0.002943 0.9 VDD 162.823,131.856 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[5]
0.8445 0.05195 0.00354 0.9 VDD 162.013,132.432 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[4]
0.844 0.05245 0.003568 0.9 VDD 161.923,133.008 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[3]
0.8444 0.05245 0.00318 0.9 VDD 161.923,133.584 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[2]
0.8374 0.0553 0.007353 0.9 VDD 186.583,133.584 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/str_sync_reg
0.8366 0.0561 0.007285 0.9 VDD 187.753,144.528 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/str_sync_wbff1_reg
0.838 0.05622 0.005749 0.9 VDD 187.753,148.560 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/str_sync_wbff2_reg
0.8381 0.05586 0.006023 0.9 VDD 187.663,149.712 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/str_sync_wbff2q_reg
0.8417 0.05027 0.008073 0.9 VDD 155.983,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[31]
0.8398 0.05127 0.008906 0.9 VDD 152.473,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[30]
0.8409 0.05139 0.007662 0.9 VDD 152.473,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[29]
0.839 0.05183 0.009172 0.9 VDD 150.403,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[28]
0.8411 0.05108 0.007781 0.9 VDD 150.763,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[27]
0.8397 0.05139 0.008906 0.9 VDD 152.473,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[26]
0.8412 0.05074 0.008103 0.9 VDD 152.113,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[25]
0.8408 0.05103 0.008159 0.9 VDD 151.033,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[24]
0.8399 0.05127 0.008861 0.9 VDD 152.473,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[23]
0.8404 0.05219 0.007432 0.9 VDD 150.403,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[22]
0.8391 0.05302 0.007933 0.9 VDD 150.673,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[21]
0.838 0.05304 0.008927 0.9 VDD 150.583,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[20]
0.841 0.05161 0.007422 0.9 VDD 150.763,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[19]
0.8387 0.05245 0.008861 0.9 VDD 152.473,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[18]
0.8407 0.05143 0.00785 0.9 VDD 151.663,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[17]
0.8392 0.05166 0.009172 0.9 VDD 150.403,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[16]
0.8439 0.04875 0.007323 0.9 VDD 173.173,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[15]
0.8422 0.05079 0.007001 0.9 VDD 174.343,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[14]
0.8447 0.04897 0.006278 0.9 VDD 174.343,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[13]
0.8424 0.05061 0.007026 0.9 VDD 174.703,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[12]
0.8423 0.05062 0.00704 0.9 VDD 174.613,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[11]
0.8432 0.04976 0.007041 0.9 VDD 172.723,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[10]
0.8437 0.04916 0.00712 0.9 VDD 172.543,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[9]
0.8431 0.04976 0.007147 0.9 VDD 172.813,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[8]
0.8443 0.04854 0.007169 0.9 VDD 175.063,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[7]
0.8439 0.0488 0.007253 0.9 VDD 175.423,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[6]
0.8436 0.04941 0.007043 0.9 VDD 174.433,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[5]
0.8431 0.04961 0.007256 0.9 VDD 175.063,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[4]
0.8445 0.04926 0.006229 0.9 VDD 175.423,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[3]
0.8442 0.04877 0.00706 0.9 VDD 172.903,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[2]
0.8432 0.04963 0.007169 0.9 VDD 174.883,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[1]
0.844 0.04848 0.0075 0.9 VDD 175.423,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[0]
0.84 0.05462 0.005417 0.9 VDD 187.123,136.464 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/err_reg_reg
0.8447 0.05103 0.004248 0.9 VDD 189.103,129.552 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/rdy_o_reg
0.8447 0.051 0.004281 0.9 VDD 187.753,128.976 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U6
0.8444 0.05154 0.004046 0.9 VDD 187.258,130.704 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U7
0.8431 0.05253 0.004338 0.9 VDD 185.638,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U8
0.8396 0.05255 0.007852 0.9 VDD 185.548,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U9
0.842 0.0507 0.007329 0.9 VDD 176.143,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U10
0.8388 0.0526 0.008617 0.9 VDD 176.458,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U12
0.8388 0.05263 0.008544 0.9 VDD 175.918,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U13
0.8426 0.05069 0.00671 0.9 VDD 172.228,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U14
0.8439 0.04925 0.006837 0.9 VDD 170.743,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U16
0.8439 0.04924 0.006909 0.9 VDD 171.193,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U18
0.8419 0.0507 0.00736 0.9 VDD 176.548,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U19
0.8407 0.05074 0.008544 0.9 VDD 175.918,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U20
0.8432 0.04991 0.006877 0.9 VDD 183.568,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U23
0.8435 0.05038 0.006162 0.9 VDD 169.393,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U25
0.8405 0.05227 0.007277 0.9 VDD 170.743,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U28
0.8431 0.05065 0.006217 0.9 VDD 169.663,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U31
0.8431 0.05051 0.006397 0.9 VDD 170.563,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U34
0.8425 0.05045 0.007025 0.9 VDD 170.023,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U37
0.8429 0.0507 0.006397 0.9 VDD 170.563,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U39
0.844 0.04925 0.006769 0.9 VDD 170.383,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U40
0.8429 0.05036 0.006739 0.9 VDD 169.213,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U43
0.8428 0.05073 0.006518 0.9 VDD 171.193,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U45
0.8408 0.05077 0.008466 0.9 VDD 175.378,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U46
0.8442 0.04892 0.006864 0.9 VDD 177.043,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U48
0.8437 0.04961 0.006715 0.9 VDD 170.563,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U49
0.8423 0.05068 0.007063 0.9 VDD 177.133,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U50
0.8428 0.05032 0.006921 0.9 VDD 176.323,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U51
0.8422 0.05072 0.007055 0.9 VDD 176.323,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U52
0.8441 0.04924 0.00663 0.9 VDD 169.753,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U53
0.8426 0.0503 0.007057 0.9 VDD 176.413,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U54
0.843 0.05015 0.006849 0.9 VDD 177.223,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U55
0.8445 0.04871 0.006778 0.9 VDD 178.033,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U56
0.8425 0.05072 0.006781 0.9 VDD 171.013,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U57
0.8444 0.0496 0.00603 0.9 VDD 169.573,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U58
0.844 0.04909 0.006928 0.9 VDD 176.233,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U59
0.8407 0.05071 0.008629 0.9 VDD 176.548,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U60
0.8428 0.05016 0.007063 0.9 VDD 177.178,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U61
0.8429 0.05008 0.007062 0.9 VDD 177.538,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U62
0.8407 0.05028 0.008977 0.9 VDD 181.093,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U63
0.8437 0.04968 0.006646 0.9 VDD 179.428,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U64
0.843 0.0501 0.006936 0.9 VDD 182.353,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U65
0.8423 0.05062 0.007057 0.9 VDD 178.078,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U66
0.844 0.04909 0.006948 0.9 VDD 182.083,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U67
0.8434 0.04988 0.006733 0.9 VDD 178.528,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U68
0.8437 0.04929 0.006984 0.9 VDD 181.183,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U69
0.843 0.04999 0.007058 0.9 VDD 177.988,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U70
0.8444 0.04873 0.00687 0.9 VDD 183.703,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U71
0.8431 0.04986 0.007049 0.9 VDD 178.618,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U72
0.8426 0.05037 0.007009 0.9 VDD 180.373,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U73
0.8424 0.05053 0.007042 0.9 VDD 179.068,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U74
0.8407 0.05036 0.008966 0.9 VDD 180.463,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U75
0.8432 0.04974 0.00704 0.9 VDD 179.158,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U76
0.8431 0.05002 0.00691 0.9 VDD 182.893,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U77
0.8435 0.04978 0.00669 0.9 VDD 178.978,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U78
0.8447 0.05105 0.004288 0.9 VDD 187.438,128.976 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U79
0.8444 0.05154 0.004067 0.9 VDD 187.528,130.704 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U80
0.8449 0.05097 0.004121 0.9 VDD 189.508,130.128 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U81
0.8448 0.05107 0.004141 0.9 VDD 188.698,130.128 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U82
0.8386 0.05407 0.007315 0.9 VDD 186.718,134.160 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U83
0.8448 0.04923 0.00599 0.9 VDD 169.213,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U84
0.8422 0.05445 0.003341 0.9 VDD 185.278,146.256 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U85
0.8374 0.05657 0.005996 0.9 VDD 185.818,148.560 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U86
0.838 0.05665 0.005362 0.9 VDD 185.368,147.984 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U87
0.8403 0.05433 0.005356 0.9 VDD 185.458,147.408 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U88
0.8423 0.05438 0.003343 0.9 VDD 185.098,146.832 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U89
0.8388 0.05559 0.005632 0.9 VDD 180.778,136.464 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U90
0.8396 0.05462 0.005784 0.9 VDD 184.108,145.680 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U91
0.843 0.0526 0.004412 0.9 VDD 188.968,135.312 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U92
0.8423 0.05257 0.005081 0.9 VDD 189.103,135.888 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U93
0.8397 0.05454 0.00574 0.9 VDD 184.648,145.680 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U95
0.8399 0.05445 0.005686 0.9 VDD 185.278,145.680 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U96
0.8389 0.0547 0.006447 0.9 VDD 186.673,137.040 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U97
0.8424 0.04989 0.007711 0.9 VDD 155.083,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U100
0.8426 0.04973 0.007625 0.9 VDD 155.578,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U102
0.8422 0.0501 0.007674 0.9 VDD 155.308,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U103
0.841 0.05014 0.008906 0.9 VDD 151.393,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U105
0.8393 0.05092 0.00977 0.9 VDD 150.538,105.360 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U106
0.8462 0.04653 0.007312 0.9 VDD 146.848,102.480 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U107
0.8383 0.05107 0.01062 0.9 VDD 152.653,106.512 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U108
0.8406 0.04908 0.01029 0.9 VDD 143.968,103.632 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U109
0.8387 0.0498 0.01145 0.9 VDD 153.103,107.664 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U110
0.8462 0.0465 0.007277 0.9 VDD 146.398,102.480 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U111
0.8385 0.05001 0.01153 0.9 VDD 152.293,107.664 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U112
0.8464 0.04642 0.007182 0.9 VDD 145.498,102.480 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U113
0.8374 0.05107 0.0115 0.9 VDD 152.653,107.088 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U114
0.8463 0.04645 0.007231 0.9 VDD 145.858,102.480 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U115
0.8386 0.04992 0.0115 0.9 VDD 152.653,107.664 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U116
0.8464 0.0464 0.007157 0.9 VDD 145.318,102.480 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U117
0.8385 0.05092 0.01054 0.9 VDD 153.193,106.512 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U118
0.8454 0.04644 0.008156 0.9 VDD 145.588,101.328 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U119
0.8406 0.0494 0.01004 0.9 VDD 151.483,104.208 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U120
0.8439 0.04907 0.007003 0.9 VDD 144.238,103.056 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U121
0.8376 0.0515 0.01086 0.9 VDD 151.033,106.512 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U122
0.8457 0.04635 0.007975 0.9 VDD 144.778,101.904 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U123
0.8407 0.04928 0.009997 0.9 VDD 152.023,104.208 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U124
0.8439 0.04906 0.007042 0.9 VDD 144.508,103.056 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U125
0.8405 0.04967 0.009776 0.9 VDD 150.178,104.784 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U126
0.8458 0.04632 0.007914 0.9 VDD 144.508,101.904 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U127
0.8458 0.04658 0.007634 0.9 VDD 151.708,102.480 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U128
0.8447 0.04659 0.008751 0.9 VDD 148.828,101.904 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U129
0.8413 0.04851 0.0102 0.9 VDD 149.458,103.632 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U130
0.8463 0.04648 0.007256 0.9 VDD 146.128,102.480 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U131
0.8376 0.05094 0.01145 0.9 VDD 153.103,107.088 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U132
0.8462 0.04651 0.007291 0.9 VDD 146.578,102.480 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U133
0.8393 0.0501 0.01058 0.9 VDD 152.923,105.936 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U134
0.8459 0.04628 0.00783 0.9 VDD 144.148,101.904 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U135
0.8368 0.05152 0.01165 0.9 VDD 150.943,107.088 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U136
0.8456 0.04637 0.008036 0.9 VDD 145.048,101.904 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U137
0.8395 0.05079 0.009757 0.9 VDD 150.943,105.360 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U138
0.8456 0.0464 0.008016 0.9 VDD 144.958,101.328 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U139
0.842 0.04805 0.009965 0.9 VDD 152.383,103.632 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U140
0.8467 0.04629 0.007003 0.9 VDD 144.238,102.480 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U141
0.839 0.05122 0.009786 0.9 VDD 149.548,105.360 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U142
0.8455 0.04642 0.008097 0.9 VDD 145.318,101.328 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U143
0.8458 0.04662 0.007563 0.9 VDD 150.538,102.480 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U144
0.8453 0.04647 0.008256 0.9 VDD 146.038,101.328 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U145
0.8416 0.04833 0.01011 0.9 VDD 150.628,103.632 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U146
0.8453 0.04638 0.0083 0.9 VDD 144.778,100.752 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U147
0.8418 0.04817 0.01003 0.9 VDD 151.663,103.632 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U148
0.8465 0.04637 0.007119 0.9 VDD 145.048,102.480 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U149
0.8408 0.04948 0.009751 0.9 VDD 151.123,104.784 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U150
0.8453 0.0464 0.008337 0.9 VDD 145.048,100.752 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U151
0.8441 0.04829 0.007585 0.9 VDD 150.898,103.056 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U152
0.8466 0.04634 0.007068 0.9 VDD 144.688,102.480 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U153
0.84 0.04981 0.0102 0.9 VDD 149.548,104.208 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U154
0.8407 0.0501 0.00915 0.9 VDD 152.158,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U155
0.8403 0.04991 0.009794 0.9 VDD 149.053,104.784 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U156
0.8402 0.05003 0.009802 0.9 VDD 148.468,104.784 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U157
0.8373 0.05118 0.01153 0.9 VDD 152.248,107.088 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U158
0.8439 0.04871 0.007405 0.9 VDD 148.153,103.056 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U159
0.8438 0.04878 0.007371 0.9 VDD 147.658,103.056 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U160
0.8399 0.05036 0.009711 0.9 VDD 152.158,105.360 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U161
0.8411 0.04864 0.01027 0.9 VDD 148.603,103.632 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U162
0.8395 0.05014 0.01032 0.9 VDD 147.928,104.208 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U163
0.8379 0.05134 0.01077 0.9 VDD 151.618,106.512 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U164
0.846 0.04659 0.007448 0.9 VDD 148.783,102.480 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U165
0.8439 0.04861 0.007451 0.9 VDD 148.828,103.056 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U166
0.8409 0.04935 0.009729 0.9 VDD 151.708,104.784 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U167
0.846 0.04656 0.007393 0.9 VDD 147.973,102.480 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U168
0.8438 0.04885 0.007339 0.9 VDD 147.208,103.056 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U169
0.8397 0.05058 0.009736 0.9 VDD 151.528,105.360 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U170
0.8448 0.04656 0.008609 0.9 VDD 147.973,101.904 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U171
0.8461 0.04654 0.007352 0.9 VDD 147.388,102.480 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U172
0.8389 0.0504 0.01071 0.9 VDD 152.068,105.936 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U173
0.844 0.04846 0.007514 0.9 VDD 149.773,103.056 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U174
0.8459 0.04661 0.007499 0.9 VDD 149.548,102.480 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U175
0.8381 0.05122 0.01071 0.9 VDD 152.068,106.512 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U176
0.8387 0.0515 0.009801 0.9 VDD 148.513,105.360 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U177
0.8374 0.05152 0.01112 0.9 VDD 148.468,105.936 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U178
0.8371 0.05132 0.01158 0.9 VDD 151.708,107.088 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U179
0.8373 0.05663 0.006035 0.9 VDD 185.503,148.560 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U180
0.8379 0.05673 0.005394 0.9 VDD 184.873,147.984 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U182
0.8402 0.05441 0.005394 0.9 VDD 184.873,147.408 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U183
0.8381 0.05605 0.00587 0.9 VDD 186.808,149.136 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U184
0.8376 0.05621 0.006213 0.9 VDD 186.088,149.712 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U185
0.8371 0.05665 0.006263 0.9 VDD 184.018,149.712 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U186
0.8376 0.0569 0.005455 0.9 VDD 183.838,147.984 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U187
0.8371 0.05677 0.006139 0.9 VDD 184.648,148.560 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U188
0.8377 0.05684 0.005432 0.9 VDD 184.243,147.984 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U189
0.842 0.05462 0.003348 0.9 VDD 184.108,146.256 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U190
0.8422 0.05447 0.003347 0.9 VDD 184.378,146.832 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U191
0.8421 0.05452 0.003349 0.9 VDD 183.973,146.832 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U192
0.84 0.05451 0.005442 0.9 VDD 184.063,147.408 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U193
0.8372 0.05658 0.006257 0.9 VDD 184.378,149.712 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U194
0.8373 0.05654 0.00615 0.9 VDD 184.558,149.136 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U195
0.8374 0.05636 0.00624 0.9 VDD 185.368,149.712 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U196
0.8377 0.05628 0.006007 0.9 VDD 185.728,149.136 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U197
0.8375 0.05642 0.006085 0.9 VDD 185.098,149.136 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U198
0.8407 0.05229 0.007043 0.9 VDD 187.168,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/FE_OFC191_net21950
0.8418 0.05112 0.007057 0.9 VDD 187.033,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/clk_gate_crc_reg/latch
0.8405 0.05058 0.008877 0.9 VDD 178.573,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[17]
0.8406 0.05189 0.00748 0.9 VDD 179.563,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[10]
0.8395 0.05269 0.007825 0.9 VDD 185.863,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[0]
0.8437 0.04921 0.00708 0.9 VDD 188.833,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[29]
0.8403 0.05217 0.007563 0.9 VDD 180.733,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[14]
0.8422 0.05119 0.006607 0.9 VDD 177.583,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[13]
0.8405 0.05199 0.007464 0.9 VDD 180.643,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[8]
0.8416 0.05193 0.006478 0.9 VDD 180.103,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[4]
0.8387 0.05392 0.007369 0.9 VDD 180.373,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[3]
0.84 0.05115 0.008829 0.9 VDD 185.503,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[15]
0.8416 0.05206 0.006341 0.9 VDD 177.583,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[11]
0.841 0.05167 0.007362 0.9 VDD 183.343,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[2]
0.8423 0.05136 0.006359 0.9 VDD 185.683,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[1]
0.8427 0.04987 0.007408 0.9 VDD 185.593,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[26]
0.8417 0.05084 0.007432 0.9 VDD 181.363,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[23]
0.8422 0.05032 0.007471 0.9 VDD 182.713,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[19]
0.8422 0.0507 0.007094 0.9 VDD 177.223,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[18]
0.8403 0.05226 0.007428 0.9 VDD 177.943,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[12]
0.8389 0.05309 0.008051 0.9 VDD 182.263,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[7]
0.8422 0.0513 0.006472 0.9 VDD 183.523,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[5]
0.8387 0.05234 0.008946 0.9 VDD 179.563,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[16]
0.8437 0.04926 0.007052 0.9 VDD 188.653,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[28]
0.8393 0.05171 0.008992 0.9 VDD 183.163,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[21]
0.8412 0.04982 0.008949 0.9 VDD 184.153,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[20]
0.8414 0.0519 0.006715 0.9 VDD 181.273,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[9]
0.8421 0.05083 0.007074 0.9 VDD 185.773,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[31]
0.8422 0.05082 0.006971 0.9 VDD 186.493,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[30]
0.8424 0.05098 0.006577 0.9 VDD 185.863,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[24]
0.8419 0.05049 0.007561 0.9 VDD 181.093,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[22]
0.842 0.05079 0.007255 0.9 VDD 186.763,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[27]
0.8427 0.05001 0.007332 0.9 VDD 186.673,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[25]
0.839 0.0536 0.007395 0.9 VDD 182.353,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[6]
0.8428 0.05085 0.006377 0.9 VDD 191.083,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U4
0.8418 0.05107 0.007106 0.9 VDD 185.458,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U5
0.8425 0.05102 0.006476 0.9 VDD 190.678,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U7
0.8422 0.05122 0.006584 0.9 VDD 190.228,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U8
0.8427 0.05049 0.006775 0.9 VDD 187.528,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U9
0.8429 0.05036 0.006766 0.9 VDD 187.573,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U10
0.8437 0.04987 0.006451 0.9 VDD 187.348,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U11
0.8433 0.05035 0.006396 0.9 VDD 187.978,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U12
0.8427 0.04998 0.007366 0.9 VDD 184.918,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U13
0.8423 0.05029 0.007423 0.9 VDD 185.008,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U14
0.8417 0.05117 0.007154 0.9 VDD 177.898,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U15
0.8417 0.05112 0.007201 0.9 VDD 178.438,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U16
0.8427 0.05064 0.00668 0.9 VDD 182.758,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U17
0.841 0.05167 0.007342 0.9 VDD 182.488,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U18
0.8418 0.05177 0.006479 0.9 VDD 180.418,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U19
0.8417 0.05182 0.006476 0.9 VDD 180.058,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U20
0.8408 0.05184 0.007382 0.9 VDD 181.228,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U21
0.8408 0.05187 0.007377 0.9 VDD 180.868,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U22
0.8425 0.05008 0.007401 0.9 VDD 184.288,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U23
0.8411 0.05146 0.007406 0.9 VDD 184.198,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U24
0.8405 0.05208 0.007376 0.9 VDD 177.268,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U25
0.8405 0.05203 0.00743 0.9 VDD 177.988,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U26
0.8417 0.05181 0.00648 0.9 VDD 181.678,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U27
0.8418 0.05172 0.006476 0.9 VDD 182.758,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U28
0.842 0.05157 0.006443 0.9 VDD 184.108,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U29
0.8413 0.05149 0.007251 0.9 VDD 184.738,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U30
0.8431 0.04967 0.007264 0.9 VDD 186.628,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U31
0.8429 0.04978 0.007297 0.9 VDD 186.088,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U32
0.8419 0.05144 0.006657 0.9 VDD 183.658,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U33
0.8428 0.05057 0.006669 0.9 VDD 183.208,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U34
0.8425 0.05009 0.007442 0.9 VDD 184.198,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U35
0.8424 0.05017 0.007434 0.9 VDD 183.658,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U36
0.8421 0.0506 0.007262 0.9 VDD 179.158,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U37
0.8421 0.05062 0.007231 0.9 VDD 178.798,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U38
0.8419 0.05069 0.007419 0.9 VDD 177.538,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U39
0.8419 0.05065 0.007456 0.9 VDD 178.258,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U40
0.8411 0.0523 0.006575 0.9 VDD 177.178,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U41
0.8411 0.05222 0.006633 0.9 VDD 178.348,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U42
0.8408 0.05173 0.007461 0.9 VDD 180.688,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U43
0.8408 0.05178 0.007391 0.9 VDD 181.948,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U44
0.8412 0.05154 0.007296 0.9 VDD 183.118,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U45
0.8413 0.05142 0.007323 0.9 VDD 182.758,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U46
0.8419 0.0506 0.007499 0.9 VDD 179.158,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U47
0.8419 0.05062 0.007483 0.9 VDD 178.798,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U48
0.8432 0.04968 0.007149 0.9 VDD 188.248,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U49
0.8438 0.04977 0.006412 0.9 VDD 187.798,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U50
0.8422 0.05032 0.007485 0.9 VDD 182.668,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U51
0.8407 0.05184 0.007493 0.9 VDD 182.488,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U52
0.8423 0.05024 0.007457 0.9 VDD 183.208,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U53
0.841 0.05159 0.007434 0.9 VDD 183.658,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U54
0.8418 0.05154 0.006671 0.9 VDD 183.118,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U55
0.8417 0.05165 0.006685 0.9 VDD 182.578,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U56
0.8434 0.05039 0.006179 0.9 VDD 187.438,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U58
0.8427 0.05049 0.00686 0.9 VDD 187.078,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U59
0.8433 0.05011 0.006558 0.9 VDD 186.088,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U60
0.8435 0.04998 0.006497 0.9 VDD 186.808,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U61
0.8421 0.05046 0.007433 0.9 VDD 181.408,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U62
0.8421 0.0505 0.007402 0.9 VDD 180.958,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U63
0.8431 0.04958 0.007285 0.9 VDD 187.078,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U64
0.8432 0.04956 0.007212 0.9 VDD 187.168,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U65
0.842 0.05053 0.007456 0.9 VDD 183.478,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U66
0.8424 0.05021 0.007412 0.9 VDD 185.458,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U67
0.8416 0.05197 0.006401 0.9 VDD 178.618,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U68
0.8416 0.05194 0.006421 0.9 VDD 178.978,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U69
0.8386 0.05336 0.008003 0.9 VDD 183.298,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U70
0.8394 0.05329 0.007344 0.9 VDD 183.568,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U71
0.8416 0.05127 0.00713 0.9 VDD 186.178,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U72
0.8415 0.05135 0.007168 0.9 VDD 185.728,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U73
0.8435 0.05223 0.004298 0.9 VDD 187.033,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/clk_gate_internal_reg_error_reg/latch
0.8442 0.05104 0.004754 0.9 VDD 187.483,128.400 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/clk_gate_address_counter_reg/latch
0.8424 0.05075 0.006868 0.9 VDD 188.653,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/clk_gate_operation_reg/latch
0.8432 0.05129 0.005512 0.9 VDD 193.243,132.432 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/clk_gate_bit_count_reg/latch
0.8447 0.05208 0.003247 0.9 VDD 200.623,131.280 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/clk_gate_word_count_reg/latch
0.8436 0.05056 0.005867 0.9 VDD 189.373,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/clk_gate_data_out_shift_reg_reg/latch
0.8458 0.05049 0.003695 0.9 VDD 195.403,130.704 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/module_state_reg[0]
0.8442 0.05094 0.004838 0.9 VDD 186.493,127.824 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[0]
0.8457 0.05112 0.003196 0.9 VDD 198.823,131.856 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/bit_count_reg[0]
0.8465 0.04836 0.005111 0.9 VDD 195.763,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/module_state_reg[3]
0.8381 0.05389 0.007985 0.9 VDD 180.643,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[1]
0.8444 0.05135 0.004241 0.9 VDD 184.873,128.976 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[2]
0.8437 0.05143 0.004864 0.9 VDD 183.343,128.400 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[3]
0.8439 0.05129 0.004775 0.9 VDD 181.723,127.824 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[4]
0.8388 0.05329 0.007943 0.9 VDD 180.193,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[5]
0.8423 0.05334 0.004383 0.9 VDD 178.843,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[6]
0.8387 0.0541 0.007166 0.9 VDD 177.853,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[7]
0.8408 0.05197 0.007278 0.9 VDD 178.843,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[8]
0.8391 0.05413 0.006817 0.9 VDD 175.783,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[9]
0.8406 0.05212 0.007288 0.9 VDD 176.143,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[10]
0.84 0.0539 0.006137 0.9 VDD 172.813,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[11]
0.8388 0.05408 0.007098 0.9 VDD 174.703,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[12]
0.8422 0.05205 0.005768 0.9 VDD 172.633,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[13]
0.8404 0.05236 0.007252 0.9 VDD 175.873,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[14]
0.8412 0.05227 0.00653 0.9 VDD 172.093,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[15]
0.8416 0.05229 0.006109 0.9 VDD 172.273,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[16]
0.8426 0.05135 0.006077 0.9 VDD 172.093,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[17]
0.8423 0.05134 0.006323 0.9 VDD 172.003,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[18]
0.839 0.05266 0.008345 0.9 VDD 174.613,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[19]
0.8401 0.05266 0.007272 0.9 VDD 175.423,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[20]
0.8405 0.05256 0.006923 0.9 VDD 172.813,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[21]
0.8398 0.05247 0.00771 0.9 VDD 172.003,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[22]
0.8418 0.05204 0.006195 0.9 VDD 169.393,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[23]
0.8429 0.05061 0.006526 0.9 VDD 170.743,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[24]
0.8427 0.05177 0.005525 0.9 VDD 168.673,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[25]
0.8439 0.05097 0.005157 0.9 VDD 168.133,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[26]
0.8435 0.05156 0.004974 0.9 VDD 168.673,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[27]
0.8417 0.05193 0.006328 0.9 VDD 171.283,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[28]
0.8436 0.05145 0.004974 0.9 VDD 168.673,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[29]
0.8401 0.05367 0.006271 0.9 VDD 171.283,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[30]
0.8421 0.05305 0.004878 0.9 VDD 168.493,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[31]
0.8431 0.0503 0.006575 0.9 VDD 190.273,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/operation_reg[3]
0.8414 0.05148 0.007093 0.9 VDD 189.373,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/operation_reg[2]
0.8419 0.05124 0.00686 0.9 VDD 190.183,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/operation_reg[1]
0.8415 0.05172 0.006831 0.9 VDD 188.923,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/operation_reg[0]
0.8456 0.05096 0.003472 0.9 VDD 197.563,131.280 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/module_state_reg[2]
0.8457 0.05056 0.003756 0.9 VDD 195.133,131.280 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/module_state_reg[1]
0.8454 0.05095 0.003678 0.9 VDD 198.283,133.008 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/bit_count_reg[1]
0.8449 0.0515 0.003632 0.9 VDD 198.373,134.160 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/bit_count_reg[2]
0.8436 0.0514 0.004954 0.9 VDD 194.953,133.008 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/bit_count_reg[3]
0.8411 0.05302 0.005926 0.9 VDD 191.893,133.008 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/bit_count_reg[4]
0.8416 0.05252 0.00587 0.9 VDD 191.803,134.160 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/bit_count_reg[5]
0.8439 0.0525 0.003569 0.9 VDD 201.883,130.704 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[15]
0.8431 0.05214 0.004789 0.9 VDD 205.033,129.552 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[14]
0.8417 0.0534 0.004908 0.9 VDD 205.393,131.280 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[13]
0.8405 0.05383 0.005679 0.9 VDD 208.813,131.280 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[12]
0.8425 0.05311 0.004405 0.9 VDD 209.263,134.160 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[11]
0.8433 0.05132 0.00534 0.9 VDD 212.683,133.008 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[10]
0.8414 0.05312 0.005482 0.9 VDD 209.893,134.736 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[9]
0.8411 0.05304 0.005889 0.9 VDD 212.053,134.736 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[8]
0.8399 0.05408 0.005986 0.9 VDD 212.773,135.312 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[7]
0.8401 0.05381 0.006143 0.9 VDD 214.663,135.312 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[6]
0.8404 0.05342 0.006195 0.9 VDD 216.553,135.312 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[5]
0.8413 0.05256 0.006193 0.9 VDD 216.643,134.736 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[4]
0.8438 0.05091 0.005312 0.9 VDD 218.803,133.008 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[3]
0.8412 0.05284 0.006002 0.9 VDD 218.803,135.312 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[2]
0.8426 0.05173 0.005668 0.9 VDD 220.783,134.736 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[1]
0.8452 0.05063 0.004137 0.9 VDD 220.873,133.584 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[0]
0.84 0.05231 0.007705 0.9 VDD 186.763,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[0]
0.8442 0.05129 0.004531 0.9 VDD 167.503,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[32]
0.8442 0.05111 0.004701 0.9 VDD 166.423,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[32]
0.8439 0.05218 0.003916 0.9 VDD 165.973,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[31]
0.8447 0.05053 0.00473 0.9 VDD 165.883,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[31]
0.8449 0.05099 0.004084 0.9 VDD 165.883,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[30]
0.8436 0.05107 0.005333 0.9 VDD 165.883,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[30]
0.8435 0.05154 0.005001 0.9 VDD 167.593,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[29]
0.8447 0.05005 0.005278 0.9 VDD 165.883,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[29]
0.8437 0.05092 0.005361 0.9 VDD 167.773,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[28]
0.8453 0.04905 0.00561 0.9 VDD 165.883,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[28]
0.8433 0.05136 0.005328 0.9 VDD 166.783,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[27]
0.8444 0.04922 0.006389 0.9 VDD 168.673,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[27]
0.8443 0.05009 0.005641 0.9 VDD 167.053,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[26]
0.8442 0.04948 0.00637 0.9 VDD 168.673,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[26]
0.8433 0.05048 0.006181 0.9 VDD 168.043,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[25]
0.8456 0.04846 0.005959 0.9 VDD 166.513,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[25]
0.8441 0.05008 0.005832 0.9 VDD 166.963,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[24]
0.8449 0.04869 0.006408 0.9 VDD 168.853,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[24]
0.845 0.04918 0.005864 0.9 VDD 168.133,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[23]
0.8445 0.04868 0.006805 0.9 VDD 169.033,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[23]
0.8427 0.05067 0.00662 0.9 VDD 169.933,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[22]
0.8445 0.04812 0.007353 0.9 VDD 171.373,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[22]
0.8415 0.05069 0.007789 0.9 VDD 172.273,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[21]
0.8435 0.04966 0.006807 0.9 VDD 170.563,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[21]
0.8446 0.04925 0.00618 0.9 VDD 170.923,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[20]
0.8443 0.04878 0.006948 0.9 VDD 170.923,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[20]
0.8434 0.04962 0.006948 0.9 VDD 172.183,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[19]
0.8439 0.04876 0.007353 0.9 VDD 171.373,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[19]
0.8441 0.04962 0.006261 0.9 VDD 172.273,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[18]
0.8447 0.04866 0.006638 0.9 VDD 168.853,108.816 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[18]
0.8444 0.05027 0.005283 0.9 VDD 167.503,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[17]
0.8454 0.0484 0.0062 0.9 VDD 166.963,108.816 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[17]
0.844 0.05126 0.004739 0.9 VDD 166.513,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[16]
0.8459 0.04819 0.005898 0.9 VDD 165.883,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[16]
0.8453 0.05042 0.004278 0.9 VDD 163.813,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[15]
0.8464 0.04758 0.006048 0.9 VDD 163.813,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[15]
0.8455 0.05045 0.004057 0.9 VDD 163.813,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[14]
0.8457 0.04861 0.005703 0.9 VDD 163.813,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[14]
0.8454 0.04987 0.00475 0.9 VDD 161.923,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[13]
0.846 0.04782 0.006159 0.9 VDD 162.283,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[13]
0.8456 0.04984 0.004536 0.9 VDD 161.833,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[12]
0.8458 0.04833 0.005894 0.9 VDD 162.733,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[12]
0.8457 0.05 0.004284 0.9 VDD 162.643,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[11]
0.8456 0.04848 0.005948 0.9 VDD 162.823,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[11]
0.8462 0.04994 0.003874 0.9 VDD 161.923,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[10]
0.8447 0.04887 0.006475 0.9 VDD 161.743,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[10]
0.8456 0.04991 0.004536 0.9 VDD 161.833,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[9]
0.8452 0.04952 0.005239 0.9 VDD 163.813,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[9]
0.8455 0.05049 0.004057 0.9 VDD 163.813,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[8]
0.8447 0.04998 0.005331 0.9 VDD 163.093,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[8]
0.8453 0.05103 0.003667 0.9 VDD 163.453,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[7]
0.8458 0.04996 0.004203 0.9 VDD 163.723,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[7]
0.8457 0.05103 0.003307 0.9 VDD 163.453,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[6]
0.8449 0.05029 0.004817 0.9 VDD 163.813,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[6]
0.8463 0.05032 0.003378 0.9 VDD 161.923,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[5]
0.8454 0.04891 0.005646 0.9 VDD 161.833,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[5]
0.8466 0.05028 0.003142 0.9 VDD 161.833,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[4]
0.8455 0.04886 0.005684 0.9 VDD 163.633,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[4]
0.846 0.05112 0.00291 0.9 VDD 163.813,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[3]
0.8457 0.04866 0.0056 0.9 VDD 163.813,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[3]
0.8437 0.05044 0.005827 0.9 VDD 167.773,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[2]
0.845 0.04932 0.00565 0.9 VDD 166.333,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[2]
0.8437 0.05041 0.005926 0.9 VDD 168.493,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[1]
0.8446 0.04953 0.005864 0.9 VDD 168.133,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[1]
0.8428 0.051 0.006156 0.9 VDD 187.663,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[0]
0.8461 0.0501 0.003764 0.9 VDD 194.593,130.128 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U4
0.8472 0.04921 0.003592 0.9 VDD 196.168,127.824 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U5
0.8446 0.05126 0.004092 0.9 VDD 189.958,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U6
0.8453 0.05053 0.004159 0.9 VDD 189.148,127.248 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U8
0.8441 0.05167 0.004186 0.9 VDD 188.788,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U9
0.8448 0.05056 0.004596 0.9 VDD 188.968,127.824 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U11
0.8447 0.05063 0.004646 0.9 VDD 188.518,127.824 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U13
0.8456 0.05125 0.003165 0.9 VDD 199.453,132.432 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U14
0.8468 0.04986 0.003295 0.9 VDD 197.968,127.248 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U15
0.8466 0.04982 0.003561 0.9 VDD 196.078,130.128 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U17
0.8471 0.04952 0.003376 0.9 VDD 195.943,128.976 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U18
0.8458 0.04913 0.005047 0.9 VDD 195.358,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U19
0.8458 0.04904 0.005161 0.9 VDD 195.043,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U21
0.8451 0.05111 0.003776 0.9 VDD 193.828,131.856 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U22
0.8455 0.05079 0.00376 0.9 VDD 194.908,131.856 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U23
0.8465 0.04874 0.004802 0.9 VDD 196.573,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U24
0.8468 0.04986 0.003302 0.9 VDD 200.488,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U25
0.8437 0.05208 0.004229 0.9 VDD 219.208,134.160 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U27
0.8434 0.05229 0.004276 0.9 VDD 218.218,134.160 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U28
0.8434 0.05234 0.00429 0.9 VDD 217.903,134.160 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U29
0.8433 0.05241 0.004306 0.9 VDD 217.498,134.160 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U30
0.8431 0.05253 0.004331 0.9 VDD 216.823,134.160 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U31
0.8431 0.05258 0.004345 0.9 VDD 216.418,134.160 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U32
0.843 0.05266 0.004367 0.9 VDD 215.743,134.160 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U33
0.8411 0.05275 0.00615 0.9 VDD 214.888,134.736 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U34
0.8411 0.0528 0.006128 0.9 VDD 214.483,134.736 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U35
0.8428 0.05284 0.004408 0.9 VDD 214.078,134.160 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U36
0.8427 0.05288 0.004414 0.9 VDD 213.673,134.160 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U37
0.8426 0.05295 0.004422 0.9 VDD 212.908,134.160 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U38
0.8443 0.05132 0.004424 0.9 VDD 212.683,133.584 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U39
0.8425 0.05307 0.004424 0.9 VDD 211.198,134.160 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U40
0.8425 0.0531 0.004419 0.9 VDD 210.523,134.160 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U41
0.8443 0.05131 0.004423 0.9 VDD 210.928,133.584 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U42
0.8443 0.05131 0.004425 0.9 VDD 211.333,133.584 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U43
0.8437 0.0513 0.004953 0.9 VDD 210.208,133.008 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U44
0.8443 0.05127 0.004399 0.9 VDD 209.173,133.584 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U45
0.844 0.05127 0.004727 0.9 VDD 208.858,133.008 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U46
0.8427 0.05266 0.004688 0.9 VDD 208.633,132.432 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U47
0.8428 0.05228 0.004963 0.9 VDD 205.618,131.856 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U48
0.8435 0.05208 0.004423 0.9 VDD 204.673,130.128 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U49
0.844 0.05187 0.004083 0.9 VDD 203.548,130.128 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U50
0.8442 0.05171 0.004131 0.9 VDD 203.143,128.976 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U51
0.8465 0.05028 0.003247 0.9 VDD 198.283,128.400 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U52
0.8467 0.05014 0.003163 0.9 VDD 198.778,127.824 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U53
0.8465 0.04896 0.004525 0.9 VDD 197.293,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U56
0.8473 0.04949 0.003191 0.9 VDD 198.868,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U57
0.8456 0.05132 0.003049 0.9 VDD 198.553,130.704 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U58
0.8449 0.0495 0.005629 0.9 VDD 190.588,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U59
0.8463 0.04998 0.003713 0.9 VDD 195.223,130.128 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U62
0.8445 0.05124 0.004293 0.9 VDD 186.268,129.552 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U63
0.8469 0.04871 0.004402 0.9 VDD 197.608,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U64
0.8447 0.04929 0.005993 0.9 VDD 191.308,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U65
0.8445 0.04997 0.0055 0.9 VDD 191.218,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U66
0.8438 0.05018 0.005979 0.9 VDD 192.748,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U67
0.8466 0.04995 0.003458 0.9 VDD 195.358,129.552 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U69
0.8467 0.04963 0.003713 0.9 VDD 195.403,128.400 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U70
0.8464 0.04984 0.003757 0.9 VDD 193.603,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U72
0.8451 0.05069 0.004189 0.9 VDD 189.643,128.976 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U73
0.8458 0.05065 0.003552 0.9 VDD 196.888,131.856 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U74
0.8448 0.0508 0.004388 0.9 VDD 196.438,133.008 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U75
0.8451 0.05049 0.004457 0.9 VDD 196.258,132.432 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U76
0.8453 0.05061 0.004132 0.9 VDD 190.138,128.976 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U77
0.8422 0.05179 0.00604 0.9 VDD 191.443,132.432 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U78
0.8445 0.05175 0.003799 0.9 VDD 191.578,131.856 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U79
0.8449 0.05081 0.004253 0.9 VDD 188.923,128.976 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U80
0.8441 0.05084 0.005028 0.9 VDD 194.728,132.432 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U81
0.8451 0.05041 0.004493 0.9 VDD 189.868,127.824 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U82
0.844 0.0522 0.003803 0.9 VDD 189.913,131.856 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U83
0.8449 0.05131 0.003803 0.9 VDD 190.318,131.280 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U84
0.8451 0.05112 0.003799 0.9 VDD 191.578,131.280 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U85
0.8461 0.04998 0.003898 0.9 VDD 192.118,127.248 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U87
0.8458 0.04998 0.0042 0.9 VDD 192.118,127.824 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U88
0.8442 0.04996 0.005788 0.9 VDD 193.288,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U89
0.8457 0.05033 0.003942 0.9 VDD 191.713,128.976 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U92
0.8463 0.04999 0.00371 0.9 VDD 193.513,128.976 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U93
0.8457 0.05042 0.003898 0.9 VDD 192.118,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U94
0.843 0.05062 0.006368 0.9 VDD 191.623,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U95
0.8469 0.0499 0.003192 0.9 VDD 197.203,128.976 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U96
0.8467 0.0501 0.003226 0.9 VDD 196.978,129.552 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U97
0.8465 0.05022 0.003305 0.9 VDD 197.338,130.128 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U98
0.8457 0.05026 0.00403 0.9 VDD 190.678,127.248 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U100
0.847 0.04936 0.003597 0.9 VDD 195.178,127.248 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U101
0.8466 0.04995 0.003402 0.9 VDD 197.338,128.400 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U102
0.8468 0.04991 0.003277 0.9 VDD 198.103,127.824 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U103
0.8476 0.04898 0.003443 0.9 VDD 196.618,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U104
0.8473 0.04925 0.003482 0.9 VDD 196.258,127.248 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U105
0.846 0.04989 0.004137 0.9 VDD 192.568,127.824 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U106
0.8464 0.0498 0.003813 0.9 VDD 193.018,127.248 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U107
0.8468 0.04943 0.003803 0.9 VDD 194.818,127.824 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U108
0.8465 0.04908 0.004414 0.9 VDD 197.068,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U109
0.8473 0.04915 0.003582 0.9 VDD 195.313,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U110
0.8464 0.0489 0.004715 0.9 VDD 196.258,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U112
0.8452 0.04946 0.00534 0.9 VDD 194.548,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U113
0.8455 0.04878 0.005674 0.9 VDD 192.703,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U114
0.8454 0.04888 0.005684 0.9 VDD 192.658,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U116
0.8461 0.0488 0.005147 0.9 VDD 192.928,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U117
0.8451 0.0509 0.00401 0.9 VDD 190.903,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U119
0.8436 0.05028 0.006119 0.9 VDD 192.343,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U120
0.8467 0.04878 0.004548 0.9 VDD 196.708,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U121
0.8459 0.05037 0.00377 0.9 VDD 193.063,129.552 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U122
0.846 0.05061 0.003416 0.9 VDD 196.798,130.704 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U123
0.8455 0.05054 0.003952 0.9 VDD 192.118,130.128 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U124
0.8452 0.05089 0.003885 0.9 VDD 193.018,130.704 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U125
0.8448 0.05138 0.003787 0.9 VDD 192.928,131.856 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U126
0.8459 0.05022 0.003868 0.9 VDD 192.298,128.976 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U127
0.8452 0.05073 0.004034 0.9 VDD 190.948,130.128 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U128
0.8467 0.04939 0.003906 0.9 VDD 198.418,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U130
0.844 0.05005 0.005985 0.9 VDD 188.698,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U131
0.8468 0.04951 0.003675 0.9 VDD 194.413,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U132
0.8463 0.05013 0.003588 0.9 VDD 194.413,129.552 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U133
0.846 0.04881 0.005174 0.9 VDD 195.538,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U135
0.8466 0.04927 0.004121 0.9 VDD 198.328,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U136
0.8446 0.0507 0.004689 0.9 VDD 188.113,127.824 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U137
0.8445 0.05089 0.004656 0.9 VDD 188.428,128.400 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U138
0.8416 0.05268 0.005687 0.9 VDD 208.858,131.856 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U139
0.8449 0.05085 0.004225 0.9 VDD 219.298,133.584 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U140
0.8448 0.05093 0.004256 0.9 VDD 218.668,133.584 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U141
0.8429 0.05271 0.00438 0.9 VDD 215.293,134.160 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U142
0.8444 0.05118 0.004384 0.9 VDD 215.158,133.584 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U143
0.8443 0.05129 0.004412 0.9 VDD 209.848,133.584 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U144
0.8425 0.05237 0.005114 0.9 VDD 206.248,131.856 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U145
0.8414 0.05276 0.0058 0.9 VDD 209.578,131.856 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U146
0.8432 0.05286 0.003945 0.9 VDD 203.098,130.704 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U148
0.8438 0.05195 0.004219 0.9 VDD 203.998,130.128 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U149
0.8454 0.05064 0.003994 0.9 VDD 191.533,130.128 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U150
0.8464 0.05056 0.003005 0.9 VDD 198.463,129.552 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U152
0.8455 0.05047 0.004035 0.9 VDD 190.948,128.976 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U153
0.8448 0.04956 0.005622 0.9 VDD 193.918,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U154
0.8441 0.05001 0.005891 0.9 VDD 192.928,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U155
0.8431 0.05063 0.006249 0.9 VDD 191.578,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U156
0.8402 0.05226 0.00759 0.9 VDD 187.258,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U157
0.8456 0.05051 0.003874 0.9 VDD 192.253,129.552 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U158
0.8456 0.05022 0.004176 0.9 VDD 192.298,128.400 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U159
0.8414 0.05234 0.006256 0.9 VDD 173.488,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U162
0.8444 0.0495 0.006125 0.9 VDD 167.863,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U163
0.8431 0.05065 0.006282 0.9 VDD 186.448,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U164
0.8428 0.05168 0.005548 0.9 VDD 171.418,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U165
0.844 0.05023 0.005776 0.9 VDD 166.738,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U166
0.8445 0.04945 0.006 0.9 VDD 167.458,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U167
0.8452 0.04899 0.0058 0.9 VDD 166.558,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U168
0.8455 0.04897 0.005478 0.9 VDD 166.378,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U169
0.8457 0.04899 0.005321 0.9 VDD 164.398,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U170
0.846 0.04873 0.005321 0.9 VDD 164.398,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U171
0.8453 0.04892 0.005763 0.9 VDD 161.878,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U172
0.8449 0.04948 0.005662 0.9 VDD 163.678,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U173
0.8454 0.04935 0.005231 0.9 VDD 161.788,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U174
0.845 0.04935 0.005655 0.9 VDD 161.788,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U175
0.8459 0.0495 0.004564 0.9 VDD 163.588,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U176
0.8456 0.0495 0.004863 0.9 VDD 163.588,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U177
0.8456 0.04924 0.00514 0.9 VDD 162.238,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U178
0.8457 0.04956 0.004787 0.9 VDD 162.418,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U179
0.8454 0.0494 0.005195 0.9 VDD 163.948,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U180
0.8455 0.04929 0.005208 0.9 VDD 163.498,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U181
0.8453 0.04889 0.005788 0.9 VDD 161.788,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U182
0.8448 0.04928 0.005929 0.9 VDD 163.048,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U183
0.8453 0.04857 0.006119 0.9 VDD 162.328,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U184
0.845 0.04833 0.006656 0.9 VDD 161.248,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U185
0.8456 0.04829 0.006063 0.9 VDD 161.968,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U186
0.8459 0.0479 0.006202 0.9 VDD 161.338,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U187
0.8453 0.04777 0.006892 0.9 VDD 162.058,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U188
0.8457 0.04812 0.006215 0.9 VDD 162.058,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U189
0.8458 0.04737 0.006806 0.9 VDD 162.238,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U190
0.846 0.04742 0.006567 0.9 VDD 162.598,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U191
0.8461 0.04812 0.005785 0.9 VDD 164.308,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U192
0.8464 0.04815 0.005466 0.9 VDD 164.488,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U193
0.8466 0.04761 0.005791 0.9 VDD 164.308,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U194
0.8463 0.0477 0.005995 0.9 VDD 163.858,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U195
0.8463 0.04776 0.005897 0.9 VDD 166.288,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U196
0.8464 0.04774 0.005911 0.9 VDD 165.928,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U197
0.8459 0.04783 0.006275 0.9 VDD 167.188,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U198
0.8453 0.04843 0.006275 0.9 VDD 167.188,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U199
0.8452 0.04803 0.006738 0.9 VDD 169.978,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U200
0.8445 0.04871 0.006821 0.9 VDD 169.888,108.816 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U201
0.8449 0.0481 0.006955 0.9 VDD 170.968,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U202
0.8447 0.04813 0.007166 0.9 VDD 172.228,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U203
0.8436 0.04967 0.006742 0.9 VDD 170.878,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U204
0.8446 0.04874 0.006609 0.9 VDD 170.068,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U205
0.8444 0.04878 0.006771 0.9 VDD 171.058,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U206
0.8438 0.0496 0.006594 0.9 VDD 169.978,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U207
0.845 0.04802 0.006984 0.9 VDD 169.798,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U208
0.8452 0.04796 0.006792 0.9 VDD 168.988,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U209
0.8457 0.04792 0.006396 0.9 VDD 168.448,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U210
0.8455 0.04791 0.006585 0.9 VDD 168.268,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U211
0.846 0.04784 0.006153 0.9 VDD 167.368,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U212
0.845 0.04863 0.006356 0.9 VDD 168.268,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U213
0.8456 0.0485 0.005899 0.9 VDD 166.918,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U214
0.8459 0.0484 0.005681 0.9 VDD 166.108,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U215
0.845 0.04915 0.005802 0.9 VDD 166.558,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U216
0.8446 0.04932 0.006093 0.9 VDD 167.638,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U217
0.8448 0.04925 0.005977 0.9 VDD 167.188,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U218
0.844 0.04952 0.006479 0.9 VDD 169.078,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U219
0.8448 0.0499 0.005275 0.9 VDD 165.298,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U220
0.8456 0.04913 0.005243 0.9 VDD 165.208,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U221
0.8455 0.04962 0.004846 0.9 VDD 164.938,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U222
0.8451 0.04976 0.005164 0.9 VDD 165.568,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U223
0.8456 0.04986 0.004535 0.9 VDD 165.388,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U224
0.8445 0.05081 0.004696 0.9 VDD 165.208,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U225
0.845 0.05086 0.004184 0.9 VDD 165.208,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U226
0.8454 0.0504 0.004246 0.9 VDD 165.388,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U227
0.8472 0.04834 0.004419 0.9 VDD 196.393,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U228
0.8443 0.04951 0.006153 0.9 VDD 190.588,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U231
0.8472 0.04811 0.004677 0.9 VDD 195.178,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U232
0.8439 0.04985 0.006249 0.9 VDD 191.578,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U233
0.8452 0.05045 0.004345 0.9 VDD 191.038,128.400 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U234
0.845 0.05058 0.004445 0.9 VDD 190.273,128.400 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U235
0.8406 0.05202 0.007421 0.9 VDD 187.978,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U236
0.8443 0.05066 0.005084 0.9 VDD 220.693,133.008 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U237
0.8439 0.05193 0.004193 0.9 VDD 219.883,134.160 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U238
0.844 0.05184 0.00417 0.9 VDD 220.288,134.160 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U239
0.8442 0.05168 0.004127 0.9 VDD 220.963,134.160 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U240
0.8438 0.052 0.00421 0.9 VDD 219.568,134.160 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U241
0.8436 0.05219 0.004256 0.9 VDD 218.668,134.160 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U242
0.8419 0.05213 0.005972 0.9 VDD 218.983,134.736 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U243
0.8448 0.05097 0.00428 0.9 VDD 218.128,133.584 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U244
0.8422 0.05252 0.005325 0.9 VDD 218.623,132.432 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U245
0.8446 0.05104 0.004319 0.9 VDD 217.138,133.584 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U246
0.8435 0.05105 0.005428 0.9 VDD 217.003,133.008 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U247
0.8445 0.05112 0.004357 0.9 VDD 216.058,133.584 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U248
0.8434 0.05112 0.005445 0.9 VDD 216.013,133.008 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U249
0.8428 0.0528 0.004401 0.9 VDD 214.438,134.160 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U250
0.8444 0.05123 0.004402 0.9 VDD 214.393,133.584 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U251
0.8427 0.05292 0.004419 0.9 VDD 213.268,134.160 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U252
0.8443 0.05128 0.004418 0.9 VDD 213.403,133.584 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U253
0.8426 0.05302 0.004426 0.9 VDD 212.188,134.160 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U254
0.8443 0.05132 0.004426 0.9 VDD 211.963,133.584 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U255
0.8443 0.0513 0.00442 0.9 VDD 210.568,133.584 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U256
0.8437 0.0513 0.005019 0.9 VDD 210.613,133.008 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U257
0.8436 0.05131 0.00511 0.9 VDD 211.198,133.008 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U258
0.8411 0.05292 0.006029 0.9 VDD 211.153,131.856 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U259
0.8439 0.05128 0.004788 0.9 VDD 209.218,133.008 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U260
0.8423 0.0528 0.004917 0.9 VDD 209.983,132.432 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U261
0.8407 0.05383 0.005446 0.9 VDD 208.993,130.704 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U262
0.843 0.05224 0.004759 0.9 VDD 205.798,130.128 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U263
0.8418 0.05345 0.004719 0.9 VDD 205.663,130.704 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U264
0.8439 0.05182 0.004305 0.9 VDD 203.638,128.976 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U265
0.8438 0.05188 0.004289 0.9 VDD 203.593,129.552 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U266
0.8444 0.05175 0.00389 0.9 VDD 202.918,130.128 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U267
0.8447 0.0516 0.003654 0.9 VDD 202.153,130.128 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U268
0.844 0.05194 0.004009 0.9 VDD 192.298,135.312 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U269
0.845 0.05084 0.004129 0.9 VDD 196.933,133.584 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U270
0.8449 0.05139 0.00368 0.9 VDD 194.953,134.736 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U272
0.8453 0.05111 0.003581 0.9 VDD 195.718,134.736 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U275
0.8448 0.05148 0.00372 0.9 VDD 194.638,135.312 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U276
0.8442 0.05195 0.003877 0.9 VDD 193.378,134.736 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U277
0.8429 0.05195 0.005157 0.9 VDD 193.918,133.584 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U278
0.842 0.0525 0.005506 0.9 VDD 192.883,133.584 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U279
0.844 0.05131 0.004729 0.9 VDD 195.178,134.160 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U280
0.8454 0.05113 0.003452 0.9 VDD 196.708,134.736 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U281
0.8453 0.05145 0.00326 0.9 VDD 198.148,134.736 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U282
0.8454 0.05096 0.003615 0.9 VDD 198.418,133.584 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U283
0.8452 0.04933 0.005486 0.9 VDD 194.413,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U284
0.8462 0.04977 0.004046 0.9 VDD 193.198,127.824 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U285
0.8467 0.0496 0.003716 0.9 VDD 194.008,127.248 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U286
0.8447 0.04964 0.005629 0.9 VDD 193.738,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U287
0.8436 0.05032 0.006071 0.9 VDD 192.253,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U288
0.8387 0.05255 0.00871 0.9 VDD 177.178,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U289
0.8413 0.05133 0.007374 0.9 VDD 184.783,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U291
0.8415 0.05116 0.007335 0.9 VDD 185.458,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U292
0.8441 0.04957 0.006327 0.9 VDD 188.743,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U293
0.8437 0.05004 0.006307 0.9 VDD 188.968,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U294
0.843 0.05034 0.006677 0.9 VDD 188.023,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U295
0.8435 0.05004 0.006487 0.9 VDD 188.968,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U296
0.8409 0.05169 0.007445 0.9 VDD 180.958,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U297
0.8408 0.05182 0.007399 0.9 VDD 181.678,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U298
0.8419 0.05164 0.00648 0.9 VDD 181.273,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U299
0.841 0.05162 0.007416 0.9 VDD 181.408,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U300
0.8436 0.04995 0.006469 0.9 VDD 189.058,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U301
0.8451 0.04918 0.005745 0.9 VDD 193.468,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U302
0.8422 0.05041 0.007441 0.9 VDD 184.243,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U305
0.8429 0.05047 0.006653 0.9 VDD 183.838,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U306
0.8424 0.05088 0.006708 0.9 VDD 180.958,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U307
0.8425 0.05045 0.007028 0.9 VDD 179.698,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U308
0.8404 0.05212 0.007474 0.9 VDD 179.383,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U309
0.8412 0.05209 0.006676 0.9 VDD 179.698,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U310
0.8418 0.05123 0.007015 0.9 VDD 176.638,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U311
0.8423 0.0507 0.006953 0.9 VDD 176.188,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U312
0.8418 0.05127 0.006897 0.9 VDD 175.783,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U313
0.8423 0.05125 0.00649 0.9 VDD 176.098,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U314
0.8417 0.05121 0.007088 0.9 VDD 177.178,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U315
0.8412 0.05216 0.006652 0.9 VDD 178.933,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U317
0.8417 0.05105 0.007262 0.9 VDD 179.158,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U318
0.8423 0.05099 0.006681 0.9 VDD 179.878,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U319
0.8406 0.05067 0.008722 0.9 VDD 177.268,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U320
0.8387 0.05252 0.008761 0.9 VDD 177.583,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U322
0.8401 0.05254 0.007409 0.9 VDD 177.358,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U323
0.8419 0.0507 0.007389 0.9 VDD 176.998,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U324
0.8401 0.05248 0.007445 0.9 VDD 178.033,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U326
0.8401 0.05242 0.007478 0.9 VDD 178.708,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U327
0.8387 0.05245 0.008852 0.9 VDD 178.348,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U328
0.8417 0.05096 0.007337 0.9 VDD 180.103,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U330
0.8421 0.05058 0.007298 0.9 VDD 179.608,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U331
0.839 0.05199 0.008986 0.9 VDD 181.723,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U334
0.8389 0.05211 0.008977 0.9 VDD 181.048,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U335
0.8401 0.05235 0.007511 0.9 VDD 179.428,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U336
0.8469 0.04951 0.003631 0.9 VDD 199.138,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U337
0.843 0.05039 0.006635 0.9 VDD 184.378,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U338
0.8389 0.05311 0.007956 0.9 VDD 184.243,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U339
0.8397 0.05305 0.007273 0.9 VDD 184.468,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U340
0.8413 0.05136 0.007296 0.9 VDD 183.118,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U341
0.8419 0.05068 0.007465 0.9 VDD 182.488,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U342
0.8417 0.05177 0.006479 0.9 VDD 182.083,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U343
0.8411 0.05151 0.007368 0.9 VDD 182.128,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U344
0.842 0.05137 0.006647 0.9 VDD 184.018,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U345
0.8413 0.05143 0.007251 0.9 VDD 183.703,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U347
0.8415 0.05125 0.007248 0.9 VDD 183.748,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U348
0.8425 0.05105 0.006412 0.9 VDD 184.738,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U349
0.8429 0.0508 0.006341 0.9 VDD 185.863,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U350
0.8427 0.05095 0.006387 0.9 VDD 185.188,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U351
0.8417 0.0511 0.007189 0.9 VDD 184.468,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U352
0.8421 0.05126 0.006629 0.9 VDD 184.558,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U353
0.8424 0.05097 0.006676 0.9 VDD 190.723,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U354
0.844 0.04971 0.006303 0.9 VDD 189.868,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U355
0.8461 0.04899 0.004923 0.9 VDD 194.008,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U356
0.8446 0.04944 0.005939 0.9 VDD 192.748,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U357
0.8443 0.05155 0.004159 0.9 VDD 189.148,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U358
0.844 0.05177 0.004209 0.9 VDD 188.473,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U359
0.8395 0.05263 0.007891 0.9 VDD 185.098,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U360
0.8429 0.05277 0.004367 0.9 VDD 184.333,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U362
0.8445 0.0511 0.004362 0.9 VDD 184.603,127.248 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U363
0.843 0.05268 0.004356 0.9 VDD 184.873,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U364
0.8426 0.05303 0.004391 0.9 VDD 182.668,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U365
0.8423 0.0533 0.004393 0.9 VDD 179.968,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U367
0.8391 0.05332 0.007533 0.9 VDD 177.448,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U369
0.842 0.05189 0.006157 0.9 VDD 175.828,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U371
0.8416 0.05184 0.006543 0.9 VDD 174.568,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U373
0.8419 0.05209 0.005979 0.9 VDD 174.298,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U375
0.8412 0.05207 0.00677 0.9 VDD 173.308,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U377
0.8409 0.05209 0.006958 0.9 VDD 174.298,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U378
0.841 0.05208 0.006873 0.9 VDD 173.848,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U379
0.8408 0.05235 0.006899 0.9 VDD 173.983,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U380
0.8414 0.05234 0.006291 0.9 VDD 173.848,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U382
0.8423 0.05128 0.006433 0.9 VDD 175.423,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U383
0.8424 0.05131 0.006334 0.9 VDD 174.298,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U384
0.8413 0.05235 0.006334 0.9 VDD 174.298,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U385
0.8413 0.05235 0.006383 0.9 VDD 174.838,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U386
0.8423 0.05129 0.006386 0.9 VDD 174.883,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U387
0.8406 0.05235 0.007026 0.9 VDD 174.658,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U388
0.8412 0.05236 0.006479 0.9 VDD 175.963,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U389
0.842 0.05131 0.006708 0.9 VDD 174.478,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U391
0.8419 0.05129 0.006807 0.9 VDD 175.153,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U392
0.8422 0.05183 0.006001 0.9 VDD 174.478,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U393
0.8421 0.05185 0.006043 0.9 VDD 174.838,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U394
0.8419 0.0521 0.006038 0.9 VDD 174.793,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U395
0.8421 0.05132 0.006601 0.9 VDD 173.758,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U396
0.8427 0.05069 0.006655 0.9 VDD 174.118,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U397
0.8422 0.05069 0.007099 0.9 VDD 174.118,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U398
0.8421 0.05069 0.007189 0.9 VDD 174.793,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U399
0.8422 0.05182 0.005957 0.9 VDD 174.118,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U400
0.8414 0.05187 0.006736 0.9 VDD 175.423,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U401
0.8418 0.0518 0.006378 0.9 VDD 173.848,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U402
0.8419 0.05178 0.006294 0.9 VDD 173.488,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U403
0.8424 0.05178 0.00586 0.9 VDD 173.353,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U404
0.8418 0.05211 0.006126 0.9 VDD 175.558,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U405
0.8417 0.05212 0.006191 0.9 VDD 176.143,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U406
0.8426 0.05069 0.006735 0.9 VDD 174.658,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U408
0.8425 0.0507 0.006846 0.9 VDD 175.423,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U409
0.8419 0.0519 0.006206 0.9 VDD 176.278,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U410
0.8412 0.0519 0.006901 0.9 VDD 176.278,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U411
0.8418 0.05191 0.006248 0.9 VDD 176.683,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U412
0.8429 0.05066 0.006418 0.9 VDD 172.588,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U413
0.8421 0.05133 0.006531 0.9 VDD 173.308,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U414
0.8428 0.05067 0.006489 0.9 VDD 173.038,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U415
0.8424 0.05066 0.006906 0.9 VDD 172.723,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U416
0.8417 0.05194 0.006355 0.9 VDD 177.808,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U417
0.8416 0.05196 0.006394 0.9 VDD 178.483,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U418
0.8383 0.0541 0.007587 0.9 VDD 177.808,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U419
0.8384 0.05411 0.007519 0.9 VDD 177.358,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U420
0.8409 0.05194 0.007121 0.9 VDD 177.583,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U421
0.843 0.05065 0.00633 0.9 VDD 172.048,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U423
0.8426 0.05065 0.006786 0.9 VDD 172.093,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U424
0.8382 0.05405 0.00771 0.9 VDD 178.618,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U425
0.8382 0.05401 0.007797 0.9 VDD 179.203,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U426
0.8443 0.05131 0.004394 0.9 VDD 180.328,127.248 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U427
0.8443 0.0513 0.004395 0.9 VDD 180.688,127.248 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U428
0.8424 0.05321 0.004396 0.9 VDD 181.003,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U429
0.8434 0.05059 0.005979 0.9 VDD 170.428,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U430
0.8434 0.05061 0.006038 0.9 VDD 170.698,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U431
0.8436 0.05054 0.005856 0.9 VDD 169.888,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U432
0.8438 0.05049 0.005723 0.9 VDD 169.303,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U433
0.8425 0.05311 0.004395 0.9 VDD 182.038,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U434
0.8443 0.05126 0.004394 0.9 VDD 182.263,127.248 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U435
0.8428 0.05119 0.005958 0.9 VDD 170.338,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U437
0.8432 0.05062 0.006127 0.9 VDD 171.103,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U438
0.8426 0.05299 0.004388 0.9 VDD 182.938,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U439
0.8427 0.05293 0.004384 0.9 VDD 183.298,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U440
0.8444 0.05119 0.004384 0.9 VDD 183.298,127.248 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U441
0.844 0.05115 0.004865 0.9 VDD 183.883,127.824 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U442
0.844 0.0511 0.004864 0.9 VDD 184.513,127.824 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U443
0.8446 0.05105 0.004349 0.9 VDD 185.188,127.248 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U444
0.8441 0.05106 0.00486 0.9 VDD 185.098,127.824 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U445
0.8438 0.0513 0.004857 0.9 VDD 185.413,128.400 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U446
0.8453 0.05099 0.003678 0.9 VDD 198.283,132.432 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U447
0.8433 0.05105 0.005629 0.9 VDD 168.898,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U448
0.8439 0.05044 0.005608 0.9 VDD 168.808,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U449
0.8432 0.05109 0.005712 0.9 VDD 169.258,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U450
0.8434 0.05111 0.005478 0.9 VDD 169.483,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U451
0.8447 0.05097 0.004323 0.9 VDD 186.178,127.248 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U453
0.844 0.05118 0.004838 0.9 VDD 186.493,128.400 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U454
0.8392 0.05281 0.007963 0.9 VDD 184.108,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U455
0.8391 0.0529 0.007992 0.9 VDD 183.523,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U456
0.8428 0.05184 0.005403 0.9 VDD 169.168,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U458
0.8431 0.05121 0.005729 0.9 VDD 170.563,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U459
0.8424 0.05173 0.005875 0.9 VDD 169.798,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U460
0.8425 0.05192 0.00553 0.9 VDD 169.708,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U461
0.8424 0.05198 0.005614 0.9 VDD 170.068,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U462
0.842 0.05201 0.006027 0.9 VDD 170.293,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U463
0.8417 0.0521 0.006205 0.9 VDD 170.878,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U465
0.842 0.05212 0.005832 0.9 VDD 171.013,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U466
0.843 0.05176 0.005251 0.9 VDD 169.978,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U467
0.8429 0.05163 0.005437 0.9 VDD 170.878,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U468
0.8431 0.05158 0.005373 0.9 VDD 170.158,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U469
0.8428 0.05184 0.005372 0.9 VDD 170.563,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U470
0.8412 0.05346 0.005386 0.9 VDD 170.203,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U472
0.8433 0.05153 0.0052 0.9 VDD 169.573,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U473
0.8428 0.05163 0.005556 0.9 VDD 170.788,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U474
0.8426 0.05168 0.00575 0.9 VDD 171.463,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U475
0.8453 0.05031 0.004429 0.9 VDD 190.408,127.824 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U476
0.8445 0.05077 0.004732 0.9 VDD 187.708,127.824 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U477
0.8438 0.05191 0.00424 0.9 VDD 188.023,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U478
0.8442 0.05127 0.004502 0.9 VDD 167.188,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U479
0.844 0.05107 0.004879 0.9 VDD 207.508,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/FE_RC_18_0
0.8443 0.05087 0.004861 0.9 VDD 204.493,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_statusreg_i/stall_reg_reg[0]
0.8444 0.05097 0.004616 0.9 VDD 205.528,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_statusreg_i/U3
0.8454 0.05004 0.004545 0.9 VDD 205.078,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_statusreg_i/U5
0.8425 0.05234 0.005202 0.9 VDD 206.023,128.400 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/clk_gate_wr_reg_reg/latch
0.8406 0.05371 0.005664 0.9 VDD 205.573,135.888 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/cpu_fsm_state_reg
0.8416 0.05271 0.005685 0.9 VDD 205.663,136.464 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_reg
0.8428 0.05298 0.004266 0.9 VDD 207.193,134.160 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff1_reg
0.8411 0.05374 0.005199 0.9 VDD 207.283,130.704 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff2_reg
0.8421 0.05247 0.005439 0.9 VDD 207.643,129.552 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff2q_reg
0.844 0.05187 0.004078 0.9 VDD 202.693,131.856 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/str_sync_reg
0.8423 0.0531 0.004607 0.9 VDD 202.423,135.888 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/str_sync_wbff1_reg
0.8446 0.05193 0.00342 0.9 VDD 202.423,137.616 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/str_sync_wbff2_reg
0.843 0.05249 0.004528 0.9 VDD 202.243,136.464 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/str_sync_wbff2q_reg
0.8418 0.0526 0.005612 0.9 VDD 207.643,128.400 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_o_reg
0.8486 0.04746 0.003909 0.9 VDD 199.498,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/U4
0.8418 0.05267 0.00557 0.9 VDD 208.588,128.976 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/U7
0.8422 0.0525 0.005277 0.9 VDD 206.968,128.976 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/U8
0.8419 0.05264 0.005508 0.9 VDD 208.138,128.976 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/U9
0.842 0.05257 0.005386 0.9 VDD 207.418,128.976 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/U10
0.8445 0.05189 0.003577 0.9 VDD 202.828,132.432 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/U11
0.844 0.05258 0.003429 0.9 VDD 203.638,137.040 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/U13
0.8415 0.05339 0.005106 0.9 VDD 203.908,135.888 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/U14
0.8425 0.05343 0.004092 0.9 VDD 204.133,135.312 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/U15
0.8422 0.05354 0.004224 0.9 VDD 204.673,135.312 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/U16
0.8432 0.05257 0.004235 0.9 VDD 204.718,134.736 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/U17
0.8418 0.05371 0.004443 0.9 VDD 205.573,135.312 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/U18
0.8446 0.0501 0.00531 0.9 VDD 206.338,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/FE_OFC192_net21950
0.8452 0.0501 0.004735 0.9 VDD 206.293,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/clk_gate_crc_reg/latch
0.8491 0.04692 0.003957 0.9 VDD 200.083,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[17]
0.8488 0.04658 0.004578 0.9 VDD 208.003,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[10]
0.845 0.05001 0.004958 0.9 VDD 204.583,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[0]
0.8485 0.04717 0.004353 0.9 VDD 208.003,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[26]
0.8479 0.04768 0.004437 0.9 VDD 205.483,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[14]
0.851 0.04456 0.004448 0.9 VDD 203.863,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[8]
0.8504 0.04538 0.004206 0.9 VDD 205.033,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[23]
0.8473 0.04818 0.004472 0.9 VDD 209.263,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[13]
0.8479 0.04758 0.004515 0.9 VDD 207.463,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[12]
0.8483 0.04717 0.004578 0.9 VDD 208.003,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[11]
0.8482 0.04768 0.004169 0.9 VDD 203.053,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[4]
0.8465 0.04947 0.00407 0.9 VDD 202.243,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[2]
0.8469 0.04819 0.004912 0.9 VDD 209.173,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[29]
0.8498 0.0463 0.003893 0.9 VDD 200.173,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[18]
0.8485 0.04751 0.004006 0.9 VDD 200.983,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[7]
0.8481 0.0477 0.004247 0.9 VDD 203.323,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[5]
0.8478 0.04815 0.004101 0.9 VDD 202.423,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[3]
0.8458 0.04981 0.004429 0.9 VDD 202.603,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[1]
0.8503 0.04558 0.004163 0.9 VDD 201.793,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[19]
0.8499 0.04569 0.004456 0.9 VDD 203.953,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[15]
0.849 0.04658 0.004454 0.9 VDD 205.033,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[24]
0.8444 0.05021 0.005386 0.9 VDD 206.743,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[30]
0.8502 0.04567 0.004083 0.9 VDD 207.913,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[21]
0.8481 0.04768 0.004213 0.9 VDD 202.963,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[6]
0.8447 0.05038 0.004878 0.9 VDD 208.633,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[31]
0.8478 0.0477 0.004472 0.9 VDD 209.263,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[28]
0.8492 0.04658 0.004239 0.9 VDD 207.913,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[22]
0.8497 0.04571 0.004563 0.9 VDD 206.923,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[20]
0.8505 0.04553 0.00392 0.9 VDD 201.343,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[16]
0.8478 0.0477 0.004499 0.9 VDD 209.263,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[27]
0.8485 0.04719 0.004343 0.9 VDD 205.393,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[25]
0.8509 0.04455 0.004561 0.9 VDD 206.113,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[9]
0.8444 0.05013 0.005512 0.9 VDD 207.643,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U4
0.8451 0.05022 0.004687 0.9 VDD 206.878,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U5
0.845 0.05012 0.00486 0.9 VDD 207.328,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U7
0.8445 0.05012 0.005418 0.9 VDD 206.968,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U8
0.8474 0.04821 0.004398 0.9 VDD 207.148,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U9
0.8474 0.04821 0.004384 0.9 VDD 206.833,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U10
0.8481 0.04758 0.004352 0.9 VDD 207.508,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U11
0.8481 0.04752 0.004347 0.9 VDD 208.138,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U12
0.8486 0.04715 0.004291 0.9 VDD 204.358,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U13
0.848 0.04769 0.004319 0.9 VDD 204.898,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U14
0.8505 0.04531 0.004225 0.9 VDD 206.518,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U15
0.8507 0.04527 0.004073 0.9 VDD 207.328,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U16
0.8506 0.04534 0.004047 0.9 VDD 205.978,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U17
0.8502 0.04571 0.004048 0.9 VDD 206.068,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U18
0.8483 0.04719 0.004481 0.9 VDD 205.618,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U19
0.8483 0.04719 0.004496 0.9 VDD 205.978,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U20
0.8461 0.04952 0.004415 0.9 VDD 202.558,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U21
0.8456 0.0497 0.004684 0.9 VDD 203.548,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U22
0.8478 0.04771 0.00451 0.9 VDD 207.328,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U23
0.8478 0.04771 0.004511 0.9 VDD 207.958,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U24
0.8484 0.04755 0.003998 0.9 VDD 201.478,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U26
0.8484 0.04759 0.004048 0.9 VDD 201.838,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U27
0.8497 0.0463 0.003972 0.9 VDD 200.218,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U28
0.8496 0.04638 0.003978 0.9 VDD 201.388,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U29
0.8474 0.0482 0.004421 0.9 VDD 207.778,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U30
0.8479 0.04771 0.004415 0.9 VDD 207.598,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U31
0.8484 0.04716 0.004417 0.9 VDD 204.628,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U32
0.8484 0.04718 0.00446 0.9 VDD 205.168,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U33
0.8506 0.04538 0.004014 0.9 VDD 204.538,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U34
0.8503 0.0457 0.004008 0.9 VDD 204.268,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U35
0.8492 0.04658 0.004219 0.9 VDD 205.978,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U36
0.8492 0.04658 0.004225 0.9 VDD 206.518,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U37
0.8506 0.04538 0.004027 0.9 VDD 205.078,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U38
0.8503 0.0457 0.004023 0.9 VDD 204.898,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U39
0.8506 0.04536 0.004037 0.9 VDD 205.528,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U40
0.8498 0.0457 0.004528 0.9 VDD 205.438,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U41
0.8479 0.04771 0.00436 0.9 VDD 206.338,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U42
0.8479 0.04771 0.004386 0.9 VDD 206.878,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U43
0.8465 0.04935 0.004159 0.9 VDD 201.748,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U44
0.8459 0.04961 0.004539 0.9 VDD 203.008,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U45
0.8483 0.04762 0.00404 0.9 VDD 202.018,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U46
0.8478 0.04815 0.00409 0.9 VDD 202.378,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U47
0.848 0.04769 0.004339 0.9 VDD 204.358,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U48
0.848 0.04769 0.004286 0.9 VDD 204.268,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U49
0.8487 0.04708 0.004258 0.9 VDD 202.918,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U50
0.8489 0.04702 0.004087 0.9 VDD 201.748,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U51
0.8494 0.04641 0.004157 0.9 VDD 201.928,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U52
0.8495 0.04639 0.004119 0.9 VDD 201.568,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U53
0.8492 0.04658 0.004209 0.9 VDD 205.258,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U54
0.8493 0.04656 0.004182 0.9 VDD 204.628,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U55
0.8471 0.04821 0.004697 0.9 VDD 206.968,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U56
0.845 0.05026 0.004736 0.9 VDD 207.328,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U57
0.8479 0.04812 0.004028 0.9 VDD 202.018,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U58
0.8477 0.04816 0.004154 0.9 VDD 202.828,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U59
0.8484 0.0476 0.004036 0.9 VDD 201.748,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U60
0.8483 0.04762 0.004085 0.9 VDD 202.108,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U61
0.8506 0.04531 0.004059 0.9 VDD 206.608,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U62
0.8507 0.04524 0.004082 0.9 VDD 207.958,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U63
0.8472 0.04821 0.00462 0.9 VDD 206.338,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U64
0.8452 0.05015 0.00462 0.9 VDD 206.338,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U65
0.8483 0.04718 0.004512 0.9 VDD 206.338,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U66
0.8489 0.04658 0.00453 0.9 VDD 206.788,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U67
0.8497 0.04632 0.004002 0.9 VDD 200.488,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U68
0.8489 0.047 0.0041 0.9 VDD 201.388,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U69
0.848 0.04762 0.00435 0.9 VDD 206.788,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U70
0.8485 0.04718 0.00435 0.9 VDD 206.608,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U71
0.8478 0.04771 0.004476 0.9 VDD 206.428,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U72
0.8478 0.04771 0.00449 0.9 VDD 206.788,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U73
0.8448 0.05082 0.004409 0.9 VDD 204.223,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/clk_gate_cpu_select_reg/latch
0.8437 0.05096 0.005352 0.9 VDD 213.493,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/clk_gate_bit_count_reg/latch
0.8429 0.05173 0.005357 0.9 VDD 213.583,127.248 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/clk_gate_word_count_reg/latch
0.8435 0.05042 0.006042 0.9 VDD 212.323,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/module_state_reg[0]
0.8439 0.05077 0.005305 0.9 VDD 212.953,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/module_state_reg[2]
0.8431 0.05138 0.00549 0.9 VDD 217.363,127.248 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[0]
0.8446 0.05049 0.004951 0.9 VDD 211.243,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/module_state_reg[3]
0.8417 0.05227 0.005994 0.9 VDD 217.183,128.400 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[1]
0.8437 0.05096 0.005352 0.9 VDD 219.703,127.248 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[2]
0.8442 0.05042 0.005341 0.9 VDD 221.953,127.824 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[3]
0.8437 0.05078 0.005548 0.9 VDD 222.043,129.552 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[4]
0.843 0.05144 0.005609 0.9 VDD 222.133,131.280 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[5]
0.8428 0.05128 0.005869 0.9 VDD 219.883,129.552 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[6]
0.8431 0.05154 0.005362 0.9 VDD 218.443,130.128 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[7]
0.8415 0.05294 0.00552 0.9 VDD 216.823,130.704 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[8]
0.8414 0.05252 0.006091 0.9 VDD 215.923,128.976 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[9]
0.8423 0.05158 0.006096 0.9 VDD 215.743,127.824 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[10]
0.8412 0.05272 0.006119 0.9 VDD 214.483,128.400 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[11]
0.8411 0.05279 0.006069 0.9 VDD 213.763,128.976 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[12]
0.8407 0.05364 0.005664 0.9 VDD 212.593,130.704 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[13]
0.8411 0.05284 0.006046 0.9 VDD 212.323,128.400 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[14]
0.8414 0.05281 0.005833 0.9 VDD 210.523,128.976 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[15]
0.848 0.04788 0.004133 0.9 VDD 198.823,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/cpu_select_reg[3]
0.8485 0.04741 0.004133 0.9 VDD 198.823,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/cpu_select_reg[2]
0.8486 0.04722 0.00418 0.9 VDD 198.823,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/cpu_select_reg[1]
0.849 0.04678 0.004261 0.9 VDD 198.823,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/cpu_select_reg[0]
0.8425 0.05193 0.00553 0.9 VDD 207.193,127.824 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/module_state_reg[1]
0.8435 0.05095 0.00555 0.9 VDD 215.653,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/bit_count_reg[5]
0.844 0.05 0.006044 0.9 VDD 214.123,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/bit_count_reg[4]
0.844 0.05 0.006007 0.9 VDD 214.843,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/bit_count_reg[3]
0.8444 0.04974 0.005812 0.9 VDD 216.733,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/bit_count_reg[2]
0.8454 0.04956 0.005013 0.9 VDD 217.903,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/bit_count_reg[1]
0.8437 0.05083 0.00545 0.9 VDD 217.723,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/bit_count_reg[0]
0.8437 0.0511 0.005244 0.9 VDD 206.833,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[0]
0.8437 0.05085 0.005487 0.9 VDD 222.313,128.976 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U3
0.8412 0.05284 0.005985 0.9 VDD 212.503,128.976 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U4
0.8437 0.05087 0.005454 0.9 VDD 210.253,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U5
0.8474 0.04898 0.003663 0.9 VDD 200.128,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U7
0.8447 0.0501 0.005215 0.9 VDD 211.378,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U8
0.844 0.05102 0.005029 0.9 VDD 209.038,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U9
0.8447 0.05006 0.005289 0.9 VDD 212.638,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U11
0.8437 0.05046 0.005848 0.9 VDD 210.478,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U12
0.845 0.04996 0.005058 0.9 VDD 205.078,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U15
0.8454 0.04978 0.004804 0.9 VDD 203.998,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U16
0.8452 0.04987 0.004946 0.9 VDD 204.538,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U17
0.8436 0.05094 0.005464 0.9 VDD 210.523,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U19
0.8412 0.05284 0.005955 0.9 VDD 212.098,128.976 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U20
0.8419 0.05209 0.006043 0.9 VDD 213.358,129.552 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U21
0.8427 0.05174 0.005522 0.9 VDD 216.778,130.128 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U22
0.8447 0.05064 0.004707 0.9 VDD 222.538,130.128 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U23
0.8421 0.05196 0.005962 0.9 VDD 218.443,128.976 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U24
0.8425 0.05176 0.005733 0.9 VDD 219.208,128.400 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U25
0.8438 0.05091 0.005305 0.9 VDD 222.133,128.400 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U27
0.8443 0.05085 0.004836 0.9 VDD 221.773,130.128 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U29
0.8424 0.05174 0.005908 0.9 VDD 219.298,128.976 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U30
0.8425 0.05156 0.005973 0.9 VDD 218.263,129.552 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U32
0.8421 0.05178 0.00607 0.9 VDD 216.373,129.552 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U34
0.8421 0.05184 0.006091 0.9 VDD 215.878,129.552 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U35
0.8419 0.05198 0.006078 0.9 VDD 214.483,129.552 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U37
0.8418 0.05216 0.005998 0.9 VDD 212.683,129.552 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U39
0.8418 0.05234 0.005841 0.9 VDD 210.613,129.552 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U41
0.8423 0.05187 0.005861 0.9 VDD 210.253,127.824 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U42
0.8444 0.05075 0.004829 0.9 VDD 208.048,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U43
0.8439 0.05087 0.00523 0.9 VDD 211.603,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U44
0.8447 0.0501 0.005193 0.9 VDD 211.063,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U45
0.8436 0.05089 0.005468 0.9 VDD 210.658,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U46
0.8431 0.05189 0.005023 0.9 VDD 209.758,127.248 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U47
0.8446 0.04997 0.005471 0.9 VDD 217.318,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U48
0.8449 0.04992 0.005203 0.9 VDD 214.978,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U49
0.8445 0.05035 0.005185 0.9 VDD 215.293,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U50
0.8435 0.05096 0.005538 0.9 VDD 214.303,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U52
0.8423 0.05189 0.00581 0.9 VDD 209.713,127.824 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U54
0.8445 0.05072 0.004785 0.9 VDD 207.688,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U56
0.8439 0.05097 0.005113 0.9 VDD 210.028,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U57
0.8439 0.051 0.005064 0.9 VDD 209.443,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U58
0.8442 0.05081 0.004955 0.9 VDD 209.128,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U59
0.8447 0.05063 0.004638 0.9 VDD 206.518,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U61
0.8436 0.05097 0.005448 0.9 VDD 210.118,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U62
0.8436 0.05099 0.005422 0.9 VDD 209.623,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U63
0.8438 0.05083 0.005409 0.9 VDD 209.398,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U64
0.8448 0.05013 0.005025 0.9 VDD 208.993,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U65
0.8448 0.05012 0.005132 0.9 VDD 210.253,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U66
0.8448 0.0498 0.005403 0.9 VDD 218.173,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U67
0.8446 0.05023 0.005144 0.9 VDD 215.968,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U68
0.8443 0.05044 0.005213 0.9 VDD 214.798,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U69
0.8439 0.05093 0.005173 0.9 VDD 210.793,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U70
0.8438 0.0508 0.005383 0.9 VDD 208.948,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U71
0.843 0.05186 0.005101 0.9 VDD 210.523,127.248 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U73
0.8443 0.05078 0.004888 0.9 VDD 208.543,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U75
0.8442 0.05084 0.005004 0.9 VDD 209.578,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U76
0.845 0.05038 0.004621 0.9 VDD 203.638,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U77
0.8436 0.05104 0.00536 0.9 VDD 208.588,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U78
0.8436 0.0509 0.005486 0.9 VDD 211.288,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U79
0.8442 0.05013 0.005664 0.9 VDD 208.858,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U80
0.844 0.05104 0.004986 0.9 VDD 208.588,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U81
0.8439 0.05076 0.005341 0.9 VDD 208.273,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U82
0.8437 0.05085 0.005429 0.9 VDD 209.758,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U83
0.8439 0.05092 0.005196 0.9 VDD 211.558,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U84
0.8436 0.05092 0.005489 0.9 VDD 211.423,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U86
0.8438 0.05093 0.005234 0.9 VDD 212.008,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U87
0.8436 0.05094 0.005505 0.9 VDD 212.188,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U88
0.8438 0.05095 0.005285 0.9 VDD 212.638,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U89
0.8422 0.05183 0.005979 0.9 VDD 211.558,127.824 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U90
0.843 0.05181 0.005234 0.9 VDD 212.008,127.248 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U91
0.8446 0.05068 0.004717 0.9 VDD 207.148,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U92
0.844 0.05073 0.005308 0.9 VDD 207.778,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U93
0.8431 0.05187 0.00507 0.9 VDD 210.208,127.248 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U94
0.8439 0.05041 0.005701 0.9 VDD 209.173,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U95
0.8448 0.05012 0.005099 0.9 VDD 209.848,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U96
0.8448 0.05013 0.005061 0.9 VDD 209.398,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U97
0.8449 0.05013 0.004986 0.9 VDD 208.588,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U98
0.8432 0.05191 0.004899 0.9 VDD 208.633,127.248 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U99
0.8431 0.0519 0.004965 0.9 VDD 209.218,127.248 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U100
0.843 0.05184 0.005157 0.9 VDD 211.108,127.248 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U101
0.8436 0.05092 0.005476 0.9 VDD 210.928,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U102
0.8439 0.05008 0.006001 0.9 VDD 211.918,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U104
0.8435 0.05095 0.005514 0.9 VDD 212.728,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U105
0.8436 0.05102 0.005388 0.9 VDD 209.038,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U106
0.8418 0.0523 0.005873 0.9 VDD 211.018,129.552 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U107
0.8424 0.05161 0.005996 0.9 VDD 217.858,129.552 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U108
0.8424 0.05199 0.005612 0.9 VDD 214.438,130.128 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U109
0.8428 0.05169 0.00549 0.9 VDD 217.138,130.128 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U110
0.8422 0.05185 0.005937 0.9 VDD 218.848,128.976 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U111
0.8418 0.05215 0.006005 0.9 VDD 217.678,128.976 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U112
0.8423 0.05167 0.006024 0.9 VDD 217.318,129.552 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U113
0.842 0.05192 0.006084 0.9 VDD 215.068,129.552 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U114
0.8422 0.05178 0.006057 0.9 VDD 212.638,127.824 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U115
0.8422 0.05186 0.005907 0.9 VDD 210.748,127.824 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U116
0.8422 0.05184 0.005947 0.9 VDD 211.198,127.824 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U117
0.846 0.04973 0.004281 0.9 VDD 203.728,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U121
0.8491 0.04696 0.003972 0.9 VDD 200.758,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U123
0.8476 0.04817 0.004218 0.9 VDD 203.278,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U124
0.8475 0.04819 0.004354 0.9 VDD 204.268,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U125
0.8447 0.05008 0.00526 0.9 VDD 212.098,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U126
0.8444 0.0501 0.005503 0.9 VDD 216.643,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U127
0.8451 0.0499 0.00503 0.9 VDD 217.678,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U128
0.8449 0.05 0.005067 0.9 VDD 217.138,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U129
0.8451 0.04976 0.005103 0.9 VDD 216.598,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U130
0.8451 0.04981 0.005136 0.9 VDD 216.103,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U131
0.845 0.04986 0.005172 0.9 VDD 215.518,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U132
0.8448 0.04998 0.005236 0.9 VDD 214.348,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U133
0.8447 0.05001 0.005257 0.9 VDD 213.943,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U134
0.8505 0.04533 0.00413 0.9 VDD 198.328,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U135
0.8504 0.04533 0.00428 0.9 VDD 198.598,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U181
0.8491 0.04588 0.004973 0.9 VDD 196.528,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U185
0.8484 0.04664 0.004935 0.9 VDD 197.878,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U187
0.8491 0.04585 0.005062 0.9 VDD 196.258,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U191
0.8494 0.046 0.004642 0.9 VDD 197.518,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U193
0.8482 0.04656 0.005263 0.9 VDD 192.568,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U197
0.849 0.04604 0.004935 0.9 VDD 197.878,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U199
0.8481 0.04714 0.004771 0.9 VDD 196.798,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U203
0.8461 0.04801 0.005856 0.9 VDD 193.828,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U205
0.8466 0.04756 0.005856 0.9 VDD 193.828,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U209
0.8471 0.04711 0.00583 0.9 VDD 193.288,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U211
0.8503 0.04531 0.00434 0.9 VDD 197.338,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U215
0.8493 0.0455 0.005235 0.9 VDD 192.748,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U217
0.8486 0.04709 0.004284 0.9 VDD 203.188,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U221
0.848 0.04677 0.005203 0.9 VDD 195.808,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U223
0.8484 0.04692 0.00472 0.9 VDD 197.248,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U227
0.8477 0.04711 0.005173 0.9 VDD 195.898,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U229
0.8468 0.04762 0.005561 0.9 VDD 194.728,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U233
0.8464 0.04823 0.005351 0.9 VDD 194.098,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U235
0.847 0.04783 0.005119 0.9 VDD 195.088,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U239
0.8475 0.04894 0.003583 0.9 VDD 199.948,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U241
0.8473 0.04902 0.0037 0.9 VDD 200.308,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U245
0.8421 0.05233 0.005609 0.9 VDD 210.703,130.128 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U264
0.8418 0.05223 0.005935 0.9 VDD 211.828,129.552 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U265
0.8421 0.05226 0.005634 0.9 VDD 211.513,130.128 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U266
0.8422 0.05219 0.005655 0.9 VDD 212.278,130.128 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U267
0.8402 0.05365 0.00616 0.9 VDD 212.503,131.280 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U268
0.8423 0.05208 0.005641 0.9 VDD 213.448,130.128 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U269
0.8403 0.05348 0.006236 0.9 VDD 213.583,131.280 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U270
0.841 0.0534 0.005622 0.9 VDD 214.123,130.704 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U271
0.8426 0.05188 0.005573 0.9 VDD 215.518,130.128 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U272
0.8412 0.05318 0.005579 0.9 VDD 215.383,130.704 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U273
0.8426 0.05181 0.005548 0.9 VDD 216.148,130.128 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U274
0.8408 0.0529 0.006269 0.9 VDD 216.283,131.856 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U275
0.841 0.05276 0.00623 0.9 VDD 217.273,131.856 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U276
0.8421 0.05252 0.005371 0.9 VDD 218.353,130.704 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U277
0.8426 0.05218 0.005189 0.9 VDD 219.568,130.704 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U278
0.8418 0.05217 0.006011 0.9 VDD 219.613,131.280 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U279
0.8435 0.05164 0.004888 0.9 VDD 221.458,130.704 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U280
0.843 0.05191 0.005041 0.9 VDD 220.513,130.704 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U281
0.8445 0.05074 0.004768 0.9 VDD 222.178,130.128 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U282
0.844 0.05106 0.004984 0.9 VDD 220.873,130.128 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U283
0.8435 0.0511 0.005401 0.9 VDD 221.548,128.400 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U284
0.8431 0.05137 0.005526 0.9 VDD 220.693,128.400 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U285
0.8427 0.05164 0.005671 0.9 VDD 219.658,128.400 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U286
0.8434 0.05092 0.00564 0.9 VDD 219.883,127.824 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U287
0.8423 0.0519 0.005805 0.9 VDD 218.668,128.400 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U288
0.8427 0.05137 0.005961 0.9 VDD 217.453,127.824 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U289
0.843 0.05119 0.005835 0.9 VDD 218.443,127.824 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U290
0.844 0.05088 0.005096 0.9 VDD 210.478,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U292
0.8439 0.0509 0.005152 0.9 VDD 211.063,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U293
0.8441 0.05013 0.005733 0.9 VDD 209.443,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U294
0.8482 0.04803 0.003795 0.9 VDD 200.803,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U295
0.848 0.04809 0.003942 0.9 VDD 201.568,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U296
0.8465 0.04955 0.003974 0.9 VDD 201.163,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U297
0.847 0.04915 0.003873 0.9 VDD 200.848,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U298
0.8485 0.04752 0.003942 0.9 VDD 201.073,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U299
0.8487 0.04743 0.003846 0.9 VDD 200.398,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U300
0.8485 0.04758 0.003951 0.9 VDD 201.433,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U301
0.8486 0.04753 0.003872 0.9 VDD 200.578,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U302
0.8481 0.04804 0.00386 0.9 VDD 200.848,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U303
0.8474 0.0482 0.004437 0.9 VDD 204.898,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U304
0.8478 0.04771 0.004456 0.9 VDD 205.933,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U305
0.848 0.04771 0.004323 0.9 VDD 205.618,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U306
0.8479 0.0477 0.004391 0.9 VDD 204.943,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U307
0.848 0.0477 0.004277 0.9 VDD 204.808,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U308
0.8448 0.05003 0.005149 0.9 VDD 205.528,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U309
0.8454 0.05005 0.004535 0.9 VDD 205.663,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U310
0.8473 0.0482 0.004507 0.9 VDD 205.438,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U311
0.8474 0.04821 0.004363 0.9 VDD 206.383,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U312
0.8475 0.0482 0.004328 0.9 VDD 205.708,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U313
0.8475 0.0482 0.004288 0.9 VDD 204.988,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U314
0.8438 0.05042 0.005738 0.9 VDD 209.488,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U316
0.8486 0.04713 0.004269 0.9 VDD 203.953,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U317
0.8487 0.0471 0.004232 0.9 VDD 203.278,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U318
0.8494 0.04644 0.004199 0.9 VDD 202.333,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U319
0.8488 0.04705 0.004194 0.9 VDD 202.288,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U320
0.8507 0.04534 0.004006 0.9 VDD 199.408,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U321
0.8507 0.04537 0.003926 0.9 VDD 201.523,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U322
0.8506 0.04537 0.004015 0.9 VDD 201.928,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U323
0.8496 0.04615 0.004204 0.9 VDD 198.823,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U324
0.8493 0.04612 0.004566 0.9 VDD 198.598,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U325
0.8488 0.04706 0.004163 0.9 VDD 202.468,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U326
0.8493 0.04647 0.004253 0.9 VDD 202.873,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U327
0.8495 0.04646 0.004068 0.9 VDD 202.738,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U328
0.8507 0.04538 0.003961 0.9 VDD 202.603,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U329
0.8505 0.04538 0.004079 0.9 VDD 202.918,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U330
0.8486 0.04712 0.004331 0.9 VDD 203.683,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U331
0.8492 0.0465 0.004318 0.9 VDD 203.548,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U332
0.8503 0.04567 0.00399 0.9 VDD 203.593,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U333
0.8506 0.04538 0.003994 0.9 VDD 203.728,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U334
0.8494 0.0465 0.004118 0.9 VDD 203.548,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U335
0.8476 0.04818 0.004228 0.9 VDD 203.998,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U336
0.8438 0.05044 0.005803 0.9 VDD 210.073,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U337
0.8443 0.05013 0.005569 0.9 VDD 208.093,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U339
0.8449 0.05013 0.004942 0.9 VDD 208.138,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U341
0.8475 0.04818 0.004293 0.9 VDD 203.818,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U342
0.8442 0.05064 0.005201 0.9 VDD 206.563,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U344
0.844 0.05049 0.00554 0.9 VDD 214.528,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U345
0.8442 0.05024 0.00554 0.9 VDD 215.878,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U346
0.8441 0.05034 0.005548 0.9 VDD 215.338,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U347
0.844 0.05043 0.005544 0.9 VDD 214.888,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U348
0.8447 0.05046 0.004837 0.9 VDD 204.403,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/clk_gate_module_id_reg_reg/latch
0.843 0.05252 0.004467 0.9 VDD 207.373,132.432 core_region_i/adv_dbg_if_i/dbg_module_i/clk_gate_input_shift_reg_reg/latch
0.8434 0.05174 0.004879 0.9 VDD 204.943,127.824 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[63]
0.8438 0.05175 0.004445 0.9 VDD 205.033,127.248 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[62]
0.847 0.04908 0.003887 0.9 VDD 198.823,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[61]
0.8462 0.04975 0.004032 0.9 VDD 202.153,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[60]
0.8472 0.04787 0.004917 0.9 VDD 195.943,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[59]
0.8477 0.04763 0.004656 0.9 VDD 196.843,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[58]
0.8476 0.04759 0.004813 0.9 VDD 196.663,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[57]
0.8481 0.0468 0.005085 0.9 VDD 196.573,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[56]
0.8479 0.0464 0.005691 0.9 VDD 196.393,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[55]
0.8496 0.04529 0.005107 0.9 VDD 196.123,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[54]
0.847 0.04685 0.006177 0.9 VDD 191.713,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[53]
0.8478 0.04663 0.005579 0.9 VDD 194.413,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[52]
0.848 0.04602 0.006019 0.9 VDD 195.673,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[51]
0.8413 0.05025 0.008448 0.9 VDD 188.383,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[50]
0.8426 0.04893 0.008448 0.9 VDD 188.383,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[49]
0.8456 0.04808 0.006297 0.9 VDD 190.993,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[48]
0.8445 0.0489 0.006584 0.9 VDD 188.473,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[47]
0.845 0.04801 0.006996 0.9 VDD 193.243,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[46]
0.8447 0.04861 0.006722 0.9 VDD 190.903,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[45]
0.8427 0.04934 0.007931 0.9 VDD 190.543,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[44]
0.843 0.04998 0.006984 0.9 VDD 189.103,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[43]
0.8489 0.04606 0.00503 0.9 VDD 194.053,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[42]
0.8474 0.0471 0.005529 0.9 VDD 190.813,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[41]
0.8439 0.04822 0.007904 0.9 VDD 190.633,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[40]
0.8451 0.04858 0.006335 0.9 VDD 192.343,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[39]
0.8461 0.0478 0.006127 0.9 VDD 193.243,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[38]
0.8458 0.04806 0.00615 0.9 VDD 193.153,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[37]
0.8462 0.04814 0.005634 0.9 VDD 193.513,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[36]
0.8453 0.04885 0.005839 0.9 VDD 192.523,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[35]
0.8446 0.04922 0.006172 0.9 VDD 190.363,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[34]
0.844 0.04919 0.006819 0.9 VDD 190.453,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[33]
0.8474 0.04868 0.003888 0.9 VDD 198.823,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[32]
0.8457 0.05085 0.003412 0.9 VDD 200.803,127.248 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[31]
0.8457 0.05085 0.003418 0.9 VDD 200.803,127.824 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[30]
0.8454 0.05114 0.003418 0.9 VDD 200.803,128.400 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[29]
0.8456 0.05127 0.003174 0.9 VDD 200.803,130.128 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[28]
0.8456 0.05114 0.003235 0.9 VDD 200.803,128.976 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[27]
0.8447 0.05156 0.003714 0.9 VDD 201.973,129.552 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[26]
0.8428 0.05289 0.004267 0.9 VDD 203.233,131.280 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[25]
0.8429 0.05223 0.004895 0.9 VDD 205.393,128.976 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[24]
0.8424 0.05244 0.005199 0.9 VDD 207.283,130.128 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[23]
0.8421 0.05243 0.005496 0.9 VDD 209.353,130.128 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[22]
0.8406 0.05383 0.005606 0.9 VDD 210.613,130.704 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[21]
0.8402 0.05382 0.006001 0.9 VDD 210.883,131.280 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[20]
0.8416 0.05307 0.005349 0.9 VDD 212.773,132.432 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[19]
0.8407 0.05308 0.006218 0.9 VDD 213.133,131.856 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[18]
0.8407 0.05305 0.006289 0.9 VDD 215.023,131.856 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[17]
0.8415 0.05306 0.005448 0.9 VDD 214.753,132.432 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[16]
0.8417 0.05283 0.005439 0.9 VDD 216.823,132.432 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[15]
0.8408 0.05292 0.006257 0.9 VDD 216.913,131.280 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[14]
0.8414 0.05249 0.006114 0.9 VDD 218.803,131.856 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[13]
0.8421 0.05202 0.005857 0.9 VDD 220.783,131.856 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[12]
0.8429 0.05202 0.005072 0.9 VDD 220.783,132.432 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[11]
0.8429 0.05135 0.005762 0.9 VDD 220.783,128.976 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[10]
0.8445 0.05031 0.005233 0.9 VDD 220.693,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[9]
0.8443 0.0505 0.005232 0.9 VDD 219.793,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[8]
0.8437 0.05082 0.005482 0.9 VDD 217.813,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[7]
0.8447 0.05131 0.003964 0.9 VDD 202.693,127.248 core_region_i/adv_dbg_if_i/dbg_module_i/module_id_reg_reg[4]
0.8454 0.05038 0.004178 0.9 VDD 203.593,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/module_id_reg_reg[3]
0.8454 0.05036 0.004193 0.9 VDD 202.153,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/module_id_reg_reg[2]
0.8463 0.04992 0.003733 0.9 VDD 200.803,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/module_id_reg_reg[1]
0.847 0.04908 0.003924 0.9 VDD 198.823,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/module_id_reg_reg[0]
0.8443 0.05122 0.004458 0.9 VDD 207.328,133.008 core_region_i/adv_dbg_if_i/dbg_module_i/U5
0.8449 0.05058 0.004557 0.9 VDD 205.888,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/U6
0.845 0.05053 0.004475 0.9 VDD 205.258,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/U7
0.8456 0.05018 0.004258 0.9 VDD 202.378,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/U8
0.8462 0.0501 0.003716 0.9 VDD 201.838,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/U9
0.8468 0.04966 0.003538 0.9 VDD 199.678,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/U10
0.8466 0.04983 0.003565 0.9 VDD 200.263,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/U11
0.8465 0.05 0.003545 0.9 VDD 201.253,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/U12
0.8463 0.04998 0.0037 0.9 VDD 200.803,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/U13
0.8557 0.0398 0.004529 0.9 VDD 112.963,90.960 core_region_i/lsu_resp_CS_reg[0]
0.8464 0.0514 0.002252 0.9 VDD 113.368,126.096 core_region_i/U4
0.8465 0.05124 0.002298 0.9 VDD 109.408,126.096 core_region_i/U5
0.837 0.05994 0.003041 0.9 VDD 92.173,188.880 core_region_i/U7
0.8369 0.06011 0.002964 0.9 VDD 93.118,189.456 core_region_i/U8
0.8373 0.05975 0.00293 0.9 VDD 93.388,187.152 core_region_i/U9
0.8365 0.06063 0.002897 0.9 VDD 95.863,190.032 core_region_i/U10
0.8368 0.06033 0.002844 0.9 VDD 94.243,189.456 core_region_i/U11
0.8368 0.05997 0.003215 0.9 VDD 97.258,187.152 core_region_i/U13
0.8362 0.06067 0.003147 0.9 VDD 99.373,188.304 core_region_i/U14
0.8357 0.06068 0.003623 0.9 VDD 99.868,188.880 core_region_i/U15
0.8364 0.06011 0.003512 0.9 VDD 99.958,187.152 core_region_i/U16
0.8359 0.06086 0.003285 0.9 VDD 97.573,190.032 core_region_i/U17
0.8361 0.06076 0.003112 0.9 VDD 96.808,190.032 core_region_i/U18
0.8369 0.06002 0.003054 0.9 VDD 98.248,187.728 core_region_i/U19
0.836 0.06069 0.00331 0.9 VDD 101.443,188.304 core_region_i/U21
0.8356 0.06069 0.003727 0.9 VDD 101.128,188.880 core_region_i/U22
0.8366 0.06015 0.003273 0.9 VDD 100.948,187.728 core_region_i/U23
0.8361 0.06068 0.003227 0.9 VDD 100.363,188.304 core_region_i/U24
0.8353 0.06107 0.003642 0.9 VDD 100.093,189.456 core_region_i/U25
0.8363 0.06012 0.003558 0.9 VDD 100.408,187.152 core_region_i/U27
0.8364 0.06008 0.003503 0.9 VDD 99.868,186.576 core_region_i/U28
0.8376 0.05961 0.002816 0.9 VDD 90.913,187.728 core_region_i/U29
0.8374 0.05961 0.002992 0.9 VDD 90.823,187.152 core_region_i/U30
0.8366 0.06003 0.003336 0.9 VDD 98.338,187.152 core_region_i/U32
0.8363 0.0601 0.003576 0.9 VDD 100.588,186.576 core_region_i/U33
0.8371 0.05988 0.002984 0.9 VDD 95.503,187.152 core_region_i/U34
0.8374 0.05966 0.00297 0.9 VDD 91.768,187.152 core_region_i/U35
0.8374 0.05973 0.00283 0.9 VDD 92.938,187.728 core_region_i/U36
0.837 0.05998 0.002985 0.9 VDD 97.438,187.728 core_region_i/U37
0.8367 0.06011 0.003202 0.9 VDD 100.048,187.728 core_region_i/U38
0.836 0.06069 0.003273 0.9 VDD 100.948,188.304 core_region_i/U39
0.8373 0.05982 0.0029 0.9 VDD 94.558,187.152 core_region_i/U40
0.8374 0.05982 0.002776 0.9 VDD 94.468,187.728 core_region_i/U41
0.8374 0.05982 0.002821 0.9 VDD 91.633,188.304 core_region_i/U42
0.8375 0.0597 0.002815 0.9 VDD 90.868,188.304 core_region_i/U43
0.8371 0.05979 0.003094 0.9 VDD 91.498,188.880 core_region_i/U44
0.8364 0.05979 0.003834 0.9 VDD 90.598,190.032 core_region_i/U45
0.8371 0.05985 0.003073 0.9 VDD 91.768,189.456 core_region_i/U46
0.8367 0.06042 0.002847 0.9 VDD 94.198,190.608 core_region_i/U47
0.8366 0.06017 0.0032 0.9 VDD 92.938,190.608 core_region_i/U48
0.836 0.06081 0.003188 0.9 VDD 96.178,191.184 core_region_i/U49
0.8364 0.06074 0.002887 0.9 VDD 95.818,190.608 core_region_i/U50
0.8352 0.06108 0.003701 0.9 VDD 97.528,191.184 core_region_i/U51
0.8357 0.06104 0.003234 0.9 VDD 97.348,190.608 core_region_i/U52
0.8358 0.06067 0.003569 0.9 VDD 99.238,188.880 core_region_i/U53
0.8354 0.061 0.003635 0.9 VDD 99.148,190.032 core_region_i/U54
0.8351 0.06108 0.00382 0.9 VDD 100.228,190.032 core_region_i/U55
0.8352 0.06105 0.003744 0.9 VDD 99.778,190.032 core_region_i/U56
0.8356 0.06068 0.003668 0.9 VDD 100.408,188.880 core_region_i/U57
0.8352 0.06112 0.003698 0.9 VDD 100.768,189.456 core_region_i/U58
0.8356 0.06069 0.003752 0.9 VDD 101.443,188.880 core_region_i/U59
0.8355 0.06069 0.00379 0.9 VDD 101.938,188.880 core_region_i/U60
0.8359 0.06069 0.003366 0.9 VDD 102.208,188.304 core_region_i/U61
0.8416 0.05385 0.004553 0.9 VDD 76.378,134.736 core_region_i/U63
0.8422 0.05382 0.003995 0.9 VDD 76.873,134.160 core_region_i/U65
0.8423 0.05377 0.003947 0.9 VDD 77.773,134.160 core_region_i/U66
0.8452 0.05262 0.002166 0.9 VDD 99.103,131.856 core_region_i/U69
0.8461 0.05124 0.002673 0.9 VDD 109.318,126.672 core_region_i/U70
0.857 0.0395 0.003492 0.9 VDD 110.488,90.384 core_region_i/U72
0.8562 0.03926 0.004501 0.9 VDD 112.828,91.536 core_region_i/U73
0.8365 0.06007 0.003435 0.9 VDD 99.238,187.152 core_region_i/U74
0.8367 0.06002 0.003266 0.9 VDD 97.708,186.576 core_region_i/U75
0.837 0.05995 0.003035 0.9 VDD 95.863,186.576 core_region_i/U76
0.8464 0.05137 0.002273 0.9 VDD 112.513,126.096 core_region_i/U77
0.8562 0.03963 0.004221 0.9 VDD 111.478,90.960 core_region_i/U78
0.8509 0.04092 0.008213 0.9 VDD 113.458,86.352 core_region_i/U79
0.8564 0.03976 0.003808 0.9 VDD 112.648,90.384 core_region_i/U80
0.8526 0.04136 0.006027 0.9 VDD 113.638,87.504 core_region_i/U81
0.8567 0.03964 0.003655 0.9 VDD 111.568,90.384 core_region_i/U82
0.8522 0.04043 0.007413 0.9 VDD 110.218,86.352 core_region_i/U83
0.8528 0.04126 0.005931 0.9 VDD 112.558,87.504 core_region_i/U84
0.8572 0.03907 0.003783 0.9 VDD 112.468,89.808 core_region_i/U85
0.8563 0.0387 0.005041 0.9 VDD 109.228,89.232 core_region_i/U87
0.8551 0.03918 0.005764 0.9 VDD 105.178,85.776 core_region_i/U88
0.8552 0.03921 0.005642 0.9 VDD 105.268,86.352 core_region_i/U89
0.8519 0.04043 0.007632 0.9 VDD 110.218,85.776 core_region_i/U90
0.8557 0.03836 0.005975 0.9 VDD 105.448,83.472 core_region_i/U91
0.8561 0.03934 0.004596 0.9 VDD 105.718,88.080 core_region_i/U92
0.8559 0.03967 0.004458 0.9 VDD 105.268,87.504 core_region_i/U93
0.8567 0.03741 0.005862 0.9 VDD 109.858,81.168 core_region_i/U94
0.8567 0.03838 0.004932 0.9 VDD 105.538,84.048 core_region_i/U95
0.8559 0.03826 0.005844 0.9 VDD 109.768,80.592 core_region_i/U96
0.8576 0.03768 0.004736 0.9 VDD 105.358,82.320 core_region_i/U97
0.8581 0.03708 0.004798 0.9 VDD 105.358,80.592 core_region_i/U98
0.8585 0.0367 0.004822 0.9 VDD 105.448,81.168 core_region_i/U99
0.8585 0.0367 0.00476 0.9 VDD 105.448,81.744 core_region_i/U100
0.8545 0.03943 0.0061 0.9 VDD 110.308,84.048 core_region_i/U101
0.8534 0.0389 0.007658 0.9 VDD 110.308,85.200 core_region_i/U102
0.8557 0.03863 0.005659 0.9 VDD 110.128,82.320 core_region_i/U103
0.857 0.03742 0.005633 0.9 VDD 109.948,81.744 core_region_i/U104
0.8572 0.03733 0.00551 0.9 VDD 109.138,81.744 core_region_i/U105
0.8568 0.03749 0.005749 0.9 VDD 110.758,81.744 core_region_i/U106
0.8552 0.03882 0.00598 0.9 VDD 109.678,84.624 core_region_i/U107
0.8566 0.03858 0.004813 0.9 VDD 108.238,89.232 core_region_i/U108
0.8571 0.03802 0.004877 0.9 VDD 105.358,84.624 core_region_i/U109
0.8578 0.03878 0.003388 0.9 VDD 109.858,89.808 core_region_i/U110
0.8232 0.05285 0.02397 0.9 VDD 77.413,259.152 peripherals_i/FE_OFC81_n1
0.8436 0.04206 0.01435 0.9 VDD 94.693,259.728 peripherals_i/FE_OFC79_n1
0.8554 0.03245 0.01214 0.9 VDD 128.533,267.792 peripherals_i/FE_OFC77_n1
0.8341 0.05615 0.009764 0.9 VDD 140.233,213.648 peripherals_i/FE_OFC76_n1
0.8322 0.06098 0.006862 0.9 VDD 87.988,205.008 peripherals_i/FE_OFC65_n1
0.8275 0.06469 0.007773 0.9 VDD 73.408,201.552 peripherals_i/FE_OFC62_n1
0.8338 0.06051 0.005725 0.9 VDD 85.873,186.000 peripherals_i/FE_OFC59_n1
0.8361 0.06054 0.003369 0.9 VDD 96.943,185.424 peripherals_i/FE_OFC57_n1
0.8288 0.04798 0.02325 0.9 VDD 77.053,260.304 peripherals_i/FE_OFC27_n1
0.843 0.03968 0.01728 0.9 VDD 91.543,259.728 peripherals_i/FE_OFC24_n1
0.8413 0.04105 0.01762 0.9 VDD 122.413,258.000 peripherals_i/FE_OFC20_n1
0.8541 0.03298 0.01288 0.9 VDD 128.533,265.488 peripherals_i/FE_OFC19_n1
0.8414 0.04208 0.01656 0.9 VDD 123.223,251.088 peripherals_i/FE_OFC17_n1
0.8384 0.04801 0.01355 0.9 VDD 113.458,239.568 peripherals_i/FE_OFC16_n1
0.8328 0.0528 0.01436 0.9 VDD 136.858,224.592 peripherals_i/FE_OFC14_n1
0.832 0.05965 0.008371 0.9 VDD 121.108,206.736 peripherals_i/FE_OFC11_n1
0.8363 0.05812 0.005566 0.9 VDD 132.358,206.160 peripherals_i/FE_OFC10_n1
0.8328 0.06159 0.005648 0.9 VDD 120.028,202.128 peripherals_i/FE_OFC9_n1
0.8345 0.06036 0.005093 0.9 VDD 116.428,186.576 peripherals_i/FE_OFC8_n1
0.8508 0.04093 0.008248 0.9 VDD 156.748,91.536 peripherals_i/genblk1[0].core_clock_gate/clk_en_reg
0.838 0.05798 0.004045 0.9 VDD 130.018,153.168 peripherals_i/genblk1[0].core_clock_gate/U2
0.8497 0.04235 0.007905 0.9 VDD 155.758,92.688 peripherals_i/genblk1[0].core_clock_gate/U3
0.8286 0.05888 0.01251 0.9 VDD 67.198,218.256 peripherals_i/genblk1[1].core_clock_gate/clk_en_reg
0.833 0.06089 0.006138 0.9 VDD 82.138,186.000 peripherals_i/genblk1[1].core_clock_gate/U2
0.8291 0.05923 0.01164 0.9 VDD 67.288,219.408 peripherals_i/genblk1[1].core_clock_gate/U3
0.8396 0.04945 0.01094 0.9 VDD 98.968,232.656 peripherals_i/genblk1[2].core_clock_gate/clk_en_reg
0.8343 0.06028 0.005433 0.9 VDD 87.358,186.000 peripherals_i/genblk1[2].core_clock_gate/U2
0.84 0.04931 0.01066 0.9 VDD 97.438,232.656 peripherals_i/genblk1[2].core_clock_gate/U3
0.829 0.05495 0.01609 0.9 VDD 115.438,228.048 peripherals_i/genblk1[3].core_clock_gate/clk_en_reg
0.8346 0.06016 0.005241 0.9 VDD 88.168,186.000 peripherals_i/genblk1[3].core_clock_gate/U2
0.8288 0.05514 0.01604 0.9 VDD 113.863,228.048 peripherals_i/genblk1[3].core_clock_gate/U3
0.8363 0.06046 0.003215 0.9 VDD 130.288,188.880 peripherals_i/genblk1[4].core_clock_gate/clk_en_reg
0.8363 0.06046 0.003239 0.9 VDD 95.638,184.848 peripherals_i/genblk1[4].core_clock_gate/U2
0.8364 0.06019 0.00342 0.9 VDD 128.758,188.880 peripherals_i/genblk1[4].core_clock_gate/U3
0.8364 0.06101 0.00257 0.9 VDD 94.198,194.064 peripherals_i/genblk1[5].core_clock_gate/clk_en_reg
0.8334 0.06069 0.005924 0.9 VDD 84.388,186.000 peripherals_i/genblk1[5].core_clock_gate/U2
0.8364 0.06039 0.003203 0.9 VDD 92.668,194.064 peripherals_i/genblk1[5].core_clock_gate/U3
0.8301 0.06321 0.006723 0.9 VDD 79.708,193.488 peripherals_i/genblk1[6].core_clock_gate/clk_en_reg
0.8335 0.06063 0.00587 0.9 VDD 84.838,186.000 peripherals_i/genblk1[6].core_clock_gate/U2
0.8296 0.0635 0.006944 0.9 VDD 78.178,193.488 peripherals_i/genblk1[6].core_clock_gate/U3
0.8368 0.05885 0.004363 0.9 VDD 125.608,176.784 peripherals_i/genblk1[7].core_clock_gate/clk_en_reg
0.836 0.06022 0.003745 0.9 VDD 97.438,182.544 peripherals_i/genblk1[7].core_clock_gate/U2
0.8362 0.05911 0.004696 0.9 VDD 124.078,176.784 peripherals_i/genblk1[7].core_clock_gate/U3
0.841 0.04971 0.009303 0.9 VDD 173.173,102.480 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/CTS_ccl_a_buf_00088
0.8464 0.04521 0.008418 0.9 VDD 157.828,101.328 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/CTS_ccl_a_buf_00093
0.8509 0.04162 0.007494 0.9 VDD 157.738,92.688 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/CTS_cdb_buf_00345
0.8502 0.03728 0.01249 0.9 VDD 156.703,73.104 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/CTS_ccl_a_buf_00095
0.8641 0.02843 0.007495 0.9 VDD 171.058,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/FE_OFC135_spi_clk_i
0.8511 0.03713 0.01173 0.9 VDD 158.053,72.528 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/FE_OFC132_n1
0.8597 0.03308 0.007202 0.9 VDD 178.393,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/FE_OFC119_n1
0.8577 0.03521 0.007087 0.9 VDD 163.768,74.256 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/FE_OFC197_net21866
0.8573 0.03496 0.007718 0.9 VDD 161.563,74.256 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/clk_gate_counter_reg/latch
0.8576 0.03519 0.007223 0.9 VDD 166.963,70.800 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/clk_gate_counter_trgt_reg/latch
0.8573 0.03523 0.00752 0.9 VDD 167.143,71.376 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg[7]
0.8573 0.03549 0.007206 0.9 VDD 169.753,74.256 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg[6]
0.8562 0.03642 0.007391 0.9 VDD 169.483,75.408 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg[5]
0.8566 0.03591 0.0075 0.9 VDD 168.763,72.528 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg[4]
0.8576 0.03518 0.007202 0.9 VDD 169.663,73.680 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg[3]
0.8568 0.03576 0.007413 0.9 VDD 166.603,71.952 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg[1]
0.8571 0.03548 0.007418 0.9 VDD 169.843,74.832 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg[2]
0.8564 0.0364 0.007198 0.9 VDD 169.033,76.560 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_reg[7]
0.8556 0.03735 0.00702 0.9 VDD 168.133,77.712 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_reg[6]
0.8557 0.03731 0.006954 0.9 VDD 167.773,78.288 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_reg[5]
0.8563 0.03702 0.00673 0.9 VDD 165.883,78.288 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_reg[4]
0.8569 0.03625 0.006848 0.9 VDD 165.883,76.560 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_reg[3]
0.857 0.03607 0.006906 0.9 VDD 165.883,75.408 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_reg[2]
0.8572 0.03566 0.007164 0.9 VDD 165.883,72.528 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_reg[1]
0.8566 0.03505 0.008359 0.9 VDD 163.003,72.528 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_reg[0]
0.8577 0.03515 0.007129 0.9 VDD 163.003,74.832 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[0]
0.8571 0.03595 0.006918 0.9 VDD 163.093,77.136 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[1]
0.8571 0.03572 0.00721 0.9 VDD 160.663,77.136 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[2]
0.8566 0.03602 0.007345 0.9 VDD 159.943,78.288 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[3]
0.856 0.03667 0.007326 0.9 VDD 160.123,78.864 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[4]
0.8555 0.0367 0.007791 0.9 VDD 160.033,79.440 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[5]
0.855 0.03766 0.007318 0.9 VDD 162.643,81.744 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[6]
0.8551 0.03728 0.007625 0.9 VDD 160.663,81.168 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[7]
0.8543 0.03747 0.008268 0.9 VDD 157.243,79.440 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[8]
0.8545 0.03729 0.00825 0.9 VDD 156.523,80.592 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[9]
0.8538 0.03818 0.008014 0.9 VDD 158.503,81.168 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[10]
0.8541 0.03739 0.008475 0.9 VDD 155.263,80.016 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[11]
0.8527 0.03852 0.008772 0.9 VDD 156.613,82.896 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[12]
0.8522 0.03901 0.008796 0.9 VDD 156.433,83.472 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[13]
0.8533 0.03822 0.008465 0.9 VDD 158.413,81.744 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[14]
0.852 0.03887 0.009093 0.9 VDD 154.633,82.320 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[15]
0.8513 0.03964 0.009059 0.9 VDD 153.013,83.472 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[16]
0.8516 0.0391 0.009261 0.9 VDD 152.743,82.320 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[17]
0.851 0.04046 0.008555 0.9 VDD 153.643,85.776 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[18]
0.8511 0.0403 0.008597 0.9 VDD 153.013,85.200 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[19]
0.8492 0.04108 0.009742 0.9 VDD 154.003,86.928 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[20]
0.8505 0.04 0.009461 0.9 VDD 155.623,86.352 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[21]
0.8519 0.03959 0.008539 0.9 VDD 156.163,84.624 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[22]
0.854 0.03781 0.008192 0.9 VDD 159.583,82.896 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[23]
0.8514 0.04004 0.008572 0.9 VDD 157.333,87.504 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[24]
0.8513 0.03979 0.008891 0.9 VDD 157.963,86.928 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[25]
0.8548 0.03748 0.007749 0.9 VDD 161.293,82.320 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[26]
0.8524 0.03899 0.008585 0.9 VDD 158.953,86.352 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[27]
0.8524 0.03947 0.008177 0.9 VDD 156.613,85.200 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[28]
0.8543 0.03782 0.007915 0.9 VDD 160.663,83.472 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[29]
0.8545 0.03818 0.007281 0.9 VDD 161.023,85.776 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[30]
0.8532 0.03873 0.008063 0.9 VDD 160.393,86.928 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[31]
0.8564 0.0359 0.007728 0.9 VDD 168.583,71.952 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg[0]
0.8578 0.03495 0.007251 0.9 VDD 163.273,73.680 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/running_reg
0.8551 0.03693 0.007967 0.9 VDD 159.088,80.016 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U3
0.8521 0.03902 0.008929 0.9 VDD 155.758,81.744 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U4
0.8574 0.03517 0.007479 0.9 VDD 168.538,73.104 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U6
0.8575 0.03544 0.007055 0.9 VDD 168.088,74.256 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U7
0.8575 0.03515 0.007322 0.9 VDD 167.008,73.104 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U8
0.8574 0.03516 0.007404 0.9 VDD 167.773,73.104 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U9
0.8561 0.0371 0.006797 0.9 VDD 166.378,77.712 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U11
0.8578 0.0351 0.007114 0.9 VDD 165.658,73.104 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U12
0.858 0.03513 0.006895 0.9 VDD 166.513,73.680 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U13
0.8577 0.03538 0.006891 0.9 VDD 166.468,74.256 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U14
0.8566 0.03636 0.007023 0.9 VDD 168.178,77.136 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U15
0.8565 0.03636 0.007175 0.9 VDD 168.808,75.984 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U16
0.8565 0.0363 0.007218 0.9 VDD 168.133,75.408 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U17
0.8574 0.03544 0.007212 0.9 VDD 168.088,74.832 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U18
0.8578 0.03534 0.006897 0.9 VDD 165.838,74.832 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U19
0.8568 0.03622 0.007014 0.9 VDD 167.278,75.984 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U20
0.8566 0.03625 0.007147 0.9 VDD 167.593,75.408 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U21
0.8575 0.0354 0.00708 0.9 VDD 167.098,74.832 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U22
0.8568 0.03619 0.006984 0.9 VDD 167.008,75.984 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U23
0.8582 0.03505 0.006713 0.9 VDD 164.848,73.680 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U24
0.8579 0.03515 0.00697 0.9 VDD 167.233,73.680 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U25
0.8578 0.03516 0.007046 0.9 VDD 167.998,73.680 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U26
0.8576 0.03541 0.006975 0.9 VDD 167.278,74.256 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U27
0.8569 0.03618 0.006963 0.9 VDD 166.828,75.984 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U28
0.8572 0.03498 0.007806 0.9 VDD 163.723,73.104 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U29
0.8579 0.03532 0.006793 0.9 VDD 165.568,74.256 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U31
0.8581 0.0351 0.006803 0.9 VDD 165.658,73.680 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U32
0.8577 0.03536 0.00696 0.9 VDD 166.243,74.832 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U33
0.858 0.03529 0.00673 0.9 VDD 165.028,74.832 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U34
0.8571 0.03605 0.006824 0.9 VDD 165.748,75.984 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U36
0.8574 0.03591 0.006673 0.9 VDD 164.893,75.984 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U37
0.8569 0.03628 0.006803 0.9 VDD 166.423,77.136 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U38
0.8564 0.03693 0.006675 0.9 VDD 165.478,77.712 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U39
0.8568 0.03631 0.00689 0.9 VDD 167.098,77.136 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U41
0.8559 0.0372 0.006884 0.9 VDD 167.053,77.712 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U42
0.8566 0.03634 0.007058 0.9 VDD 167.683,76.560 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U43
0.8567 0.03632 0.007004 0.9 VDD 167.188,76.560 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U44
0.8567 0.03626 0.007053 0.9 VDD 167.638,75.984 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U45
0.8566 0.03631 0.00712 0.9 VDD 168.268,75.984 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U46
0.858 0.03527 0.006775 0.9 VDD 164.668,74.256 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U47
0.8532 0.03894 0.007883 0.9 VDD 158.143,85.200 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U48
0.8545 0.03788 0.007601 0.9 VDD 160.438,84.048 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U49
0.8533 0.03857 0.008138 0.9 VDD 158.053,84.048 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U50
0.8548 0.03758 0.007651 0.9 VDD 161.518,82.896 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U51
0.8525 0.03919 0.008277 0.9 VDD 157.423,84.624 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U52
0.8539 0.03822 0.007867 0.9 VDD 159.268,84.048 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U53
0.8512 0.04001 0.008786 0.9 VDD 154.363,84.624 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U54
0.8497 0.0405 0.009806 0.9 VDD 153.418,86.352 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U55
0.8521 0.03891 0.00896 0.9 VDD 154.363,82.896 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U56
0.8519 0.03904 0.009043 0.9 VDD 153.238,82.896 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U57
0.8532 0.03822 0.008536 0.9 VDD 157.873,82.896 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U58
0.8532 0.03821 0.008554 0.9 VDD 157.918,82.320 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U59
0.8549 0.03706 0.008047 0.9 VDD 158.233,80.592 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U60
0.8543 0.03739 0.00831 0.9 VDD 155.308,80.592 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U61
0.855 0.03699 0.008035 0.9 VDD 158.683,80.016 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U62
0.8545 0.0372 0.008273 0.9 VDD 157.198,80.016 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U63
0.8563 0.03646 0.00727 0.9 VDD 162.193,79.440 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U64
0.8555 0.03677 0.00778 0.9 VDD 160.078,80.016 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U65
0.857 0.03533 0.007667 0.9 VDD 160.753,75.984 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U66
0.8568 0.03599 0.007236 0.9 VDD 160.258,77.712 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U67
0.8569 0.03586 0.007232 0.9 VDD 162.553,76.560 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U68
0.8568 0.03564 0.007547 0.9 VDD 161.248,76.560 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U69
0.8576 0.03538 0.007013 0.9 VDD 166.603,74.832 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U70
0.8546 0.03805 0.007309 0.9 VDD 161.698,84.048 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U71
0.8548 0.0377 0.007456 0.9 VDD 161.068,84.048 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U72
0.8545 0.038 0.007509 0.9 VDD 160.843,84.624 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U73
0.8534 0.03889 0.007703 0.9 VDD 160.033,87.504 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U74
0.8529 0.03925 0.007883 0.9 VDD 158.143,85.776 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U75
0.8515 0.03947 0.009029 0.9 VDD 157.423,86.352 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U76
0.8533 0.03838 0.008366 0.9 VDD 158.728,83.472 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U77
0.8536 0.03854 0.007857 0.9 VDD 159.313,84.624 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U78
0.8523 0.03964 0.008089 0.9 VDD 158.863,88.080 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U79
0.8543 0.03847 0.007213 0.9 VDD 162.103,84.624 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U80
0.8522 0.03969 0.00816 0.9 VDD 156.703,85.776 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U81
0.8514 0.04013 0.008462 0.9 VDD 157.693,88.080 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U82
0.8497 0.04077 0.009565 0.9 VDD 155.038,86.928 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U83
0.8518 0.0398 0.008356 0.9 VDD 155.263,85.200 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U84
0.8508 0.04046 0.008707 0.9 VDD 156.793,88.080 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U85
0.8533 0.03899 0.007722 0.9 VDD 158.953,85.776 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U86
0.8518 0.03993 0.008274 0.9 VDD 155.893,85.776 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U87
0.8501 0.04048 0.009379 0.9 VDD 155.983,86.928 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U88
0.854 0.03844 0.007589 0.9 VDD 159.583,85.200 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U89
0.8536 0.03885 0.007518 0.9 VDD 160.573,88.080 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U90
0.8534 0.03813 0.00849 0.9 VDD 158.278,82.320 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U91
0.8519 0.03908 0.00906 0.9 VDD 152.968,82.896 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U92
0.8514 0.03989 0.008718 0.9 VDD 154.903,84.624 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U93
0.85 0.04032 0.009698 0.9 VDD 154.273,86.352 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U94
0.8515 0.04011 0.008367 0.9 VDD 155.173,85.776 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U95
0.8503 0.04065 0.009029 0.9 VDD 155.443,87.504 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U96
0.8526 0.03866 0.008721 0.9 VDD 156.973,81.744 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U97
0.8528 0.03882 0.008335 0.9 VDD 157.153,84.048 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U98
0.8559 0.03673 0.007412 0.9 VDD 161.608,80.016 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U99
0.8548 0.03708 0.008131 0.9 VDD 158.098,80.016 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U100
0.8546 0.03714 0.008211 0.9 VDD 157.603,80.016 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U101
0.8528 0.03893 0.008276 0.9 VDD 156.073,81.168 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U102
0.8516 0.03999 0.008457 0.9 VDD 154.453,85.200 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U103
0.8509 0.04019 0.008882 0.9 VDD 153.553,84.624 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U104
0.8499 0.04089 0.009171 0.9 VDD 154.633,87.504 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U105
0.8524 0.03927 0.00833 0.9 VDD 154.768,81.168 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U106
0.8525 0.03917 0.008316 0.9 VDD 155.173,81.168 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U107
0.8531 0.03866 0.0082 0.9 VDD 156.973,81.168 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U108
0.8522 0.0389 0.008861 0.9 VDD 156.163,81.744 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U109
0.8523 0.03912 0.00858 0.9 VDD 155.893,84.048 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U110
0.8518 0.03917 0.009015 0.9 VDD 155.173,81.744 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U111
0.8519 0.03933 0.00873 0.9 VDD 154.813,84.048 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U112
0.8514 0.03966 0.008952 0.9 VDD 152.833,84.048 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U113
0.8552 0.0369 0.00787 0.9 VDD 159.313,80.592 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U114
0.8538 0.0379 0.008276 0.9 VDD 159.223,82.320 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U115
0.8518 0.0393 0.008912 0.9 VDD 154.993,83.472 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U116
0.8516 0.03951 0.008852 0.9 VDD 153.823,84.048 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U117
0.8529 0.03857 0.008502 0.9 VDD 158.053,83.472 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U118
0.8568 0.03614 0.007055 0.9 VDD 161.968,77.712 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U119
0.8559 0.03696 0.007153 0.9 VDD 162.643,80.592 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U120
0.8552 0.03766 0.007153 0.9 VDD 162.643,81.168 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U121
0.8558 0.03662 0.007561 0.9 VDD 160.933,80.592 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U122
0.8547 0.03736 0.007965 0.9 VDD 160.483,81.744 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U123
0.8569 0.03603 0.00711 0.9 VDD 161.518,78.288 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U124
0.8568 0.03626 0.006961 0.9 VDD 162.463,78.288 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U125
0.8566 0.03658 0.006841 0.9 VDD 163.183,78.864 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U126
0.8564 0.03657 0.007048 0.9 VDD 163.093,79.440 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U127
0.8567 0.03637 0.006942 0.9 VDD 162.913,77.712 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U128
0.8573 0.03575 0.006903 0.9 VDD 163.903,75.984 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U129
0.8559 0.037 0.007115 0.9 VDD 162.823,80.016 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U130
0.8573 0.03555 0.007178 0.9 VDD 162.733,75.408 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U131
0.8566 0.03661 0.006753 0.9 VDD 163.993,77.712 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U132
0.8566 0.03587 0.007546 0.9 VDD 169.843,72.528 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U133
0.8566 0.03585 0.007565 0.9 VDD 170.293,72.528 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U134
0.8563 0.03585 0.007894 0.9 VDD 170.293,71.952 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U135
0.8573 0.03509 0.007613 0.9 VDD 171.598,73.104 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U136
0.8566 0.03576 0.007636 0.9 VDD 172.318,72.528 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U137
0.8573 0.03511 0.007597 0.9 VDD 171.148,73.104 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U138
0.8573 0.03514 0.007577 0.9 VDD 170.608,73.104 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U139
0.8568 0.03546 0.007759 0.9 VDD 168.898,71.376 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U140
0.8567 0.03551 0.007808 0.9 VDD 169.393,71.376 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U141
0.8548 0.03796 0.007257 0.9 VDD 161.113,85.200 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U142
0.874 0.02117 0.004828 0.9 VDD 165.388,46.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/FE_RC_14_0
0.8617 0.03058 0.007747 0.9 VDD 177.988,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/FE_OFC198_net21843
0.8626 0.03112 0.006293 0.9 VDD 181.048,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/clk_inv_i/U1
0.863 0.0297 0.00727 0.9 VDD 181.048,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/clk_mux_i/U2
0.8619 0.03177 0.006319 0.9 VDD 180.958,67.920 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/clk_mux_i/U1
0.8615 0.03034 0.008158 0.9 VDD 179.293,58.128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/clk_gate_counter_reg/latch
0.8631 0.02956 0.007362 0.9 VDD 180.913,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/clk_gate_counter_trgt_reg/latch
0.8632 0.02966 0.007109 0.9 VDD 182.623,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg[4]
0.8624 0.02979 0.007812 0.9 VDD 182.083,58.128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg[3]
0.8624 0.03075 0.006809 0.9 VDD 181.453,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg
0.8727 0.02196 0.005354 0.9 VDD 181.363,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[7]
0.87 0.02408 0.005937 0.9 VDD 181.363,50.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[6]
0.8701 0.02408 0.005809 0.9 VDD 181.453,51.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[5]
0.8665 0.02594 0.007559 0.9 VDD 182.263,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[4]
0.8656 0.02637 0.00804 0.9 VDD 179.563,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[3]
0.8642 0.02763 0.00814 0.9 VDD 178.753,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[2]
0.8629 0.02835 0.008704 0.9 VDD 178.663,56.400 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[1]
0.8608 0.03044 0.008725 0.9 VDD 178.483,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[0]
0.8631 0.02999 0.006886 0.9 VDD 169.393,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[0]
0.8631 0.03083 0.0061 0.9 VDD 168.943,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[1]
0.8632 0.03003 0.006812 0.9 VDD 169.123,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[2]
0.864 0.02958 0.006372 0.9 VDD 167.413,58.128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[3]
0.864 0.02931 0.006676 0.9 VDD 167.233,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[4]
0.864 0.02952 0.006493 0.9 VDD 167.773,57.552 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[5]
0.8655 0.02873 0.005776 0.9 VDD 165.883,57.552 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[6]
0.867 0.02699 0.005997 0.9 VDD 165.883,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[7]
0.8674 0.0262 0.006414 0.9 VDD 163.813,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[8]
0.8679 0.02559 0.006554 0.9 VDD 163.633,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[9]
0.8676 0.02542 0.006977 0.9 VDD 163.183,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[10]
0.8693 0.02341 0.007286 0.9 VDD 162.103,51.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[11]
0.8681 0.02397 0.007963 0.9 VDD 161.023,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[12]
0.8641 0.02581 0.01011 0.9 VDD 159.133,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[13]
0.8645 0.02623 0.009302 0.9 VDD 158.683,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[14]
0.8696 0.02249 0.007868 0.9 VDD 159.763,47.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[15]
0.8693 0.0219 0.008825 0.9 VDD 157.693,47.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[16]
0.8615 0.0281 0.01042 0.9 VDD 156.523,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[17]
0.8663 0.02499 0.008671 0.9 VDD 156.433,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[18]
0.8678 0.02249 0.009732 0.9 VDD 155.443,47.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[19]
0.8714 0.02249 0.006154 0.9 VDD 155.443,46.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[20]
0.8666 0.02378 0.009665 0.9 VDD 157.963,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[21]
0.8674 0.02459 0.008041 0.9 VDD 158.413,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[22]
0.8737 0.02026 0.006036 0.9 VDD 157.693,46.032 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[23]
0.8728 0.02137 0.005853 0.9 VDD 159.403,46.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[24]
0.8701 0.0221 0.007808 0.9 VDD 160.303,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[25]
0.87 0.02235 0.007668 0.9 VDD 160.573,48.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[26]
0.8708 0.02233 0.006824 0.9 VDD 162.643,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[27]
0.8737 0.02098 0.005357 0.9 VDD 162.463,46.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[28]
0.8731 0.0211 0.005819 0.9 VDD 163.723,47.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[29]
0.8724 0.02181 0.005768 0.9 VDD 163.813,47.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[30]
0.8737 0.02119 0.005136 0.9 VDD 166.153,47.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[31]
0.8623 0.02964 0.008019 0.9 VDD 182.353,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg[2]
0.8626 0.02961 0.007741 0.9 VDD 182.443,57.552 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg[0]
0.8637 0.02795 0.008329 0.9 VDD 180.913,56.400 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg[1]
0.865 0.02944 0.00558 0.9 VDD 165.433,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U3
0.8675 0.02659 0.005902 0.9 VDD 164.533,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U5
0.8664 0.02487 0.008726 0.9 VDD 160.618,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U6
0.8629 0.02666 0.01043 0.9 VDD 158.683,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U7
0.8642 0.02596 0.00987 0.9 VDD 159.448,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U8
0.8686 0.02429 0.007133 0.9 VDD 162.328,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U9
0.8682 0.02344 0.008376 0.9 VDD 160.303,51.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U10
0.8676 0.02402 0.008412 0.9 VDD 161.338,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U11
0.8699 0.02315 0.007001 0.9 VDD 161.068,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U12
0.8661 0.02431 0.009582 0.9 VDD 158.143,51.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U13
0.8684 0.02386 0.007721 0.9 VDD 159.268,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U14
0.8687 0.02463 0.006641 0.9 VDD 163.588,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U15
0.867 0.02462 0.008377 0.9 VDD 161.383,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U16
0.8681 0.02429 0.007643 0.9 VDD 162.328,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U17
0.8654 0.02836 0.00621 0.9 VDD 163.678,58.128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U18
0.8673 0.02478 0.007919 0.9 VDD 161.743,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U19
0.867 0.02567 0.007302 0.9 VDD 162.598,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U20
0.8678 0.02663 0.005572 0.9 VDD 164.668,56.400 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U21
0.8664 0.02557 0.00799 0.9 VDD 162.373,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U22
0.8672 0.02618 0.006643 0.9 VDD 163.768,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U23
0.8678 0.02419 0.008024 0.9 VDD 158.458,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U24
0.8673 0.02388 0.008825 0.9 VDD 157.693,47.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U25
0.8672 0.02385 0.008991 0.9 VDD 157.738,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U26
0.8651 0.02882 0.006098 0.9 VDD 166.108,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U27
0.8667 0.02619 0.007122 0.9 VDD 163.273,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U28
0.8672 0.02689 0.005874 0.9 VDD 165.568,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U29
0.8654 0.02462 0.009977 0.9 VDD 157.378,51.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U30
0.8641 0.02491 0.01094 0.9 VDD 155.623,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U31
0.8642 0.02516 0.01069 0.9 VDD 155.938,51.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U32
0.8653 0.02875 0.006004 0.9 VDD 165.928,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U33
0.8659 0.02874 0.00535 0.9 VDD 164.803,58.128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U34
0.8658 0.02848 0.005724 0.9 VDD 165.388,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U35
0.8603 0.02791 0.01179 0.9 VDD 156.748,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U36
0.8611 0.02748 0.01146 0.9 VDD 157.243,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U37
0.8596 0.02828 0.01209 0.9 VDD 156.298,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U38
0.8668 0.0242 0.009026 0.9 VDD 157.198,47.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U39
0.8658 0.02457 0.009621 0.9 VDD 156.343,48.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U40
0.8659 0.02474 0.009353 0.9 VDD 156.388,47.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U41
0.8648 0.02925 0.005902 0.9 VDD 166.378,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U42
0.8653 0.02903 0.005672 0.9 VDD 165.703,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U43
0.8652 0.02907 0.005756 0.9 VDD 165.838,58.128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U44
0.8646 0.02969 0.005727 0.9 VDD 167.008,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U45
0.8647 0.02954 0.005765 0.9 VDD 165.973,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U46
0.8646 0.02936 0.006024 0.9 VDD 166.738,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U47
0.8638 0.02973 0.006443 0.9 VDD 167.998,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U48
0.8643 0.02964 0.006009 0.9 VDD 166.693,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U49
0.8643 0.02953 0.006205 0.9 VDD 167.278,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U50
0.8653 0.02509 0.00957 0.9 VDD 155.848,47.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U51
0.865 0.025 0.01002 0.9 VDD 155.443,48.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U52
0.865 0.02533 0.009714 0.9 VDD 155.488,47.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U53
0.8639 0.02976 0.006309 0.9 VDD 167.593,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U54
0.8644 0.02976 0.005842 0.9 VDD 167.593,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U55
0.8651 0.02476 0.01016 0.9 VDD 157.018,51.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U56
0.8647 0.02465 0.01065 0.9 VDD 156.163,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U57
0.864 0.02566 0.01033 0.9 VDD 156.748,50.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U58
0.8641 0.02988 0.006015 0.9 VDD 168.493,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U59
0.8653 0.02765 0.007071 0.9 VDD 178.618,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U60
0.8643 0.02832 0.007338 0.9 VDD 178.798,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U61
0.8662 0.02708 0.006697 0.9 VDD 181.228,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U62
0.8652 0.02787 0.006928 0.9 VDD 181.273,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U63
0.866 0.0271 0.006951 0.9 VDD 181.138,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U64
0.8702 0.0241 0.005705 0.9 VDD 181.228,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U65
0.867 0.02664 0.006402 0.9 VDD 183.118,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U66
0.8615 0.03011 0.008413 0.9 VDD 180.418,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U67
0.8658 0.0275 0.006649 0.9 VDD 182.893,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U68
0.8666 0.02673 0.006641 0.9 VDD 182.938,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U69
0.8665 0.0269 0.00656 0.9 VDD 182.128,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U70
0.8664 0.02697 0.00663 0.9 VDD 181.678,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U71
0.8613 0.03023 0.008496 0.9 VDD 179.923,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U72
0.8636 0.02589 0.01053 0.9 VDD 156.388,50.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U73
0.8631 0.02615 0.01075 0.9 VDD 155.983,50.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U74
0.866 0.02549 0.008486 0.9 VDD 157.018,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U75
0.8649 0.02803 0.007064 0.9 VDD 180.463,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U76
0.8654 0.02738 0.007191 0.9 VDD 179.698,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U77
0.8657 0.02736 0.006907 0.9 VDD 179.788,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U78
0.866 0.0272 0.006783 0.9 VDD 180.643,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U79
0.8658 0.02736 0.006881 0.9 VDD 179.968,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U80
0.8649 0.02724 0.007873 0.9 VDD 180.508,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U82
0.8677 0.02637 0.005917 0.9 VDD 179.563,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U83
0.8654 0.02492 0.009721 0.9 VDD 156.118,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U84
0.8653 0.02439 0.01036 0.9 VDD 156.703,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U85
0.8664 0.02444 0.009172 0.9 VDD 156.838,47.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U86
0.8667 0.02682 0.006525 0.9 VDD 182.353,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U87
0.8656 0.02683 0.007549 0.9 VDD 182.308,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U88
0.8705 0.02394 0.005544 0.9 VDD 182.758,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U90
0.8684 0.0259 0.005699 0.9 VDD 182.443,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U91
0.8657 0.02474 0.0096 0.9 VDD 156.388,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U92
0.8667 0.02409 0.009175 0.9 VDD 157.333,48.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U93
0.8664 0.02432 0.009317 0.9 VDD 157.018,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U94
0.8714 0.02264 0.005932 0.9 VDD 181.408,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U95
0.8718 0.02252 0.005727 0.9 VDD 183.073,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U96
0.8716 0.02259 0.005844 0.9 VDD 182.128,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U97
0.872 0.02265 0.005357 0.9 VDD 181.273,48.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U98
0.8671 0.02389 0.008991 0.9 VDD 157.738,48.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U99
0.8682 0.02322 0.008558 0.9 VDD 158.683,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U100
0.8675 0.02371 0.008827 0.9 VDD 158.098,48.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U101
0.8625 0.03011 0.007416 0.9 VDD 180.508,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U102
0.8637 0.02946 0.006819 0.9 VDD 181.363,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U103
0.8682 0.02331 0.008496 0.9 VDD 158.818,48.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U104
0.8674 0.02384 0.008742 0.9 VDD 159.493,50.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U105
0.8681 0.02307 0.008878 0.9 VDD 159.268,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U106
0.8678 0.02351 0.008662 0.9 VDD 158.458,48.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U107
0.869 0.02299 0.008033 0.9 VDD 160.663,50.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U108
0.8697 0.02227 0.008006 0.9 VDD 160.708,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U109
0.8744 0.01999 0.005613 0.9 VDD 160.888,46.032 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U110
0.8699 0.02296 0.007099 0.9 VDD 162.193,50.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U111
0.8717 0.02162 0.006729 0.9 VDD 161.968,47.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U112
0.8713 0.02156 0.00718 0.9 VDD 161.428,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U113
0.8711 0.02228 0.006638 0.9 VDD 162.373,48.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U114
0.8717 0.02167 0.006613 0.9 VDD 162.418,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U115
0.8659 0.02504 0.009107 0.9 VDD 160.438,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U116
0.8619 0.02701 0.01107 0.9 VDD 157.783,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U117
0.8664 0.02454 0.009107 0.9 VDD 160.438,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U118
0.8711 0.02354 0.005367 0.9 VDD 164.938,50.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U119
0.8721 0.02257 0.005359 0.9 VDD 164.893,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U120
0.8729 0.02188 0.00525 0.9 VDD 165.388,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U121
0.8716 0.02242 0.00599 0.9 VDD 163.498,48.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U122
0.8706 0.02328 0.006164 0.9 VDD 163.633,50.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U123
0.8724 0.0218 0.005834 0.9 VDD 163.768,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U124
0.863 0.02992 0.007051 0.9 VDD 179.248,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U125
0.8622 0.03028 0.007536 0.9 VDD 179.608,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U126
0.8638 0.03001 0.006192 0.9 VDD 169.618,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U127
0.8753 0.02004 0.004681 0.9 VDD 163.858,45.456 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U130
0.8753 0.02005 0.004658 0.9 VDD 165.118,45.456 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U131
0.8753 0.02006 0.004638 0.9 VDD 166.108,45.456 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U132
0.8577 0.03512 0.007201 0.9 VDD 166.108,73.104 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/FE_OFC200_n88
0.8465 0.04654 0.007005 0.9 VDD 169.168,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/FE_OFC199_net21787
0.8566 0.03571 0.007665 0.9 VDD 173.353,72.528 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U3
0.8564 0.03638 0.007247 0.9 VDD 170.833,76.560 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U4
0.8579 0.035 0.00714 0.9 VDD 173.308,73.680 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U5
0.8564 0.03641 0.007235 0.9 VDD 171.868,75.984 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U6
0.8562 0.03637 0.007474 0.9 VDD 173.308,75.408 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U7
0.8561 0.0364 0.007462 0.9 VDD 172.228,75.408 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U8
0.8578 0.03502 0.00715 0.9 VDD 172.948,73.680 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U9
0.8573 0.03521 0.007473 0.9 VDD 173.218,74.832 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U10
0.8561 0.03642 0.007453 0.9 VDD 171.598,75.408 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U11
0.8572 0.0353 0.007462 0.9 VDD 172.228,74.832 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U13
0.8574 0.03538 0.007187 0.9 VDD 171.148,74.256 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U14
0.8578 0.03504 0.007158 0.9 VDD 172.588,73.680 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U15
0.8577 0.03509 0.007179 0.9 VDD 171.598,73.680 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U17
0.8577 0.03512 0.007189 0.9 VDD 171.013,73.680 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U18
0.8564 0.0364 0.00723 0.9 VDD 172.228,75.984 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U19
0.8573 0.03524 0.00747 0.9 VDD 172.903,74.832 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U20
0.8576 0.03525 0.007154 0.9 VDD 172.768,74.256 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U21
0.8575 0.03534 0.007177 0.9 VDD 171.688,74.256 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U22
0.8578 0.03506 0.007166 0.9 VDD 172.228,73.680 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U23
0.8573 0.03505 0.007639 0.9 VDD 172.408,73.104 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U24
0.8577 0.03519 0.007134 0.9 VDD 173.488,74.256 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U26
0.8562 0.03635 0.007476 0.9 VDD 173.758,75.408 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U27
0.8578 0.03512 0.007108 0.9 VDD 174.298,74.256 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U29
0.8575 0.03504 0.007478 0.9 VDD 175.198,74.832 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U30
0.8567 0.03568 0.007671 0.9 VDD 173.848,72.528 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U31
0.8579 0.03495 0.007114 0.9 VDD 174.118,73.680 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U32
0.8581 0.03422 0.007637 0.9 VDD 169.663,69.072 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/clk_gate_reg3_reg/latch
0.8582 0.03446 0.007308 0.9 VDD 166.963,69.648 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/clk_gate_reg0_reg/latch
0.8572 0.03542 0.007378 0.9 VDD 168.583,70.800 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/clk_gate_reg1_reg/latch
0.8584 0.03418 0.007464 0.9 VDD 168.133,69.072 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/clk_gate_reg2_reg/latch
0.8594 0.03308 0.00756 0.9 VDD 170.833,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg3_reg[7]
0.8582 0.034 0.007767 0.9 VDD 170.653,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg3_reg[6]
0.858 0.03421 0.007774 0.9 VDD 171.373,69.072 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg3_reg[5]
0.86 0.03288 0.007078 0.9 VDD 173.353,67.920 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg3_reg[4]
0.8586 0.03383 0.007541 0.9 VDD 173.713,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg3_reg[3]
0.8588 0.03408 0.007075 0.9 VDD 173.443,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg3_reg[2]
0.8583 0.03393 0.007813 0.9 VDD 172.543,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg3_reg[1]
0.8587 0.03344 0.007819 0.9 VDD 172.273,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg3_reg[0]
0.8593 0.03364 0.007018 0.9 VDD 166.423,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg0_reg[7]
0.861 0.03245 0.006499 0.9 VDD 167.863,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg0_reg[6]
0.8588 0.03403 0.007214 0.9 VDD 166.333,69.072 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg0_reg[5]
0.86 0.03276 0.007241 0.9 VDD 167.773,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg0_reg[4]
0.8591 0.03359 0.007323 0.9 VDD 168.403,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg0_reg[3]
0.8587 0.03386 0.007427 0.9 VDD 168.133,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg0_reg[2]
0.859 0.03358 0.007445 0.9 VDD 168.223,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg0_reg[1]
0.8584 0.03445 0.007193 0.9 VDD 166.693,70.224 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg0_reg[0]
0.8568 0.03564 0.007526 0.9 VDD 170.473,70.800 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg1_reg[7]
0.8578 0.0345 0.007751 0.9 VDD 170.833,69.648 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg1_reg[6]
0.8563 0.03568 0.008026 0.9 VDD 172.723,71.376 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg1_reg[4]
0.8579 0.03431 0.007761 0.9 VDD 172.723,69.648 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg1_reg[3]
0.8568 0.03568 0.007478 0.9 VDD 172.633,70.800 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg1_reg[2]
0.858 0.0345 0.007532 0.9 VDD 170.743,70.224 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg1_reg[1]
0.8582 0.03409 0.007721 0.9 VDD 173.353,69.072 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg1_reg[0]
0.8595 0.03311 0.007427 0.9 VDD 168.943,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg2_reg[7]
0.8601 0.03287 0.006996 0.9 VDD 171.193,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg2_reg[6]
0.8588 0.03421 0.006966 0.9 VDD 168.493,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg2_reg[5]
0.8602 0.03287 0.006952 0.9 VDD 171.193,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg2_reg[4]
0.8589 0.0336 0.007495 0.9 VDD 170.653,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg2_reg[3]
0.8585 0.03397 0.007493 0.9 VDD 169.573,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg2_reg[2]
0.8587 0.03361 0.007737 0.9 VDD 170.293,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg2_reg[1]
0.8602 0.03285 0.006922 0.9 VDD 170.653,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg2_reg[0]
0.8564 0.03565 0.007928 0.9 VDD 170.653,71.376 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg1_reg[5]
0.8581 0.03449 0.00741 0.9 VDD 168.988,70.224 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U4
0.8582 0.03448 0.007357 0.9 VDD 168.358,70.224 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U5
0.858 0.03449 0.007561 0.9 VDD 168.988,69.648 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U6
0.858 0.03448 0.0075 0.9 VDD 168.448,69.648 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U7
0.8579 0.03449 0.007597 0.9 VDD 169.303,69.648 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U9
0.8581 0.03449 0.007385 0.9 VDD 168.673,70.224 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U10
0.8588 0.03422 0.007023 0.9 VDD 170.338,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U11
0.8587 0.03422 0.007038 0.9 VDD 170.968,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U12
0.8585 0.03394 0.007552 0.9 VDD 172.453,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U13
0.8599 0.0331 0.00701 0.9 VDD 169.843,67.920 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U14
0.8599 0.03311 0.006992 0.9 VDD 169.258,67.920 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U15
0.8604 0.03271 0.006843 0.9 VDD 169.933,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U16
0.8584 0.03399 0.00756 0.9 VDD 170.833,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U18
0.8608 0.03254 0.006693 0.9 VDD 168.583,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U19
0.8599 0.03308 0.007031 0.9 VDD 170.653,67.920 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U21
0.8597 0.03306 0.007223 0.9 VDD 167.683,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U22
0.8585 0.03398 0.007558 0.9 VDD 171.373,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U24
0.8584 0.03396 0.00761 0.9 VDD 169.393,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U25
0.8599 0.033 0.007055 0.9 VDD 171.913,67.920 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U27
0.8589 0.03385 0.007282 0.9 VDD 168.043,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U28
0.8585 0.03396 0.007556 0.9 VDD 171.913,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U30
0.8605 0.0328 0.006734 0.9 VDD 168.943,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U31
0.8595 0.03295 0.007552 0.9 VDD 172.543,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U33
0.8606 0.03265 0.006784 0.9 VDD 169.393,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U34
0.8588 0.0342 0.007051 0.9 VDD 171.643,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U36
0.8601 0.03306 0.006887 0.9 VDD 167.593,67.920 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U37
0.8466 0.04394 0.009492 0.9 VDD 172.543,89.232 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/clk_gate_addr_reg_reg/latch
0.8566 0.03628 0.007087 0.9 VDD 175.513,75.984 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/clk_gate_cmd_reg_reg/latch
0.8618 0.03114 0.007075 0.9 VDD 179.023,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_done_reg_reg
0.8573 0.03508 0.007607 0.9 VDD 180.733,72.528 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/state_reg[1]
0.8554 0.03746 0.007177 0.9 VDD 170.383,77.712 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/cmd_reg_reg[7]
0.8554 0.03746 0.007122 0.9 VDD 170.383,78.288 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/cmd_reg_reg[6]
0.8555 0.03738 0.007135 0.9 VDD 171.463,78.864 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/cmd_reg_reg[5]
0.8563 0.03644 0.00725 0.9 VDD 170.113,75.984 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/cmd_reg_reg[4]
0.8566 0.03625 0.007191 0.9 VDD 174.163,76.560 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/cmd_reg_reg[3]
0.8556 0.03729 0.007072 0.9 VDD 172.993,78.288 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/cmd_reg_reg[2]
0.8555 0.03734 0.007204 0.9 VDD 172.543,77.712 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/cmd_reg_reg[1]
0.8565 0.03631 0.007166 0.9 VDD 173.443,77.136 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/cmd_reg_reg[0]
0.8591 0.02894 0.012 0.9 VDD 157.873,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[8]
0.8657 0.0259 0.008418 0.9 VDD 160.663,56.400 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[9]
0.8654 0.02555 0.009029 0.9 VDD 161.293,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[10]
0.8643 0.02575 0.009929 0.9 VDD 160.303,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[11]
0.8652 0.02564 0.009166 0.9 VDD 154.543,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[12]
0.8603 0.02807 0.01159 0.9 VDD 157.063,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[13]
0.8573 0.02956 0.0131 0.9 VDD 154.723,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[14]
0.8595 0.02926 0.01127 0.9 VDD 156.433,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[15]
0.8634 0.02634 0.01026 0.9 VDD 153.913,47.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[16]
0.8613 0.02711 0.01157 0.9 VDD 154.453,50.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[17]
0.8576 0.03098 0.01145 0.9 VDD 155.713,56.400 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[18]
0.8636 0.0257 0.01068 0.9 VDD 153.913,48.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[19]
0.8578 0.03006 0.01216 0.9 VDD 154.453,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[20]
0.8639 0.027 0.009147 0.9 VDD 154.633,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[21]
0.8574 0.02967 0.01294 0.9 VDD 154.993,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[22]
0.8629 0.02551 0.01161 0.9 VDD 154.363,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[23]
0.8589 0.02976 0.01137 0.9 VDD 154.453,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[24]
0.8632 0.02618 0.01058 0.9 VDD 154.183,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[25]
0.8605 0.02836 0.01113 0.9 VDD 156.703,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[26]
0.8614 0.02863 0.009953 0.9 VDD 158.773,57.552 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[27]
0.8592 0.02842 0.01236 0.9 VDD 157.423,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[28]
0.8659 0.02539 0.008696 0.9 VDD 160.663,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[29]
0.8635 0.02658 0.009953 0.9 VDD 158.773,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[30]
0.8622 0.02762 0.01023 0.9 VDD 158.323,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[31]
0.8573 0.03488 0.007862 0.9 VDD 180.823,71.376 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/state_reg[2]
0.8627 0.03075 0.006512 0.9 VDD 168.223,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[0]
0.8629 0.03056 0.00655 0.9 VDD 168.403,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[1]
0.8594 0.03361 0.00696 0.9 VDD 166.243,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[2]
0.8614 0.03221 0.006428 0.9 VDD 166.513,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[3]
0.8635 0.03041 0.006064 0.9 VDD 166.513,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[4]
0.8597 0.03334 0.00696 0.9 VDD 166.243,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[5]
0.864 0.03043 0.005594 0.9 VDD 166.333,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[6]
0.865 0.02954 0.005503 0.9 VDD 165.973,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[7]
0.8565 0.03609 0.007455 0.9 VDD 178.303,75.408 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/state_reg[0]
0.8473 0.04565 0.007079 0.9 VDD 160.033,103.056 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[31]
0.8458 0.04616 0.008047 0.9 VDD 160.123,104.208 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[30]
0.8438 0.04713 0.009071 0.9 VDD 159.313,105.936 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[29]
0.8439 0.0473 0.008803 0.9 VDD 157.963,104.208 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[28]
0.846 0.04649 0.007481 0.9 VDD 158.053,103.056 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[27]
0.8468 0.04624 0.006928 0.9 VDD 162.553,104.208 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[26]
0.8468 0.0457 0.007508 0.9 VDD 157.873,102.480 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[25]
0.8439 0.0473 0.008747 0.9 VDD 157.963,104.784 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[24]
0.8452 0.04675 0.008047 0.9 VDD 159.943,105.360 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[23]
0.8451 0.04719 0.007676 0.9 VDD 156.163,103.056 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[22]
0.8425 0.04822 0.0093 0.9 VDD 155.803,104.784 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[21]
0.8445 0.04778 0.007768 0.9 VDD 154.003,103.056 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[20]
0.8423 0.04783 0.00984 0.9 VDD 153.733,103.632 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[19]
0.8412 0.04892 0.009853 0.9 VDD 153.643,104.208 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[18]
0.8414 0.04895 0.009642 0.9 VDD 153.553,104.784 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[17]
0.8404 0.04994 0.009659 0.9 VDD 153.373,105.360 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[16]
0.8445 0.04687 0.008618 0.9 VDD 153.103,97.296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[15]
0.8431 0.04804 0.008828 0.9 VDD 157.693,105.360 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[14]
0.8416 0.04907 0.009354 0.9 VDD 155.533,105.360 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[13]
0.8423 0.04823 0.009441 0.9 VDD 155.803,104.208 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[12]
0.8466 0.04482 0.008624 0.9 VDD 153.373,95.568 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[11]
0.8433 0.04727 0.009419 0.9 VDD 155.893,103.632 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[10]
0.8464 0.04502 0.008612 0.9 VDD 153.463,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[9]
0.8458 0.04641 0.007769 0.9 VDD 154.183,102.480 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[8]
0.8465 0.04579 0.007719 0.9 VDD 160.753,104.784 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[7]
0.8463 0.04561 0.008047 0.9 VDD 160.123,103.632 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[6]
0.8469 0.04685 0.006252 0.9 VDD 165.883,103.632 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[5]
0.8473 0.04566 0.007065 0.9 VDD 162.283,103.632 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[4]
0.8479 0.04576 0.006375 0.9 VDD 162.553,103.056 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[3]
0.8464 0.04738 0.006252 0.9 VDD 165.883,104.208 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[2]
0.8477 0.04348 0.008787 0.9 VDD 172.633,88.080 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/ctrl_addr_valid_reg
0.8627 0.03021 0.007079 0.9 VDD 177.853,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg
0.862 0.03022 0.007773 0.9 VDD 177.763,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_valid_reg
0.8611 0.03066 0.008213 0.9 VDD 177.493,58.128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/ctrl_data_tx_ready_reg
0.8618 0.03092 0.007327 0.9 VDD 180.733,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_reg[3]
0.8616 0.03026 0.008135 0.9 VDD 179.833,57.552 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_reg[0]
0.8569 0.03581 0.007334 0.9 VDD 167.098,72.528 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U3
0.8586 0.03455 0.00688 0.9 VDD 179.428,73.680 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U4
0.8581 0.03448 0.007435 0.9 VDD 167.908,69.648 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U5
0.8578 0.03459 0.007655 0.9 VDD 178.933,73.104 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U6
0.8579 0.03513 0.006962 0.9 VDD 178.438,70.800 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U8
0.8598 0.03331 0.006913 0.9 VDD 178.933,70.224 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U9
0.8584 0.03416 0.007392 0.9 VDD 173.668,70.224 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U10
0.8583 0.03427 0.007449 0.9 VDD 172.993,70.224 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U11
0.8562 0.03573 0.008024 0.9 VDD 172.993,71.952 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U12
0.8629 0.03054 0.006554 0.9 VDD 168.223,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U13
0.8635 0.03035 0.006129 0.9 VDD 166.063,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U14
0.8602 0.03302 0.006806 0.9 VDD 166.693,67.920 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U15
0.8579 0.03447 0.007624 0.9 VDD 180.238,73.104 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U16
0.8588 0.03438 0.00678 0.9 VDD 181.048,73.680 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U17
0.8576 0.03468 0.007672 0.9 VDD 177.853,73.104 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U19
0.8562 0.03632 0.00748 0.9 VDD 174.658,75.408 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U21
0.8587 0.03444 0.006816 0.9 VDD 180.508,73.680 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U22
0.8578 0.0352 0.007027 0.9 VDD 177.763,70.800 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U23
0.8565 0.03553 0.007989 0.9 VDD 175.693,71.952 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U24
0.8611 0.03226 0.006657 0.9 VDD 177.808,67.920 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U25
0.8604 0.03309 0.006529 0.9 VDD 179.023,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U26
0.8572 0.03548 0.007284 0.9 VDD 174.928,70.800 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U27
0.8614 0.03205 0.006515 0.9 VDD 179.158,67.920 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U28
0.8586 0.03456 0.006847 0.9 VDD 180.013,74.256 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U29
0.8595 0.03346 0.006997 0.9 VDD 178.078,70.224 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U30
0.8591 0.03375 0.007164 0.9 VDD 176.278,70.224 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U31
0.8567 0.03535 0.007976 0.9 VDD 176.323,71.376 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U32
0.8584 0.03464 0.006936 0.9 VDD 178.393,73.680 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U34
0.8569 0.03546 0.007683 0.9 VDD 176.548,72.528 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U35
0.8582 0.03412 0.007652 0.9 VDD 173.938,69.648 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U36
0.8586 0.03384 0.007546 0.9 VDD 174.838,69.072 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U37
0.8588 0.03373 0.00747 0.9 VDD 175.468,69.072 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U38
0.8564 0.03562 0.008006 0.9 VDD 174.658,71.952 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U39
0.8566 0.03579 0.00762 0.9 VDD 171.823,72.528 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U40
0.8562 0.03578 0.007989 0.9 VDD 171.913,71.952 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U41
0.8568 0.03552 0.007684 0.9 VDD 175.828,72.528 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U42
0.8567 0.03565 0.007675 0.9 VDD 174.208,72.528 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U43
0.8567 0.03563 0.007677 0.9 VDD 174.523,72.528 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U44
0.8589 0.03367 0.007425 0.9 VDD 175.828,69.072 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U45
0.8586 0.03389 0.007481 0.9 VDD 175.378,69.648 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U46
0.8584 0.03402 0.007572 0.9 VDD 174.613,69.648 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U47
0.8563 0.03622 0.007471 0.9 VDD 176.458,75.408 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U48
0.8576 0.03491 0.00747 0.9 VDD 176.593,74.832 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U49
0.8575 0.03532 0.007136 0.9 VDD 176.593,70.800 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U50
0.8565 0.03546 0.007999 0.9 VDD 175.108,71.376 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U51
0.8565 0.03554 0.00801 0.9 VDD 174.298,71.376 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U52
0.8571 0.03554 0.007346 0.9 VDD 174.208,70.800 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U53
0.8563 0.03567 0.008014 0.9 VDD 173.938,71.952 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U54
0.8566 0.03574 0.00765 0.9 VDD 172.813,72.528 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U55
0.8562 0.03575 0.008018 0.9 VDD 172.543,71.952 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U56
0.8567 0.0356 0.00768 0.9 VDD 174.883,72.528 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U58
0.8575 0.03483 0.007684 0.9 VDD 175.873,73.104 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U60
0.8566 0.03581 0.007602 0.9 VDD 171.283,72.528 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U61
0.8566 0.03583 0.007584 0.9 VDD 170.788,72.528 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U62
0.8562 0.03582 0.007944 0.9 VDD 170.968,71.952 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U63
0.8579 0.03503 0.007071 0.9 VDD 175.288,74.256 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U65
0.8581 0.03487 0.006999 0.9 VDD 176.998,74.256 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U66
0.8583 0.03475 0.006945 0.9 VDD 178.213,74.256 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U67
0.8582 0.03478 0.007018 0.9 VDD 176.548,73.680 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U68
0.8581 0.03484 0.007053 0.9 VDD 175.738,73.680 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U70
0.858 0.03498 0.007049 0.9 VDD 175.828,74.256 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U71
0.8577 0.03481 0.007463 0.9 VDD 177.538,74.832 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U72
0.8595 0.03342 0.00711 0.9 VDD 178.303,69.648 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U73
0.8566 0.03541 0.00799 0.9 VDD 175.648,71.376 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U74
0.8574 0.03542 0.007228 0.9 VDD 175.558,70.800 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U75
0.8575 0.03478 0.007682 0.9 VDD 176.638,73.104 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U76
0.8566 0.03547 0.007972 0.9 VDD 176.503,71.952 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U77
0.8567 0.03537 0.007948 0.9 VDD 177.538,71.952 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U78
0.857 0.03506 0.007907 0.9 VDD 179.158,71.376 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U80
0.8568 0.03527 0.007919 0.9 VDD 178.708,71.952 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U81
0.857 0.03511 0.007876 0.9 VDD 180.328,71.952 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U82
0.8571 0.03522 0.007649 0.9 VDD 179.158,72.528 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U83
0.8575 0.03486 0.007683 0.9 VDD 175.378,73.104 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U84
0.8568 0.03556 0.007683 0.9 VDD 175.378,72.528 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U85
0.8601 0.0331 0.006787 0.9 VDD 180.148,70.224 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U86
0.8569 0.03515 0.007931 0.9 VDD 178.258,71.376 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U87
0.8581 0.03502 0.006852 0.9 VDD 179.518,70.800 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U88
0.8602 0.03331 0.006514 0.9 VDD 164.983,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U89
0.8603 0.03298 0.006714 0.9 VDD 165.703,67.920 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U90
0.8612 0.03251 0.006269 0.9 VDD 165.793,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U91
0.8632 0.03046 0.006352 0.9 VDD 167.143,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U92
0.8592 0.03404 0.006782 0.9 VDD 166.423,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U93
0.8575 0.03481 0.007685 0.9 VDD 176.188,73.104 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U94
0.8607 0.0325 0.006818 0.9 VDD 176.188,67.920 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U95
0.8569 0.03538 0.007676 0.9 VDD 177.448,72.528 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U96
0.861 0.03234 0.006712 0.9 VDD 177.268,67.920 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U97
0.8599 0.03338 0.006694 0.9 VDD 177.448,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U98
0.8603 0.0324 0.007323 0.9 VDD 176.863,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U99
0.8584 0.0349 0.00674 0.9 VDD 180.598,70.800 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U100
0.86 0.03303 0.006973 0.9 VDD 179.338,69.072 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U101
0.8593 0.03378 0.006912 0.9 VDD 175.198,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U102
0.8596 0.03361 0.006822 0.9 VDD 176.143,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U103
0.8592 0.03348 0.007289 0.9 VDD 176.908,69.072 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U104
0.8601 0.03306 0.006827 0.9 VDD 180.418,69.648 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U105
0.8608 0.0328 0.006358 0.9 VDD 180.598,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U106
0.8564 0.03639 0.007171 0.9 VDD 170.293,77.136 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U107
0.8564 0.03637 0.00719 0.9 VDD 171.283,77.136 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U108
0.8565 0.03634 0.007191 0.9 VDD 174.163,75.984 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U109
0.8561 0.03643 0.007443 0.9 VDD 171.013,75.408 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U110
0.8564 0.03638 0.007219 0.9 VDD 172.813,75.984 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U111
0.8561 0.03638 0.00747 0.9 VDD 172.903,75.408 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U112
0.8564 0.03636 0.00724 0.9 VDD 171.553,76.560 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U113
0.8564 0.03634 0.007228 0.9 VDD 172.363,76.560 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U114
0.8612 0.03219 0.00661 0.9 VDD 178.258,67.920 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U115
0.8568 0.03525 0.007955 0.9 VDD 177.268,71.376 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U116
0.8591 0.0336 0.007255 0.9 VDD 177.178,69.648 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U117
0.8564 0.03557 0.007998 0.9 VDD 175.198,71.952 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U118
0.8502 0.03627 0.01349 0.9 VDD 154.768,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U119
0.8554 0.03264 0.01199 0.9 VDD 154.678,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U120
0.8625 0.02703 0.01051 0.9 VDD 159.628,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U121
0.8612 0.02771 0.01104 0.9 VDD 158.998,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U122
0.8644 0.02614 0.009441 0.9 VDD 152.788,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U123
0.8575 0.03049 0.01198 0.9 VDD 154.858,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U124
0.8572 0.0308 0.01197 0.9 VDD 152.968,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U125
0.8569 0.02964 0.01347 0.9 VDD 155.938,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U126
0.8609 0.02644 0.01267 0.9 VDD 151.888,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U127
0.8647 0.02596 0.009343 0.9 VDD 153.418,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U128
0.8487 0.03755 0.01377 0.9 VDD 154.138,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U129
0.8626 0.02799 0.009441 0.9 VDD 152.788,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U130
0.8502 0.03373 0.01607 0.9 VDD 153.058,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U131
0.8623 0.02596 0.01179 0.9 VDD 153.418,51.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U132
0.8493 0.03624 0.01448 0.9 VDD 153.418,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U133
0.862 0.02595 0.0121 0.9 VDD 153.238,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U134
0.8554 0.03068 0.01396 0.9 VDD 153.148,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U135
0.8602 0.0277 0.01206 0.9 VDD 153.328,50.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U136
0.8581 0.03014 0.01178 0.9 VDD 155.308,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U137
0.8526 0.03446 0.01297 0.9 VDD 151.978,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U138
0.8474 0.03634 0.01627 0.9 VDD 155.758,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U139
0.8555 0.03094 0.0136 0.9 VDD 155.758,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U140
0.8501 0.03573 0.01416 0.9 VDD 154.138,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U141
0.8574 0.02936 0.0132 0.9 VDD 156.298,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U142
0.8596 0.03324 0.007122 0.9 VDD 178.213,69.072 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U143
0.8473 0.04376 0.008929 0.9 VDD 172.768,92.688 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/FE_OFC136_spi_clk_i
0.8475 0.0462 0.006294 0.9 VDD 168.178,98.448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/FE_OFC208_net21770
0.8482 0.04578 0.006057 0.9 VDD 167.008,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/FE_OFC207_net21765
0.8477 0.04563 0.006638 0.9 VDD 170.248,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/FE_OFC206_net21760
0.848 0.04551 0.006491 0.9 VDD 169.708,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/FE_OFC205_net21755
0.849 0.04437 0.00662 0.9 VDD 168.538,94.416 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/FE_OFC204_net21750
0.8503 0.04324 0.00643 0.9 VDD 170.068,93.264 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/FE_OFC203_net21745
0.8507 0.0438 0.005483 0.9 VDD 167.098,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/FE_OFC202_net21740
0.8487 0.0445 0.006801 0.9 VDD 168.898,94.416 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/FE_OFC201_net21734
0.8513 0.04361 0.005075 0.9 VDD 164.083,97.296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/FE_OFC112_n1
0.8479 0.04483 0.007261 0.9 VDD 169.843,94.416 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/clk_gate_data_reg[7]/latch
0.8486 0.04496 0.006467 0.9 VDD 170.203,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/clk_gate_data_reg[6]/latch
0.8477 0.04543 0.006841 0.9 VDD 171.643,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/clk_gate_data_reg[5]/latch
0.8477 0.04502 0.007261 0.9 VDD 169.843,94.992 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/clk_gate_data_reg[4]/latch
0.8475 0.04562 0.0069 0.9 VDD 170.203,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/clk_gate_data_reg[3]/latch
0.8492 0.04434 0.006503 0.9 VDD 169.753,97.296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/clk_gate_data_reg[2]/latch
0.8488 0.04434 0.006831 0.9 VDD 169.933,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/clk_gate_data_reg[1]/latch
0.8459 0.04703 0.00704 0.9 VDD 170.653,98.448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/clk_gate_data_reg[0]/latch
0.8458 0.04549 0.008688 0.9 VDD 156.703,101.328 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][31]
0.845 0.04597 0.009015 0.9 VDD 154.273,101.328 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][30]
0.8517 0.04071 0.007552 0.9 VDD 157.513,92.112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][29]
0.8488 0.04198 0.009173 0.9 VDD 150.223,90.960 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][28]
0.8447 0.04625 0.009093 0.9 VDD 152.293,101.328 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][27]
0.847 0.04725 0.005719 0.9 VDD 165.973,101.904 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][26]
0.8456 0.04574 0.008691 0.9 VDD 147.253,98.448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][25]
0.8435 0.04797 0.008497 0.9 VDD 145.813,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][24]
0.8541 0.03911 0.006792 0.9 VDD 161.383,89.808 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][23]
0.8484 0.04371 0.007895 0.9 VDD 142.753,93.264 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][22]
0.8502 0.04115 0.008611 0.9 VDD 155.173,90.960 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][21]
0.8492 0.04231 0.008477 0.9 VDD 142.843,91.536 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][20]
0.848 0.04191 0.01004 0.9 VDD 148.603,86.928 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][19]
0.8462 0.04575 0.00802 0.9 VDD 143.653,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][18]
0.8491 0.04181 0.009048 0.9 VDD 152.113,90.960 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][17]
0.8444 0.04662 0.008963 0.9 VDD 150.223,101.904 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][16]
0.8499 0.04288 0.007239 0.9 VDD 142.753,89.808 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][15]
0.8481 0.04491 0.00704 0.9 VDD 161.383,101.904 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][14]
0.8471 0.04485 0.008056 0.9 VDD 158.953,101.328 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][13]
0.8538 0.03994 0.006244 0.9 VDD 163.003,90.384 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][12]
0.8494 0.0418 0.008822 0.9 VDD 143.563,87.504 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][11]
0.8479 0.04617 0.005968 0.9 VDD 163.633,101.904 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][10]
0.8486 0.04188 0.009496 0.9 VDD 144.463,86.928 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][9]
0.8496 0.0416 0.008831 0.9 VDD 153.913,91.536 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][8]
0.854 0.03914 0.006817 0.9 VDD 162.553,87.504 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][7]
0.8539 0.03886 0.007203 0.9 VDD 162.463,86.352 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][6]
0.8519 0.04156 0.006504 0.9 VDD 166.873,90.960 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][5]
0.8533 0.04125 0.005413 0.9 VDD 163.813,92.112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][4]
0.8534 0.04008 0.006546 0.9 VDD 163.813,88.656 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][3]
0.8515 0.04261 0.005844 0.9 VDD 166.333,92.112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][2]
0.8514 0.0419 0.006718 0.9 VDD 166.243,89.232 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][1]
0.8495 0.0445 0.005982 0.9 VDD 167.773,95.568 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][0]
0.8454 0.04595 0.008671 0.9 VDD 156.793,101.904 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][31]
0.8447 0.04635 0.008982 0.9 VDD 154.633,101.904 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][30]
0.8509 0.04171 0.007361 0.9 VDD 157.513,93.264 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][29]
0.8496 0.04218 0.008214 0.9 VDD 150.223,92.112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][28]
0.8443 0.04657 0.009093 0.9 VDD 152.293,101.904 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][27]
0.8467 0.04721 0.006071 0.9 VDD 165.883,102.480 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][26]
0.8451 0.04652 0.008384 0.9 VDD 146.623,101.904 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][25]
0.8437 0.04797 0.008373 0.9 VDD 145.723,97.296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][24]
0.8529 0.03917 0.007882 0.9 VDD 161.473,89.232 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][23]
0.8477 0.04461 0.007738 0.9 VDD 142.843,94.416 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][22]
0.8508 0.04124 0.007926 0.9 VDD 155.623,92.112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][21]
0.85 0.0416 0.008432 0.9 VDD 142.663,90.960 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][20]
0.8475 0.04199 0.0105 0.9 VDD 148.783,88.656 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][19]
0.8465 0.04561 0.007901 0.9 VDD 143.203,95.568 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][18]
0.8484 0.0434 0.008222 0.9 VDD 151.753,92.688 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][17]
0.8446 0.04648 0.008922 0.9 VDD 149.863,101.328 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][16]
0.8477 0.04291 0.009373 0.9 VDD 142.933,89.232 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][15]
0.8484 0.04491 0.006734 0.9 VDD 161.383,102.480 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][14]
0.8467 0.04531 0.007955 0.9 VDD 159.223,101.904 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][13]
0.8539 0.03994 0.006173 0.9 VDD 163.003,90.960 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][12]
0.8495 0.0417 0.00884 0.9 VDD 143.653,88.080 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][11]
0.8479 0.04613 0.006019 0.9 VDD 163.543,102.480 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][10]
0.8486 0.04202 0.009345 0.9 VDD 146.983,88.080 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][9]
0.8489 0.04298 0.008124 0.9 VDD 153.733,92.688 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][8]
0.8528 0.04042 0.006771 0.9 VDD 163.453,89.232 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][7]
0.8532 0.03906 0.007696 0.9 VDD 161.833,88.656 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][6]
0.8514 0.04215 0.006443 0.9 VDD 166.783,89.808 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][5]
0.8537 0.04126 0.005076 0.9 VDD 163.813,93.264 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][4]
0.8534 0.04063 0.005928 0.9 VDD 163.813,89.808 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][3]
0.8523 0.04232 0.00537 0.9 VDD 166.783,93.264 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][2]
0.8516 0.0414 0.006976 0.9 VDD 166.693,88.656 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][1]
0.8501 0.0445 0.005382 0.9 VDD 166.423,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][0]
0.8479 0.04408 0.00804 0.9 VDD 156.433,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][31]
0.8477 0.04421 0.008096 0.9 VDD 156.073,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][30]
0.8497 0.04255 0.007732 0.9 VDD 157.333,94.416 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][29]
0.847 0.04453 0.008446 0.9 VDD 150.313,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][28]
0.8458 0.04548 0.008756 0.9 VDD 151.573,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][27]
0.8511 0.04383 0.0051 0.9 VDD 165.883,95.568 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][26]
0.8434 0.04786 0.008696 0.9 VDD 148.423,97.296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][25]
0.8456 0.04593 0.008446 0.9 VDD 146.173,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][24]
0.8509 0.04218 0.006881 0.9 VDD 159.853,94.992 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][23]
0.8483 0.04383 0.007833 0.9 VDD 146.713,92.688 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][22]
0.8476 0.04418 0.00818 0.9 VDD 155.443,94.992 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][21]
0.8484 0.04244 0.009126 0.9 VDD 146.803,91.536 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][20]
0.851 0.03993 0.009087 0.9 VDD 148.963,84.048 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][19]
0.8458 0.04574 0.008471 0.9 VDD 145.903,95.568 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][18]
0.8482 0.04345 0.008382 0.9 VDD 151.393,93.264 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][17]
0.8455 0.0457 0.008796 0.9 VDD 150.133,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][16]
0.8477 0.04202 0.01028 0.9 VDD 146.803,88.656 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][15]
0.8509 0.04236 0.006739 0.9 VDD 160.393,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][14]
0.8498 0.04295 0.007208 0.9 VDD 159.133,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][13]
0.8529 0.04008 0.007014 0.9 VDD 159.403,92.112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][12]
0.8502 0.04092 0.008926 0.9 VDD 146.713,84.624 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][11]
0.8514 0.04282 0.005732 0.9 VDD 162.643,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][10]
0.8491 0.04103 0.009849 0.9 VDD 146.713,86.352 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][9]
0.849 0.04291 0.008087 0.9 VDD 154.003,93.264 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][8]
0.8495 0.04177 0.008686 0.9 VDD 170.203,85.200 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][7]
0.8494 0.04177 0.008806 0.9 VDD 170.203,84.624 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][6]
0.8498 0.04295 0.007275 0.9 VDD 168.763,89.808 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][5]
0.8501 0.0439 0.005965 0.9 VDD 167.323,94.416 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][4]
0.8506 0.04173 0.007642 0.9 VDD 168.943,87.504 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][3]
0.8473 0.04441 0.008317 0.9 VDD 170.293,91.536 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][2]
0.8497 0.04224 0.008024 0.9 VDD 168.763,88.656 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][1]
0.8493 0.0445 0.006223 0.9 VDD 167.773,94.992 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][0]
0.8491 0.0433 0.007653 0.9 VDD 157.603,94.992 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][31]
0.8475 0.04421 0.008266 0.9 VDD 155.353,95.568 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][30]
0.8501 0.04251 0.007386 0.9 VDD 157.423,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][29]
0.8457 0.04548 0.008792 0.9 VDD 150.313,94.992 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][28]
0.8462 0.04511 0.00871 0.9 VDD 152.203,94.992 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][27]
0.8506 0.04429 0.0051 0.9 VDD 165.883,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][26]
0.8454 0.04585 0.00873 0.9 VDD 148.513,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][25]
0.8455 0.04593 0.008569 0.9 VDD 146.623,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][24]
0.8517 0.0414 0.006881 0.9 VDD 159.853,94.416 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][23]
0.8468 0.04485 0.008367 0.9 VDD 146.443,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][22]
0.8487 0.04337 0.007922 0.9 VDD 154.993,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][21]
0.8489 0.04199 0.009092 0.9 VDD 146.443,90.960 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][20]
0.8511 0.03993 0.008936 0.9 VDD 148.693,83.472 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][19]
0.8467 0.04485 0.008461 0.9 VDD 146.263,94.416 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][18]
0.8469 0.04429 0.00876 0.9 VDD 151.573,94.416 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][17]
0.8457 0.04549 0.008785 0.9 VDD 150.223,95.568 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][16]
0.8467 0.04313 0.01021 0.9 VDD 146.353,89.232 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][15]
0.8515 0.04182 0.006704 0.9 VDD 160.483,95.568 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][14]
0.8497 0.04292 0.00742 0.9 VDD 158.413,95.568 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][13]
0.8529 0.04058 0.006534 0.9 VDD 160.033,93.264 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][12]
0.8507 0.04093 0.008344 0.9 VDD 147.163,85.200 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][11]
0.8519 0.04234 0.005732 0.9 VDD 162.643,95.568 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][10]
0.8487 0.04195 0.009327 0.9 VDD 146.803,87.504 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][9]
0.8476 0.04383 0.008545 0.9 VDD 153.463,94.416 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][8]
0.85 0.04135 0.008615 0.9 VDD 169.663,84.048 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][7]
0.8503 0.04129 0.00842 0.9 VDD 169.393,83.472 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][6]
0.8503 0.04217 0.007553 0.9 VDD 168.763,90.960 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][5]
0.851 0.04291 0.006054 0.9 VDD 168.763,93.264 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][4]
0.8506 0.04128 0.008128 0.9 VDD 168.763,85.776 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][3]
0.8494 0.0436 0.006983 0.9 VDD 168.403,92.112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][2]
0.8495 0.04275 0.007772 0.9 VDD 168.223,89.232 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][1]
0.8484 0.04524 0.006317 0.9 VDD 168.583,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][0]
0.8472 0.04599 0.006843 0.9 VDD 156.433,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][31]
0.848 0.04484 0.00718 0.9 VDD 154.363,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][30]
0.8504 0.04017 0.009478 0.9 VDD 157.603,88.656 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][29]
0.8483 0.04169 0.01005 0.9 VDD 151.123,86.928 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][28]
0.8441 0.04737 0.00852 0.9 VDD 152.473,100.176 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][27]
0.8501 0.04442 0.005476 0.9 VDD 163.813,98.448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][26]
0.8433 0.04804 0.008688 0.9 VDD 148.423,100.176 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][25]
0.8469 0.04564 0.007492 0.9 VDD 148.783,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][24]
0.8514 0.03977 0.008831 0.9 VDD 159.403,89.232 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][23]
0.8496 0.04238 0.008064 0.9 VDD 148.153,92.112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][22]
0.8488 0.0411 0.01015 0.9 VDD 154.813,88.656 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][21]
0.8468 0.04479 0.008458 0.9 VDD 148.423,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][20]
0.8511 0.03981 0.009077 0.9 VDD 151.393,84.048 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][19]
0.8465 0.04479 0.008742 0.9 VDD 148.423,94.416 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][18]
0.8491 0.04144 0.009468 0.9 VDD 152.473,87.504 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][17]
0.8435 0.0478 0.008662 0.9 VDD 150.493,100.176 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][16]
0.8488 0.0431 0.008123 0.9 VDD 148.153,89.808 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][15]
0.8504 0.04278 0.006864 0.9 VDD 160.843,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][14]
0.8479 0.04475 0.007349 0.9 VDD 159.043,100.176 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][13]
0.8532 0.03955 0.007253 0.9 VDD 159.763,90.384 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][12]
0.8517 0.03918 0.009083 0.9 VDD 151.573,82.896 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][11]
0.8507 0.04325 0.006017 0.9 VDD 162.733,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][10]
0.8506 0.04081 0.008617 0.9 VDD 151.573,85.776 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][9]
0.8493 0.04139 0.009348 0.9 VDD 153.553,88.080 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][8]
0.8542 0.03882 0.006967 0.9 VDD 163.093,84.048 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][7]
0.8539 0.03933 0.006751 0.9 VDD 163.813,84.624 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][6]
0.8488 0.04268 0.008478 0.9 VDD 170.653,90.960 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][5]
0.8484 0.04342 0.008177 0.9 VDD 170.833,92.688 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][4]
0.8489 0.0424 0.008689 0.9 VDD 171.013,86.928 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][3]
0.8484 0.04359 0.00803 0.9 VDD 170.833,89.808 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][2]
0.8488 0.04293 0.008289 0.9 VDD 170.743,88.080 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][1]
0.8494 0.04426 0.006342 0.9 VDD 168.313,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][0]
0.8462 0.04588 0.007885 0.9 VDD 156.703,100.176 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][31]
0.845 0.04671 0.008264 0.9 VDD 154.543,100.176 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][30]
0.8498 0.0407 0.009506 0.9 VDD 157.513,89.232 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][29]
0.8487 0.04176 0.009521 0.9 VDD 150.583,87.504 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][28]
0.8452 0.04737 0.007383 0.9 VDD 152.473,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][27]
0.8506 0.044 0.005399 0.9 VDD 165.883,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][26]
0.8448 0.04652 0.008697 0.9 VDD 148.693,100.752 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][25]
0.8433 0.04789 0.008766 0.9 VDD 148.153,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][24]
0.852 0.03929 0.00872 0.9 VDD 159.673,88.656 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][23]
0.8488 0.04204 0.009192 0.9 VDD 148.333,90.960 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][22]
0.8501 0.04091 0.00903 0.9 VDD 155.443,88.080 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][21]
0.8481 0.04372 0.008132 0.9 VDD 148.783,92.688 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][20]
0.8502 0.04072 0.009113 0.9 VDD 150.313,84.624 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][19]
0.8456 0.04565 0.008742 0.9 VDD 148.423,94.992 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][18]
0.8488 0.04173 0.009515 0.9 VDD 151.663,88.080 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][17]
0.8447 0.04783 0.007497 0.9 VDD 150.313,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][16]
0.8464 0.04307 0.01049 0.9 VDD 148.603,89.232 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][15]
0.8498 0.04324 0.00697 0.9 VDD 160.573,98.448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][14]
0.8484 0.0439 0.00773 0.9 VDD 158.323,98.448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][13]
0.8529 0.03963 0.007447 0.9 VDD 159.583,90.960 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][12]
0.8518 0.03921 0.009007 0.9 VDD 149.503,82.896 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][11]
0.851 0.04325 0.005711 0.9 VDD 162.733,97.296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][10]
0.8491 0.04087 0.01006 0.9 VDD 151.033,86.352 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][9]
0.8475 0.04216 0.01031 0.9 VDD 153.733,89.232 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][8]
0.8545 0.03853 0.006965 0.9 VDD 163.723,82.896 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][7]
0.8539 0.03914 0.006965 0.9 VDD 163.723,83.472 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][6]
0.8493 0.04272 0.00803 0.9 VDD 170.833,90.384 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][5]
0.8474 0.04451 0.008058 0.9 VDD 170.563,92.112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][4]
0.8492 0.04187 0.008958 0.9 VDD 171.013,85.776 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][3]
0.8476 0.04356 0.008843 0.9 VDD 170.743,89.232 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][2]
0.8492 0.04242 0.008399 0.9 VDD 171.103,87.504 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][1]
0.8487 0.04522 0.006123 0.9 VDD 168.493,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][0]
0.8468 0.04526 0.007924 0.9 VDD 156.883,97.296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][31]
0.8455 0.04616 0.008334 0.9 VDD 154.993,97.296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][30]
0.8518 0.04046 0.007773 0.9 VDD 157.513,90.384 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][29]
0.8476 0.04186 0.01053 0.9 VDD 150.673,88.656 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][28]
0.8441 0.04707 0.008791 0.9 VDD 152.473,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][27]
0.8491 0.04539 0.00552 0.9 VDD 165.883,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][26]
0.8445 0.04814 0.007366 0.9 VDD 146.533,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][25]
0.8447 0.04814 0.007157 0.9 VDD 144.643,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][24]
0.8521 0.04207 0.005869 0.9 VDD 162.103,94.992 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][23]
0.8461 0.04573 0.0082 0.9 VDD 144.823,94.992 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][22]
0.8485 0.04153 0.009985 0.9 VDD 155.623,89.232 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][21]
0.8502 0.04241 0.007373 0.9 VDD 144.553,92.112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][20]
0.8489 0.04101 0.01006 0.9 VDD 148.873,86.352 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][19]
0.8442 0.04785 0.007966 0.9 VDD 143.833,97.296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][18]
0.8469 0.04259 0.01048 0.9 VDD 151.843,89.232 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][17]
0.8436 0.04756 0.008798 0.9 VDD 150.493,97.296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][16]
0.8484 0.04182 0.009811 0.9 VDD 144.553,88.656 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][15]
0.8495 0.04374 0.006739 0.9 VDD 161.203,100.176 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][14]
0.8485 0.04417 0.007339 0.9 VDD 158.773,97.296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][13]
0.8534 0.03998 0.006651 0.9 VDD 161.833,91.536 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][12]
0.8513 0.04077 0.007885 0.9 VDD 144.013,85.200 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][11]
0.8495 0.04457 0.005913 0.9 VDD 163.363,100.176 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][10]
0.8496 0.04092 0.009496 0.9 VDD 144.463,86.352 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][9]
0.8495 0.04213 0.008325 0.9 VDD 153.823,89.808 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][8]
0.8534 0.03943 0.007134 0.9 VDD 166.153,82.896 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][7]
0.8539 0.03934 0.006803 0.9 VDD 165.883,82.320 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][6]
0.8519 0.04057 0.007526 0.9 VDD 167.053,83.472 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][5]
0.8526 0.04228 0.005076 0.9 VDD 163.813,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][4]
0.8531 0.04032 0.006572 0.9 VDD 165.883,86.352 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][3]
0.8528 0.04118 0.006015 0.9 VDD 165.883,90.384 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][2]
0.8522 0.04062 0.007214 0.9 VDD 166.693,85.776 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][1]
0.8508 0.044 0.005159 0.9 VDD 165.883,97.296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][0]
0.8463 0.0455 0.008177 0.9 VDD 156.433,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][31]
0.845 0.04642 0.008554 0.9 VDD 154.363,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][30]
0.8516 0.04039 0.008015 0.9 VDD 157.693,90.960 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][29]
0.8488 0.04288 0.008305 0.9 VDD 150.223,89.808 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][28]
0.846 0.04517 0.008785 0.9 VDD 152.563,98.448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][27]
0.8493 0.04507 0.005659 0.9 VDD 165.973,100.752 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][26]
0.845 0.04649 0.008524 0.9 VDD 146.443,100.752 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][25]
0.8436 0.04814 0.008257 0.9 VDD 144.463,100.176 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][24]
0.8527 0.04159 0.005688 0.9 VDD 162.463,94.416 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][23]
0.848 0.04382 0.008198 0.9 VDD 144.733,93.264 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][22]
0.8504 0.0415 0.008092 0.9 VDD 155.713,89.808 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][21]
0.8493 0.04185 0.008816 0.9 VDD 144.553,90.960 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][20]
0.8506 0.04084 0.008517 0.9 VDD 149.053,85.200 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][19]
0.8441 0.04784 0.008109 0.9 VDD 143.743,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][18]
0.8498 0.04185 0.008364 0.9 VDD 151.843,90.384 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][17]
0.8436 0.04758 0.008837 0.9 VDD 150.403,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][16]
0.8492 0.04308 0.007678 0.9 VDD 145.003,89.808 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][15]
0.8492 0.04412 0.006709 0.9 VDD 161.293,100.752 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][14]
0.848 0.04434 0.007678 0.9 VDD 158.503,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][13]
0.8533 0.04056 0.006091 0.9 VDD 162.103,92.688 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][12]
0.8514 0.03979 0.008848 0.9 VDD 146.083,84.048 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][11]
0.8495 0.04464 0.005835 0.9 VDD 163.543,100.752 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][10]
0.8524 0.03907 0.008561 0.9 VDD 145.993,82.896 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][9]
0.8502 0.0415 0.008332 0.9 VDD 153.733,90.384 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][8]
0.8528 0.04026 0.006972 0.9 VDD 165.883,84.624 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][7]
0.8529 0.04011 0.006972 0.9 VDD 165.883,84.048 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][6]
0.8513 0.04082 0.007844 0.9 VDD 167.773,84.048 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][5]
0.8511 0.04383 0.005065 0.9 VDD 165.883,94.992 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][4]
0.8523 0.04054 0.007169 0.9 VDD 166.603,85.200 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][3]
0.8529 0.04125 0.0058 0.9 VDD 163.813,91.536 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][2]
0.8531 0.04058 0.006369 0.9 VDD 165.883,87.504 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][1]
0.8487 0.04563 0.005706 0.9 VDD 166.603,98.448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][0]
0.8485 0.04437 0.007114 0.9 VDD 170.923,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U6
0.8483 0.04438 0.007324 0.9 VDD 171.688,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U7
0.8446 0.04772 0.007648 0.9 VDD 172.903,98.448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U8
0.8479 0.04439 0.007707 0.9 VDD 173.128,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U9
0.8482 0.04439 0.0074 0.9 VDD 173.443,97.296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U10
0.8467 0.04608 0.007227 0.9 VDD 172.678,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U11
0.846 0.04613 0.007853 0.9 VDD 172.993,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U12
0.8458 0.04621 0.008016 0.9 VDD 173.488,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U13
0.8466 0.04565 0.007719 0.9 VDD 172.588,95.568 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U15
0.8465 0.04596 0.007522 0.9 VDD 172.003,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U16
0.8483 0.04439 0.007268 0.9 VDD 172.858,97.296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U17
0.8468 0.04601 0.007144 0.9 VDD 172.318,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U19
0.848 0.04439 0.007565 0.9 VDD 172.588,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U20
0.8482 0.04439 0.007421 0.9 VDD 172.048,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U21
0.8488 0.04438 0.006855 0.9 VDD 171.103,97.296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U22
0.8485 0.04439 0.007144 0.9 VDD 172.318,97.296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U23
0.847 0.04594 0.00705 0.9 VDD 171.913,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U24
0.8486 0.04438 0.007007 0.9 VDD 171.733,97.296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U25
0.8463 0.04603 0.007659 0.9 VDD 172.408,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U26
0.8459 0.04563 0.008478 0.9 VDD 172.498,94.992 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U27
0.8462 0.04553 0.008274 0.9 VDD 172.048,94.992 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U28
0.8467 0.04537 0.007946 0.9 VDD 171.328,94.992 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U29
0.8467 0.04589 0.007384 0.9 VDD 171.598,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U30
0.8472 0.04584 0.006921 0.9 VDD 171.373,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U31
0.8472 0.04543 0.007384 0.9 VDD 171.598,95.568 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U32
0.8474 0.04532 0.007229 0.9 VDD 171.148,95.568 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U33
0.8472 0.04514 0.007677 0.9 VDD 170.743,94.416 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U34
0.8484 0.04438 0.007238 0.9 VDD 171.373,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U35
0.847 0.04578 0.007182 0.9 VDD 171.013,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U36
0.8489 0.04436 0.00673 0.9 VDD 170.608,97.296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U37
0.8465 0.04544 0.00809 0.9 VDD 171.643,94.992 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U38
0.8475 0.04575 0.006798 0.9 VDD 170.878,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U39
0.847 0.04526 0.007739 0.9 VDD 170.878,94.992 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U40
0.8468 0.04528 0.007884 0.9 VDD 171.193,94.416 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U41
0.8459 0.04666 0.007419 0.9 VDD 171.193,100.176 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U42
0.846 0.04649 0.007525 0.9 VDD 170.428,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U43
0.8462 0.04642 0.007396 0.9 VDD 170.113,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U44
0.8474 0.04557 0.007053 0.9 VDD 170.068,100.752 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U45
0.8471 0.04569 0.007209 0.9 VDD 171.148,101.328 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U46
0.844 0.04892 0.007111 0.9 VDD 170.788,101.904 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U47
0.8474 0.04561 0.007012 0.9 VDD 170.428,101.328 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U48
0.8445 0.04861 0.006848 0.9 VDD 169.843,101.904 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U49
0.8451 0.04833 0.006618 0.9 VDD 169.033,101.904 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U51
0.8478 0.04549 0.006696 0.9 VDD 169.303,101.328 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U52
0.8475 0.04553 0.006934 0.9 VDD 169.708,100.752 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U53
0.8472 0.04561 0.007171 0.9 VDD 170.428,100.752 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U54
0.847 0.04567 0.007347 0.9 VDD 170.968,100.752 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U55
0.8475 0.04556 0.006886 0.9 VDD 169.978,101.328 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U56
0.8448 0.04847 0.006734 0.9 VDD 169.438,101.904 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U57
0.8481 0.04542 0.006528 0.9 VDD 168.718,101.328 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U59
0.8481 0.0454 0.006545 0.9 VDD 168.538,100.752 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U60
0.8461 0.04657 0.007289 0.9 VDD 170.788,100.176 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U61
0.8465 0.04644 0.007098 0.9 VDD 170.203,100.176 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U62
0.847 0.04615 0.00689 0.9 VDD 168.898,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U64
0.8478 0.04547 0.006755 0.9 VDD 169.168,100.752 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U65
0.8468 0.04631 0.006905 0.9 VDD 169.618,100.176 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U66
0.8467 0.04623 0.007043 0.9 VDD 169.258,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U67
0.8473 0.04609 0.006575 0.9 VDD 168.628,100.176 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U68
0.8477 0.0459 0.006419 0.9 VDD 167.818,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U69
0.8483 0.04534 0.006378 0.9 VDD 168.043,100.752 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U70
0.8457 0.048 0.006345 0.9 VDD 168.088,101.904 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U71
0.8483 0.04534 0.006345 0.9 VDD 168.088,101.328 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U72
0.8476 0.04599 0.006424 0.9 VDD 168.178,100.176 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U73
0.8484 0.0453 0.006271 0.9 VDD 167.728,100.752 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U74
0.8482 0.04571 0.006078 0.9 VDD 167.053,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U76
0.8487 0.04242 0.008842 0.9 VDD 144.733,91.536 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U77
0.8473 0.04602 0.006638 0.9 VDD 168.313,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U79
0.8478 0.04375 0.008454 0.9 VDD 148.333,93.264 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U80
0.8478 0.04585 0.006339 0.9 VDD 167.638,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U81
0.8478 0.0459 0.006302 0.9 VDD 167.818,100.176 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U82
0.8498 0.04244 0.007795 0.9 VDD 146.533,92.112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U86
0.8485 0.04562 0.005916 0.9 VDD 166.693,100.176 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U88
0.8507 0.04232 0.006967 0.9 VDD 143.023,92.112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U89
0.8499 0.04243 0.007633 0.9 VDD 145.768,92.112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U90
0.8491 0.04255 0.008361 0.9 VDD 152.023,89.808 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U91
0.8479 0.04163 0.01045 0.9 VDD 152.203,88.656 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U92
0.8486 0.04319 0.008231 0.9 VDD 152.743,93.264 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U93
0.85 0.04184 0.008192 0.9 VDD 152.383,92.112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U94
0.849 0.04195 0.009076 0.9 VDD 151.708,91.536 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U95
0.8497 0.04198 0.008309 0.9 VDD 150.313,90.384 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U96
0.8486 0.04188 0.009512 0.9 VDD 150.403,88.080 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U97
0.8482 0.04357 0.008215 0.9 VDD 150.313,92.688 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U98
0.8487 0.04212 0.00915 0.9 VDD 150.583,91.536 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U99
0.8486 0.04224 0.00918 0.9 VDD 149.638,91.536 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U100
0.851 0.04087 0.008149 0.9 VDD 145.813,85.200 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U101
0.8505 0.04048 0.009038 0.9 VDD 151.843,84.624 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U102
0.8506 0.04102 0.008377 0.9 VDD 147.523,85.776 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U103
0.8491 0.04189 0.009036 0.9 VDD 144.913,87.504 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U104
0.8507 0.04102 0.008273 0.9 VDD 146.668,85.776 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U105
0.8481 0.04182 0.01006 0.9 VDD 149.863,86.928 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U106
0.8507 0.04068 0.008578 0.9 VDD 150.583,85.200 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U107
0.8501 0.04085 0.009074 0.9 VDD 148.783,84.624 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U108
0.8486 0.04199 0.009431 0.9 VDD 148.693,88.080 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U109
0.8487 0.04192 0.009415 0.9 VDD 148.378,87.504 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U110
0.8476 0.04431 0.008135 0.9 VDD 156.613,98.448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U111
0.8491 0.0442 0.006706 0.9 VDD 157.063,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U112
0.8488 0.04359 0.007655 0.9 VDD 157.603,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U113
0.8467 0.04547 0.007864 0.9 VDD 156.793,100.752 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U114
0.8486 0.04445 0.006909 0.9 VDD 156.028,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U115
0.8458 0.0454 0.008829 0.9 VDD 150.763,98.448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U116
0.8472 0.04538 0.007464 0.9 VDD 150.943,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U117
0.8455 0.0457 0.008782 0.9 VDD 150.133,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U118
0.8449 0.04641 0.008656 0.9 VDD 150.583,100.752 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U119
0.847 0.04547 0.007496 0.9 VDD 150.178,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U120
0.8503 0.04192 0.007742 0.9 VDD 145.453,90.384 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U121
0.8498 0.04203 0.008155 0.9 VDD 148.513,90.384 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U122
0.8501 0.042 0.007921 0.9 VDD 146.713,90.384 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U123
0.851 0.04169 0.007345 0.9 VDD 143.293,90.384 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U124
0.8505 0.04185 0.0076 0.9 VDD 144.598,90.384 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U125
0.8464 0.04494 0.008624 0.9 VDD 153.823,98.448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U126
0.8475 0.04517 0.007374 0.9 VDD 152.563,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U127
0.8457 0.04551 0.008757 0.9 VDD 151.393,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U128
0.8451 0.04632 0.008585 0.9 VDD 151.573,100.752 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U129
0.8473 0.04528 0.007424 0.9 VDD 151.708,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U130
0.8508 0.0411 0.008137 0.9 VDD 155.353,90.384 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U131
0.8494 0.0407 0.009871 0.9 VDD 156.073,88.656 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U132
0.8498 0.04239 0.007783 0.9 VDD 155.623,93.264 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U133
0.8504 0.04116 0.008446 0.9 VDD 155.893,91.536 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U134
0.8501 0.04132 0.008601 0.9 VDD 155.218,91.536 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U135
0.847 0.04478 0.008243 0.9 VDD 145.183,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U136
0.8485 0.04234 0.00919 0.9 VDD 148.603,91.536 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U137
0.8478 0.04383 0.008375 0.9 VDD 146.623,93.264 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U138
0.8473 0.04467 0.008033 0.9 VDD 143.653,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U139
0.8471 0.04473 0.008164 0.9 VDD 144.508,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U140
0.8509 0.04337 0.005694 0.9 VDD 161.653,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U141
0.8506 0.04337 0.006035 0.9 VDD 160.123,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U142
0.8515 0.04203 0.006423 0.9 VDD 161.023,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U143
0.8488 0.0441 0.007116 0.9 VDD 161.203,101.328 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U144
0.85 0.044 0.005965 0.9 VDD 160.438,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U145
0.8495 0.04401 0.006529 0.9 VDD 157.873,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U146
0.8487 0.04492 0.006352 0.9 VDD 158.683,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U147
0.8495 0.04318 0.007358 0.9 VDD 158.593,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U148
0.848 0.04471 0.007273 0.9 VDD 159.313,100.752 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U149
0.8472 0.04521 0.007628 0.9 VDD 157.828,100.752 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U150
0.8469 0.04465 0.008407 0.9 VDD 155.173,98.448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U151
0.8464 0.04654 0.007078 0.9 VDD 154.993,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U152
0.8471 0.04454 0.008334 0.9 VDD 154.993,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U153
0.8463 0.04569 0.008059 0.9 VDD 155.713,100.752 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U154
0.846 0.04684 0.007204 0.9 VDD 154.138,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U155
0.8488 0.04547 0.005692 0.9 VDD 166.243,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U156
0.85 0.04493 0.005042 0.9 VDD 164.983,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U157
0.8515 0.04364 0.004888 0.9 VDD 164.443,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U158
0.8492 0.04509 0.005745 0.9 VDD 166.063,101.328 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U159
0.8495 0.04517 0.005346 0.9 VDD 165.208,100.176 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U160
0.8469 0.04575 0.007386 0.9 VDD 146.893,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U161
0.8445 0.04801 0.007487 0.9 VDD 148.693,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U162
0.8455 0.04588 0.008626 0.9 VDD 147.793,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U163
0.8451 0.0465 0.008444 0.9 VDD 146.983,101.328 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U164
0.8445 0.04807 0.007435 0.9 VDD 147.748,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U165
0.8509 0.04078 0.008321 0.9 VDD 156.433,90.960 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U166
0.8517 0.04061 0.007732 0.9 VDD 157.693,89.808 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U167
0.8507 0.04198 0.007314 0.9 VDD 158.593,94.416 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U168
0.8506 0.04178 0.007588 0.9 VDD 157.333,92.688 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U169
0.8503 0.04199 0.007707 0.9 VDD 156.748,92.688 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U170
0.8459 0.04585 0.008199 0.9 VDD 144.913,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U171
0.8456 0.04565 0.008722 0.9 VDD 148.423,95.568 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U172
0.8457 0.04571 0.008555 0.9 VDD 146.983,94.992 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U173
0.8461 0.0457 0.008193 0.9 VDD 144.463,95.568 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U174
0.8457 0.04588 0.008379 0.9 VDD 145.408,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U175
0.8459 0.04577 0.008329 0.9 VDD 144.913,98.448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U176
0.8456 0.04563 0.008789 0.9 VDD 148.873,98.448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U177
0.8435 0.04793 0.008537 0.9 VDD 146.983,97.296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U178
0.8469 0.04575 0.007336 0.9 VDD 146.263,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U179
0.847 0.04576 0.007262 0.9 VDD 145.588,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U180
0.854 0.03973 0.006307 0.9 VDD 161.473,92.112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U181
0.8527 0.03994 0.007384 0.9 VDD 159.763,91.536 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U182
0.8538 0.03958 0.006584 0.9 VDD 160.663,92.112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U183
0.8536 0.04044 0.005913 0.9 VDD 162.553,92.112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U184
0.8519 0.04117 0.006965 0.9 VDD 158.728,93.264 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U185
0.8537 0.04056 0.005737 0.9 VDD 162.103,93.264 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U186
0.8528 0.03981 0.007358 0.9 VDD 159.313,89.808 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U187
0.8528 0.04094 0.006257 0.9 VDD 160.753,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U188
0.8542 0.03897 0.006874 0.9 VDD 161.203,90.960 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U189
0.8515 0.04167 0.006787 0.9 VDD 159.268,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U190
0.851 0.04095 0.008031 0.9 VDD 145.003,85.776 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U191
0.8487 0.04138 0.009879 0.9 VDD 152.743,86.928 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U192
0.8482 0.04195 0.009867 0.9 VDD 146.893,86.928 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U193
0.8489 0.04193 0.009161 0.9 VDD 145.723,88.080 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U194
0.8483 0.04193 0.009758 0.9 VDD 146.128,86.928 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U195
0.8504 0.04438 0.005227 0.9 VDD 163.723,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U196
0.8507 0.0439 0.005451 0.9 VDD 162.733,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U197
0.8514 0.04286 0.005711 0.9 VDD 162.733,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U198
0.8494 0.04466 0.005968 0.9 VDD 163.633,101.328 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U199
0.8503 0.0442 0.005523 0.9 VDD 162.418,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U200
0.85 0.04413 0.005874 0.9 VDD 167.053,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U201
0.8496 0.04428 0.00615 0.9 VDD 168.583,97.296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U202
0.8498 0.04423 0.005963 0.9 VDD 168.043,97.296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U203
0.8496 0.04472 0.005646 0.9 VDD 167.053,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U204
0.8501 0.04417 0.005754 0.9 VDD 167.458,97.296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U205
0.8523 0.04085 0.006871 0.9 VDD 166.603,86.928 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U206
0.8497 0.04246 0.007804 0.9 VDD 169.393,88.080 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U207
0.8507 0.04198 0.007308 0.9 VDD 168.133,88.080 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U208
0.8523 0.0412 0.00652 0.9 VDD 166.243,88.080 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U209
0.8516 0.04157 0.006879 0.9 VDD 167.098,88.080 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U210
0.8513 0.04256 0.00612 0.9 VDD 166.243,91.536 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U211
0.8485 0.04317 0.008322 0.9 VDD 169.483,89.232 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U212
0.8489 0.04368 0.007453 0.9 VDD 168.583,91.536 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U213
0.8517 0.04229 0.006043 0.9 VDD 166.693,92.688 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U214
0.8497 0.04328 0.00698 0.9 VDD 167.728,91.536 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U215
0.8496 0.0415 0.008853 0.9 VDD 153.733,90.960 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U216
0.8483 0.04139 0.01032 0.9 VDD 153.553,88.656 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U217
0.848 0.04387 0.00817 0.9 VDD 153.283,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U218
0.8503 0.04156 0.008087 0.9 VDD 154.093,92.112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U219
0.8501 0.04171 0.00815 0.9 VDD 153.238,92.112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U220
0.8533 0.04013 0.006528 0.9 VDD 165.433,85.776 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U221
0.8544 0.03883 0.00678 0.9 VDD 162.823,85.200 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U222
0.8511 0.04107 0.00785 0.9 VDD 168.133,85.200 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U223
0.8536 0.03994 0.006413 0.9 VDD 163.543,88.080 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U224
0.8542 0.03907 0.006742 0.9 VDD 162.958,85.776 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U225
0.8538 0.0399 0.006331 0.9 VDD 165.073,85.200 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U226
0.8541 0.03949 0.006399 0.9 VDD 164.173,85.200 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U227
0.8509 0.0411 0.008028 0.9 VDD 168.223,84.624 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U228
0.8538 0.03925 0.006944 0.9 VDD 162.193,88.080 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U229
0.854 0.03969 0.006336 0.9 VDD 164.398,85.776 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U230
0.8521 0.04307 0.004821 0.9 VDD 165.523,94.416 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U231
0.8493 0.04458 0.006158 0.9 VDD 169.123,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U232
0.85 0.04421 0.005838 0.9 VDD 168.133,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U233
0.8524 0.042 0.005573 0.9 VDD 165.883,92.688 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U234
0.8514 0.04342 0.005165 0.9 VDD 166.288,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U235
0.8518 0.04091 0.007282 0.9 VDD 167.593,86.352 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U236
0.8502 0.04232 0.007472 0.9 VDD 169.303,90.384 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U237
0.8508 0.04205 0.007124 0.9 VDD 168.403,90.384 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U238
0.8507 0.04282 0.00645 0.9 VDD 166.783,91.536 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U239
0.8516 0.04172 0.00669 0.9 VDD 167.368,90.384 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U240
0.8522 0.04074 0.007058 0.9 VDD 167.053,86.352 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U241
0.8502 0.04185 0.007987 0.9 VDD 169.303,86.928 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U242
0.8509 0.0415 0.007579 0.9 VDD 168.313,86.928 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U243
0.8534 0.04066 0.005985 0.9 VDD 165.073,88.080 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U244
0.8519 0.04111 0.006954 0.9 VDD 167.278,87.504 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U245
0.8466 0.0461 0.007352 0.9 VDD 173.983,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/clk_gate_state_reg/latch
0.8451 0.04642 0.008429 0.9 VDD 174.793,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg[0]
0.8456 0.04605 0.008355 0.9 VDD 174.523,95.568 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg[1]
0.8416 0.0486 0.009818 0.9 VDD 176.593,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg[4]
0.8477 0.04422 0.008098 0.9 VDD 177.133,97.296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg[5]
0.843 0.04859 0.008381 0.9 VDD 176.503,98.448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg[6]
0.8437 0.04823 0.008081 0.9 VDD 174.613,98.448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg[7]
0.8475 0.04436 0.008168 0.9 VDD 175.063,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg[3]
0.8458 0.04646 0.007768 0.9 VDD 175.153,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg[2]
0.8457 0.04577 0.00858 0.9 VDD 172.723,94.416 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/full_synch/d_middle_reg[0]
0.8491 0.04376 0.007108 0.9 VDD 172.723,93.264 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/full_synch/d_out_reg[0]
0.8455 0.04522 0.009323 0.9 VDD 172.813,91.536 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/latched_full_s_reg
0.8456 0.04531 0.009098 0.9 VDD 173.218,92.112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U3
0.8457 0.04676 0.007578 0.9 VDD 171.688,100.176 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U4
0.8454 0.04686 0.007736 0.9 VDD 172.183,100.176 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U5
0.8451 0.0468 0.008109 0.9 VDD 171.868,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U6
0.8454 0.04668 0.007891 0.9 VDD 171.328,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U7
0.845 0.04754 0.007493 0.9 VDD 172.318,98.448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U8
0.8465 0.04579 0.007722 0.9 VDD 172.138,100.752 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U9
0.8447 0.04693 0.008361 0.9 VDD 172.498,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U10
0.8457 0.04659 0.007708 0.9 VDD 170.878,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U11
0.8452 0.0471 0.007709 0.9 VDD 170.878,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U12
0.845 0.047 0.00795 0.9 VDD 172.858,100.176 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U13
0.844 0.04763 0.008397 0.9 VDD 172.588,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U14
0.8453 0.04735 0.007324 0.9 VDD 171.688,98.448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U15
0.8448 0.04727 0.007927 0.9 VDD 171.418,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U16
0.8444 0.04743 0.008145 0.9 VDD 171.958,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U17
0.8459 0.04518 0.008895 0.9 VDD 172.678,92.112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U18
0.8467 0.0439 0.009367 0.9 VDD 173.938,92.688 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/U1
0.8463 0.04623 0.00743 0.9 VDD 173.578,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/U2
0.8477 0.04438 0.007913 0.9 VDD 173.938,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/U3
0.8443 0.04708 0.008648 0.9 VDD 173.218,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/U4
0.8481 0.04438 0.007528 0.9 VDD 174.028,97.296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/U5
0.8435 0.04782 0.008648 0.9 VDD 173.218,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/U6
0.8478 0.04439 0.007799 0.9 VDD 173.488,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/U7
0.8435 0.04734 0.009165 0.9 VDD 174.568,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/U8
0.844 0.04719 0.008859 0.9 VDD 173.758,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/U9
0.8469 0.04386 0.009233 0.9 VDD 173.578,92.688 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/U10
0.8445 0.04773 0.007779 0.9 VDD 169.303,103.056 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/read_tr/state_reg[0]
0.8444 0.04773 0.007887 0.9 VDD 169.303,103.632 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/read_tr/state_reg[1]
0.8445 0.04804 0.007451 0.9 VDD 168.943,104.784 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/read_tr/state_reg[2]
0.8445 0.04795 0.007584 0.9 VDD 169.393,105.360 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/read_tr/state_reg[3]
0.8441 0.04792 0.007937 0.9 VDD 171.553,105.360 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/read_tr/state_reg[4]
0.8439 0.04826 0.007867 0.9 VDD 170.833,104.784 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/read_tr/state_reg[5]
0.8429 0.04827 0.008786 0.9 VDD 171.643,104.208 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/read_tr/state_reg[6]
0.8434 0.0479 0.008733 0.9 VDD 171.463,103.632 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/read_tr/state_reg[7]
0.8459 0.04602 0.008076 0.9 VDD 174.433,101.328 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg[7]
0.8421 0.04983 0.008056 0.9 VDD 174.343,101.904 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg[6]
0.8404 0.04985 0.009729 0.9 VDD 176.413,102.480 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg[5]
0.8451 0.04601 0.008876 0.9 VDD 176.503,100.752 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg[4]
0.8427 0.04818 0.00912 0.9 VDD 174.433,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg[1]
0.845 0.04594 0.009046 0.9 VDD 173.893,94.992 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg[0]
0.8429 0.04781 0.009247 0.9 VDD 174.073,103.632 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg[7]
0.8417 0.04984 0.008423 0.9 VDD 176.593,101.904 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg[6]
0.8427 0.04807 0.009234 0.9 VDD 173.983,104.208 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg[5]
0.8427 0.04763 0.009718 0.9 VDD 176.233,103.056 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg[4]
0.8455 0.04602 0.008441 0.9 VDD 174.433,100.752 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg[1]
0.8443 0.0473 0.008417 0.9 VDD 174.343,100.176 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg[0]
0.8435 0.0476 0.008876 0.9 VDD 176.503,100.176 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg[3]
0.8427 0.04758 0.009742 0.9 VDD 176.323,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg[2]
0.8428 0.04772 0.009467 0.9 VDD 176.593,104.208 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg[3]
0.8406 0.04984 0.009519 0.9 VDD 174.523,102.480 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg[2]
0.844 0.04782 0.008229 0.9 VDD 170.428,103.056 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/U2
0.8442 0.04877 0.006987 0.9 VDD 170.338,101.904 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/U3
0.8438 0.04785 0.008372 0.9 VDD 170.788,103.056 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/U4
0.8436 0.0485 0.007869 0.9 VDD 169.528,102.480 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/U5
0.8436 0.04913 0.007282 0.9 VDD 171.418,101.904 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/U6
0.8436 0.04788 0.008549 0.9 VDD 171.238,103.056 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/U7
0.8472 0.04566 0.007136 0.9 VDD 170.878,101.328 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/U8
0.847 0.04573 0.007306 0.9 VDD 171.508,101.328 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/U9
0.8461 0.04589 0.008021 0.9 VDD 173.083,100.752 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/U12
0.8419 0.04929 0.008813 0.9 VDD 171.913,102.480 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/U15
0.843 0.04785 0.009163 0.9 VDD 172.813,103.056 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/U18
0.843 0.04944 0.007533 0.9 VDD 172.363,101.904 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/U21
0.8428 0.04784 0.009339 0.9 VDD 173.398,103.056 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/U22
0.8474 0.04632 0.006325 0.9 VDD 173.398,106.512 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/U23
0.8481 0.03836 0.01354 0.9 VDD 149.683,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/FE_OFC130_n1
0.8489 0.03709 0.01398 0.9 VDD 153.643,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][31]
0.8427 0.04331 0.014 0.9 VDD 146.803,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][30]
0.8446 0.03759 0.01785 0.9 VDD 153.103,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][29]
0.8426 0.04355 0.01384 0.9 VDD 144.553,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][28]
0.8472 0.03906 0.01377 0.9 VDD 141.583,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][27]
0.8532 0.03216 0.01463 0.9 VDD 154.363,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][26]
0.8611 0.0296 0.009284 0.9 VDD 141.223,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][25]
0.8468 0.03668 0.01647 0.9 VDD 141.493,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][24]
0.8569 0.02959 0.01348 0.9 VDD 148.873,50.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][23]
0.8481 0.03907 0.01287 0.9 VDD 141.673,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][22]
0.8492 0.03472 0.01605 0.9 VDD 141.313,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][21]
0.8484 0.03906 0.01251 0.9 VDD 141.583,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][20]
0.858 0.0296 0.01237 0.9 VDD 141.223,50.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][19]
0.8432 0.04335 0.01349 0.9 VDD 142.483,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][18]
0.8612 0.02904 0.009776 0.9 VDD 150.583,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][17]
0.86 0.03005 0.009952 0.9 VDD 146.713,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][16]
0.8555 0.03201 0.01244 0.9 VDD 154.993,57.552 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][15]
0.861 0.02648 0.01253 0.9 VDD 151.573,51.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][14]
0.8506 0.03367 0.01573 0.9 VDD 152.293,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][13]
0.8601 0.03008 0.009825 0.9 VDD 144.553,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][12]
0.8604 0.02922 0.01041 0.9 VDD 157.603,56.400 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][11]
0.8458 0.03722 0.01702 0.9 VDD 154.633,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][10]
0.8448 0.04158 0.01366 0.9 VDD 150.943,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][9]
0.8434 0.04266 0.01394 0.9 VDD 148.873,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][8]
0.8472 0.03634 0.0165 0.9 VDD 155.443,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][7]
0.8632 0.03005 0.006716 0.9 VDD 163.813,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][6]
0.8504 0.03474 0.01482 0.9 VDD 157.603,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][5]
0.8523 0.0353 0.01238 0.9 VDD 157.063,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][4]
0.8608 0.03202 0.007144 0.9 VDD 163.813,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][3]
0.8575 0.03254 0.009913 0.9 VDD 161.923,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][2]
0.8606 0.03253 0.006896 0.9 VDD 165.883,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][1]
0.8649 0.02841 0.00673 0.9 VDD 163.813,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][0]
0.8435 0.03849 0.01801 0.9 VDD 152.743,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][31]
0.842 0.03923 0.01874 0.9 VDD 146.803,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][30]
0.8446 0.03992 0.01552 0.9 VDD 153.193,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][29]
0.8425 0.03935 0.01816 0.9 VDD 144.643,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][28]
0.85 0.03692 0.01307 0.9 VDD 142.123,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][27]
0.8546 0.0308 0.01457 0.9 VDD 154.453,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][26]
0.859 0.02755 0.01345 0.9 VDD 141.403,51.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][25]
0.85 0.03666 0.01336 0.9 VDD 141.223,57.552 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][24]
0.8593 0.02715 0.01353 0.9 VDD 148.423,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][23]
0.844 0.04128 0.01472 0.9 VDD 142.303,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][22]
0.8506 0.03667 0.01276 0.9 VDD 141.403,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][21]
0.8469 0.03681 0.01633 0.9 VDD 141.223,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][20]
0.857 0.02996 0.01302 0.9 VDD 143.203,50.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][19]
0.8434 0.03925 0.01731 0.9 VDD 142.573,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][18]
0.8601 0.02682 0.01312 0.9 VDD 150.583,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][17]
0.8564 0.03005 0.01354 0.9 VDD 146.713,50.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][16]
0.8566 0.03174 0.01163 0.9 VDD 155.353,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][15]
0.8586 0.02863 0.0128 0.9 VDD 151.573,50.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][14]
0.8545 0.03238 0.01308 0.9 VDD 152.113,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][13]
0.8593 0.02731 0.01339 0.9 VDD 145.093,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][12]
0.8583 0.03044 0.01129 0.9 VDD 156.883,57.552 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][11]
0.8498 0.03726 0.01298 0.9 VDD 153.823,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][10]
0.843 0.03838 0.01861 0.9 VDD 150.943,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][9]
0.8422 0.03891 0.01889 0.9 VDD 148.873,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][8]
0.8519 0.03592 0.01221 0.9 VDD 156.073,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][7]
0.8641 0.02906 0.006839 0.9 VDD 163.723,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][6]
0.8521 0.03626 0.01165 0.9 VDD 157.333,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][5]
0.8491 0.03546 0.01543 0.9 VDD 156.883,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][4]
0.8618 0.03206 0.006091 0.9 VDD 165.883,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][3]
0.8598 0.03328 0.006896 0.9 VDD 165.883,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][2]
0.8594 0.03271 0.007907 0.9 VDD 163.813,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][1]
0.8647 0.02909 0.006177 0.9 VDD 163.813,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][0]
0.8439 0.03982 0.01627 0.9 VDD 151.123,69.648 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][31]
0.8425 0.04176 0.01569 0.9 VDD 146.893,71.376 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][30]
0.8457 0.04075 0.01358 0.9 VDD 152.023,72.528 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][29]
0.8434 0.0414 0.01517 0.9 VDD 145.003,71.952 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][28]
0.8458 0.03896 0.01521 0.9 VDD 147.883,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][27]
0.8544 0.03307 0.01248 0.9 VDD 153.193,56.400 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][26]
0.8514 0.03464 0.01399 0.9 VDD 141.403,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][25]
0.8509 0.03561 0.01352 0.9 VDD 148.063,56.400 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][24]
0.8515 0.03311 0.0154 0.9 VDD 148.153,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][23]
0.844 0.04073 0.01531 0.9 VDD 148.153,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][22]
0.8505 0.03604 0.01348 0.9 VDD 145.723,56.400 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][21]
0.8474 0.03891 0.01371 0.9 VDD 148.063,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][20]
0.8519 0.03464 0.01345 0.9 VDD 141.403,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][19]
0.8462 0.04039 0.01341 0.9 VDD 143.203,70.224 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][18]
0.8517 0.03302 0.01527 0.9 VDD 149.413,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][17]
0.8511 0.03361 0.01525 0.9 VDD 145.273,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][16]
0.8527 0.03258 0.01474 0.9 VDD 155.353,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][15]
0.8529 0.03221 0.01493 0.9 VDD 150.853,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][14]
0.8543 0.03221 0.01345 0.9 VDD 150.853,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][13]
0.8518 0.03448 0.01368 0.9 VDD 145.183,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][12]
0.8564 0.03057 0.01306 0.9 VDD 157.693,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][11]
0.8471 0.03966 0.01324 0.9 VDD 154.183,72.528 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][10]
0.8432 0.04115 0.01561 0.9 VDD 151.033,71.952 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][9]
0.8444 0.0415 0.01409 0.9 VDD 149.053,70.800 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][8]
0.849 0.03835 0.01263 0.9 VDD 156.343,72.528 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][7]
0.8602 0.03063 0.009198 0.9 VDD 160.753,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][6]
0.8503 0.03721 0.01254 0.9 VDD 157.963,71.952 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][5]
0.8567 0.03272 0.01062 0.9 VDD 157.603,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][4]
0.8593 0.03073 0.009929 0.9 VDD 160.663,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][3]
0.8555 0.03443 0.01009 0.9 VDD 160.573,70.800 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][2]
0.8549 0.0336 0.01154 0.9 VDD 160.303,69.072 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][1]
0.8636 0.02796 0.008448 0.9 VDD 161.113,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][0]
0.8471 0.03879 0.01409 0.9 VDD 151.033,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][31]
0.8442 0.04176 0.01405 0.9 VDD 147.073,70.800 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][30]
0.8448 0.04013 0.01508 0.9 VDD 152.653,71.376 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][29]
0.8446 0.04163 0.01379 0.9 VDD 144.913,70.800 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][28]
0.8487 0.03715 0.01411 0.9 VDD 145.723,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][27]
0.8525 0.03414 0.01335 0.9 VDD 153.193,58.128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][26]
0.8519 0.03349 0.0146 0.9 VDD 142.933,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][25]
0.8495 0.03583 0.0147 0.9 VDD 147.793,57.552 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][24]
0.8594 0.02714 0.01344 0.9 VDD 147.793,51.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][23]
0.8463 0.03934 0.01433 0.9 VDD 147.703,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][22]
0.849 0.03629 0.01468 0.9 VDD 145.813,57.552 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][21]
0.8499 0.03641 0.01371 0.9 VDD 147.883,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][20]
0.8517 0.03467 0.01366 0.9 VDD 143.293,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][19]
0.8441 0.04138 0.01456 0.9 VDD 143.383,71.376 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][18]
0.8541 0.03285 0.01306 0.9 VDD 149.773,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][17]
0.8506 0.03405 0.0154 0.9 VDD 146.713,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][16]
0.8502 0.03397 0.01587 0.9 VDD 153.463,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][15]
0.8535 0.03178 0.01468 0.9 VDD 151.573,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][14]
0.8549 0.03106 0.01409 0.9 VDD 152.923,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][13]
0.8503 0.03455 0.01516 0.9 VDD 144.823,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][12]
0.8556 0.031 0.01342 0.9 VDD 157.243,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][11]
0.8479 0.03906 0.01308 0.9 VDD 154.633,70.800 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][10]
0.8452 0.04085 0.01393 0.9 VDD 151.033,70.800 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][9]
0.8425 0.04148 0.01598 0.9 VDD 149.143,71.376 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][8]
0.8476 0.03853 0.01388 0.9 VDD 155.443,71.376 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][7]
0.8618 0.02902 0.009159 0.9 VDD 161.293,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][6]
0.8509 0.03658 0.01248 0.9 VDD 158.053,71.376 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][5]
0.856 0.03214 0.0119 0.9 VDD 157.963,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][4]
0.8567 0.03176 0.01152 0.9 VDD 160.843,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][3]
0.8543 0.03503 0.01069 0.9 VDD 160.483,71.952 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][2]
0.8544 0.03417 0.01139 0.9 VDD 160.483,69.648 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][1]
0.8629 0.02725 0.009843 0.9 VDD 161.023,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][0]
0.848 0.03818 0.01381 0.9 VDD 151.753,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][31]
0.8408 0.04322 0.01599 0.9 VDD 147.163,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][30]
0.8426 0.04147 0.0159 0.9 VDD 151.123,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][29]
0.8407 0.04353 0.01573 0.9 VDD 145.093,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][28]
0.846 0.03938 0.01457 0.9 VDD 143.833,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][27]
0.8471 0.03562 0.01724 0.9 VDD 150.403,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][26]
0.8603 0.02848 0.01117 0.9 VDD 142.933,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][25]
0.8489 0.03696 0.01409 0.9 VDD 143.023,58.128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][24]
0.8647 0.02368 0.01159 0.9 VDD 148.873,47.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][23]
0.846 0.03924 0.01474 0.9 VDD 142.393,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][22]
0.8492 0.03661 0.01417 0.9 VDD 143.293,57.552 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][21]
0.8458 0.03691 0.01731 0.9 VDD 143.563,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][20]
0.8653 0.02374 0.01096 0.9 VDD 143.203,47.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][19]
0.8413 0.04346 0.01528 0.9 VDD 143.113,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][18]
0.8604 0.0282 0.01136 0.9 VDD 150.133,47.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][17]
0.8645 0.02383 0.01162 0.9 VDD 146.983,47.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][16]
0.85 0.0371 0.01291 0.9 VDD 152.203,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][15]
0.8613 0.02736 0.01132 0.9 VDD 152.023,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][14]
0.852 0.0347 0.01326 0.9 VDD 150.493,56.400 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][13]
0.8597 0.02885 0.0114 0.9 VDD 145.183,47.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][12]
0.8523 0.03557 0.01213 0.9 VDD 154.363,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][11]
0.8463 0.03826 0.01549 0.9 VDD 153.283,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][10]
0.8418 0.03957 0.01864 0.9 VDD 150.853,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][9]
0.8415 0.0425 0.01604 0.9 VDD 149.233,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][8]
0.8482 0.03747 0.01432 0.9 VDD 156.073,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][7]
0.8583 0.03089 0.0108 0.9 VDD 159.403,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][6]
0.8511 0.03555 0.01336 0.9 VDD 157.693,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][5]
0.8516 0.03539 0.01301 0.9 VDD 155.893,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][4]
0.8559 0.03313 0.011 0.9 VDD 159.223,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][3]
0.8542 0.03387 0.01194 0.9 VDD 159.673,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][2]
0.8564 0.03308 0.01047 0.9 VDD 159.493,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][1]
0.8597 0.03079 0.009539 0.9 VDD 159.493,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][0]
0.849 0.03592 0.01506 0.9 VDD 151.663,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][31]
0.846 0.03969 0.01434 0.9 VDD 147.343,67.920 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][30]
0.8471 0.03892 0.014 0.9 VDD 151.393,67.920 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][29]
0.8462 0.03976 0.01402 0.9 VDD 145.273,67.920 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][28]
0.8482 0.03717 0.0146 0.9 VDD 143.923,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][27]
0.8468 0.03573 0.01742 0.9 VDD 149.773,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][26]
0.8621 0.0271 0.01081 0.9 VDD 141.673,48.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][25]
0.8458 0.03699 0.01725 0.9 VDD 143.383,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][24]
0.8597 0.02867 0.01165 0.9 VDD 148.153,47.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][23]
0.8469 0.03944 0.01369 0.9 VDD 143.833,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][22]
0.8508 0.03598 0.0132 0.9 VDD 143.383,56.400 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][21]
0.8475 0.03937 0.0131 0.9 VDD 143.563,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][20]
0.8603 0.02712 0.01259 0.9 VDD 141.763,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][19]
0.8473 0.03956 0.01316 0.9 VDD 142.303,67.920 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][18]
0.8601 0.02826 0.01164 0.9 VDD 149.953,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][17]
0.8595 0.0288 0.0117 0.9 VDD 147.073,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][16]
0.8478 0.03721 0.01497 0.9 VDD 152.023,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][15]
0.862 0.02659 0.01144 0.9 VDD 151.483,48.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][14]
0.8503 0.03518 0.01451 0.9 VDD 149.773,57.552 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][13]
0.8597 0.02882 0.01152 0.9 VDD 144.823,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][12]
0.8504 0.03512 0.01443 0.9 VDD 153.553,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][11]
0.8484 0.03826 0.01337 0.9 VDD 153.283,67.920 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][10]
0.8469 0.03835 0.01472 0.9 VDD 151.393,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][9]
0.8463 0.0394 0.01429 0.9 VDD 149.413,67.920 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][8]
0.848 0.03721 0.01476 0.9 VDD 155.173,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][7]
0.8589 0.03093 0.01015 0.9 VDD 159.403,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][6]
0.8533 0.03534 0.01133 0.9 VDD 157.963,67.920 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][5]
0.853 0.03499 0.012 0.9 VDD 156.343,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][4]
0.8527 0.03361 0.0137 0.9 VDD 158.773,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][3]
0.8544 0.03468 0.01088 0.9 VDD 158.773,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][2]
0.8536 0.03417 0.01223 0.9 VDD 159.313,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][1]
0.859 0.02922 0.01175 0.9 VDD 159.133,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][0]
0.8482 0.03653 0.01532 0.9 VDD 149.773,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][31]
0.846 0.03969 0.01431 0.9 VDD 146.983,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][30]
0.8458 0.03823 0.01595 0.9 VDD 152.473,69.072 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][29]
0.8435 0.04054 0.01599 0.9 VDD 144.913,69.648 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][28]
0.8435 0.04116 0.01534 0.9 VDD 146.263,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][27]
0.8497 0.03582 0.01448 0.9 VDD 149.953,58.128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][26]
0.8474 0.03593 0.01669 0.9 VDD 143.023,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][25]
0.8457 0.03648 0.01778 0.9 VDD 147.613,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][24]
0.8471 0.03575 0.01714 0.9 VDD 147.523,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][23]
0.8402 0.04108 0.01874 0.9 VDD 146.803,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][22]
0.8453 0.03696 0.01773 0.9 VDD 145.543,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][21]
0.8455 0.03679 0.01774 0.9 VDD 145.633,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][20]
0.8483 0.03484 0.01681 0.9 VDD 143.473,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][19]
0.8449 0.03974 0.01534 0.9 VDD 143.113,69.072 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][18]
0.8488 0.0342 0.01704 0.9 VDD 148.333,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][17]
0.8468 0.03606 0.01714 0.9 VDD 145.363,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][16]
0.8508 0.03569 0.01351 0.9 VDD 149.863,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][15]
0.8484 0.03491 0.01666 0.9 VDD 150.043,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][14]
0.8515 0.0351 0.01336 0.9 VDD 149.953,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][13]
0.8481 0.0347 0.01718 0.9 VDD 145.903,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][12]
0.8519 0.03462 0.01351 0.9 VDD 155.533,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][11]
0.8475 0.03726 0.01527 0.9 VDD 154.453,69.072 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][10]
0.8407 0.04044 0.01888 0.9 VDD 148.963,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][9]
0.8442 0.0393 0.01653 0.9 VDD 149.233,69.072 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][8]
0.8485 0.03741 0.01412 0.9 VDD 156.613,69.648 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][7]
0.8585 0.03143 0.01006 0.9 VDD 162.103,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][6]
0.8511 0.03602 0.01289 0.9 VDD 158.503,69.648 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][5]
0.852 0.03484 0.01312 0.9 VDD 154.093,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][4]
0.8592 0.03214 0.008657 0.9 VDD 162.283,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][3]
0.8571 0.03342 0.009494 0.9 VDD 162.463,69.072 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][2]
0.8573 0.03276 0.009913 0.9 VDD 161.923,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][1]
0.863 0.02936 0.007679 0.9 VDD 162.103,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][0]
0.8469 0.03895 0.01419 0.9 VDD 149.773,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][31]
0.8431 0.04051 0.0164 0.9 VDD 146.983,69.648 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][30]
0.8471 0.03927 0.0136 0.9 VDD 152.833,70.224 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][29]
0.844 0.0398 0.01618 0.9 VDD 145.633,69.072 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][28]
0.8488 0.03689 0.01433 0.9 VDD 148.063,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][27]
0.8487 0.03461 0.01671 0.9 VDD 151.753,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][26]
0.8538 0.0332 0.01301 0.9 VDD 141.403,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][25]
0.8458 0.03644 0.01775 0.9 VDD 147.973,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][24]
0.8516 0.03448 0.01391 0.9 VDD 147.253,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][23]
0.8453 0.0395 0.01525 0.9 VDD 145.183,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][22]
0.8484 0.03695 0.01466 0.9 VDD 145.633,58.128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][21]
0.8472 0.03931 0.01348 0.9 VDD 145.453,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][20]
0.8521 0.03477 0.0131 0.9 VDD 141.673,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][19]
0.847 0.0397 0.01332 0.9 VDD 142.753,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][18]
0.8524 0.03385 0.01373 0.9 VDD 149.323,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][17]
0.8527 0.03362 0.01367 0.9 VDD 144.283,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][16]
0.8464 0.03825 0.01531 0.9 VDD 149.953,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][15]
0.8502 0.03331 0.01651 0.9 VDD 150.493,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][14]
0.8519 0.03417 0.01397 0.9 VDD 151.663,57.552 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][13]
0.8526 0.03351 0.01389 0.9 VDD 146.173,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][12]
0.8524 0.03399 0.01356 0.9 VDD 155.443,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][11]
0.8464 0.03846 0.01515 0.9 VDD 154.723,69.648 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][10]
0.8458 0.03907 0.01517 0.9 VDD 149.323,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][9]
0.8432 0.04027 0.01654 0.9 VDD 149.053,69.648 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][8]
0.8498 0.0377 0.01249 0.9 VDD 156.163,70.224 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][7]
0.8607 0.03094 0.008335 0.9 VDD 162.553,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][6]
0.8525 0.0361 0.01138 0.9 VDD 158.413,70.224 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][5]
0.8502 0.03673 0.01308 0.9 VDD 154.183,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][4]
0.8587 0.03266 0.008658 0.9 VDD 162.283,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][3]
0.8572 0.03392 0.008836 0.9 VDD 162.373,70.224 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][2]
0.8586 0.03281 0.008612 0.9 VDD 162.283,67.920 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][1]
0.863 0.02972 0.007325 0.9 VDD 163.183,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][0]
0.8658 0.02744 0.006801 0.9 VDD 167.503,56.400 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U5
0.8695 0.02436 0.006114 0.9 VDD 168.943,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U6
0.8697 0.0244 0.005903 0.9 VDD 169.348,51.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U7
0.8695 0.02431 0.006216 0.9 VDD 169.573,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U8
0.8696 0.02427 0.00609 0.9 VDD 169.258,50.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U9
0.8699 0.02421 0.00587 0.9 VDD 167.548,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U10
0.8713 0.02286 0.005831 0.9 VDD 167.638,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U11
0.871 0.02297 0.006005 0.9 VDD 168.718,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U12
0.8712 0.0229 0.005897 0.9 VDD 168.043,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U13
0.8703 0.02392 0.005796 0.9 VDD 167.143,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U15
0.8701 0.02416 0.005779 0.9 VDD 167.053,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U16
0.8701 0.02402 0.005903 0.9 VDD 167.728,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U17
0.8699 0.02411 0.005999 0.9 VDD 168.268,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U18
0.8697 0.02421 0.006107 0.9 VDD 168.898,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U19
0.8701 0.02402 0.005846 0.9 VDD 167.728,50.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U20
0.8715 0.02278 0.00571 0.9 VDD 166.918,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U21
0.8706 0.02379 0.005618 0.9 VDD 166.378,50.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U23
0.8703 0.02407 0.005649 0.9 VDD 166.378,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U24
0.8698 0.02426 0.005935 0.9 VDD 167.908,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U25
0.8696 0.02432 0.006038 0.9 VDD 168.493,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U26
0.8704 0.02401 0.005561 0.9 VDD 165.928,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U28
0.8702 0.02416 0.005676 0.9 VDD 167.098,51.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U29
0.8694 0.0244 0.00618 0.9 VDD 169.348,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U30
0.8703 0.02407 0.005596 0.9 VDD 166.378,51.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U31
0.8705 0.02398 0.005513 0.9 VDD 165.658,51.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U32
0.8703 0.0228 0.006855 0.9 VDD 161.428,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U33
0.871 0.02359 0.005426 0.9 VDD 165.253,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U34
0.8707 0.02373 0.005556 0.9 VDD 166.018,50.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U35
0.8708 0.0237 0.005544 0.9 VDD 165.838,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U36
0.8705 0.02397 0.00549 0.9 VDD 165.568,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U37
0.8708 0.02327 0.005947 0.9 VDD 163.588,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U38
0.8701 0.02354 0.006321 0.9 VDD 162.733,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U40
0.8641 0.02853 0.007363 0.9 VDD 162.463,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U41
0.8686 0.02378 0.007602 0.9 VDD 159.583,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U43
0.8596 0.02908 0.0113 0.9 VDD 159.583,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U44
0.8705 0.02381 0.00566 0.9 VDD 164.488,51.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U45
0.8694 0.02509 0.00547 0.9 VDD 165.298,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U46
0.8704 0.02369 0.005927 0.9 VDD 163.633,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U49
0.8624 0.02804 0.009543 0.9 VDD 161.293,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U50
0.871 0.02345 0.005546 0.9 VDD 164.443,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U52
0.8652 0.02934 0.005415 0.9 VDD 164.983,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U53
0.8633 0.02855 0.008192 0.9 VDD 162.508,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U54
0.8626 0.02977 0.007666 0.9 VDD 162.643,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U55
0.858 0.03109 0.01094 0.9 VDD 159.223,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U56
0.8615 0.02949 0.009052 0.9 VDD 160.933,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U57
0.864 0.03014 0.005877 0.9 VDD 164.533,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U58
0.8623 0.02965 0.008068 0.9 VDD 162.148,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U59
0.8519 0.03608 0.012 0.9 VDD 156.433,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U60
0.8495 0.03638 0.0141 0.9 VDD 156.433,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U61
0.8492 0.03759 0.01321 0.9 VDD 156.703,71.376 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U62
0.8497 0.03793 0.0124 0.9 VDD 155.533,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U63
0.852 0.03617 0.01186 0.9 VDD 156.748,67.920 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U64
0.8464 0.03933 0.0143 0.9 VDD 149.053,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U65
0.8447 0.03931 0.016 0.9 VDD 149.773,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U66
0.8457 0.04025 0.01408 0.9 VDD 149.143,70.224 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U67
0.8472 0.03891 0.01394 0.9 VDD 148.873,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U68
0.8445 0.03948 0.01603 0.9 VDD 148.828,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U69
0.845 0.03999 0.01504 0.9 VDD 149.953,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U70
0.8461 0.03921 0.01469 0.9 VDD 151.483,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U71
0.8462 0.03986 0.01394 0.9 VDD 150.943,70.224 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U72
0.848 0.03838 0.01366 0.9 VDD 150.943,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U73
0.8455 0.03964 0.01487 0.9 VDD 150.718,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U74
0.8499 0.03726 0.01287 0.9 VDD 154.453,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U75
0.8493 0.03757 0.01314 0.9 VDD 153.823,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U76
0.8483 0.03858 0.01314 0.9 VDD 154.453,70.224 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U77
0.8487 0.03862 0.01267 0.9 VDD 154.723,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U78
0.8466 0.0385 0.01488 0.9 VDD 154.858,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U79
0.8569 0.03175 0.01138 0.9 VDD 155.983,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U80
0.8562 0.03218 0.01167 0.9 VDD 155.353,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U81
0.8602 0.02979 0.01 0.9 VDD 158.683,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U82
0.8546 0.03144 0.01399 0.9 VDD 156.433,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U83
0.8538 0.03184 0.0144 0.9 VDD 155.848,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U84
0.8514 0.03469 0.01387 0.9 VDD 145.993,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U85
0.8611 0.02729 0.01158 0.9 VDD 145.543,48.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U86
0.859 0.02733 0.01368 0.9 VDD 145.003,51.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U87
0.8628 0.02733 0.009852 0.9 VDD 145.003,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U88
0.8628 0.02728 0.009898 0.9 VDD 145.768,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U89
0.8533 0.03388 0.01285 0.9 VDD 151.933,56.400 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U90
0.8528 0.03422 0.01295 0.9 VDD 151.573,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U91
0.8565 0.03117 0.01237 0.9 VDD 153.913,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U92
0.8528 0.03184 0.0154 0.9 VDD 152.923,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U93
0.8518 0.03241 0.01583 0.9 VDD 152.068,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U94
0.8559 0.03121 0.01287 0.9 VDD 152.653,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U95
0.8615 0.02616 0.01235 0.9 VDD 152.653,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U96
0.8556 0.03183 0.01256 0.9 VDD 151.483,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U97
0.8641 0.02633 0.009544 0.9 VDD 152.113,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U98
0.8565 0.03124 0.01222 0.9 VDD 152.338,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U99
0.8489 0.0378 0.01326 0.9 VDD 150.853,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U100
0.8536 0.03377 0.01262 0.9 VDD 153.013,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U101
0.8511 0.03322 0.01566 0.9 VDD 153.823,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U102
0.8552 0.03258 0.01222 0.9 VDD 155.353,58.128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U103
0.8544 0.03325 0.01235 0.9 VDD 153.778,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U104
0.8515 0.03475 0.01376 0.9 VDD 145.093,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U105
0.8592 0.02722 0.01354 0.9 VDD 146.893,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U106
0.8592 0.02724 0.01357 0.9 VDD 146.353,51.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U107
0.8629 0.02718 0.009929 0.9 VDD 147.253,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U108
0.8628 0.02722 0.00995 0.9 VDD 146.668,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U109
0.8535 0.03278 0.01374 0.9 VDD 149.233,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U110
0.8614 0.02697 0.01165 0.9 VDD 149.593,48.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U111
0.86 0.02685 0.01312 0.9 VDD 149.503,51.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U112
0.8635 0.0267 0.00979 0.9 VDD 150.313,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U113
0.8633 0.02685 0.00983 0.9 VDD 149.458,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U114
0.8466 0.03976 0.01367 0.9 VDD 144.013,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U115
0.8448 0.0397 0.01555 0.9 VDD 144.283,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U116
0.8442 0.04041 0.01544 0.9 VDD 143.383,69.648 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U117
0.8472 0.03927 0.01357 0.9 VDD 142.933,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U118
0.845 0.03965 0.01539 0.9 VDD 143.608,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U119
0.8516 0.03482 0.01359 0.9 VDD 143.923,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U120
0.8613 0.02727 0.01144 0.9 VDD 144.373,48.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U121
0.8589 0.0274 0.01367 0.9 VDD 143.923,51.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U122
0.8604 0.02997 0.009623 0.9 VDD 143.293,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U123
0.8629 0.02739 0.009732 0.9 VDD 143.968,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U124
0.8497 0.03676 0.01351 0.9 VDD 145.813,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U125
0.8499 0.03688 0.01321 0.9 VDD 144.103,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U126
0.8473 0.03913 0.0136 0.9 VDD 146.713,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U127
0.8505 0.03684 0.01265 0.9 VDD 142.033,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U128
0.8498 0.03683 0.01338 0.9 VDD 144.958,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U129
0.8486 0.03668 0.01469 0.9 VDD 146.893,58.128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U130
0.8502 0.03647 0.01332 0.9 VDD 144.373,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U131
0.8503 0.03618 0.01349 0.9 VDD 146.263,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U132
0.8517 0.03556 0.01278 0.9 VDD 141.493,56.400 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U133
0.8502 0.03638 0.01341 0.9 VDD 145.138,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U134
0.8452 0.03942 0.01534 0.9 VDD 146.443,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U135
0.8465 0.03949 0.01398 0.9 VDD 145.093,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U136
0.8453 0.03934 0.01532 0.9 VDD 147.613,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U137
0.8455 0.03945 0.01502 0.9 VDD 143.923,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U138
0.8464 0.03946 0.01411 0.9 VDD 145.768,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U139
0.8529 0.03324 0.01388 0.9 VDD 147.523,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U140
0.8612 0.02715 0.01167 0.9 VDD 148.423,48.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U141
0.8631 0.02703 0.009878 0.9 VDD 148.423,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U142
0.8605 0.0296 0.009862 0.9 VDD 148.783,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U143
0.863 0.02713 0.009904 0.9 VDD 147.838,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U144
0.849 0.03636 0.01466 0.9 VDD 148.243,58.128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U145
0.8486 0.03698 0.0144 0.9 VDD 144.373,58.128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U146
0.8505 0.03596 0.01351 0.9 VDD 147.253,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U147
0.8499 0.03668 0.01347 0.9 VDD 141.493,58.128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U148
0.8488 0.03655 0.01469 0.9 VDD 147.478,58.128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U149
0.8531 0.0335 0.01339 0.9 VDD 143.023,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U150
0.8615 0.02721 0.01126 0.9 VDD 143.383,48.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U151
0.8589 0.02744 0.01365 0.9 VDD 143.203,51.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U152
0.863 0.02747 0.009535 0.9 VDD 142.753,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U153
0.8629 0.02743 0.009631 0.9 VDD 143.338,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U154
0.8488 0.03467 0.01649 0.9 VDD 152.203,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U155
0.8511 0.03496 0.01397 0.9 VDD 151.663,58.128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U156
0.8551 0.03271 0.0122 0.9 VDD 153.913,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U157
0.8559 0.03208 0.01199 0.9 VDD 154.453,56.400 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U158
0.8543 0.03321 0.0125 0.9 VDD 153.148,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U159
0.8479 0.03702 0.01506 0.9 VDD 146.893,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U160
0.8459 0.03932 0.01481 0.9 VDD 145.273,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U161
0.848 0.03713 0.01491 0.9 VDD 145.903,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U162
0.8491 0.03693 0.014 0.9 VDD 142.213,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U163
0.8458 0.0392 0.01496 0.9 VDD 146.218,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U164
0.8463 0.03978 0.01394 0.9 VDD 145.003,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U165
0.8444 0.03975 0.01581 0.9 VDD 145.723,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U166
0.8457 0.04054 0.01381 0.9 VDD 145.093,70.224 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U167
0.8468 0.03932 0.01389 0.9 VDD 145.183,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U168
0.8446 0.03974 0.0157 0.9 VDD 144.958,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U169
0.8484 0.03805 0.01352 0.9 VDD 152.833,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U170
0.8452 0.03894 0.01586 0.9 VDD 151.303,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U171
0.8462 0.04013 0.01363 0.9 VDD 152.653,70.800 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U172
0.8463 0.04039 0.01328 0.9 VDD 152.563,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U173
0.8456 0.03868 0.01572 0.9 VDD 152.068,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U174
0.844 0.0396 0.01644 0.9 VDD 147.523,69.072 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U175
0.8444 0.03961 0.01601 0.9 VDD 147.883,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U176
0.8455 0.04051 0.01404 0.9 VDD 146.983,70.224 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U177
0.8468 0.03924 0.01399 0.9 VDD 146.713,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U178
0.8444 0.03971 0.01594 0.9 VDD 146.758,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U179
0.8494 0.03644 0.01414 0.9 VDD 150.043,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U180
0.851 0.03551 0.01354 0.9 VDD 152.653,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U181
0.8449 0.03881 0.0163 0.9 VDD 150.943,69.072 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U182
0.8475 0.03831 0.01419 0.9 VDD 153.013,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U183
0.8503 0.03587 0.0138 0.9 VDD 151.798,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U184
0.8586 0.03286 0.00852 0.9 VDD 163.183,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U185
0.8565 0.03333 0.01012 0.9 VDD 160.033,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U186
0.8569 0.03339 0.009721 0.9 VDD 160.573,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U187
0.8602 0.03284 0.006966 0.9 VDD 164.263,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U188
0.8564 0.03255 0.01101 0.9 VDD 160.708,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U189
0.8566 0.03395 0.009399 0.9 VDD 162.553,69.648 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U190
0.8564 0.03352 0.01007 0.9 VDD 160.033,67.920 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U191
0.8557 0.03417 0.01015 0.9 VDD 160.483,70.224 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U192
0.8598 0.03291 0.007325 0.9 VDD 164.263,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U193
0.8595 0.03385 0.00665 0.9 VDD 165.028,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U194
0.858 0.03214 0.009837 0.9 VDD 162.283,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U195
0.8555 0.03216 0.01238 0.9 VDD 160.033,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U196
0.8573 0.0312 0.01152 0.9 VDD 160.843,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U197
0.8618 0.03152 0.006672 0.9 VDD 164.263,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U198
0.8596 0.03185 0.008532 0.9 VDD 163.318,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U199
0.8535 0.03404 0.0125 0.9 VDD 155.353,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U200
0.8542 0.03307 0.01274 0.9 VDD 156.703,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U201
0.8564 0.03241 0.01124 0.9 VDD 157.603,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U202
0.8541 0.03384 0.01209 0.9 VDD 157.513,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U203
0.8572 0.03195 0.01089 0.9 VDD 158.188,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U204
0.8528 0.03462 0.01262 0.9 VDD 158.863,69.072 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U205
0.8525 0.03576 0.01176 0.9 VDD 156.973,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U206
0.8514 0.03685 0.01173 0.9 VDD 157.693,70.800 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U207
0.854 0.03458 0.01141 0.9 VDD 157.783,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U208
0.8531 0.03541 0.0115 0.9 VDD 157.558,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U209
0.8658 0.02759 0.006618 0.9 VDD 167.728,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U210
0.8655 0.02772 0.006751 0.9 VDD 168.133,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U211
0.8669 0.02677 0.006365 0.9 VDD 167.188,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U212
0.8681 0.0255 0.006355 0.9 VDD 166.873,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U213
0.8683 0.02542 0.006237 0.9 VDD 166.558,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U214
0.8689 0.02545 0.005631 0.9 VDD 166.693,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U215
0.8702 0.02412 0.005636 0.9 VDD 166.738,51.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U216
0.8692 0.02525 0.005544 0.9 VDD 165.928,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U218
0.8673 0.02652 0.006186 0.9 VDD 166.423,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U219
0.8667 0.0268 0.006506 0.9 VDD 167.278,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U220
0.867 0.02666 0.006338 0.9 VDD 166.828,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U222
0.8663 0.02739 0.006334 0.9 VDD 167.098,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U223
0.866 0.0275 0.006529 0.9 VDD 167.458,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U224
0.8662 0.02737 0.006454 0.9 VDD 167.233,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U225
0.8659 0.02756 0.006518 0.9 VDD 167.638,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U226
0.8671 0.02664 0.006226 0.9 VDD 166.783,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U227
0.8662 0.02737 0.006394 0.9 VDD 167.053,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U228
0.8657 0.02757 0.006692 0.9 VDD 167.953,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U229
0.8666 0.02713 0.00626 0.9 VDD 166.423,56.400 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U230
0.8661 0.02769 0.006217 0.9 VDD 163.768,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U231
0.8675 0.02642 0.006056 0.9 VDD 163.993,56.400 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U232
0.8687 0.02525 0.006 0.9 VDD 165.928,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U233
0.868 0.02621 0.005774 0.9 VDD 165.478,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U234
0.8691 0.02511 0.005796 0.9 VDD 165.388,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U235
0.8683 0.02606 0.00566 0.9 VDD 165.028,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U236
0.8661 0.02591 0.007947 0.9 VDD 162.418,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U237
0.8655 0.02642 0.008038 0.9 VDD 161.203,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U238
0.8672 0.02614 0.006666 0.9 VDD 163.138,56.400 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U239
0.8659 0.02715 0.006986 0.9 VDD 162.688,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U240
0.8674 0.02651 0.006086 0.9 VDD 166.378,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U241
0.867 0.02703 0.005962 0.9 VDD 166.018,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U242
0.8656 0.0266 0.007783 0.9 VDD 161.563,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U243
0.8669 0.02593 0.007146 0.9 VDD 162.463,56.400 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U244
0.8627 0.03094 0.006318 0.9 VDD 170.563,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/clk_gate_state_reg/CTS_cdb_buf_00346
0.8615 0.03074 0.007724 0.9 VDD 172.273,57.552 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg[0]
0.8606 0.03075 0.008639 0.9 VDD 172.363,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg[1]
0.8645 0.02826 0.007256 0.9 VDD 169.843,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg[4]
0.8642 0.02835 0.007449 0.9 VDD 170.293,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg[5]
0.8632 0.02844 0.008327 0.9 VDD 171.103,56.400 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg[6]
0.8619 0.03022 0.007915 0.9 VDD 169.933,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg[7]
0.8634 0.02865 0.0079 0.9 VDD 172.363,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg[2]
0.8636 0.02854 0.0079 0.9 VDD 172.363,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg[3]
0.8608 0.03269 0.006519 0.9 VDD 167.053,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/full_synch/d_middle_reg[0]
0.8589 0.03368 0.007464 0.9 VDD 163.813,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/full_synch/d_out_reg[0]
0.8578 0.03415 0.008065 0.9 VDD 163.813,69.648 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/latched_full_s_reg
0.8697 0.02437 0.005878 0.9 VDD 169.078,51.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U3
0.8681 0.02603 0.005864 0.9 VDD 168.943,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U4
0.8668 0.02604 0.007134 0.9 VDD 168.988,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U5
0.87 0.02423 0.005733 0.9 VDD 167.638,51.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U6
0.8687 0.02558 0.005685 0.9 VDD 167.188,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U7
0.87 0.02426 0.00577 0.9 VDD 167.998,51.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U8
0.8684 0.02579 0.00577 0.9 VDD 167.998,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U9
0.8658 0.02721 0.00697 0.9 VDD 168.538,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U10
0.8672 0.02588 0.006904 0.9 VDD 168.358,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U11
0.8675 0.02577 0.006738 0.9 VDD 167.908,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U12
0.8678 0.02563 0.006539 0.9 VDD 167.368,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U13
0.8663 0.02701 0.006738 0.9 VDD 167.908,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U14
0.866 0.02718 0.006793 0.9 VDD 168.448,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U15
0.8664 0.02701 0.00661 0.9 VDD 167.908,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U16
0.8584 0.03477 0.006855 0.9 VDD 164.848,70.800 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U17
0.8576 0.03451 0.007864 0.9 VDD 163.588,70.800 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U18
0.8652 0.02791 0.006884 0.9 VDD 168.718,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/U2
0.8655 0.02744 0.007063 0.9 VDD 169.258,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/U3
0.8639 0.02813 0.007931 0.9 VDD 169.978,56.400 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/U4
0.8653 0.02776 0.006913 0.9 VDD 168.628,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/U5
0.8652 0.02791 0.006942 0.9 VDD 168.718,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/U6
0.8654 0.02779 0.006763 0.9 VDD 168.358,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/U7
0.8657 0.02733 0.006944 0.9 VDD 168.898,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/U8
0.8665 0.02617 0.007329 0.9 VDD 169.528,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/U9
0.8582 0.03475 0.007051 0.9 VDD 164.758,71.376 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/U10
0.8575 0.03453 0.008009 0.9 VDD 163.678,71.376 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/U11
0.8692 0.02441 0.006349 0.9 VDD 174.973,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/clk_gate_state_reg/latch
0.8712 0.02318 0.005652 0.9 VDD 172.183,48.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg[2]
0.8707 0.0231 0.006219 0.9 VDD 170.113,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg[3]
0.8723 0.02208 0.005605 0.9 VDD 170.023,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg[4]
0.8692 0.02452 0.006304 0.9 VDD 171.013,50.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg[5]
0.869 0.0246 0.006433 0.9 VDD 172.003,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg[6]
0.869 0.02465 0.006371 0.9 VDD 174.703,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg[7]
0.869 0.02465 0.006378 0.9 VDD 174.703,50.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg[0]
0.8705 0.02315 0.006396 0.9 VDD 173.803,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg[1]
0.8641 0.02828 0.007609 0.9 VDD 174.703,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg[7]
0.8648 0.0278 0.007378 0.9 VDD 170.383,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg[6]
0.8645 0.02782 0.00767 0.9 VDD 170.473,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg[5]
0.8676 0.02643 0.006016 0.9 VDD 170.563,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg[4]
0.8603 0.03079 0.008951 0.9 VDD 174.523,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg[1]
0.8622 0.02884 0.008954 0.9 VDD 174.613,56.400 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg[0]
0.8648 0.02684 0.008403 0.9 VDD 174.793,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg[7]
0.8641 0.0282 0.00768 0.9 VDD 172.273,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg[6]
0.8657 0.02648 0.007781 0.9 VDD 170.833,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg[5]
0.8691 0.02451 0.00637 0.9 VDD 170.563,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg[4]
0.8632 0.02884 0.008 0.9 VDD 174.613,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg[1]
0.8637 0.02834 0.007994 0.9 VDD 174.703,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg[0]
0.8638 0.02854 0.007689 0.9 VDD 172.453,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg[2]
0.8636 0.02824 0.00815 0.9 VDD 172.633,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg[2]
0.8633 0.02826 0.008406 0.9 VDD 174.973,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg[3]
0.867 0.02683 0.006172 0.9 VDD 174.973,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg[3]
0.869 0.02462 0.006369 0.9 VDD 172.768,50.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/U2
0.869 0.02463 0.006408 0.9 VDD 173.398,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/U3
0.8696 0.02431 0.006132 0.9 VDD 169.528,50.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/U4
0.8705 0.02318 0.006348 0.9 VDD 172.138,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/U5
0.8692 0.02446 0.006372 0.9 VDD 170.608,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/U6
0.8693 0.02439 0.006295 0.9 VDD 170.068,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/U7
0.8691 0.02447 0.00642 0.9 VDD 172.858,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/U8
0.8691 0.02449 0.006431 0.9 VDD 171.958,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/U9
0.8672 0.02672 0.006123 0.9 VDD 173.443,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/U12
0.8694 0.02448 0.006095 0.9 VDD 172.633,51.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/U15
0.8695 0.0245 0.006008 0.9 VDD 170.473,51.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/U18
0.8653 0.02663 0.008113 0.9 VDD 172.453,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/U21
0.8673 0.02663 0.006087 0.9 VDD 172.408,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/U22
0.8695 0.02436 0.006112 0.9 VDD 176.098,51.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/U23
0.8419 0.04931 0.008834 0.9 VDD 157.963,111.120 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/clk_gate_curr_addr_reg/latch
0.8395 0.04964 0.01081 0.9 VDD 156.883,107.088 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/clk_gate_curr_data_rx_reg/latch
0.8424 0.04165 0.01599 0.9 VDD 149.323,71.952 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/clk_gate_curr_data_tx_reg/latch
0.8599 0.03289 0.007183 0.9 VDD 173.398,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/clk_gate_tx_counter_reg/latch
0.8444 0.04816 0.007414 0.9 VDD 173.983,110.544 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/AW_CS_reg[0]
0.8444 0.04806 0.007505 0.9 VDD 176.233,110.544 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/AW_CS_reg[2]
0.846 0.04731 0.00674 0.9 VDD 174.163,107.664 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/AW_CS_reg[1]
0.8561 0.03584 0.008071 0.9 VDD 157.783,74.832 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/AR_CS_reg[0]
0.845 0.04967 0.0053 0.9 VDD 159.133,122.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[31]
0.8444 0.05023 0.005351 0.9 VDD 158.773,122.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[30]
0.8447 0.04952 0.005734 0.9 VDD 159.313,119.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[29]
0.8436 0.05041 0.00601 0.9 VDD 157.423,118.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[28]
0.8425 0.05055 0.006939 0.9 VDD 157.423,116.304 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[27]
0.846 0.04966 0.00436 0.9 VDD 159.223,121.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[26]
0.8425 0.04959 0.00788 0.9 VDD 157.873,115.152 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[25]
0.8419 0.05025 0.007824 0.9 VDD 158.053,115.728 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[24]
0.844 0.04922 0.006803 0.9 VDD 158.593,113.424 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[23]
0.8442 0.04872 0.007044 0.9 VDD 158.683,112.272 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[22]
0.841 0.04985 0.009119 0.9 VDD 156.253,111.120 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[21]
0.8404 0.05037 0.009248 0.9 VDD 154.183,111.120 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[20]
0.8417 0.05035 0.007944 0.9 VDD 153.643,112.272 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[19]
0.8404 0.0512 0.008381 0.9 VDD 155.893,115.728 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[18]
0.8413 0.05028 0.008381 0.9 VDD 155.893,115.152 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[17]
0.841 0.05176 0.007249 0.9 VDD 152.923,118.032 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[16]
0.8422 0.05044 0.007313 0.9 VDD 155.533,116.880 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[15]
0.8418 0.05184 0.006414 0.9 VDD 152.563,118.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[14]
0.8419 0.05112 0.006932 0.9 VDD 155.263,118.032 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[13]
0.8442 0.0501 0.005674 0.9 VDD 152.473,122.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[12]
0.8439 0.04998 0.006156 0.9 VDD 152.383,120.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[11]
0.8429 0.05142 0.005685 0.9 VDD 152.833,122.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[10]
0.8428 0.05102 0.006156 0.9 VDD 152.293,119.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[9]
0.8432 0.05141 0.005438 0.9 VDD 152.923,123.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[8]
0.8436 0.05044 0.005956 0.9 VDD 155.533,119.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[7]
0.8437 0.05097 0.005353 0.9 VDD 155.893,123.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[6]
0.8434 0.05099 0.005609 0.9 VDD 155.803,122.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[5]
0.8436 0.05105 0.005368 0.9 VDD 155.713,123.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[4]
0.8447 0.04962 0.005707 0.9 VDD 157.513,120.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[3]
0.8428 0.04852 0.008683 0.9 VDD 158.323,110.544 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[2]
0.8547 0.03659 0.008728 0.9 VDD 156.073,75.984 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/AR_CS_reg[1]
0.855 0.03664 0.008314 0.9 VDD 155.803,75.408 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/AR_CS_reg[2]
0.8411 0.04995 0.008971 0.9 VDD 152.653,109.392 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[31]
0.8416 0.05001 0.008377 0.9 VDD 152.293,108.240 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[30]
0.838 0.05106 0.01099 0.9 VDD 150.133,105.936 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[29]
0.8369 0.05194 0.01118 0.9 VDD 146.893,105.936 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[28]
0.8382 0.05196 0.009821 0.9 VDD 146.803,105.360 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[27]
0.8418 0.04841 0.009806 0.9 VDD 156.973,105.936 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[26]
0.8407 0.04893 0.01041 0.9 VDD 146.623,103.632 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[25]
0.8438 0.049 0.007237 0.9 VDD 145.903,103.056 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[24]
0.8417 0.0492 0.009097 0.9 VDD 156.433,110.544 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[23]
0.8389 0.05071 0.01034 0.9 VDD 144.553,104.208 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[22]
0.8381 0.05029 0.01165 0.9 VDD 150.943,107.664 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[21]
0.8379 0.05234 0.00973 0.9 VDD 144.553,105.360 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[20]
0.8364 0.0524 0.01118 0.9 VDD 146.713,106.512 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[19]
0.8364 0.05253 0.01103 0.9 VDD 144.553,106.512 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[18]
0.8362 0.05208 0.01173 0.9 VDD 148.783,107.088 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[17]
0.8392 0.05039 0.01041 0.9 VDD 146.713,104.208 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[16]
0.8366 0.05243 0.01093 0.9 VDD 143.743,105.936 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[15]
0.8416 0.04956 0.008879 0.9 VDD 154.543,109.392 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[14]
0.841 0.05002 0.00897 0.9 VDD 152.833,109.968 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[13]
0.841 0.04978 0.009248 0.9 VDD 154.183,110.544 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[12]
0.8359 0.05244 0.01166 0.9 VDD 146.353,107.088 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[11]
0.843 0.04892 0.008071 0.9 VDD 156.163,108.240 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[10]
0.8396 0.05071 0.00973 0.9 VDD 144.553,104.784 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[9]
0.8368 0.05206 0.01111 0.9 VDD 148.873,106.512 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[8]
0.8403 0.04976 0.0099 0.9 VDD 156.613,106.512 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[7]
0.8424 0.04898 0.008618 0.9 VDD 156.433,109.392 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[6]
0.8423 0.04914 0.008584 0.9 VDD 156.613,109.968 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[5]
0.8381 0.05054 0.01131 0.9 VDD 154.543,107.088 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[4]
0.8404 0.04876 0.01088 0.9 VDD 156.613,107.664 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[3]
0.8422 0.04956 0.008248 0.9 VDD 154.543,108.816 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[2]
0.8393 0.04943 0.01131 0.9 VDD 154.543,107.664 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[1]
0.8392 0.05052 0.01031 0.9 VDD 154.633,106.512 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[0]
0.8426 0.04163 0.01573 0.9 VDD 147.073,71.952 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[31]
0.8473 0.0404 0.01232 0.9 VDD 141.493,72.528 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[30]
0.8449 0.04084 0.0143 0.9 VDD 142.843,71.952 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[29]
0.8478 0.03993 0.01229 0.9 VDD 141.403,73.104 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[28]
0.848 0.039 0.01305 0.9 VDD 140.863,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[27]
0.8416 0.04127 0.01712 0.9 VDD 142.213,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[26]
0.8512 0.0367 0.01209 0.9 VDD 140.503,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[25]
0.8518 0.03635 0.01186 0.9 VDD 139.873,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[24]
0.8425 0.04295 0.01455 0.9 VDD 140.953,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[23]
0.8472 0.04003 0.01277 0.9 VDD 141.223,70.224 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[22]
0.8451 0.03889 0.01603 0.9 VDD 140.323,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[21]
0.8476 0.03853 0.01386 0.9 VDD 140.053,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[20]
0.8502 0.03653 0.01328 0.9 VDD 140.503,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[19]
0.8464 0.04082 0.0128 0.9 VDD 141.313,70.800 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[18]
0.8485 0.03919 0.0123 0.9 VDD 140.503,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[17]
0.8433 0.04093 0.0158 0.9 VDD 139.963,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[16]
0.846 0.03937 0.01462 0.9 VDD 141.133,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[15]
0.8466 0.03922 0.01415 0.9 VDD 140.593,69.072 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[14]
0.8407 0.04127 0.01807 0.9 VDD 144.373,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[13]
0.8453 0.04093 0.01382 0.9 VDD 139.963,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[12]
0.8457 0.03996 0.01434 0.9 VDD 140.953,69.648 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[11]
0.8449 0.04163 0.01342 0.9 VDD 146.983,72.528 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[10]
0.8468 0.03961 0.01363 0.9 VDD 149.413,73.104 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[9]
0.8457 0.04082 0.01348 0.9 VDD 141.313,71.376 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[8]
0.8469 0.04008 0.01304 0.9 VDD 144.373,73.104 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[7]
0.8518 0.03765 0.01057 0.9 VDD 146.713,74.256 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[6]
0.8456 0.0413 0.01308 0.9 VDD 144.553,72.528 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[5]
0.8448 0.04161 0.01364 0.9 VDD 149.503,72.528 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[4]
0.852 0.03752 0.01051 0.9 VDD 148.873,74.256 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[3]
0.8495 0.03994 0.01057 0.9 VDD 146.713,73.680 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[2]
0.8495 0.04008 0.01037 0.9 VDD 144.463,73.680 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[1]
0.8498 0.03967 0.0105 0.9 VDD 149.053,73.680 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[0]
0.8601 0.0329 0.006954 0.9 VDD 173.173,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[15]
0.8597 0.03278 0.007572 0.9 VDD 174.433,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[14]
0.8599 0.03259 0.007481 0.9 VDD 176.683,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[13]
0.8604 0.03236 0.007251 0.9 VDD 178.933,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[12]
0.8604 0.03229 0.007277 0.9 VDD 178.753,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[11]
0.861 0.03236 0.006643 0.9 VDD 178.393,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[10]
0.8625 0.03007 0.007473 0.9 VDD 178.933,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[9]
0.8613 0.03117 0.007502 0.9 VDD 177.853,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[8]
0.8621 0.03043 0.007448 0.9 VDD 175.873,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[7]
0.8615 0.03075 0.007772 0.9 VDD 176.053,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[6]
0.8612 0.03077 0.007995 0.9 VDD 174.433,58.128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[5]
0.8616 0.03074 0.00764 0.9 VDD 173.713,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[4]
0.8622 0.03062 0.007157 0.9 VDD 172.453,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[3]
0.862 0.03051 0.007538 0.9 VDD 171.463,58.128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[2]
0.8623 0.03019 0.00749 0.9 VDD 172.363,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[1]
0.8622 0.0305 0.007325 0.9 VDD 171.373,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[0]
0.8442 0.0487 0.007122 0.9 VDD 175.108,108.816 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U4
0.844 0.04806 0.007977 0.9 VDD 176.188,109.968 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U5
0.8442 0.04873 0.007103 0.9 VDD 173.758,108.816 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U6
0.8455 0.04744 0.007098 0.9 VDD 173.443,108.240 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U7
0.8459 0.04701 0.007124 0.9 VDD 175.378,108.240 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U9
0.8434 0.04869 0.007899 0.9 VDD 175.558,109.392 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U10
0.8442 0.04871 0.007115 0.9 VDD 174.433,108.816 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U11
0.8366 0.0573 0.0061 0.9 VDD 177.448,149.136 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U12
0.8376 0.05717 0.005226 0.9 VDD 177.448,147.984 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U14
0.8552 0.03627 0.008493 0.9 VDD 157.288,75.984 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U15
0.8557 0.03622 0.00811 0.9 VDD 157.468,75.408 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U16
0.856 0.03604 0.008007 0.9 VDD 158.143,75.408 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U17
0.8559 0.03575 0.008314 0.9 VDD 159.268,73.680 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U18
0.8566 0.03524 0.008164 0.9 VDD 159.853,74.256 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U19
0.8474 0.04623 0.006325 0.9 VDD 174.028,106.512 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U20
0.8525 0.0391 0.008396 0.9 VDD 172.228,80.016 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U21
0.8464 0.04498 0.008652 0.9 VDD 172.048,92.112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U23
0.86 0.03289 0.007119 0.9 VDD 172.588,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U25
0.8592 0.03331 0.007439 0.9 VDD 176.998,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U26
0.8603 0.03243 0.007299 0.9 VDD 178.528,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U27
0.8637 0.02989 0.006425 0.9 VDD 179.968,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U28
0.8628 0.03034 0.006823 0.9 VDD 176.638,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U29
0.8631 0.03021 0.00672 0.9 VDD 174.298,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U30
0.8619 0.031 0.007112 0.9 VDD 172.138,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U31
0.8637 0.03006 0.006289 0.9 VDD 170.338,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U32
0.8626 0.03011 0.007266 0.9 VDD 171.103,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U34
0.8619 0.03099 0.007086 0.9 VDD 171.958,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U35
0.8625 0.03101 0.006507 0.9 VDD 172.273,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U36
0.863 0.03021 0.00679 0.9 VDD 174.973,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U38
0.8619 0.03114 0.006954 0.9 VDD 176.593,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U40
0.8633 0.03011 0.006594 0.9 VDD 178.573,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U42
0.8613 0.03176 0.006944 0.9 VDD 180.913,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U44
0.86 0.03262 0.0074 0.9 VDD 177.403,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U46
0.8626 0.03059 0.006805 0.9 VDD 169.888,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U48
0.8624 0.03062 0.007017 0.9 VDD 171.418,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U49
0.86 0.03289 0.007092 0.9 VDD 172.273,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U50
0.8623 0.0306 0.007148 0.9 VDD 172.948,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U51
0.8622 0.03059 0.007169 0.9 VDD 173.218,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U52
0.8623 0.03057 0.007169 0.9 VDD 173.533,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U53
0.8624 0.03053 0.007098 0.9 VDD 174.208,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U54
0.8604 0.03259 0.007039 0.9 VDD 174.748,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U55
0.8606 0.03256 0.006864 0.9 VDD 174.883,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U56
0.8607 0.03249 0.006846 0.9 VDD 175.198,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U57
0.8605 0.03271 0.006838 0.9 VDD 175.333,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U58
0.8598 0.03269 0.007532 0.9 VDD 175.468,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U59
0.8594 0.03298 0.007599 0.9 VDD 175.243,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U60
0.8588 0.03362 0.007611 0.9 VDD 175.108,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U61
0.8589 0.03367 0.007473 0.9 VDD 174.793,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U62
0.859 0.03355 0.007421 0.9 VDD 175.558,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U63
0.8599 0.03265 0.007456 0.9 VDD 175.063,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U64
0.86 0.03256 0.007408 0.9 VDD 175.738,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U65
0.8603 0.03275 0.006989 0.9 VDD 174.388,67.920 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U66
0.8602 0.03248 0.007365 0.9 VDD 176.323,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U67
0.8593 0.03335 0.00733 0.9 VDD 176.773,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U68
0.8604 0.03229 0.007266 0.9 VDD 177.583,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U69
0.8594 0.03321 0.007378 0.9 VDD 177.628,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U70
0.8589 0.0336 0.007447 0.9 VDD 175.198,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U71
0.8602 0.03269 0.007089 0.9 VDD 174.298,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U72
0.8607 0.03239 0.006937 0.9 VDD 175.648,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U74
0.8605 0.03249 0.006988 0.9 VDD 175.198,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U76
0.8623 0.03062 0.007119 0.9 VDD 172.588,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U77
0.8616 0.03107 0.007302 0.9 VDD 174.118,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U79
0.8622 0.03056 0.007263 0.9 VDD 173.668,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U81
0.8626 0.0306 0.006808 0.9 VDD 170.068,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U82
0.8627 0.03059 0.006739 0.9 VDD 169.618,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U83
0.8624 0.03061 0.006975 0.9 VDD 171.193,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U84
0.8625 0.03061 0.006931 0.9 VDD 170.743,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U85
0.8623 0.0309 0.006794 0.9 VDD 169.978,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U87
0.8625 0.03061 0.006902 0.9 VDD 170.698,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U88
0.8624 0.03087 0.006711 0.9 VDD 169.438,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U89
0.8623 0.03062 0.007077 0.9 VDD 172.093,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U90
0.862 0.03098 0.007034 0.9 VDD 171.598,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U91
0.8621 0.03096 0.006968 0.9 VDD 171.148,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U92
0.8627 0.03096 0.006374 0.9 VDD 171.058,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U93
0.8622 0.03094 0.006889 0.9 VDD 170.608,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U94
0.8624 0.03103 0.006569 0.9 VDD 172.858,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U95
0.8617 0.03104 0.007216 0.9 VDD 173.128,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U96
0.8616 0.03109 0.007355 0.9 VDD 174.748,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U97
0.8622 0.03051 0.00734 0.9 VDD 174.568,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U98
0.8608 0.03237 0.006814 0.9 VDD 175.738,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U99
0.8604 0.03274 0.006867 0.9 VDD 174.838,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U100
0.8596 0.03288 0.007518 0.9 VDD 175.828,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U101
0.8614 0.03188 0.00668 0.9 VDD 177.853,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U102
0.8615 0.03187 0.006675 0.9 VDD 177.898,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U103
0.8611 0.03212 0.006745 0.9 VDD 176.818,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U104
0.8606 0.03261 0.006763 0.9 VDD 176.548,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U105
0.859 0.03344 0.00751 0.9 VDD 176.233,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U107
0.861 0.0322 0.006844 0.9 VDD 176.458,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U108
0.8597 0.03281 0.007498 0.9 VDD 176.278,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U109
0.8597 0.03281 0.007506 0.9 VDD 176.278,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U110
0.8586 0.03376 0.007689 0.9 VDD 174.163,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U112
0.8585 0.03382 0.007721 0.9 VDD 173.758,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U113
0.859 0.03325 0.007738 0.9 VDD 173.533,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U114
0.8592 0.03314 0.007685 0.9 VDD 174.208,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U115
0.8589 0.03356 0.00758 0.9 VDD 175.468,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U116
0.8485 0.04224 0.0093 0.9 VDD 172.228,85.200 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U117
0.8524 0.03917 0.008473 0.9 VDD 172.543,80.016 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U118
0.8592 0.03328 0.007553 0.9 VDD 173.308,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U119
0.8602 0.0328 0.006952 0.9 VDD 173.218,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U120
0.8591 0.03334 0.007547 0.9 VDD 172.948,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U121
0.863 0.03027 0.006749 0.9 VDD 177.268,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U122
0.8618 0.03116 0.007034 0.9 VDD 177.403,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U123
0.8623 0.03127 0.006398 0.9 VDD 180.418,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U124
0.862 0.0315 0.006513 0.9 VDD 179.473,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U125
0.8593 0.03304 0.007633 0.9 VDD 174.838,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U126
0.8595 0.03295 0.007534 0.9 VDD 175.423,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U127
0.8636 0.03009 0.006344 0.9 VDD 170.788,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U128
0.8633 0.03019 0.006526 0.9 VDD 172.453,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U129
0.8623 0.03105 0.006655 0.9 VDD 173.668,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U130
0.8632 0.0302 0.006641 0.9 VDD 173.533,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U131
0.8602 0.03274 0.007092 0.9 VDD 179.968,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U132
0.8597 0.03301 0.007268 0.9 VDD 178.753,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U133
0.8629 0.03022 0.006904 0.9 VDD 176.098,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U134
0.862 0.03022 0.007772 0.9 VDD 176.233,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U135
0.8633 0.03017 0.006487 0.9 VDD 172.093,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U136
0.8619 0.03157 0.006524 0.9 VDD 179.158,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U137
0.8614 0.03112 0.007444 0.9 VDD 175.828,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U138
0.8606 0.03221 0.007146 0.9 VDD 179.608,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U139
0.8621 0.03021 0.007699 0.9 VDD 174.748,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U140
0.8634 0.03014 0.006423 0.9 VDD 171.508,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U141
0.8599 0.03267 0.007441 0.9 VDD 177.088,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U142
0.8618 0.03102 0.007169 0.9 VDD 172.588,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U143
0.8466 0.04488 0.00853 0.9 VDD 171.733,92.112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U144
0.8439 0.04964 0.006489 0.9 VDD 159.178,116.304 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U145
0.8458 0.04786 0.006321 0.9 VDD 172.048,105.936 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U146
0.8451 0.04814 0.006714 0.9 VDD 160.033,111.696 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U147
0.8441 0.05072 0.005212 0.9 VDD 156.928,123.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U151
0.8447 0.04981 0.005493 0.9 VDD 157.153,122.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U152
0.8432 0.05114 0.005639 0.9 VDD 154.768,122.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U154
0.8444 0.04993 0.005625 0.9 VDD 155.263,122.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U155
0.8431 0.05122 0.005653 0.9 VDD 154.228,122.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U157
0.8444 0.04998 0.005645 0.9 VDD 154.543,122.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U158
0.8459 0.04991 0.004143 0.9 VDD 153.508,120.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U160
0.8426 0.05096 0.006407 0.9 VDD 152.653,119.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U161
0.8443 0.05 0.005653 0.9 VDD 154.228,122.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U162
0.846 0.04986 0.004177 0.9 VDD 154.273,120.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U163
0.8458 0.05009 0.004106 0.9 VDD 152.698,121.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U165
0.8433 0.05069 0.006045 0.9 VDD 154.183,119.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U166
0.8426 0.05116 0.00621 0.9 VDD 155.128,118.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U168
0.8424 0.05058 0.006969 0.9 VDD 154.993,117.456 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U169
0.8445 0.04988 0.005582 0.9 VDD 156.118,122.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U170
0.8444 0.04972 0.005878 0.9 VDD 156.163,120.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U171
0.8426 0.05103 0.006421 0.9 VDD 152.248,119.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U172
0.8422 0.05147 0.006301 0.9 VDD 154.003,118.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U173
0.8416 0.05113 0.007253 0.9 VDD 152.878,117.456 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U175
0.8416 0.05089 0.007556 0.9 VDD 153.823,116.880 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U176
0.8399 0.05158 0.008527 0.9 VDD 154.858,115.728 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U178
0.8405 0.05091 0.00861 0.9 VDD 153.733,114.576 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U179
0.8417 0.05087 0.007457 0.9 VDD 154.138,113.424 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U181
0.8424 0.05012 0.00743 0.9 VDD 154.363,112.848 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U182
0.8421 0.05036 0.007524 0.9 VDD 153.598,112.848 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U183
0.8422 0.05048 0.007304 0.9 VDD 155.353,113.424 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U184
0.8443 0.04886 0.006854 0.9 VDD 158.278,112.848 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U186
0.8431 0.04987 0.007062 0.9 VDD 156.973,113.424 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U187
0.8452 0.04825 0.006519 0.9 VDD 159.898,112.848 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U189
0.8448 0.04855 0.006686 0.9 VDD 159.133,112.848 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U190
0.8418 0.05076 0.007487 0.9 VDD 154.318,116.880 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U191
0.8408 0.05176 0.00748 0.9 VDD 154.363,116.304 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U192
0.8429 0.04956 0.007526 0.9 VDD 156.118,112.272 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U193
0.8426 0.04985 0.007501 0.9 VDD 156.253,111.696 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U194
0.8443 0.04977 0.005959 0.9 VDD 155.488,120.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U195
0.8436 0.05027 0.006114 0.9 VDD 156.253,119.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U196
0.8461 0.04962 0.004301 0.9 VDD 157.468,120.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U197
0.8442 0.05003 0.005742 0.9 VDD 157.243,119.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U198
0.8406 0.05077 0.008615 0.9 VDD 154.228,115.152 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U199
0.8406 0.05088 0.008526 0.9 VDD 154.093,114.000 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U200
0.844 0.04989 0.006071 0.9 VDD 153.778,120.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U201
0.8431 0.0508 0.006085 0.9 VDD 153.553,119.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U202
0.8554 0.03617 0.008409 0.9 VDD 157.648,75.984 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U203
0.8554 0.03585 0.008704 0.9 VDD 157.738,74.256 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U206
0.8556 0.03619 0.008254 0.9 VDD 156.298,74.832 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U207
0.8439 0.04905 0.007019 0.9 VDD 160.258,115.728 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U208
0.8447 0.04855 0.006769 0.9 VDD 160.393,114.576 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U209
0.8436 0.04901 0.007381 0.9 VDD 159.268,115.152 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U211
0.8426 0.04974 0.007651 0.9 VDD 157.423,114.576 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U212
0.8551 0.03646 0.008451 0.9 VDD 157.468,76.560 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U213
0.8559 0.03667 0.007474 0.9 VDD 156.568,77.136 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U214
0.8553 0.03635 0.008334 0.9 VDD 157.963,76.560 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U215
0.8561 0.03583 0.008109 0.9 VDD 158.908,75.984 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U216
0.8556 0.03623 0.008216 0.9 VDD 158.458,76.560 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U217
0.8558 0.03672 0.007497 0.9 VDD 156.208,77.136 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U218
0.8556 0.03686 0.007569 0.9 VDD 155.038,77.136 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U219
0.8557 0.03679 0.007533 0.9 VDD 155.623,77.136 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U220
0.8443 0.0498 0.005899 0.9 VDD 158.188,119.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U221
0.8443 0.0496 0.00611 0.9 VDD 159.493,118.032 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U222
0.8441 0.04958 0.006348 0.9 VDD 158.278,117.456 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U224
0.8438 0.04954 0.006686 0.9 VDD 158.413,116.880 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U225
0.8431 0.05075 0.006102 0.9 VDD 156.388,118.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U226
0.8431 0.05041 0.006515 0.9 VDD 157.423,118.032 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U227
0.8449 0.04916 0.005888 0.9 VDD 160.618,118.032 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U229
0.8445 0.04975 0.005761 0.9 VDD 159.133,118.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U230
0.8457 0.04934 0.004919 0.9 VDD 161.068,122.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U231
0.8459 0.04912 0.004933 0.9 VDD 161.653,119.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U232
0.8457 0.04916 0.005145 0.9 VDD 160.528,119.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U233
0.8451 0.04955 0.00539 0.9 VDD 159.223,119.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U234
0.8441 0.04812 0.007802 0.9 VDD 174.793,109.968 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U235
0.8383 0.05689 0.004817 0.9 VDD 174.838,147.984 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U236
0.8384 0.05684 0.004753 0.9 VDD 174.433,147.984 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U237
0.8408 0.05074 0.008472 0.9 VDD 154.318,114.576 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U238
0.8412 0.05052 0.008289 0.9 VDD 155.083,114.576 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U239
0.8438 0.04921 0.007027 0.9 VDD 157.198,112.848 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U240
0.8434 0.04925 0.007349 0.9 VDD 157.063,112.272 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U241
0.8414 0.05101 0.007624 0.9 VDD 153.328,116.880 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U242
0.8403 0.05213 0.007618 0.9 VDD 153.373,116.304 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U243
0.8431 0.05063 0.006262 0.9 VDD 154.498,119.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U244
0.8434 0.05046 0.006184 0.9 VDD 155.443,119.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U245
0.846 0.04982 0.004198 0.9 VDD 154.768,120.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U246
0.8442 0.04981 0.005998 0.9 VDD 154.903,120.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U247
0.8459 0.04992 0.004227 0.9 VDD 155.488,121.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U248
0.846 0.04972 0.004253 0.9 VDD 156.163,120.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U249
0.8459 0.04981 0.004288 0.9 VDD 157.108,121.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U250
0.846 0.04968 0.004273 0.9 VDD 156.703,120.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U251
0.8458 0.04998 0.004187 0.9 VDD 154.498,121.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U252
0.8458 0.05002 0.004161 0.9 VDD 153.913,121.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U253
0.8424 0.05133 0.006261 0.9 VDD 154.498,118.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U254
0.8429 0.05097 0.006161 0.9 VDD 155.713,118.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U255
0.8428 0.04988 0.007333 0.9 VDD 155.128,112.848 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U256
0.8418 0.05033 0.007828 0.9 VDD 154.363,111.696 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U257
0.8442 0.04879 0.007024 0.9 VDD 159.538,114.000 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U258
0.8432 0.04944 0.007411 0.9 VDD 158.233,114.576 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U259
0.8446 0.04909 0.006321 0.9 VDD 159.808,116.880 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U260
0.8448 0.04903 0.006188 0.9 VDD 160.303,116.304 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U261
0.8435 0.04995 0.006576 0.9 VDD 157.108,117.456 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U262
0.8433 0.04979 0.006893 0.9 VDD 157.603,116.880 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U263
0.8464 0.04933 0.004306 0.9 VDD 161.698,120.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U264
0.8457 0.04918 0.005111 0.9 VDD 160.708,120.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U265
0.8462 0.04942 0.004351 0.9 VDD 158.953,120.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U266
0.8575 0.03543 0.007091 0.9 VDD 164.713,71.952 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/FE_PHC1_spi_cs_i
0.8511 0.03917 0.009757 0.9 VDD 172.543,80.592 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/rdwr_reg_reg[0]
0.8498 0.04047 0.009757 0.9 VDD 172.543,81.168 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/rdwr_reg_reg[1]
0.8469 0.04352 0.009584 0.9 VDD 172.813,88.656 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/valid_reg_reg[0]
0.8474 0.044 0.008566 0.9 VDD 172.903,89.808 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/valid_reg_reg[1]
0.8477 0.04302 0.009293 0.9 VDD 172.723,90.960 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/valid_reg_reg[2]
0.8567 0.03521 0.008049 0.9 VDD 163.633,71.952 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/cs_reg_reg[0]
0.8541 0.03544 0.01043 0.9 VDD 160.033,72.528 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/cs_reg_reg[1]
0.8484 0.04303 0.008531 0.9 VDD 172.768,90.384 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/U3
0.8504 0.04114 0.008419 0.9 VDD 172.498,82.320 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/U2
0.8364 0.05932 0.00429 0.9 VDD 134.563,166.416 peripherals_i/axi2apb_i/genblk1.axi2apb_i/FE_PHC45_CS_1
0.8304 0.06234 0.00726 0.9 VDD 114.133,172.752 peripherals_i/axi2apb_i/genblk1.axi2apb_i/CTS_cdb_buf_00271
0.8355 0.05897 0.00552 0.9 VDD 115.303,171.600 peripherals_i/axi2apb_i/genblk1.axi2apb_i/CTS_cdb_buf_00272
0.8336 0.06052 0.005846 0.9 VDD 143.968,161.808 peripherals_i/axi2apb_i/genblk1.axi2apb_i/FE_OFC495_n2
0.834 0.06015 0.005846 0.9 VDD 143.968,161.232 peripherals_i/axi2apb_i/genblk1.axi2apb_i/FE_OFC494_n2
0.8368 0.05834 0.004837 0.9 VDD 135.688,164.688 peripherals_i/axi2apb_i/genblk1.axi2apb_i/FE_OFC293_n13
0.8377 0.05691 0.005367 0.9 VDD 159.763,158.352 peripherals_i/axi2apb_i/genblk1.axi2apb_i/FE_OFC42_n1
0.8404 0.05635 0.003275 0.9 VDD 158.503,166.416 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FE_PHC39_N55
0.8423 0.05553 0.002149 0.9 VDD 161.923,166.992 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FE_PHC38_Pop_Pointer_CS_0
0.8408 0.05637 0.002828 0.9 VDD 157.513,164.112 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/CTS_cdb_buf_00334
0.84 0.05695 0.003078 0.9 VDD 155.083,164.112 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/CTS_cdb_buf_00335
0.841 0.05598 0.002982 0.9 VDD 159.448,166.992 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FE_OFC628_n16
0.8423 0.05558 0.002073 0.9 VDD 162.148,166.992 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FE_OFC479_Pop_Pointer_CS_0
0.8391 0.0573 0.003611 0.9 VDD 156.568,165.264 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/cg_cell/clk_en_reg
0.84 0.05638 0.003627 0.9 VDD 157.828,171.600 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/cg_cell/U2
0.8401 0.05684 0.003071 0.9 VDD 155.578,164.112 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/cg_cell/U3
0.8403 0.05623 0.003453 0.9 VDD 158.323,171.024 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/CS_reg[1]
0.8398 0.05665 0.003567 0.9 VDD 157.693,166.992 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/Push_Pointer_CS_reg[0]
0.8387 0.05736 0.003962 0.9 VDD 157.603,168.720 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/CS_reg[0]
0.8405 0.0563 0.003241 0.9 VDD 163.813,153.168 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][36]
0.8377 0.05625 0.006053 0.9 VDD 159.493,154.896 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][35]
0.8393 0.05556 0.005169 0.9 VDD 161.383,154.896 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][34]
0.8427 0.05546 0.001786 0.9 VDD 162.463,163.536 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][33]
0.8423 0.05572 0.001929 0.9 VDD 162.733,165.840 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][32]
0.8398 0.05652 0.003681 0.9 VDD 163.633,154.320 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][31]
0.8416 0.05593 0.002458 0.9 VDD 159.853,163.536 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][30]
0.834 0.0591 0.006909 0.9 VDD 157.513,158.928 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][29]
0.8368 0.05788 0.005337 0.9 VDD 157.693,156.048 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][28]
0.8311 0.06015 0.008787 0.9 VDD 154.093,159.504 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][27]
0.8334 0.06036 0.006235 0.9 VDD 153.733,160.080 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][26]
0.8352 0.05884 0.005957 0.9 VDD 151.933,162.384 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][25]
0.8318 0.06136 0.006872 0.9 VDD 151.663,160.080 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][24]
0.8306 0.06102 0.008359 0.9 VDD 154.993,158.928 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][23]
0.8393 0.05762 0.00307 0.9 VDD 155.623,163.536 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][22]
0.8306 0.06209 0.007317 0.9 VDD 149.503,160.080 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][21]
0.8282 0.06181 0.009968 0.9 VDD 150.493,159.504 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][20]
0.8272 0.06242 0.01041 0.9 VDD 147.703,159.504 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][19]
0.8323 0.05997 0.007697 0.9 VDD 145.633,160.656 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][18]
0.835 0.0595 0.005522 0.9 VDD 147.883,161.232 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][17]
0.8272 0.06342 0.009395 0.9 VDD 146.083,156.624 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][16]
0.8279 0.06245 0.009664 0.9 VDD 148.243,157.776 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][15]
0.8301 0.0606 0.009313 0.9 VDD 146.533,154.320 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][14]
0.8298 0.06084 0.009375 0.9 VDD 144.373,154.320 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][13]
0.8339 0.05893 0.007121 0.9 VDD 145.633,153.168 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][12]
0.8284 0.06323 0.008398 0.9 VDD 146.623,156.048 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][11]
0.8272 0.06256 0.01021 0.9 VDD 144.733,159.504 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][10]
0.8301 0.06138 0.008553 0.9 VDD 145.633,155.472 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][9]
0.8297 0.06258 0.007697 0.9 VDD 145.813,160.080 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][8]
0.8276 0.06307 0.009359 0.9 VDD 146.353,157.200 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][7]
0.8426 0.05604 0.001377 0.9 VDD 165.883,166.992 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][3]
0.8426 0.05584 0.00154 0.9 VDD 163.543,166.416 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][2]
0.8405 0.0563 0.003233 0.9 VDD 163.813,152.592 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][36]
0.8376 0.05632 0.00612 0.9 VDD 159.313,154.320 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][35]
0.8392 0.05573 0.005118 0.9 VDD 161.473,154.320 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][34]
0.8426 0.05558 0.001786 0.9 VDD 162.463,164.112 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][33]
0.8428 0.05558 0.001629 0.9 VDD 162.553,164.688 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][32]
0.8402 0.05656 0.003241 0.9 VDD 163.813,153.744 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][31]
0.8416 0.05575 0.00267 0.9 VDD 159.853,164.688 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][30]
0.8345 0.05894 0.006603 0.9 VDD 157.693,158.352 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][29]
0.8363 0.05799 0.005686 0.9 VDD 157.513,156.624 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][28]
0.8365 0.058 0.005528 0.9 VDD 153.823,162.960 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][27]
0.8294 0.06202 0.008569 0.9 VDD 153.283,158.352 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][26]
0.8358 0.05823 0.00598 0.9 VDD 151.753,162.960 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][25]
0.828 0.06251 0.009467 0.9 VDD 152.293,158.928 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][24]
0.8317 0.06065 0.007678 0.9 VDD 155.533,158.352 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][23]
0.8377 0.05748 0.004788 0.9 VDD 156.073,162.960 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][22]
0.8268 0.06356 0.009592 0.9 VDD 149.053,158.352 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][21]
0.8278 0.06296 0.009201 0.9 VDD 151.123,158.352 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][20]
0.8259 0.0637 0.01036 0.9 VDD 148.333,158.928 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][19]
0.8338 0.0604 0.005812 0.9 VDD 145.543,161.808 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][18]
0.8339 0.05999 0.006081 0.9 VDD 147.883,162.384 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][17]
0.8271 0.06339 0.009465 0.9 VDD 144.193,157.200 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][16]
0.8286 0.06245 0.008914 0.9 VDD 148.243,157.200 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][15]
0.8324 0.0606 0.007041 0.9 VDD 146.533,153.744 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][14]
0.829 0.06159 0.009361 0.9 VDD 144.193,154.896 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][13]
0.8333 0.05996 0.006692 0.9 VDD 146.623,152.016 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][12]
0.8275 0.06384 0.008615 0.9 VDD 144.553,156.048 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][11]
0.8261 0.06378 0.01011 0.9 VDD 144.283,158.928 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][10]
0.8295 0.0612 0.009335 0.9 VDD 146.353,154.896 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][9]
0.8257 0.06388 0.01038 0.9 VDD 146.263,158.928 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][8]
0.8272 0.06315 0.009626 0.9 VDD 145.993,157.776 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][7]
0.842 0.05659 0.001377 0.9 VDD 165.883,167.568 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][3]
0.8423 0.05614 0.001564 0.9 VDD 163.633,167.568 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][2]
0.842 0.05538 0.00258 0.9 VDD 161.023,166.416 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/Pop_Pointer_CS_reg[0]
0.8407 0.05602 0.003282 0.9 VDD 159.403,168.144 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U6
0.8398 0.05649 0.003725 0.9 VDD 158.233,168.144 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U7
0.8423 0.05643 0.001286 0.9 VDD 165.073,168.144 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U12
0.8422 0.05614 0.001674 0.9 VDD 163.633,168.144 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U14
0.8343 0.05897 0.006767 0.9 VDD 145.273,152.592 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U15
0.8422 0.0554 0.002421 0.9 VDD 161.428,169.296 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U16
0.8407 0.05616 0.00314 0.9 VDD 158.998,166.416 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U17
0.8399 0.05665 0.003496 0.9 VDD 157.693,166.416 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U19
0.8402 0.05645 0.003349 0.9 VDD 158.233,166.416 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U20
0.8407 0.05615 0.003103 0.9 VDD 159.088,167.568 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U21
0.8397 0.05671 0.003567 0.9 VDD 157.693,167.568 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U22
0.8394 0.05712 0.003483 0.9 VDD 158.008,169.296 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U23
0.8413 0.05584 0.002879 0.9 VDD 159.943,165.840 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U24
0.842 0.05535 0.002674 0.9 VDD 160.618,169.872 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U25
0.8413 0.05568 0.00304 0.9 VDD 159.763,170.448 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U26
0.8403 0.05629 0.003428 0.9 VDD 158.188,169.872 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U27
0.8412 0.0558 0.003038 0.9 VDD 159.448,169.872 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U28
0.8408 0.05617 0.002982 0.9 VDD 159.628,169.296 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U29
0.8382 0.05786 0.003927 0.9 VDD 156.568,169.296 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U30
0.8298 0.0616 0.008592 0.9 VDD 144.013,155.472 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U31
0.8268 0.06379 0.009377 0.9 VDD 144.373,158.352 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U32
0.8309 0.06089 0.008238 0.9 VDD 147.253,155.472 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U33
0.8266 0.06384 0.00953 0.9 VDD 145.363,158.352 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U34
0.8266 0.0638 0.009654 0.9 VDD 147.253,158.352 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U35
0.8266 0.064 0.009424 0.9 VDD 143.563,156.624 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U36
0.8321 0.06084 0.007103 0.9 VDD 143.923,153.744 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U37
0.8346 0.05856 0.006873 0.9 VDD 147.433,153.168 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U38
0.8341 0.06009 0.005834 0.9 VDD 144.553,161.232 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U39
0.8331 0.05941 0.00746 0.9 VDD 148.153,160.656 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U40
0.8348 0.05981 0.005379 0.9 VDD 148.513,161.808 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U41
0.8284 0.0626 0.008978 0.9 VDD 147.973,156.624 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U42
0.839 0.05722 0.00382 0.9 VDD 154.993,161.232 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U43
0.8357 0.05785 0.00643 0.9 VDD 153.103,160.656 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U44
0.8343 0.0586 0.007058 0.9 VDD 150.763,160.656 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U45
0.8365 0.0577 0.005848 0.9 VDD 157.063,157.200 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U46
0.8403 0.05609 0.00357 0.9 VDD 162.463,153.744 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U47
0.8363 0.05708 0.006631 0.9 VDD 157.423,154.896 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U48
0.8394 0.05628 0.004307 0.9 VDD 159.403,153.744 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U49
0.8406 0.05584 0.003579 0.9 VDD 162.463,152.592 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U50
0.8405 0.05545 0.004005 0.9 VDD 160.663,153.168 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U51
0.8417 0.05552 0.002809 0.9 VDD 160.663,162.960 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U52
0.8424 0.05545 0.002105 0.9 VDD 162.283,162.960 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U53
0.8427 0.05565 0.001699 0.9 VDD 162.373,165.264 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U54
0.8367 0.05877 0.004536 0.9 VDD 152.113,161.808 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U55
0.8378 0.05732 0.004877 0.9 VDD 155.803,162.384 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U56
0.8342 0.05834 0.007499 0.9 VDD 155.893,157.776 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U57
0.8337 0.05897 0.007299 0.9 VDD 149.593,160.656 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U58
0.839 0.05714 0.003814 0.9 VDD 156.613,167.568 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U59
0.8351 0.05817 0.006734 0.9 VDD 152.113,160.656 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U60
0.8416 0.05559 0.002821 0.9 VDD 160.618,168.720 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U61
0.8415 0.05575 0.002771 0.9 VDD 160.078,167.568 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U62
0.8422 0.05547 0.002316 0.9 VDD 161.428,167.568 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U63
0.8322 0.06062 0.007142 0.9 VDD 136.543,149.136 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FE_PHC46_Pop_Pointer_CS_0
0.8329 0.06016 0.006954 0.9 VDD 145.363,151.440 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/CTS_cdb_buf_00333
0.8305 0.06126 0.00828 0.9 VDD 140.818,149.136 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FE_OFC475_Pop_Pointer_CS_0
0.8345 0.05927 0.006243 0.9 VDD 136.858,153.168 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FE_OFC381_n25
0.8334 0.05976 0.006813 0.9 VDD 147.388,151.440 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/cg_cell/clk_en_reg
0.8331 0.06141 0.005497 0.9 VDD 135.328,150.864 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/cg_cell/U2
0.833 0.06009 0.006936 0.9 VDD 145.858,151.440 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/cg_cell/U3
0.8232 0.06404 0.01273 0.9 VDD 144.193,150.288 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.8231 0.06391 0.01298 0.9 VDD 146.263,150.288 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.8324 0.06116 0.006485 0.9 VDD 134.023,154.896 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/CS_reg[1]
0.8336 0.05997 0.006401 0.9 VDD 135.733,152.016 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/Push_Pointer_CS_reg[0]
0.8341 0.06006 0.005827 0.9 VDD 135.013,153.744 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/CS_reg[0]
0.8403 0.05498 0.004706 0.9 VDD 162.373,147.408 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][36]
0.8399 0.0554 0.004656 0.9 VDD 162.463,147.984 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][35]
0.839 0.05554 0.00546 0.9 VDD 162.193,150.288 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][34]
0.8383 0.05582 0.005926 0.9 VDD 159.943,147.984 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][33]
0.836 0.05738 0.006615 0.9 VDD 156.343,146.832 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][32]
0.8365 0.05633 0.007194 0.9 VDD 159.853,150.288 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][31]
0.8385 0.05673 0.004802 0.9 VDD 157.603,152.016 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][30]
0.8333 0.05803 0.008635 0.9 VDD 157.603,150.288 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][29]
0.8361 0.05701 0.006888 0.9 VDD 157.783,147.984 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][28]
0.8349 0.05948 0.005578 0.9 VDD 155.533,150.864 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][27]
0.83 0.059 0.01098 0.9 VDD 153.193,149.712 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][26]
0.8314 0.0598 0.008837 0.9 VDD 151.573,147.984 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][25]
0.8328 0.05873 0.00845 0.9 VDD 153.193,147.408 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][24]
0.835 0.05809 0.006921 0.9 VDD 155.623,148.560 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][23]
0.8345 0.0583 0.007213 0.9 VDD 154.273,146.832 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][22]
0.832 0.0617 0.006286 0.9 VDD 151.663,150.864 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][21]
0.8332 0.05916 0.00764 0.9 VDD 151.933,146.832 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][20]
0.8251 0.06263 0.01226 0.9 VDD 149.593,150.288 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][19]
0.8304 0.06038 0.009203 0.9 VDD 149.593,147.984 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][18]
0.8309 0.06055 0.008555 0.9 VDD 148.873,148.560 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][17]
0.8293 0.06382 0.006901 0.9 VDD 146.533,150.864 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][16]
0.8259 0.0612 0.0129 0.9 VDD 145.363,149.712 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][15]
0.8302 0.06041 0.009403 0.9 VDD 147.163,147.408 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][14]
0.8297 0.06118 0.009119 0.9 VDD 143.203,147.984 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][13]
0.8314 0.06054 0.008064 0.9 VDD 146.443,146.832 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][12]
0.8265 0.06136 0.01215 0.9 VDD 142.753,149.712 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][11]
0.8291 0.06399 0.006944 0.9 VDD 143.923,150.864 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][10]
0.8327 0.06041 0.006899 0.9 VDD 142.483,152.016 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][9]
0.8301 0.06114 0.008757 0.9 VDD 144.373,148.560 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][8]
0.8298 0.06084 0.009397 0.9 VDD 147.343,147.984 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][7]
0.8303 0.06071 0.008997 0.9 VDD 142.483,147.408 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][3]
0.83 0.06072 0.009288 0.9 VDD 144.643,147.408 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][2]
0.8408 0.05497 0.004268 0.9 VDD 162.283,146.832 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][36]
0.8402 0.05537 0.004387 0.9 VDD 162.283,148.560 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][35]
0.8392 0.0554 0.005388 0.9 VDD 162.283,149.712 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][34]
0.8389 0.05576 0.005358 0.9 VDD 160.033,148.560 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][33]
0.8369 0.05645 0.006615 0.9 VDD 156.343,146.256 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][32]
0.8371 0.05581 0.007131 0.9 VDD 159.943,149.712 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][31]
0.8383 0.05666 0.005032 0.9 VDD 157.783,151.440 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][30]
0.8367 0.05703 0.006278 0.9 VDD 157.603,149.136 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][29]
0.8366 0.05657 0.006817 0.9 VDD 157.963,147.408 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][28]
0.8308 0.05942 0.009801 0.9 VDD 155.623,150.288 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][27]
0.8285 0.06067 0.01082 0.9 VDD 153.553,150.288 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][26]
0.8323 0.05974 0.007966 0.9 VDD 151.753,148.560 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][25]
0.8326 0.05902 0.008345 0.9 VDD 153.553,147.984 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][24]
0.832 0.05809 0.009946 0.9 VDD 155.353,149.712 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][23]
0.8356 0.05714 0.007213 0.9 VDD 154.273,146.256 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][22]
0.8266 0.06179 0.01163 0.9 VDD 151.483,150.288 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][21]
0.8346 0.05774 0.007616 0.9 VDD 152.113,146.256 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][20]
0.8273 0.06037 0.01231 0.9 VDD 149.413,149.712 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][19]
0.8309 0.05988 0.009227 0.9 VDD 149.413,147.408 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][18]
0.8311 0.06039 0.008484 0.9 VDD 149.323,149.136 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][17]
0.8263 0.06091 0.01281 0.9 VDD 147.253,149.712 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][16]
0.8304 0.06088 0.008709 0.9 VDD 147.433,149.136 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][15]
0.8351 0.05894 0.005954 0.9 VDD 146.443,145.680 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][14]
0.83 0.06136 0.008604 0.9 VDD 142.843,149.136 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][13]
0.8328 0.0591 0.008085 0.9 VDD 145.363,146.256 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][12]
0.8305 0.06113 0.008344 0.9 VDD 141.133,148.560 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][11]
0.8327 0.0603 0.006958 0.9 VDD 144.193,151.440 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][10]
0.8328 0.06042 0.006737 0.9 VDD 141.853,151.440 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][9]
0.83 0.06127 0.008775 0.9 VDD 144.733,149.136 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][8]
0.8302 0.06099 0.008772 0.9 VDD 146.263,148.560 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][7]
0.8302 0.06113 0.00868 0.9 VDD 141.043,147.984 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][3]
0.8312 0.06073 0.00805 0.9 VDD 144.283,146.832 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][2]
0.8344 0.05919 0.00638 0.9 VDD 135.643,152.592 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/Pop_Pointer_CS_reg[0]
0.8332 0.06042 0.006333 0.9 VDD 137.263,153.744 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U10
0.8303 0.06305 0.006679 0.9 VDD 148.513,150.864 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U13
0.8308 0.06058 0.008582 0.9 VDD 140.683,147.408 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U17
0.8314 0.06071 0.007875 0.9 VDD 142.573,146.832 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U18
0.8339 0.05938 0.006752 0.9 VDD 138.568,152.592 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U19
0.834 0.06012 0.005918 0.9 VDD 137.308,151.440 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U20
0.8336 0.06022 0.006133 0.9 VDD 138.343,151.440 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U22
0.8338 0.06017 0.006021 0.9 VDD 137.803,151.440 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U23
0.8341 0.06008 0.005824 0.9 VDD 136.858,151.440 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U24
0.8342 0.06003 0.005719 0.9 VDD 136.363,151.440 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U25
0.8324 0.06027 0.007374 0.9 VDD 136.318,154.320 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U26
0.8332 0.06015 0.006636 0.9 VDD 137.623,152.016 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U27
0.833 0.06054 0.006502 0.9 VDD 138.028,153.744 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U28
0.8335 0.06032 0.006193 0.9 VDD 136.633,153.744 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U29
0.8308 0.06157 0.007651 0.9 VDD 137.128,154.896 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U30
0.8328 0.06014 0.007057 0.9 VDD 135.463,154.320 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U31
0.8337 0.06023 0.006061 0.9 VDD 136.048,153.744 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U32
0.8346 0.05923 0.006122 0.9 VDD 136.318,153.168 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U33
0.8348 0.05919 0.00598 0.9 VDD 135.688,153.168 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U34
0.8296 0.06106 0.009336 0.9 VDD 145.363,147.984 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U35
0.8247 0.0635 0.01178 0.9 VDD 141.943,150.288 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U36
0.834 0.05916 0.006851 0.9 VDD 143.563,152.592 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U37
0.8339 0.05924 0.006888 0.9 VDD 142.753,152.592 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U38
0.8305 0.06081 0.0087 0.9 VDD 147.523,148.560 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U39
0.8291 0.06398 0.006955 0.9 VDD 145.183,150.864 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U40
0.8331 0.06017 0.006767 0.9 VDD 145.273,152.016 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U41
0.8273 0.06128 0.01141 0.9 VDD 141.133,149.712 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U42
0.8296 0.06101 0.009381 0.9 VDD 146.083,147.984 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U43
0.8315 0.06022 0.008314 0.9 VDD 150.133,148.560 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U44
0.8318 0.05994 0.008218 0.9 VDD 150.583,149.136 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U45
0.8242 0.06319 0.0126 0.9 VDD 148.153,150.288 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U46
0.8368 0.05752 0.005662 0.9 VDD 155.083,151.440 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U47
0.8335 0.06061 0.005928 0.9 VDD 153.643,150.864 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U48
0.8318 0.05932 0.008871 0.9 VDD 151.393,147.408 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U49
0.8366 0.05822 0.005142 0.9 VDD 157.333,150.864 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U50
0.8385 0.05687 0.004633 0.9 VDD 159.133,150.864 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U51
0.8364 0.05724 0.006366 0.9 VDD 157.333,148.560 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U52
0.8406 0.05537 0.004043 0.9 VDD 161.113,150.864 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U53
0.8409 0.05553 0.003611 0.9 VDD 162.553,151.440 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U54
0.8408 0.0556 0.003556 0.9 VDD 162.733,150.864 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U55
0.839 0.05621 0.004779 0.9 VDD 157.693,152.592 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U56
0.8379 0.05633 0.005768 0.9 VDD 158.953,149.136 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U57
0.8351 0.05746 0.00745 0.9 VDD 156.163,147.408 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U58
0.8323 0.05968 0.008064 0.9 VDD 151.303,149.136 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U59
0.8341 0.05802 0.007884 0.9 VDD 154.903,147.408 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U60
0.835 0.05805 0.00697 0.9 VDD 155.443,149.136 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U61
0.8351 0.05859 0.006309 0.9 VDD 151.483,151.440 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U62
0.8337 0.05881 0.007458 0.9 VDD 153.643,149.136 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U63
0.8326 0.06019 0.007199 0.9 VDD 135.823,154.320 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U64
0.8318 0.06046 0.007773 0.9 VDD 137.488,154.320 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U65
0.8342 0.05933 0.006443 0.9 VDD 137.758,153.168 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U66
0.8341 0.05931 0.006619 0.9 VDD 137.488,152.592 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U67
0.8375 0.05855 0.003992 0.9 VDD 129.793,153.744 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/CTS_cdb_buf_00369
0.8369 0.05881 0.004258 0.9 VDD 130.513,153.744 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/CTS_cdb_buf_00330
0.838 0.05879 0.003263 0.9 VDD 131.818,166.416 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FE_OFC627_n23
0.8356 0.05941 0.005006 0.9 VDD 132.538,153.744 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/cg_cell/clk_en_reg
0.8384 0.05796 0.003612 0.9 VDD 132.358,164.688 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/cg_cell/U2
0.8366 0.05897 0.004464 0.9 VDD 131.008,153.744 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/cg_cell/U3
0.835 0.06013 0.004856 0.9 VDD 130.783,154.896 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.8344 0.06115 0.004452 0.9 VDD 130.333,156.048 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.8332 0.06195 0.004898 0.9 VDD 133.933,168.720 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/CS_reg[1]
0.8358 0.06052 0.00368 0.9 VDD 132.493,165.264 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/Push_Pointer_CS_reg[0]
0.8361 0.06015 0.00372 0.9 VDD 131.323,172.176 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/CS_reg[0]
0.8373 0.05634 0.006375 0.9 VDD 123.943,143.376 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][32]
0.839 0.05624 0.004784 0.9 VDD 124.213,143.952 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][31]
0.8377 0.05701 0.005298 0.9 VDD 127.003,149.712 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][30]
0.8378 0.05684 0.005395 0.9 VDD 124.123,145.680 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][29]
0.84 0.05561 0.00442 0.9 VDD 126.553,143.952 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][28]
0.8363 0.05716 0.006516 0.9 VDD 123.313,147.984 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][27]
0.8364 0.0591 0.004461 0.9 VDD 128.893,157.200 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][26]
0.8372 0.05706 0.005693 0.9 VDD 126.013,157.200 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][25]
0.8365 0.059 0.004469 0.9 VDD 128.893,154.896 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][24]
0.8367 0.059 0.004296 0.9 VDD 128.893,155.472 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][23]
0.8375 0.05717 0.0053 0.9 VDD 126.283,154.896 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][22]
0.8362 0.05773 0.006075 0.9 VDD 124.123,157.776 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][21]
0.8355 0.05789 0.006586 0.9 VDD 123.583,157.200 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][20]
0.8366 0.05797 0.005467 0.9 VDD 124.123,156.048 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][19]
0.8351 0.06046 0.004446 0.9 VDD 130.963,157.776 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][18]
0.8373 0.05681 0.005855 0.9 VDD 124.213,146.256 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][17]
0.8342 0.06068 0.005136 0.9 VDD 131.323,157.200 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][16]
0.8372 0.05764 0.005145 0.9 VDD 126.823,157.776 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][15]
0.8374 0.0577 0.004875 0.9 VDD 127.723,154.320 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][14]
0.836 0.05791 0.006045 0.9 VDD 123.043,154.896 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][13]
0.8377 0.05678 0.00554 0.9 VDD 126.013,151.440 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][12]
0.8376 0.05694 0.005485 0.9 VDD 126.463,150.288 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][11]
0.8375 0.05782 0.004686 0.9 VDD 128.263,151.440 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][10]
0.8382 0.05752 0.004282 0.9 VDD 128.893,146.832 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][9]
0.835 0.05968 0.005312 0.9 VDD 131.233,150.288 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][8]
0.8381 0.05638 0.005486 0.9 VDD 125.563,146.832 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][7]
0.8377 0.05792 0.004388 0.9 VDD 128.893,149.136 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][6]
0.8378 0.05784 0.004375 0.9 VDD 130.873,146.256 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][5]
0.836 0.05754 0.006409 0.9 VDD 123.313,149.712 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][4]
0.8366 0.05882 0.004541 0.9 VDD 130.873,152.016 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][3]
0.8389 0.05718 0.00391 0.9 VDD 130.873,143.952 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][2]
0.836 0.05954 0.004418 0.9 VDD 130.963,150.864 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][1]
0.838 0.05565 0.006375 0.9 VDD 123.943,142.800 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][32]
0.8398 0.05581 0.00442 0.9 VDD 126.553,144.528 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][31]
0.8382 0.05693 0.004904 0.9 VDD 127.363,148.560 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][30]
0.8393 0.0557 0.005017 0.9 VDD 125.563,145.104 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][29]
0.8392 0.05561 0.005174 0.9 VDD 126.553,143.376 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][28]
0.8363 0.05722 0.006516 0.9 VDD 123.313,147.408 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][27]
0.8373 0.05852 0.004212 0.9 VDD 128.893,158.352 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][26]
0.8389 0.05707 0.004046 0.9 VDD 125.743,158.928 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][25]
0.8362 0.05893 0.004905 0.9 VDD 130.873,154.320 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][24]
0.8357 0.05986 0.004461 0.9 VDD 128.893,156.624 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][23]
0.8379 0.05688 0.005189 0.9 VDD 126.013,153.744 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][22]
0.8364 0.05756 0.005995 0.9 VDD 124.393,158.352 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][21]
0.8355 0.05804 0.006469 0.9 VDD 123.943,156.624 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][20]
0.8367 0.05772 0.005536 0.9 VDD 123.763,155.472 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][19]
0.8356 0.05971 0.004658 0.9 VDD 131.323,158.352 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][18]
0.8386 0.0563 0.005076 0.9 VDD 126.823,146.256 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][17]
0.833 0.06182 0.005204 0.9 VDD 131.413,156.624 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][16]
0.8375 0.05735 0.005181 0.9 VDD 126.733,158.352 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][15]
0.8375 0.05794 0.004532 0.9 VDD 128.263,153.744 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][14]
0.8367 0.05761 0.005738 0.9 VDD 123.673,153.744 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][13]
0.8378 0.05689 0.005345 0.9 VDD 126.283,152.016 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][12]
0.8377 0.05678 0.00547 0.9 VDD 125.383,149.136 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][11]
0.8378 0.05744 0.004714 0.9 VDD 128.173,152.592 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][10]
0.8372 0.05828 0.004504 0.9 VDD 130.873,147.408 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][9]
0.8359 0.05888 0.005242 0.9 VDD 131.143,149.712 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][8]
0.8382 0.05653 0.005274 0.9 VDD 126.733,147.408 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][7]
0.8369 0.05846 0.004608 0.9 VDD 130.873,148.560 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][6]
0.8381 0.05784 0.004083 0.9 VDD 130.873,145.680 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][5]
0.8365 0.05757 0.005956 0.9 VDD 123.223,149.136 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][4]
0.8372 0.05829 0.004518 0.9 VDD 131.143,153.168 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][3]
0.8396 0.0566 0.003815 0.9 VDD 128.893,144.528 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][2]
0.8367 0.05885 0.004418 0.9 VDD 130.963,151.440 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][1]
0.8375 0.05902 0.003524 0.9 VDD 130.873,161.808 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/Pop_Pointer_CS_reg[0]
0.8383 0.05865 0.003005 0.9 VDD 131.143,166.992 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U10
0.8364 0.05965 0.003956 0.9 VDD 132.133,168.144 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U11
0.8363 0.05944 0.004289 0.9 VDD 133.168,171.600 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U13
0.8399 0.05767 0.002435 0.9 VDD 130.018,164.688 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U14
0.8397 0.05781 0.002526 0.9 VDD 131.143,164.112 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U16
0.8396 0.05785 0.002504 0.9 VDD 130.963,163.536 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U17
0.8374 0.05896 0.003631 0.9 VDD 132.718,166.416 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U18
0.8362 0.06039 0.003429 0.9 VDD 132.223,165.840 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U19
0.8365 0.05988 0.00361 0.9 VDD 132.898,167.568 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U20
0.8393 0.05779 0.002911 0.9 VDD 130.963,164.688 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U21
0.8364 0.05978 0.003785 0.9 VDD 133.258,170.448 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U22
0.8341 0.06155 0.00431 0.9 VDD 133.123,169.296 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U23
0.8352 0.06007 0.004686 0.9 VDD 133.528,168.144 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U24
0.8359 0.06061 0.00346 0.9 VDD 131.188,168.720 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U25
0.8358 0.06069 0.003515 0.9 VDD 131.368,169.296 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U26
0.8371 0.05937 0.003556 0.9 VDD 131.458,169.872 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U27
0.8373 0.05809 0.004608 0.9 VDD 128.443,150.864 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U28
0.8365 0.05858 0.004959 0.9 VDD 132.403,153.168 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U29
0.8381 0.0569 0.005006 0.9 VDD 126.643,153.168 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U30
0.8375 0.057 0.005448 0.9 VDD 124.933,153.168 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U31
0.838 0.05776 0.004213 0.9 VDD 129.253,147.984 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U32
0.8369 0.0572 0.005954 0.9 VDD 124.753,150.864 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U33
0.8384 0.05828 0.003366 0.9 VDD 130.153,160.080 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U34
0.8358 0.05781 0.006426 0.9 VDD 123.223,150.864 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U35
0.837 0.05738 0.005644 0.9 VDD 124.843,154.896 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U36
0.8394 0.05657 0.003995 0.9 VDD 128.803,145.104 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U37
0.8371 0.0585 0.004442 0.9 VDD 129.163,150.288 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U38
0.8372 0.05806 0.004763 0.9 VDD 127.003,156.048 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U39
0.8391 0.057 0.003873 0.9 VDD 126.823,159.504 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U40
0.839 0.05692 0.004109 0.9 VDD 128.443,145.680 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U41
0.8381 0.05654 0.00534 0.9 VDD 126.553,147.984 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U42
0.8393 0.05589 0.004803 0.9 VDD 124.033,144.528 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U43
0.8391 0.05601 0.004895 0.9 VDD 123.133,144.528 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U44
0.8382 0.05828 0.003543 0.9 VDD 130.153,159.504 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U45
0.8385 0.0572 0.0043 0.9 VDD 123.403,159.504 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U46
0.8358 0.05915 0.005088 0.9 VDD 132.133,152.016 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U47
0.8355 0.05808 0.006427 0.9 VDD 122.683,158.352 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U48
0.8379 0.05781 0.004281 0.9 VDD 123.583,158.928 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U49
0.8378 0.05709 0.005072 0.9 VDD 125.743,155.472 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U50
0.8365 0.05841 0.005117 0.9 VDD 127.363,156.624 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U51
0.8361 0.05952 0.004385 0.9 VDD 128.533,156.048 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U52
0.8388 0.05676 0.004397 0.9 VDD 125.743,160.080 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U53
0.8382 0.05809 0.003669 0.9 VDD 128.083,158.928 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U54
0.8368 0.0572 0.005971 0.9 VDD 123.133,148.560 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U55
0.8395 0.05593 0.004593 0.9 VDD 126.913,145.104 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U56
0.8365 0.05736 0.006155 0.9 VDD 122.863,146.832 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U57
0.8383 0.05603 0.005642 0.9 VDD 122.953,145.104 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U58
0.8364 0.05741 0.006146 0.9 VDD 124.213,150.288 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U59
0.8377 0.0589 0.00344 0.9 VDD 132.403,166.992 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U60
0.8376 0.05937 0.00302 0.9 VDD 131.188,167.568 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U61
0.8388 0.05852 0.002708 0.9 VDD 130.468,166.416 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U62
0.838 0.05945 0.002597 0.9 VDD 130.198,165.840 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U63
0.8505 0.04444 0.005044 0.9 VDD 134.203,96.144 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FE_PHC37_N55
0.8486 0.0457 0.005711 0.9 VDD 134.023,98.448 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/CTS_cdb_buf_00328
0.8484 0.04574 0.005832 0.9 VDD 134.383,98.448 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/CTS_cdb_buf_00329
0.8475 0.04707 0.005406 0.9 VDD 134.608,99.600 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/cg_cell/clk_en_reg
0.8538 0.04191 0.004253 0.9 VDD 132.988,92.688 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/cg_cell/U2
0.8483 0.04676 0.004964 0.9 VDD 133.078,99.600 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/cg_cell/U3
0.8511 0.04273 0.006177 0.9 VDD 135.553,93.264 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/CS_reg[1]
0.8495 0.04474 0.005758 0.9 VDD 135.913,94.992 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/Push_Pointer_CS_reg[0]
0.85 0.04372 0.006288 0.9 VDD 135.823,93.840 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/CS_reg[0]
0.8487 0.0458 0.005492 0.9 VDD 134.923,99.024 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][39]
0.8484 0.04615 0.005454 0.9 VDD 134.293,101.328 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][38]
0.8492 0.04414 0.006626 0.9 VDD 121.603,97.872 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][34]
0.8486 0.04469 0.006668 0.9 VDD 118.003,97.872 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][33]
0.8478 0.04473 0.00749 0.9 VDD 122.863,100.176 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][32]
0.8479 0.04469 0.007456 0.9 VDD 118.093,97.296 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][31]
0.8495 0.04372 0.00677 0.9 VDD 122.413,96.144 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][30]
0.8498 0.04413 0.006037 0.9 VDD 118.003,99.024 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][29]
0.8473 0.04523 0.007425 0.9 VDD 118.363,100.752 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][28]
0.8496 0.04372 0.006671 0.9 VDD 122.413,96.720 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][27]
0.8473 0.04506 0.00768 0.9 VDD 120.613,100.176 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][26]
0.8476 0.04497 0.007473 0.9 VDD 122.953,100.752 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][25]
0.8499 0.04289 0.007218 0.9 VDD 118.003,94.416 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][24]
0.8515 0.04218 0.006337 0.9 VDD 124.123,95.568 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][23]
0.85 0.04297 0.00704 0.9 VDD 120.613,95.568 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][22]
0.8497 0.04297 0.007296 0.9 VDD 118.543,94.992 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][21]
0.8497 0.04299 0.007355 0.9 VDD 120.433,94.992 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][20]
0.8489 0.04417 0.006907 0.9 VDD 121.513,97.296 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][19]
0.8531 0.04285 0.004055 0.9 VDD 128.893,95.568 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][18]
0.8529 0.04184 0.005228 0.9 VDD 126.913,95.568 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][17]
0.8493 0.04552 0.005226 0.9 VDD 132.763,98.448 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][16]
0.8515 0.04283 0.005661 0.9 VDD 125.293,97.872 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][15]
0.8498 0.04443 0.005802 0.9 VDD 124.033,99.600 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][14]
0.8521 0.04374 0.004187 0.9 VDD 131.593,95.568 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][13]
0.852 0.04215 0.005798 0.9 VDD 125.653,96.144 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][12]
0.849 0.04574 0.005278 0.9 VDD 131.953,100.752 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][11]
0.8514 0.04365 0.004934 0.9 VDD 127.273,99.024 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][10]
0.8504 0.0453 0.004287 0.9 VDD 128.893,99.600 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][9]
0.8488 0.04432 0.006838 0.9 VDD 125.203,100.752 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][8]
0.8524 0.043 0.004582 0.9 VDD 128.083,96.144 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][7]
0.8514 0.04437 0.004195 0.9 VDD 128.893,98.448 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][6]
0.8532 0.04265 0.004185 0.9 VDD 128.443,94.992 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][5]
0.8486 0.04434 0.007059 0.9 VDD 120.253,96.144 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][4]
0.8471 0.04521 0.00768 0.9 VDD 120.613,100.752 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][3]
0.8479 0.04625 0.005808 0.9 VDD 134.293,97.872 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][0]
0.8467 0.04703 0.006216 0.9 VDD 134.293,100.176 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][39]
0.8476 0.04615 0.006216 0.9 VDD 134.293,100.752 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][38]
0.8499 0.04378 0.006317 0.9 VDD 123.133,98.448 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][34]
0.8492 0.04413 0.006668 0.9 VDD 118.003,98.448 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][33]
0.8501 0.04451 0.005427 0.9 VDD 122.953,101.904 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][32]
0.8478 0.04476 0.007467 0.9 VDD 117.913,96.720 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][31]
0.8504 0.04257 0.006996 0.9 VDD 122.773,94.992 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][30]
0.849 0.04496 0.006057 0.9 VDD 118.183,99.600 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][29]
0.8495 0.04523 0.005294 0.9 VDD 118.363,101.328 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][28]
0.8511 0.04194 0.006951 0.9 VDD 122.953,94.416 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][27]
0.8489 0.04504 0.006099 0.9 VDD 120.883,99.600 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][26]
0.8497 0.04489 0.005383 0.9 VDD 123.313,101.328 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][25]
0.8523 0.04289 0.004813 0.9 VDD 117.823,93.840 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][24]
0.8517 0.04197 0.006349 0.9 VDD 124.663,94.992 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][23]
0.853 0.04233 0.004669 0.9 VDD 121.693,93.840 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][22]
0.855 0.04015 0.004851 0.9 VDD 118.903,93.264 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][21]
0.85 0.04265 0.00737 0.9 VDD 120.163,94.416 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][20]
0.8493 0.04405 0.006672 0.9 VDD 121.153,98.448 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][19]
0.8519 0.04396 0.004104 0.9 VDD 130.873,96.720 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][18]
0.8539 0.04107 0.005063 0.9 VDD 127.093,94.416 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][17]
0.8505 0.04515 0.004316 0.9 VDD 131.323,97.296 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][16]
0.8511 0.04333 0.005607 0.9 VDD 125.023,99.024 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][15]
0.8492 0.04401 0.006838 0.9 VDD 125.203,100.176 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][14]
0.8522 0.04396 0.003879 0.9 VDD 130.873,96.144 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][13]
0.8529 0.04102 0.006105 0.9 VDD 125.203,94.416 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][12]
0.8492 0.04633 0.004417 0.9 VDD 131.323,99.600 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][11]
0.8497 0.04447 0.005801 0.9 VDD 127.363,100.176 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][10]
0.8491 0.04618 0.004739 0.9 VDD 130.873,100.176 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][9]
0.8497 0.0445 0.005749 0.9 VDD 127.453,100.752 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][8]
0.8518 0.04345 0.004723 0.9 VDD 127.723,97.296 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][7]
0.8506 0.04505 0.004309 0.9 VDD 130.873,98.448 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][6]
0.8524 0.04288 0.00468 0.9 VDD 127.813,96.720 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][5]
0.8483 0.04475 0.00695 0.9 VDD 118.003,96.144 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][4]
0.85 0.0445 0.005478 0.9 VDD 120.793,101.904 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][3]
0.8483 0.04625 0.005416 0.9 VDD 134.293,97.296 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][0]
0.8531 0.04275 0.004118 0.9 VDD 131.773,94.416 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/Pop_Pointer_CS_reg[0]
0.8501 0.04455 0.00532 0.9 VDD 135.058,95.568 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U9
0.8506 0.0444 0.004956 0.9 VDD 133.933,96.144 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U11
0.8506 0.04434 0.005029 0.9 VDD 134.158,95.568 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U12
0.8509 0.04425 0.004897 0.9 VDD 133.753,95.568 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U13
0.8503 0.0445 0.005175 0.9 VDD 134.608,96.144 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U14
0.8512 0.0435 0.005351 0.9 VDD 134.878,94.416 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U16
0.8504 0.04441 0.005192 0.9 VDD 134.473,94.992 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U17
0.8525 0.04265 0.004892 0.9 VDD 135.283,92.688 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U18
0.851 0.04421 0.004835 0.9 VDD 133.573,94.992 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U19
0.853 0.042 0.004989 0.9 VDD 133.258,93.264 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U20
0.8517 0.04318 0.00513 0.9 VDD 133.528,93.840 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U21
0.8509 0.04343 0.005689 0.9 VDD 134.608,93.840 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U22
0.8521 0.04235 0.00555 0.9 VDD 134.338,93.264 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U23
0.8513 0.0433 0.00541 0.9 VDD 134.068,93.840 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U24
0.8526 0.04216 0.005247 0.9 VDD 133.753,93.264 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U25
0.8529 0.0424 0.004682 0.9 VDD 134.518,92.688 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U26
0.8501 0.04395 0.006001 0.9 VDD 121.963,99.024 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U28
0.8547 0.04211 0.003195 0.9 VDD 129.973,94.416 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U29
0.8519 0.04334 0.00475 0.9 VDD 127.543,97.872 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U30
0.8502 0.04348 0.006281 0.9 VDD 123.493,97.296 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U31
0.8562 0.04013 0.003695 0.9 VDD 120.253,92.688 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U32
0.8533 0.04262 0.004028 0.9 VDD 131.413,93.840 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U33
0.8549 0.04169 0.003406 0.9 VDD 128.803,93.840 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U34
0.8492 0.0441 0.006676 0.9 VDD 119.623,98.448 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U35
0.8563 0.04015 0.003592 0.9 VDD 119.353,92.688 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U36
0.8496 0.04562 0.004785 0.9 VDD 132.583,97.296 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U37
0.8515 0.04356 0.004933 0.9 VDD 127.093,98.448 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U38
0.8503 0.04381 0.005908 0.9 VDD 122.953,99.024 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U39
0.8554 0.04005 0.004579 0.9 VDD 122.233,93.264 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U40
0.8517 0.04275 0.005559 0.9 VDD 125.473,97.296 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U41
0.851 0.04481 0.004151 0.9 VDD 130.603,97.872 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U42
0.8541 0.04157 0.004303 0.9 VDD 123.853,93.840 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U43
0.8504 0.04341 0.006155 0.9 VDD 123.673,97.872 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U44
0.8485 0.04664 0.004811 0.9 VDD 132.583,99.600 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U45
0.8498 0.04406 0.006091 0.9 VDD 120.973,99.024 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U46
0.8556 0.03999 0.004442 0.9 VDD 123.043,93.264 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U47
0.8552 0.04011 0.004729 0.9 VDD 120.793,93.264 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U48
0.8549 0.04102 0.004065 0.9 VDD 125.203,93.840 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U49
0.8506 0.04264 0.00677 0.9 VDD 122.413,95.568 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U50
0.8498 0.04409 0.006089 0.9 VDD 120.073,99.024 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U51
0.8508 0.04376 0.005393 0.9 VDD 125.743,99.600 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U52
0.8553 0.04098 0.003755 0.9 VDD 126.913,93.840 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U53
0.852 0.0443 0.003705 0.9 VDD 129.523,97.296 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U54
0.8489 0.04443 0.006676 0.9 VDD 119.803,97.872 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U55
0.8561 0.03979 0.004113 0.9 VDD 124.933,93.264 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U56
0.8521 0.04229 0.005592 0.9 VDD 125.383,96.720 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U57
0.8561 0.04048 0.003457 0.9 VDD 128.533,93.264 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U58
0.8485 0.04439 0.007155 0.9 VDD 119.983,96.720 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U59
0.85 0.0445 0.005513 0.9 VDD 134.653,96.720 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U60
0.8483 0.04579 0.005942 0.9 VDD 134.833,98.448 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U61
0.8527 0.04253 0.004794 0.9 VDD 134.923,92.688 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U62
0.8492 0.04565 0.005134 0.9 VDD 133.663,99.024 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U63
0.8517 0.0433 0.005032 0.9 VDD 134.068,94.416 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U65
0.852 0.04318 0.004818 0.9 VDD 133.528,94.416 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U66
0.8524 0.04305 0.004602 0.9 VDD 132.988,94.416 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U67
0.8413 0.05591 0.002811 0.9 VDD 176.773,166.992 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/CTS_cdb_buf_00326
0.8413 0.05589 0.002832 0.9 VDD 177.133,166.992 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/CTS_cdb_buf_00327
0.8389 0.0566 0.00452 0.9 VDD 179.518,168.144 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/cg_cell/clk_en_reg
0.8395 0.05652 0.004019 0.9 VDD 174.928,172.176 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/cg_cell/U2
0.8386 0.05687 0.004529 0.9 VDD 177.988,168.144 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/cg_cell/U3
0.8383 0.05718 0.004491 0.9 VDD 176.143,168.144 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.8386 0.05729 0.004125 0.9 VDD 173.803,168.144 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.8374 0.05721 0.005355 0.9 VDD 176.683,170.448 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/Pop_Pointer_CS_reg[0]
0.8376 0.05788 0.004494 0.9 VDD 173.803,173.328 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/CS_reg[1]
0.8383 0.05705 0.004635 0.9 VDD 172.993,171.024 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/Push_Pointer_CS_reg[0]
0.8385 0.05656 0.004918 0.9 VDD 175.963,172.752 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/CS_reg[0]
0.838 0.05748 0.004514 0.9 VDD 176.503,168.720 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/FIFO_REGISTERS_reg[1][6]
0.8401 0.05725 0.00267 0.9 VDD 175.153,167.568 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/FIFO_REGISTERS_reg[1][5]
0.8385 0.05738 0.004162 0.9 VDD 173.983,168.720 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/FIFO_REGISTERS_reg[0][6]
0.8393 0.05729 0.003381 0.9 VDD 172.993,169.296 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/FIFO_REGISTERS_reg[0][5]
0.8392 0.05704 0.003737 0.9 VDD 173.308,171.600 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U3
0.838 0.05703 0.005001 0.9 VDD 174.838,170.448 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U4
0.8393 0.05703 0.003701 0.9 VDD 174.883,169.872 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U6
0.8384 0.0569 0.004743 0.9 VDD 173.533,170.448 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U7
0.8381 0.05697 0.004895 0.9 VDD 174.298,170.448 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U8
0.8379 0.05697 0.005158 0.9 VDD 175.648,171.024 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U10
0.8381 0.05701 0.004939 0.9 VDD 174.523,171.024 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U11
0.8377 0.05711 0.005158 0.9 VDD 175.648,170.448 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U12
0.839 0.05699 0.004057 0.9 VDD 175.153,171.600 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U14
0.8379 0.05699 0.00508 0.9 VDD 175.243,171.024 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U15
0.839 0.057 0.004003 0.9 VDD 174.838,171.600 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U16
0.839 0.05701 0.003941 0.9 VDD 174.478,171.600 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U17
0.8393 0.05654 0.00411 0.9 VDD 175.468,172.176 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U18
0.8388 0.05695 0.004261 0.9 VDD 176.368,171.600 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U19
0.8378 0.05696 0.005227 0.9 VDD 176.008,171.024 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U20
0.8377 0.05694 0.005312 0.9 VDD 176.458,171.024 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U21
0.8389 0.0565 0.004591 0.9 VDD 174.298,172.752 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U22
0.8392 0.05703 0.003816 0.9 VDD 173.758,171.600 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U23
0.8397 0.05648 0.003824 0.9 VDD 173.803,172.176 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U24
0.8396 0.0565 0.003926 0.9 VDD 174.388,172.176 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U25
0.8391 0.0571 0.003822 0.9 VDD 175.603,169.872 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U26
0.8389 0.05698 0.004118 0.9 VDD 175.513,171.600 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U27
0.8385 0.05747 0.004047 0.9 VDD 176.953,169.296 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U28
0.8364 0.05865 0.004961 0.9 VDD 124.033,171.600 peripherals_i/axi2apb_i/genblk1.axi2apb_i/clk_gate_RDATA_Q_reg/latch
0.8343 0.06117 0.004505 0.9 VDD 134.563,165.264 peripherals_i/axi2apb_i/genblk1.axi2apb_i/CS_reg[0]
0.836 0.05879 0.005228 0.9 VDD 122.413,171.600 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[31]
0.834 0.06027 0.005692 0.9 VDD 115.213,175.056 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[30]
0.8336 0.06103 0.005413 0.9 VDD 120.613,172.176 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[29]
0.8336 0.06101 0.005358 0.9 VDD 115.213,176.208 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[28]
0.8327 0.06181 0.00554 0.9 VDD 117.913,172.176 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[27]
0.8341 0.06062 0.005276 0.9 VDD 115.213,173.904 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[26]
0.8333 0.06101 0.005692 0.9 VDD 115.213,175.632 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[25]
0.8326 0.061 0.006351 0.9 VDD 120.703,172.752 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[24]
0.8338 0.06078 0.005397 0.9 VDD 117.733,176.208 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[23]
0.8335 0.06003 0.006524 0.9 VDD 119.983,173.328 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[22]
0.8305 0.06227 0.007241 0.9 VDD 115.303,172.752 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[21]
0.8343 0.06039 0.00531 0.9 VDD 117.643,173.904 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[20]
0.8342 0.06016 0.005608 0.9 VDD 117.733,175.056 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[19]
0.8321 0.06062 0.007241 0.9 VDD 115.303,173.328 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[18]
0.8346 0.06015 0.005298 0.9 VDD 117.913,174.480 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[17]
0.8313 0.06181 0.006905 0.9 VDD 117.913,172.752 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[16]
0.837 0.0594 0.003616 0.9 VDD 128.623,174.480 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[15]
0.837 0.05904 0.003998 0.9 VDD 127.183,176.208 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[14]
0.8366 0.05986 0.003532 0.9 VDD 131.053,175.056 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[13]
0.8353 0.05975 0.005 0.9 VDD 123.853,172.176 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[12]
0.8359 0.05943 0.004652 0.9 VDD 124.213,175.632 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[11]
0.8371 0.05896 0.003937 0.9 VDD 127.453,173.904 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[10]
0.8358 0.05948 0.004705 0.9 VDD 124.033,176.208 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[9]
0.8365 0.05987 0.003597 0.9 VDD 131.143,174.480 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[8]
0.8348 0.05975 0.005424 0.9 VDD 123.853,172.752 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[7]
0.8369 0.05887 0.004189 0.9 VDD 126.463,175.056 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[6]
0.8362 0.05917 0.004676 0.9 VDD 124.033,173.904 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[5]
0.8362 0.05917 0.004661 0.9 VDD 124.123,174.480 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[4]
0.8369 0.05898 0.004129 0.9 VDD 127.543,173.328 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[3]
0.8372 0.05921 0.003622 0.9 VDD 128.623,175.632 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[2]
0.8336 0.06078 0.005608 0.9 VDD 117.733,175.632 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[1]
0.8322 0.06227 0.00552 0.9 VDD 115.303,172.176 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[0]
0.8323 0.06243 0.005245 0.9 VDD 135.193,169.296 peripherals_i/axi2apb_i/genblk1.axi2apb_i/CS_reg[2]
0.835 0.06094 0.004016 0.9 VDD 133.663,165.840 peripherals_i/axi2apb_i/genblk1.axi2apb_i/CS_reg[1]
0.8356 0.06028 0.004074 0.9 VDD 134.248,167.568 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U3
0.835 0.06056 0.004412 0.9 VDD 135.238,167.568 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U4
0.8363 0.05937 0.004358 0.9 VDD 134.788,166.416 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U5
0.836 0.05947 0.004517 0.9 VDD 135.328,166.416 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U8
0.83 0.06245 0.007544 0.9 VDD 147.343,160.080 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U10
0.8362 0.05942 0.004351 0.9 VDD 135.058,166.992 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U13
0.834 0.06134 0.004623 0.9 VDD 135.688,165.840 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U14
0.8342 0.06046 0.005295 0.9 VDD 134.878,168.144 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U15
0.8372 0.05823 0.004545 0.9 VDD 134.698,164.688 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U19
0.8345 0.0612 0.004344 0.9 VDD 134.743,165.840 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U20
0.8336 0.05984 0.006539 0.9 VDD 134.158,154.320 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U21
0.8329 0.06028 0.006814 0.9 VDD 144.373,152.016 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U22
0.8347 0.06071 0.004596 0.9 VDD 135.778,167.568 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U23
0.835 0.06043 0.004556 0.9 VDD 136.048,170.448 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U24
0.8369 0.05918 0.00392 0.9 VDD 133.798,166.992 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U25
0.8338 0.06064 0.005547 0.9 VDD 135.508,168.144 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U26
0.838 0.05907 0.00294 0.9 VDD 130.198,168.144 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U27
0.8319 0.06253 0.005565 0.9 VDD 135.553,168.720 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U28
0.8384 0.05874 0.002836 0.9 VDD 129.073,168.144 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U29
0.8302 0.06086 0.00894 0.9 VDD 141.853,154.320 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U30
0.8274 0.06342 0.009177 0.9 VDD 143.113,157.776 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U31
0.8298 0.06169 0.008485 0.9 VDD 141.673,155.472 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U32
0.8267 0.06384 0.009453 0.9 VDD 144.553,156.624 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U33
0.8273 0.06337 0.009363 0.9 VDD 144.283,157.776 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U34
0.8338 0.05915 0.0071 0.9 VDD 143.653,153.168 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U35
0.8338 0.05933 0.006894 0.9 VDD 141.853,152.592 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U36
0.8341 0.05906 0.006809 0.9 VDD 144.463,152.592 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U37
0.8343 0.05995 0.005791 0.9 VDD 145.723,161.232 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U38
0.8344 0.06007 0.005579 0.9 VDD 147.433,161.808 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U39
0.8274 0.06409 0.00855 0.9 VDD 143.023,156.048 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U40
0.8384 0.05752 0.004047 0.9 VDD 154.093,161.232 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U41
0.8377 0.05797 0.004382 0.9 VDD 152.743,161.232 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U42
0.8365 0.0586 0.004861 0.9 VDD 150.763,161.232 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U43
0.8381 0.05706 0.00482 0.9 VDD 157.243,153.744 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U44
0.8396 0.05593 0.004458 0.9 VDD 158.773,153.168 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U45
0.8362 0.05709 0.006703 0.9 VDD 157.153,154.320 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U46
0.8398 0.05582 0.004398 0.9 VDD 159.223,152.592 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U47
0.8405 0.05537 0.004124 0.9 VDD 160.843,151.440 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U48
0.8406 0.05543 0.004012 0.9 VDD 160.753,152.592 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U49
0.8392 0.05675 0.004015 0.9 VDD 157.873,162.960 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U50
0.8398 0.05635 0.00386 0.9 VDD 158.233,162.384 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U51
0.841 0.05625 0.002758 0.9 VDD 157.963,164.112 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U52
0.8361 0.05912 0.004818 0.9 VDD 150.943,161.808 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U53
0.8389 0.05739 0.00366 0.9 VDD 155.623,161.808 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U54
0.8351 0.05892 0.005945 0.9 VDD 155.623,156.048 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U55
0.836 0.05888 0.005071 0.9 VDD 149.863,161.232 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U56
0.837 0.05831 0.004646 0.9 VDD 151.663,161.232 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U57
0.8405 0.05677 0.00278 0.9 VDD 157.828,163.536 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/FE_RC_24_0
0.8344 0.0596 0.006049 0.9 VDD 149.278,162.384 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/FE_OFC519_s_apb_bus_paddr_15
0.8357 0.05943 0.004893 0.9 VDD 122.098,181.968 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/FE_OFC518_SYNOPSYS_UNCONNECTED__74
0.8345 0.06064 0.004852 0.9 VDD 121.018,184.848 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/FE_OFC517_SYNOPSYS_UNCONNECTED__74
0.8357 0.05827 0.00607 0.9 VDD 148.378,162.960 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/FE_OFC492_s_apb_bus_paddr_19
0.8357 0.05932 0.004976 0.9 VDD 150.268,161.808 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/FE_OFC461_s_apb_bus_paddr_21
0.8347 0.05932 0.006024 0.9 VDD 150.268,162.384 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/FE_OFC458_s_apb_bus_paddr_22
0.8351 0.05872 0.006217 0.9 VDD 156.028,156.624 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/FE_OFC447_s_apb_bus_paddr_18
0.8395 0.05694 0.003602 0.9 VDD 155.848,161.232 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/FE_OFC446_s_apb_bus_paddr_17
0.8388 0.04819 0.01298 0.9 VDD 116.068,236.112 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/FE_OFC394_FE_OFN234_SYNOPSYS_UNCONNECTED__54
0.8377 0.05519 0.007105 0.9 VDD 128.488,212.496 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/FE_OFC393_FE_OFN234_SYNOPSYS_UNCONNECTED__54
0.8347 0.05653 0.008738 0.9 VDD 122.998,212.496 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/FE_OFC392_FE_OFN234_SYNOPSYS_UNCONNECTED__54
0.8355 0.06004 0.004445 0.9 VDD 99.688,175.056 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/FE_OFC335_FE_OFN246_SYNOPSYS_UNCONNECTED__154
0.8361 0.05973 0.004169 0.9 VDD 99.238,176.784 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/FE_OFC334_FE_OFN246_SYNOPSYS_UNCONNECTED__154
0.8361 0.06021 0.003727 0.9 VDD 96.448,179.664 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/FE_OFC333_FE_OFN246_SYNOPSYS_UNCONNECTED__154
0.8366 0.05911 0.004302 0.9 VDD 100.138,171.600 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/FE_OFC332_FE_OFN246_SYNOPSYS_UNCONNECTED__154
0.8348 0.06041 0.004819 0.9 VDD 112.828,184.272 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/FE_OFC194_SYNOPSYS_UNCONNECTED__102
0.8357 0.05825 0.006019 0.9 VDD 150.448,162.960 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U2
0.8352 0.05962 0.005226 0.9 VDD 149.188,161.808 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U3
0.8389 0.0577 0.003418 0.9 VDD 121.378,163.536 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U4
0.833 0.0599 0.007118 0.9 VDD 115.393,160.656 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U5
0.8401 0.0572 0.002738 0.9 VDD 126.958,163.536 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U6
0.8388 0.05791 0.003267 0.9 VDD 122.728,164.112 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U7
0.8328 0.06337 0.003848 0.9 VDD 108.868,197.520 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U8
0.8394 0.05739 0.003165 0.9 VDD 124.978,164.688 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U9
0.8347 0.06008 0.005255 0.9 VDD 114.763,161.232 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U10
0.8387 0.05826 0.003065 0.9 VDD 149.188,163.536 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U13
0.8302 0.05707 0.0127 0.9 VDD 110.218,220.560 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U15
0.8384 0.05803 0.003602 0.9 VDD 122.233,164.688 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U22
0.8376 0.05754 0.004854 0.9 VDD 122.503,162.960 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U25
0.8357 0.05827 0.00608 0.9 VDD 147.973,162.960 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U26
0.838 0.05787 0.004152 0.9 VDD 122.278,161.232 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U34
0.838 0.05844 0.003571 0.9 VDD 121.108,167.568 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U35
0.8287 0.05832 0.01297 0.9 VDD 82.678,220.560 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U41
0.8351 0.059 0.005934 0.9 VDD 120.928,156.048 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U42
0.8396 0.05739 0.002989 0.9 VDD 124.978,164.112 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U45
0.8294 0.06173 0.008913 0.9 VDD 105.493,156.624 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U46
0.8392 0.05804 0.002771 0.9 VDD 133.078,164.112 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U47
0.8398 0.05592 0.004319 0.9 VDD 159.538,152.016 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U48
0.8389 0.05631 0.00481 0.9 VDD 157.288,153.168 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U49
0.839 0.05763 0.003358 0.9 VDD 121.918,163.536 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U50
0.8383 0.05763 0.00403 0.9 VDD 123.088,161.232 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U53
0.8377 0.05805 0.004205 0.9 VDD 121.918,161.808 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U54
0.837 0.05804 0.004966 0.9 VDD 121.963,162.384 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U55
0.8386 0.05749 0.003894 0.9 VDD 123.988,161.808 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U56
0.8395 0.05736 0.003145 0.9 VDD 123.718,163.536 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U57
0.8387 0.0571 0.004213 0.9 VDD 125.428,162.384 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U58
0.8353 0.05975 0.004962 0.9 VDD 121.288,173.904 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U60
0.8376 0.05673 0.005629 0.9 VDD 124.708,148.560 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U61
0.8381 0.05841 0.003507 0.9 VDD 122.278,166.416 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U63
0.8324 0.05972 0.007842 0.9 VDD 118.498,156.624 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U65
0.8353 0.05901 0.005716 0.9 VDD 118.318,162.384 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U67
0.8368 0.05919 0.003965 0.9 VDD 118.228,166.416 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U69
0.8372 0.05869 0.004143 0.9 VDD 118.318,165.264 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U71
0.8369 0.05923 0.00388 0.9 VDD 118.048,166.992 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U73
0.8361 0.0577 0.00625 0.9 VDD 123.808,151.440 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U75
0.8386 0.05798 0.003391 0.9 VDD 123.178,165.840 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U77
0.8355 0.05808 0.006395 0.9 VDD 122.818,157.776 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U79
0.8381 0.0573 0.004582 0.9 VDD 128.398,147.408 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U81
0.8366 0.05798 0.005436 0.9 VDD 121.918,160.656 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U83
0.8379 0.05743 0.004692 0.9 VDD 123.268,162.960 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U85
0.8364 0.05745 0.006175 0.9 VDD 123.268,152.592 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U87
0.8381 0.05716 0.004713 0.9 VDD 124.618,160.656 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U89
0.8377 0.05866 0.003657 0.9 VDD 121.018,166.416 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U91
0.8372 0.05874 0.004108 0.9 VDD 118.588,164.688 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U93
0.8323 0.05993 0.00772 0.9 VDD 117.868,150.288 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U95
0.8342 0.05896 0.006829 0.9 VDD 117.958,149.136 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U97
0.8349 0.05837 0.006731 0.9 VDD 118.588,148.560 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U99
0.8347 0.05827 0.007008 0.9 VDD 122.008,157.200 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U101
0.8339 0.05891 0.007233 0.9 VDD 119.128,157.776 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U104
0.8374 0.05707 0.005509 0.9 VDD 125.428,154.320 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U106
0.8325 0.0597 0.007762 0.9 VDD 118.588,151.440 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U108
0.8356 0.05798 0.006466 0.9 VDD 123.088,151.440 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U110
0.8345 0.05876 0.006714 0.9 VDD 118.948,154.896 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U112
0.8366 0.05754 0.00586 0.9 VDD 123.898,154.320 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U114
0.8383 0.05706 0.004686 0.9 VDD 127.858,146.832 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U116
0.8346 0.05849 0.006868 0.9 VDD 122.548,156.624 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U118
0.838 0.05767 0.004299 0.9 VDD 128.938,153.168 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U120
0.8337 0.05902 0.007297 0.9 VDD 120.838,156.624 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U122
0.8376 0.05738 0.005006 0.9 VDD 127.318,152.016 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U124
0.8373 0.05714 0.005565 0.9 VDD 124.438,153.168 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U126
0.8367 0.05733 0.005968 0.9 VDD 124.708,151.440 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U128
0.8354 0.0595 0.005122 0.9 VDD 149.638,161.808 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U130
0.8365 0.05755 0.005928 0.9 VDD 124.168,152.016 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U132
0.8329 0.05968 0.007386 0.9 VDD 118.633,152.016 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U133
0.8372 0.0577 0.005087 0.9 VDD 121.378,162.960 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U134
0.8384 0.05819 0.003413 0.9 VDD 121.423,164.112 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U135
0.8357 0.06167 0.002633 0.9 VDD 95.908,194.640 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U136
0.836 0.06123 0.002737 0.9 VDD 96.133,195.216 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U137
0.8323 0.06245 0.005278 0.9 VDD 85.873,195.792 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U138
0.8337 0.0612 0.005088 0.9 VDD 86.863,194.064 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U139
0.8327 0.06205 0.005278 0.9 VDD 85.873,196.368 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U140
0.8344 0.06067 0.004917 0.9 VDD 88.483,194.640 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U141
0.8339 0.06129 0.00482 0.9 VDD 87.403,197.520 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U142
0.8366 0.06115 0.002251 0.9 VDD 95.863,195.792 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U143
0.8333 0.06223 0.004457 0.9 VDD 85.243,198.096 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U144
0.8359 0.05121 0.0129 0.9 VDD 105.673,230.352 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U147
0.8301 0.0568 0.01313 0.9 VDD 83.713,221.712 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U148
0.8349 0.05152 0.01358 0.9 VDD 108.283,230.352 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U149
0.8301 0.05649 0.01344 0.9 VDD 84.523,222.288 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U150
0.8322 0.05627 0.01149 0.9 VDD 101.173,222.288 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U151
0.8299 0.05747 0.01262 0.9 VDD 109.633,218.832 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U152
0.8304 0.05761 0.01201 0.9 VDD 106.123,218.256 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U153
0.8296 0.05685 0.01353 0.9 VDD 84.253,222.864 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U154
0.8332 0.05524 0.01152 0.9 VDD 101.263,222.864 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U155
0.8329 0.05707 0.009985 0.9 VDD 98.203,218.256 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U157
0.8283 0.05716 0.01456 0.9 VDD 110.443,225.168 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U159
0.8318 0.05552 0.01264 0.9 VDD 86.953,222.288 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U160
0.8326 0.05508 0.01227 0.9 VDD 88.033,222.288 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U161
0.8345 0.05534 0.01018 0.9 VDD 91.453,218.832 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U162
0.8288 0.05935 0.01188 0.9 VDD 105.043,217.680 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U163
0.8303 0.0567 0.01305 0.9 VDD 83.983,221.712 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U164
0.8338 0.05481 0.01135 0.9 VDD 99.553,225.744 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U166
0.8351 0.05629 0.008602 0.9 VDD 94.693,218.256 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U167
0.83 0.0556 0.01443 0.9 VDD 109.813,224.592 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U168
0.8289 0.05727 0.01379 0.9 VDD 83.443,222.864 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U169
0.8308 0.05642 0.01283 0.9 VDD 84.703,221.712 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U170
0.8292 0.05923 0.0116 0.9 VDD 103.333,217.680 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U171
0.83 0.05898 0.01107 0.9 VDD 101.173,217.680 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U172
0.8297 0.05666 0.01359 0.9 VDD 84.073,222.288 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U173
0.8349 0.05551 0.009609 0.9 VDD 91.993,218.256 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U174
0.8337 0.05177 0.01448 0.9 VDD 110.443,229.776 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U177
0.8295 0.0568 0.0137 0.9 VDD 83.713,222.288 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U178
0.8305 0.0632 0.00634 0.9 VDD 82.633,197.520 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U179
0.8313 0.06341 0.005322 0.9 VDD 80.743,198.672 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U180
0.8323 0.06292 0.00482 0.9 VDD 83.443,198.096 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U181
0.8312 0.06362 0.005209 0.9 VDD 81.373,198.096 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U182
0.8307 0.06308 0.006247 0.9 VDD 82.993,197.520 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U183
0.8317 0.06313 0.005161 0.9 VDD 81.643,198.672 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U184
0.8321 0.06305 0.00489 0.9 VDD 83.083,198.096 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U185
0.8317 0.06326 0.005011 0.9 VDD 82.453,198.096 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U186
0.8335 0.06239 0.004141 0.9 VDD 83.983,199.248 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U187
0.8333 0.06254 0.004141 0.9 VDD 83.983,199.824 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U188
0.8356 0.05842 0.005971 0.9 VDD 120.658,155.472 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U189
0.8349 0.06004 0.005103 0.9 VDD 119.893,173.904 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U190
0.8385 0.05719 0.004353 0.9 VDD 124.798,162.960 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U191
0.8324 0.05415 0.0135 0.9 VDD 123.313,222.288 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U192
0.8315 0.05824 0.01031 0.9 VDD 122.863,213.648 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U193
0.835 0.05527 0.009726 0.9 VDD 127.363,215.376 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U194
0.832 0.05439 0.01359 0.9 VDD 122.953,222.288 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U195
0.8346 0.05579 0.009571 0.9 VDD 125.023,213.072 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U196
0.8322 0.05772 0.01007 0.9 VDD 123.583,213.648 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U197
0.8332 0.05651 0.01025 0.9 VDD 123.043,213.072 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U198
0.8323 0.05389 0.01381 0.9 VDD 122.053,222.864 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U199
0.8359 0.05534 0.008732 0.9 VDD 126.913,213.072 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U200
0.8266 0.06178 0.0116 0.9 VDD 115.933,213.648 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U201
0.8329 0.05182 0.01526 0.9 VDD 114.763,229.776 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U202
0.8296 0.05507 0.01531 0.9 VDD 116.023,224.592 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U203
0.824 0.06099 0.01498 0.9 VDD 118.093,214.224 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U204
0.8243 0.06081 0.0149 0.9 VDD 118.543,214.224 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U205
0.8305 0.05437 0.0151 0.9 VDD 119.083,224.592 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U206
0.8294 0.05538 0.0152 0.9 VDD 114.133,224.592 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U207
0.8266 0.05931 0.01407 0.9 VDD 121.333,214.224 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U208
0.8332 0.05185 0.015 0.9 VDD 114.493,230.352 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U209
0.8331 0.05181 0.01505 0.9 VDD 114.853,230.352 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U210
0.8328 0.05391 0.01331 0.9 VDD 123.673,222.288 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U211
0.8302 0.05459 0.01516 0.9 VDD 118.183,224.016 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U212
0.8238 0.06114 0.01504 0.9 VDD 117.733,214.224 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U213
0.8256 0.05929 0.01508 0.9 VDD 114.763,214.800 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U214
0.8325 0.05376 0.01372 0.9 VDD 122.413,222.864 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U215
0.8361 0.05254 0.0114 0.9 VDD 127.003,222.288 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U216
0.834 0.05612 0.009885 0.9 VDD 124.123,213.072 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U217
0.8354 0.05542 0.009148 0.9 VDD 126.013,213.072 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U218
0.8418 0.04793 0.0103 0.9 VDD 98.833,235.536 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U219
0.8419 0.04777 0.01029 0.9 VDD 98.383,234.960 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U220
0.8362 0.05287 0.01088 0.9 VDD 127.813,222.288 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U221
0.8359 0.05352 0.01057 0.9 VDD 128.533,221.136 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U222
0.8359 0.05223 0.01185 0.9 VDD 126.283,222.288 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U223
0.8364 0.05526 0.008309 0.9 VDD 127.813,213.072 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U224
0.8352 0.05442 0.01042 0.9 VDD 127.183,217.104 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U225
0.8357 0.05826 0.006058 0.9 VDD 148.918,162.960 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U227
0.838 0.05863 0.003333 0.9 VDD 122.008,169.296 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U229
0.8364 0.05927 0.004293 0.9 VDD 113.548,167.568 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U230
0.838 0.05838 0.003594 0.9 VDD 121.648,168.144 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U231
0.8381 0.05836 0.003498 0.9 VDD 121.738,167.568 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U232
0.8354 0.05966 0.004986 0.9 VDD 121.063,174.480 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U233
0.8344 0.05862 0.006937 0.9 VDD 120.478,157.776 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U234
0.8351 0.05979 0.005068 0.9 VDD 120.253,174.480 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U235
0.8348 0.05864 0.006522 0.9 VDD 124.213,205.008 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U236
0.8367 0.05725 0.006029 0.9 VDD 126.103,207.312 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U237
0.8339 0.0612 0.004881 0.9 VDD 118.363,189.456 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U238
0.8345 0.05919 0.006277 0.9 VDD 124.303,203.856 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U239
0.8351 0.06025 0.004637 0.9 VDD 122.323,198.096 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U240
0.834 0.0605 0.005544 0.9 VDD 122.503,200.976 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U241
0.8356 0.05947 0.004958 0.9 VDD 120.973,181.968 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U242
0.8355 0.05956 0.004984 0.9 VDD 117.823,181.968 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U243
0.8373 0.06003 0.002631 0.9 VDD 122.053,199.824 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U244
0.8352 0.05832 0.006522 0.9 VDD 124.213,205.584 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U245
0.828 0.06432 0.007681 0.9 VDD 118.093,191.760 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U246
0.8357 0.05944 0.004912 0.9 VDD 121.783,181.968 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U247
0.8327 0.06186 0.005391 0.9 VDD 118.363,194.640 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U248
0.8362 0.05756 0.006233 0.9 VDD 125.473,207.312 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U249
0.8346 0.06033 0.0051 0.9 VDD 118.003,186.576 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U250
0.8333 0.06135 0.00537 0.9 VDD 118.543,195.216 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U251
0.8332 0.06179 0.004986 0.9 VDD 118.813,193.488 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U252
0.8388 0.05895 0.002258 0.9 VDD 125.113,199.824 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U253
0.8358 0.05941 0.004754 0.9 VDD 124.393,200.976 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U254
0.835 0.06035 0.004689 0.9 VDD 117.193,186.000 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U255
0.8351 0.06008 0.004867 0.9 VDD 123.313,183.120 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U256
0.8355 0.05955 0.005 0.9 VDD 118.363,181.968 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U257
0.8359 0.06002 0.004064 0.9 VDD 123.133,187.728 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U258
0.8338 0.06122 0.00493 0.9 VDD 118.093,190.608 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U259
0.8331 0.06186 0.005039 0.9 VDD 118.363,194.064 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U260
0.8355 0.05909 0.005365 0.9 VDD 124.753,202.704 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U261
0.835 0.06061 0.004373 0.9 VDD 119.353,196.368 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U262
0.8311 0.06123 0.007677 0.9 VDD 118.003,191.184 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U263
0.835 0.05868 0.006339 0.9 VDD 124.123,204.432 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U264
0.8345 0.05856 0.006892 0.9 VDD 123.403,207.312 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U265
0.8345 0.05817 0.007327 0.9 VDD 124.213,206.736 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U266
0.8348 0.05806 0.007111 0.9 VDD 124.843,206.160 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U267
0.8248 0.06061 0.01459 0.9 VDD 77.413,221.136 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U268
0.8295 0.0571 0.01336 0.9 VDD 82.903,221.712 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U269
0.8306 0.06155 0.007854 0.9 VDD 101.173,151.440 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U270
0.833 0.06019 0.006826 0.9 VDD 100.813,154.896 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U271
0.831 0.05719 0.01183 0.9 VDD 82.903,219.408 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U272
0.8299 0.05719 0.0129 0.9 VDD 82.903,219.984 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U273
0.8339 0.05996 0.006101 0.9 VDD 87.943,169.296 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U274
0.8366 0.06008 0.00331 0.9 VDD 96.403,184.272 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U275
0.8329 0.06093 0.006167 0.9 VDD 81.373,186.000 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U276
0.8354 0.05959 0.005012 0.9 VDD 89.203,172.176 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U277
0.8338 0.05999 0.006184 0.9 VDD 87.493,169.872 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U278
0.8347 0.06056 0.004739 0.9 VDD 99.553,172.752 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U279
0.8366 0.0591 0.004273 0.9 VDD 99.823,171.600 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U280
0.8348 0.06014 0.005098 0.9 VDD 89.293,179.664 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U281
0.8347 0.05998 0.005322 0.9 VDD 87.403,172.176 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U282
0.8352 0.05971 0.005109 0.9 VDD 88.663,172.176 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U283
0.8351 0.06059 0.004273 0.9 VDD 99.823,172.176 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U284
0.8358 0.05968 0.004481 0.9 VDD 91.003,181.392 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U285
0.8351 0.06067 0.0042 0.9 VDD 99.643,176.208 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U286
0.8348 0.05994 0.005278 0.9 VDD 87.673,171.600 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U287
0.8359 0.05992 0.004217 0.9 VDD 82.183,184.272 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U288
0.8327 0.06116 0.006135 0.9 VDD 82.633,181.392 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U289
0.8331 0.06138 0.005487 0.9 VDD 85.603,180.240 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U291
0.8364 0.05971 0.003899 0.9 VDD 96.403,176.784 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U292
0.836 0.06084 0.003165 0.9 VDD 82.903,186.576 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U293
0.8362 0.06049 0.003285 0.9 VDD 96.133,184.848 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U294
0.8345 0.06008 0.005406 0.9 VDD 86.863,172.176 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U295
0.8348 0.05992 0.005302 0.9 VDD 87.673,172.752 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U296
0.8367 0.06004 0.003243 0.9 VDD 95.683,184.272 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U297
0.835 0.05981 0.005194 0.9 VDD 88.213,172.752 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U298
0.8346 0.06 0.005371 0.9 VDD 87.313,172.752 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U299
0.8329 0.06095 0.00617 0.9 VDD 81.013,186.000 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U300
0.836 0.06081 0.003158 0.9 VDD 83.353,186.576 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U301
0.8346 0.06037 0.005002 0.9 VDD 88.393,179.088 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U302
0.834 0.0606 0.005356 0.9 VDD 87.403,179.664 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U303
0.8337 0.06004 0.006249 0.9 VDD 87.133,169.872 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U304
0.8329 0.06059 0.006476 0.9 VDD 85.783,169.296 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U305
0.8303 0.06167 0.008015 0.9 VDD 101.623,151.440 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U306
0.8371 0.05784 0.005102 0.9 VDD 95.953,147.408 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U307
0.8316 0.06015 0.008233 0.9 VDD 102.793,152.592 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U308
0.8333 0.05982 0.00685 0.9 VDD 100.903,154.320 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U309
0.8365 0.05809 0.005445 0.9 VDD 96.853,147.408 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U310
0.8356 0.05931 0.005051 0.9 VDD 95.053,152.016 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U311
0.8325 0.05981 0.007648 0.9 VDD 87.583,160.080 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U312
0.833 0.06012 0.00686 0.9 VDD 102.523,153.168 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U313
0.8368 0.05844 0.004746 0.9 VDD 94.873,157.200 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U314
0.8339 0.05832 0.00781 0.9 VDD 88.123,156.624 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U315
0.8372 0.05778 0.005034 0.9 VDD 95.773,147.984 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U316
0.8366 0.0595 0.003895 0.9 VDD 96.763,165.840 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U317
0.8298 0.0619 0.008287 0.9 VDD 102.523,151.440 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U318
0.8367 0.05838 0.004968 0.9 VDD 94.963,154.320 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U319
0.8414 0.0481 0.01055 0.9 VDD 118.003,235.536 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U320
0.8412 0.04817 0.0106 0.9 VDD 116.473,235.536 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U321
0.836 0.06004 0.00398 0.9 VDD 97.123,166.416 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U322
0.8354 0.06039 0.004203 0.9 VDD 99.823,173.904 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U323
0.8289 0.06427 0.006794 0.9 VDD 111.163,191.760 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U324
0.8403 0.04613 0.01358 0.9 VDD 110.983,241.872 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U325
0.835 0.06038 0.004571 0.9 VDD 111.208,183.696 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U326
0.8355 0.05988 0.004599 0.9 VDD 91.813,179.664 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U327
0.8348 0.06095 0.004298 0.9 VDD 110.623,185.424 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U328
0.8385 0.04544 0.01606 0.9 VDD 110.893,245.904 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U329
0.8371 0.05961 0.003326 0.9 VDD 110.938,180.816 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U330
0.8361 0.05953 0.004349 0.9 VDD 92.533,175.056 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U331
0.8348 0.06069 0.004538 0.9 VDD 111.793,188.880 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U332
0.8382 0.04545 0.01634 0.9 VDD 112.243,245.904 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U333
0.8352 0.05973 0.005085 0.9 VDD 111.478,176.784 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U334
0.8363 0.05934 0.004366 0.9 VDD 92.083,172.176 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U335
0.8343 0.06099 0.004752 0.9 VDD 112.063,184.848 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U336
0.8392 0.04543 0.01535 0.9 VDD 112.963,246.480 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U337
0.8339 0.06095 0.005145 0.9 VDD 112.288,176.208 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U338
0.8364 0.05973 0.003912 0.9 VDD 98.833,177.360 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U339
0.8354 0.06027 0.004303 0.9 VDD 110.713,186.000 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U340
0.8396 0.04708 0.01331 0.9 VDD 110.623,240.144 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U341
0.8348 0.06063 0.00457 0.9 VDD 110.668,182.544 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U342
0.8359 0.05953 0.004539 0.9 VDD 92.083,173.904 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U343
0.8346 0.06041 0.004957 0.9 VDD 114.673,184.272 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U344
0.838 0.04528 0.01674 0.9 VDD 114.943,245.904 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U345
0.8349 0.05972 0.005329 0.9 VDD 114.808,176.784 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U346
0.8348 0.06039 0.004834 0.9 VDD 100.093,173.328 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U347
0.8316 0.06308 0.005314 0.9 VDD 111.703,194.064 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U348
0.8387 0.04791 0.01338 0.9 VDD 111.253,239.568 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U349
0.8349 0.06039 0.0047 0.9 VDD 111.478,184.272 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U350
0.8359 0.05968 0.004438 0.9 VDD 91.003,178.512 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U351
0.8349 0.06052 0.004577 0.9 VDD 110.893,187.152 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U352
0.8395 0.04542 0.01509 0.9 VDD 110.263,246.480 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U353
0.8367 0.05966 0.003657 0.9 VDD 110.668,179.088 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U354
0.8355 0.05982 0.004669 0.9 VDD 93.163,177.936 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U355
0.8339 0.06138 0.004694 0.9 VDD 111.883,190.032 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U356
0.8403 0.04612 0.0136 0.9 VDD 111.523,241.872 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U357
0.8367 0.05961 0.003654 0.9 VDD 111.748,179.088 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U358
0.8367 0.05988 0.00341 0.9 VDD 99.283,180.816 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U359
0.8359 0.06062 0.003517 0.9 VDD 88.663,198.672 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U360
0.8293 0.05796 0.01274 0.9 VDD 83.443,220.560 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U361
0.8355 0.05634 0.008187 0.9 VDD 124.933,211.920 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U362
0.8299 0.06053 0.009523 0.9 VDD 98.968,211.920 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U363
0.8364 0.06007 0.003533 0.9 VDD 99.238,186.000 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U364
0.8359 0.05986 0.00428 0.9 VDD 91.723,179.088 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U365
0.8349 0.06069 0.004452 0.9 VDD 110.623,188.880 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U366
0.8403 0.04614 0.01353 0.9 VDD 110.443,241.872 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U367
0.8364 0.05962 0.004017 0.9 VDD 110.668,180.240 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U368
0.836 0.05932 0.004632 0.9 VDD 90.913,173.328 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U369
0.829 0.06427 0.006768 0.9 VDD 111.163,192.336 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U370
0.8388 0.04642 0.01482 0.9 VDD 110.893,243.024 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U371
0.8344 0.06021 0.005355 0.9 VDD 110.938,175.056 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U372
0.8366 0.05923 0.004208 0.9 VDD 93.253,170.448 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U373
0.835 0.06049 0.004482 0.9 VDD 109.903,187.152 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U374
0.8398 0.04707 0.0131 0.9 VDD 110.173,240.720 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U375
0.8328 0.06055 0.006617 0.9 VDD 110.398,173.328 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U376
0.8363 0.05946 0.004254 0.9 VDD 92.713,172.752 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U377
0.834 0.06136 0.004636 0.9 VDD 110.893,190.032 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U378
0.8407 0.04613 0.01319 0.9 VDD 111.163,241.296 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U379
0.8337 0.06092 0.005355 0.9 VDD 110.938,175.632 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U380
0.8359 0.06032 0.00377 0.9 VDD 100.093,183.120 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U381
0.836 0.061 0.002997 0.9 VDD 88.303,199.824 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U382
0.8286 0.05808 0.01329 0.9 VDD 83.173,221.136 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U383
0.8354 0.05641 0.008186 0.9 VDD 124.753,211.344 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U384
0.8303 0.0606 0.009131 0.9 VDD 100.138,210.768 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U385
0.8363 0.06009 0.003595 0.9 VDD 100.138,186.000 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U386
0.8355 0.06004 0.004479 0.9 VDD 100.093,175.056 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U387
0.8311 0.06305 0.005894 0.9 VDD 111.883,194.640 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U388
0.8383 0.04705 0.0147 0.9 VDD 112.333,244.752 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U389
0.8347 0.06066 0.00461 0.9 VDD 111.748,183.120 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U390
0.8358 0.05988 0.004327 0.9 VDD 92.623,175.632 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U391
0.8317 0.06302 0.005314 0.9 VDD 111.523,193.488 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U392
0.8381 0.04725 0.01462 0.9 VDD 111.703,244.176 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U393
0.8363 0.05963 0.00403 0.9 VDD 111.478,179.664 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U394
0.8361 0.05973 0.0042 0.9 VDD 99.643,176.784 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U395
0.8344 0.06096 0.004679 0.9 VDD 111.253,184.848 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U396
0.8407 0.04614 0.01314 0.9 VDD 110.623,241.296 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U397
0.8357 0.05973 0.004586 0.9 VDD 110.938,181.968 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U398
0.828 0.06395 0.008049 0.9 VDD 83.263,202.704 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U400
0.8361 0.05997 0.003913 0.9 VDD 99.913,181.968 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U401
0.8355 0.05716 0.007289 0.9 VDD 123.808,210.192 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U403
0.8328 0.05806 0.009135 0.9 VDD 89.473,212.496 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U404
0.8363 0.05594 0.007755 0.9 VDD 126.418,211.920 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U405
0.8291 0.06275 0.008119 0.9 VDD 82.903,203.280 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U407
0.8362 0.05999 0.00386 0.9 VDD 99.103,181.968 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U408
0.8353 0.058 0.006735 0.9 VDD 123.898,207.888 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U410
0.8318 0.05877 0.009428 0.9 VDD 88.303,211.920 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U411
0.8344 0.05695 0.008612 0.9 VDD 123.448,211.920 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U412
0.8296 0.06248 0.007941 0.9 VDD 83.803,203.280 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U414
0.836 0.0603 0.003718 0.9 VDD 99.373,183.120 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U415
0.8335 0.05987 0.006663 0.9 VDD 123.178,203.856 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U417
0.8324 0.05877 0.008879 0.9 VDD 88.303,211.344 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U418
0.8342 0.05713 0.008711 0.9 VDD 122.998,211.344 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U419
0.8288 0.06256 0.008664 0.9 VDD 83.533,203.856 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U421
0.8358 0.06017 0.004032 0.9 VDD 93.793,179.664 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U422
0.8336 0.0587 0.007647 0.9 VDD 123.268,206.160 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U424
0.8311 0.05826 0.01062 0.9 VDD 88.933,213.072 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U425
0.8343 0.0572 0.008497 0.9 VDD 123.718,210.768 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U426
0.8292 0.06234 0.008451 0.9 VDD 84.253,203.856 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U428
0.8358 0.05988 0.004328 0.9 VDD 93.073,180.240 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U429
0.8346 0.05867 0.00677 0.9 VDD 123.358,205.584 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U431
0.8307 0.0585 0.01085 0.9 VDD 88.303,213.072 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U432
0.8354 0.05614 0.008432 0.9 VDD 124.078,212.496 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U433
0.8276 0.06425 0.008172 0.9 VDD 82.633,202.704 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U435
0.8358 0.06031 0.003913 0.9 VDD 99.913,182.544 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U436
0.8365 0.0566 0.006951 0.9 VDD 125.068,210.192 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U438
0.8323 0.05844 0.009226 0.9 VDD 89.113,211.920 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U439
0.8373 0.05528 0.007412 0.9 VDD 127.588,212.496 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U440
0.829 0.05756 0.01342 0.9 VDD 81.103,219.984 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U441
0.8292 0.05749 0.01332 0.9 VDD 81.463,219.984 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U442
0.8288 0.05764 0.01352 0.9 VDD 80.743,219.984 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U443
0.8328 0.06339 0.003777 0.9 VDD 106.573,197.520 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U444
0.8291 0.05979 0.01112 0.9 VDD 83.803,214.224 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U445
0.8292 0.05939 0.01145 0.9 VDD 85.873,213.072 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U446
0.8333 0.05779 0.00895 0.9 VDD 90.193,212.496 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U447
0.8328 0.0577 0.009513 0.9 VDD 91.543,213.072 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U448
0.83 0.0589 0.01113 0.9 VDD 87.223,213.072 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U449
0.8343 0.06196 0.003736 0.9 VDD 105.493,196.944 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U450
0.8327 0.05981 0.0075 0.9 VDD 94.873,213.648 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U451
0.8324 0.06001 0.007617 0.9 VDD 99.823,209.040 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U452
0.8336 0.06288 0.003539 0.9 VDD 102.973,197.520 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U453
0.8329 0.06334 0.003754 0.9 VDD 105.943,197.520 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U454
0.8288 0.05961 0.01157 0.9 VDD 85.063,213.648 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U455
0.8288 0.06155 0.009692 0.9 VDD 98.023,214.224 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U456
0.8335 0.0621 0.004355 0.9 VDD 99.643,198.096 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U457
0.8307 0.05999 0.009307 0.9 VDD 109.633,209.040 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U458
0.833 0.06142 0.005604 0.9 VDD 88.213,202.128 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U459
0.8339 0.06269 0.003418 0.9 VDD 102.163,197.520 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U460
0.8286 0.05974 0.01165 0.9 VDD 84.163,213.648 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U461
0.836 0.06089 0.003075 0.9 VDD 88.033,199.248 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U462
0.8335 0.06259 0.003936 0.9 VDD 98.923,198.672 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U463
0.8275 0.06205 0.01044 0.9 VDD 99.373,214.224 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U464
0.8286 0.06343 0.007975 0.9 VDD 101.443,208.464 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U465
0.8287 0.05969 0.01164 0.9 VDD 84.523,213.648 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U466
0.8297 0.05912 0.01113 0.9 VDD 83.713,214.800 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U467
0.8361 0.06064 0.003241 0.9 VDD 121.153,197.520 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U468
0.8362 0.06043 0.00334 0.9 VDD 120.253,196.944 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U469
0.8341 0.06076 0.005179 0.9 VDD 120.793,198.096 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U470
0.836 0.06013 0.003913 0.9 VDD 121.693,196.368 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U471
0.842 0.04783 0.0102 0.9 VDD 95.953,234.960 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U472
0.8418 0.04789 0.01027 0.9 VDD 97.663,235.536 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U473
0.842 0.04781 0.01024 0.9 VDD 96.943,234.960 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U474
0.8419 0.04779 0.01027 0.9 VDD 97.753,234.960 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U475
0.8329 0.06239 0.004712 0.9 VDD 83.983,198.672 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U476
0.8326 0.06273 0.004712 0.9 VDD 83.983,198.096 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U477
0.8323 0.06274 0.004925 0.9 VDD 82.903,198.672 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U478
0.8319 0.06299 0.005078 0.9 VDD 82.093,198.672 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U479
0.8342 0.06159 0.004206 0.9 VDD 80.923,184.848 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U480
0.8359 0.05994 0.004205 0.9 VDD 80.833,184.272 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U481
0.8359 0.05993 0.004183 0.9 VDD 81.463,183.696 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U482
0.8322 0.0616 0.00617 0.9 VDD 80.743,185.424 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U483
0.8356 0.05987 0.004575 0.9 VDD 90.373,179.088 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U484
0.8344 0.06039 0.005235 0.9 VDD 88.303,179.664 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U485
0.8427 0.04682 0.01048 0.9 VDD 119.353,234.960 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U486
0.8414 0.04806 0.01051 0.9 VDD 118.723,235.536 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U487
0.8428 0.04676 0.01045 0.9 VDD 119.893,234.960 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U488
0.8427 0.0467 0.0106 0.9 VDD 120.433,234.384 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U489
0.8338 0.06322 0.002948 0.9 VDD 110.713,199.248 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U490
0.8275 0.06559 0.006932 0.9 VDD 110.623,201.552 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U491
0.8245 0.06337 0.01209 0.9 VDD 109.633,213.648 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U492
0.8291 0.06339 0.007464 0.9 VDD 108.103,198.096 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U493
0.822 0.06327 0.01471 0.9 VDD 110.173,214.224 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U494
0.8257 0.05968 0.01463 0.9 VDD 109.633,214.800 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U495
0.8284 0.06248 0.009106 0.9 VDD 110.713,207.312 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U496
0.8255 0.06317 0.01136 0.9 VDD 103.783,213.648 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U497
0.8359 0.06025 0.003866 0.9 VDD 89.653,196.944 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U498
0.835 0.06075 0.004292 0.9 VDD 88.663,196.944 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U499
0.833 0.06012 0.006844 0.9 VDD 87.313,162.384 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U500
0.836 0.05894 0.005075 0.9 VDD 87.583,166.992 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U501
0.8327 0.05996 0.007346 0.9 VDD 110.173,153.168 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U502
0.8355 0.05881 0.005703 0.9 VDD 87.403,165.264 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U503
0.8361 0.0589 0.005026 0.9 VDD 87.943,166.992 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U504
0.8347 0.05903 0.006248 0.9 VDD 87.943,157.776 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U505
0.8332 0.06056 0.006249 0.9 VDD 99.823,160.656 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U506
0.8346 0.05953 0.005888 0.9 VDD 99.733,162.960 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U507
0.8368 0.0589 0.004334 0.9 VDD 87.943,166.416 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U508
0.835 0.05933 0.005651 0.9 VDD 87.673,164.688 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U509
0.8367 0.05695 0.006386 0.9 VDD 91.093,150.288 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U510
0.8368 0.05723 0.005962 0.9 VDD 89.743,149.136 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U511
0.8293 0.06157 0.009158 0.9 VDD 109.903,156.624 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U512
0.8372 0.05697 0.005816 0.9 VDD 90.373,149.136 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U513
0.8361 0.05782 0.006082 0.9 VDD 122.818,154.320 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U514
0.8336 0.05938 0.006988 0.9 VDD 116.473,153.744 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U515
0.833 0.05997 0.00706 0.9 VDD 100.813,157.776 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U516
0.8326 0.06035 0.007017 0.9 VDD 101.443,155.472 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U517
0.8313 0.06052 0.008185 0.9 VDD 107.113,157.776 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U518
0.8364 0.05756 0.006019 0.9 VDD 91.723,152.016 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U519
0.8346 0.06003 0.005321 0.9 VDD 114.313,161.808 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U520
0.838 0.05733 0.004651 0.9 VDD 127.858,153.168 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U521
0.8346 0.05872 0.006693 0.9 VDD 118.183,153.168 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U522
0.8376 0.05687 0.005582 0.9 VDD 125.428,152.592 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U523
0.834 0.05861 0.007386 0.9 VDD 118.633,152.592 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U524
0.8374 0.05694 0.005656 0.9 VDD 125.158,152.592 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U525
0.8338 0.0587 0.007478 0.9 VDD 118.273,152.592 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U526
0.8364 0.05853 0.005051 0.9 VDD 116.203,159.504 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U527
0.8333 0.05972 0.006957 0.9 VDD 116.023,160.656 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U528
0.8362 0.05982 0.003929 0.9 VDD 93.253,178.512 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U529
0.8367 0.0605 0.002814 0.9 VDD 88.933,199.248 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U530
0.8328 0.06361 0.003596 0.9 VDD 95.593,203.280 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U531
0.838 0.06072 0.001252 0.9 VDD 93.928,199.248 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U532
0.8394 0.05873 0.001917 0.9 VDD 126.913,199.824 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U533
0.8365 0.05994 0.003552 0.9 VDD 94.963,178.512 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U534
0.8376 0.05994 0.002445 0.9 VDD 90.193,199.248 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U535
0.8352 0.06208 0.002673 0.9 VDD 95.503,202.128 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U536
0.8378 0.06115 0.001072 0.9 VDD 94.468,199.824 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U537
0.8385 0.05918 0.002338 0.9 VDD 124.483,199.824 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U538
0.8365 0.05904 0.00442 0.9 VDD 92.623,171.024 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U539
0.8374 0.06059 0.002039 0.9 VDD 95.323,196.368 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U540
0.8368 0.06134 0.001832 0.9 VDD 95.503,198.672 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U541
0.837 0.06083 0.002141 0.9 VDD 94.828,195.216 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U542
0.8377 0.05977 0.002509 0.9 VDD 129.523,195.216 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U543
0.8362 0.06021 0.003594 0.9 VDD 95.863,179.088 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U544
0.8378 0.06032 0.00185 0.9 VDD 94.243,196.944 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U545
0.8352 0.06202 0.002828 0.9 VDD 95.773,201.552 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U546
0.8372 0.06094 0.001829 0.9 VDD 95.638,197.520 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U547
0.8381 0.05908 0.00286 0.9 VDD 127.093,198.096 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U548
0.8367 0.05904 0.004212 0.9 VDD 92.713,171.600 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U549
0.8372 0.05975 0.003058 0.9 VDD 91.903,196.368 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U550
0.838 0.06102 0.0009963 0.9 VDD 94.693,199.248 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U551
0.8368 0.06024 0.002983 0.9 VDD 92.938,195.216 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U552
0.8356 0.06002 0.004342 0.9 VDD 123.583,195.216 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U553
0.8361 0.06027 0.00367 0.9 VDD 98.743,183.120 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U554
0.834 0.06229 0.003726 0.9 VDD 100.363,195.792 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U555
0.8313 0.06336 0.00531 0.9 VDD 109.363,194.064 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U556
0.8312 0.06345 0.005306 0.9 VDD 108.328,194.064 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U557
0.8367 0.0601 0.003204 0.9 VDD 127.723,194.640 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U558
0.8361 0.06022 0.00367 0.9 VDD 97.573,179.088 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U559
0.8339 0.06203 0.004019 0.9 VDD 99.103,195.216 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U560
0.8324 0.06244 0.00519 0.9 VDD 101.083,198.096 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U561
0.8336 0.06215 0.004244 0.9 VDD 99.688,195.216 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U562
0.8371 0.05939 0.003485 0.9 VDD 126.913,195.216 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U563
0.8372 0.05906 0.00372 0.9 VDD 94.693,171.024 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U564
0.8374 0.05979 0.002803 0.9 VDD 92.083,196.944 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U565
0.8372 0.06165 0.00118 0.9 VDD 95.773,199.824 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U566
0.8377 0.06075 0.001515 0.9 VDD 95.008,198.096 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U567
0.8365 0.05957 0.003921 0.9 VDD 124.303,198.096 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U568
0.8367 0.05979 0.003474 0.9 VDD 90.553,196.944 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U569
0.8346 0.06052 0.004926 0.9 VDD 121.513,198.096 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U570
0.8376 0.06041 0.002005 0.9 VDD 93.163,198.672 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U571
0.8305 0.05347 0.01605 0.9 VDD 59.053,241.872 peripherals_i/apb_uart_i/CTS_ccl_a_buf_00081
0.8244 0.06025 0.0153 0.9 VDD 52.213,218.256 peripherals_i/apb_uart_i/CTS_ccl_a_buf_00077
0.8234 0.063 0.01355 0.9 VDD 67.918,215.952 peripherals_i/apb_uart_i/CTS_ccl_a_buf_00042
0.8269 0.05733 0.01573 0.9 VDD 65.758,228.624 peripherals_i/apb_uart_i/CTS_ccl_a_buf_00040
0.8223 0.06246 0.0152 0.9 VDD 66.658,220.560 peripherals_i/apb_uart_i/CTS_ccl_a_buf_00075
0.822 0.06257 0.01539 0.9 VDD 67.603,220.560 peripherals_i/apb_uart_i/CTS_cdb_buf_00344
0.8272 0.05899 0.01379 0.9 VDD 81.238,221.136 peripherals_i/apb_uart_i/FE_OFC258_s_uart_bus_pwdata_0
0.8246 0.06077 0.01466 0.9 VDD 77.053,221.136 peripherals_i/apb_uart_i/FE_OFC257_s_uart_bus_pwdata_1
0.8292 0.05726 0.01349 0.9 VDD 82.453,221.712 peripherals_i/apb_uart_i/FE_OFC256_s_uart_bus_pwdata_2
0.8255 0.05892 0.0156 0.9 VDD 77.413,222.288 peripherals_i/apb_uart_i/FE_OFC253_s_uart_bus_pwdata_5
0.8262 0.06016 0.01362 0.9 VDD 77.548,223.440 peripherals_i/apb_uart_i/FE_OFC252_s_uart_bus_pwdata_6
0.8256 0.05935 0.01507 0.9 VDD 79.393,222.864 peripherals_i/apb_uart_i/FE_OFC251_s_uart_bus_pwdata_7
0.8277 0.05849 0.01386 0.9 VDD 54.598,218.832 peripherals_i/apb_uart_i/FE_OFC213_iRXFIFOD_8
0.8257 0.0606 0.01374 0.9 VDD 52.978,216.528 peripherals_i/apb_uart_i/FE_OFC212_iRXFIFOD_9
0.8231 0.05995 0.01695 0.9 VDD 52.618,221.136 peripherals_i/apb_uart_i/FE_OFC211_iRXFIFOD_10
0.8241 0.0631 0.01283 0.9 VDD 50.548,209.040 peripherals_i/apb_uart_i/FE_OFC94_n1
0.8182 0.05946 0.0223 0.9 VDD 39.793,236.688 peripherals_i/apb_uart_i/FE_OFC89_n1
0.8286 0.05409 0.01734 0.9 VDD 52.708,234.960 peripherals_i/apb_uart_i/FE_OFC87_n1
0.8333 0.05304 0.01366 0.9 VDD 64.633,232.656 peripherals_i/apb_uart_i/FE_OFC86_n1
0.8269 0.05724 0.01586 0.9 VDD 76.963,227.472 peripherals_i/apb_uart_i/FE_OFC85_n1
0.832 0.05542 0.01255 0.9 VDD 59.233,226.896 peripherals_i/apb_uart_i/FE_OFC84_n1
0.8313 0.05004 0.01871 0.9 VDD 55.453,244.752 peripherals_i/apb_uart_i/FE_OFC83_n1
0.8352 0.05229 0.01252 0.9 VDD 59.413,232.080 peripherals_i/apb_uart_i/FE_OFC31_n1
0.8307 0.05037 0.01895 0.9 VDD 55.048,244.752 peripherals_i/apb_uart_i/FE_OFC30_n1
0.8305 0.05864 0.01086 0.9 VDD 62.068,219.408 peripherals_i/apb_uart_i/FE_DBTC7_iRXFIFOWrite
0.8241 0.06077 0.01508 0.9 VDD 52.348,219.408 peripherals_i/apb_uart_i/FE_DBTC6_iRXFIFOClear
0.8237 0.0615 0.01481 0.9 VDD 50.053,217.104 peripherals_i/apb_uart_i/UART_IS_SIN/FE_PHC41_uart_rx
0.823 0.06125 0.01575 0.9 VDD 50.683,217.680 peripherals_i/apb_uart_i/UART_IS_SIN/iD_reg[0]
0.8277 0.05855 0.01372 0.9 VDD 55.633,215.952 peripherals_i/apb_uart_i/UART_IS_SIN/iD_reg[1]
0.8303 0.06111 0.008581 0.9 VDD 62.743,211.344 peripherals_i/apb_uart_i/UART_IS_CTS/FE_PHC23_uart_cts
0.8297 0.06136 0.008925 0.9 VDD 63.823,211.344 peripherals_i/apb_uart_i/UART_IS_CTS/iD_reg[0]
0.8291 0.06136 0.009549 0.9 VDD 63.823,211.920 peripherals_i/apb_uart_i/UART_IS_CTS/iD_reg[1]
0.8305 0.06065 0.008896 0.9 VDD 63.733,210.768 peripherals_i/apb_uart_i/UART_IS_DSR/FE_PHC16_uart_dsr
0.83 0.0608 0.009188 0.9 VDD 64.813,210.768 peripherals_i/apb_uart_i/UART_IS_DSR/iD_reg[0]
0.8294 0.06099 0.009593 0.9 VDD 66.793,210.768 peripherals_i/apb_uart_i/UART_IS_DSR/iD_reg[1]
0.8269 0.06185 0.01125 0.9 VDD 72.283,211.920 peripherals_i/apb_uart_i/UART_IS_DCD/iD_reg[0]
0.8269 0.06181 0.01124 0.9 VDD 72.193,212.496 peripherals_i/apb_uart_i/UART_IS_DCD/iD_reg[1]
0.8271 0.06165 0.01128 0.9 VDD 74.623,211.920 peripherals_i/apb_uart_i/UART_IS_RI/iD_reg[0]
0.8271 0.06166 0.01128 0.9 VDD 74.623,212.496 peripherals_i/apb_uart_i/UART_IS_RI/iD_reg[1]
0.8279 0.06174 0.01038 0.9 VDD 66.793,211.920 peripherals_i/apb_uart_i/UART_IF_CTS/iCount_reg[0]
0.8288 0.06171 0.009534 0.9 VDD 66.433,211.344 peripherals_i/apb_uart_i/UART_IF_CTS/iCount_reg[1]
0.828 0.06113 0.01089 0.9 VDD 67.243,213.648 peripherals_i/apb_uart_i/UART_IF_CTS/Q_reg
0.828 0.06128 0.01074 0.9 VDD 66.568,213.072 peripherals_i/apb_uart_i/UART_IF_CTS/U4
0.8278 0.06134 0.01083 0.9 VDD 66.973,213.072 peripherals_i/apb_uart_i/UART_IF_CTS/U5
0.8288 0.06094 0.01023 0.9 VDD 64.498,213.072 peripherals_i/apb_uart_i/UART_IF_CTS/U6
0.8293 0.06095 0.009751 0.9 VDD 64.543,212.496 peripherals_i/apb_uart_i/UART_IF_CTS/U7
0.8292 0.06155 0.009275 0.9 VDD 65.218,211.344 peripherals_i/apb_uart_i/UART_IF_CTS/U8
0.8286 0.06104 0.0104 0.9 VDD 65.083,213.072 peripherals_i/apb_uart_i/UART_IF_CTS/U9
0.829 0.06104 0.009914 0.9 VDD 65.128,212.496 peripherals_i/apb_uart_i/UART_IF_CTS/U10
0.8284 0.06157 0.009989 0.9 VDD 65.398,211.920 peripherals_i/apb_uart_i/UART_IF_CTS/U11
0.8284 0.06112 0.01051 0.9 VDD 65.578,213.072 peripherals_i/apb_uart_i/UART_IF_CTS/U12
0.8281 0.06121 0.01065 0.9 VDD 66.163,213.072 peripherals_i/apb_uart_i/UART_IF_CTS/U13
0.8278 0.06151 0.01066 0.9 VDD 68.053,212.496 peripherals_i/apb_uart_i/UART_IF_DSR/iCount_reg[0]
0.8273 0.06171 0.01098 0.9 VDD 69.943,212.496 peripherals_i/apb_uart_i/UART_IF_DSR/iCount_reg[1]
0.8277 0.06109 0.01123 0.9 VDD 69.223,213.648 peripherals_i/apb_uart_i/UART_IF_DSR/Q_reg
0.8275 0.06178 0.01073 0.9 VDD 68.458,211.920 peripherals_i/apb_uart_i/UART_IF_DSR/U4
0.8271 0.06167 0.01128 0.9 VDD 69.583,213.072 peripherals_i/apb_uart_i/UART_IF_DSR/U5
0.8285 0.06178 0.009766 0.9 VDD 68.368,211.344 peripherals_i/apb_uart_i/UART_IF_DSR/U6
0.8284 0.06179 0.00981 0.9 VDD 68.773,211.344 peripherals_i/apb_uart_i/UART_IF_DSR/U7
0.8271 0.06183 0.01105 0.9 VDD 70.528,211.920 peripherals_i/apb_uart_i/UART_IF_DSR/U8
0.8283 0.06181 0.009888 0.9 VDD 69.493,211.344 peripherals_i/apb_uart_i/UART_IF_DSR/U9
0.8282 0.06182 0.009941 0.9 VDD 69.988,211.344 peripherals_i/apb_uart_i/UART_IF_DSR/U10
0.8272 0.06182 0.011 0.9 VDD 70.078,211.920 peripherals_i/apb_uart_i/UART_IF_DSR/U11
0.8273 0.0618 0.01087 0.9 VDD 69.268,211.920 peripherals_i/apb_uart_i/UART_IF_DSR/U12
0.8276 0.06177 0.01066 0.9 VDD 68.053,211.920 peripherals_i/apb_uart_i/UART_IF_DSR/U13
0.8266 0.06181 0.01155 0.9 VDD 71.923,213.072 peripherals_i/apb_uart_i/UART_IF_DCD/iCount_reg[0]
0.8291 0.06017 0.01077 0.9 VDD 68.953,214.800 peripherals_i/apb_uart_i/UART_IF_DCD/iCount_reg[1]
0.8259 0.06022 0.01385 0.9 VDD 71.743,215.376 peripherals_i/apb_uart_i/UART_IF_DCD/Q_reg
0.8289 0.0602 0.01092 0.9 VDD 72.418,214.800 peripherals_i/apb_uart_i/UART_IF_DCD/U4
0.8289 0.06021 0.01087 0.9 VDD 71.113,214.800 peripherals_i/apb_uart_i/UART_IF_DCD/U5
0.8276 0.06088 0.01156 0.9 VDD 72.058,213.648 peripherals_i/apb_uart_i/UART_IF_DCD/U6
0.8282 0.06089 0.0109 0.9 VDD 71.923,214.224 peripherals_i/apb_uart_i/UART_IF_DCD/U7
0.829 0.0602 0.01083 0.9 VDD 70.258,214.800 peripherals_i/apb_uart_i/UART_IF_DCD/U8
0.8276 0.06095 0.01145 0.9 VDD 71.023,213.648 peripherals_i/apb_uart_i/UART_IF_DCD/U9
0.8276 0.06099 0.0114 0.9 VDD 70.618,213.648 peripherals_i/apb_uart_i/UART_IF_DCD/U10
0.8282 0.06101 0.01083 0.9 VDD 70.258,214.224 peripherals_i/apb_uart_i/UART_IF_DCD/U11
0.8276 0.06092 0.01151 0.9 VDD 71.518,213.648 peripherals_i/apb_uart_i/UART_IF_DCD/U12
0.8276 0.06084 0.01159 0.9 VDD 72.463,213.648 peripherals_i/apb_uart_i/UART_IF_DCD/U13
0.8266 0.0617 0.0117 0.9 VDD 74.263,213.072 peripherals_i/apb_uart_i/UART_IF_RI/iCount_reg[0]
0.8262 0.06011 0.01371 0.9 VDD 74.623,215.376 peripherals_i/apb_uart_i/UART_IF_RI/iCount_reg[1]
0.8243 0.06205 0.01365 0.9 VDD 75.073,215.952 peripherals_i/apb_uart_i/UART_IF_RI/Q_reg
0.8276 0.06068 0.0117 0.9 VDD 74.488,213.648 peripherals_i/apb_uart_i/UART_IF_RI/U4
0.8289 0.06007 0.01101 0.9 VDD 75.073,214.800 peripherals_i/apb_uart_i/UART_IF_RI/U5
0.8276 0.06065 0.01171 0.9 VDD 74.848,213.648 peripherals_i/apb_uart_i/UART_IF_RI/U6
0.8283 0.06068 0.011 0.9 VDD 74.533,214.224 peripherals_i/apb_uart_i/UART_IF_RI/U7
0.8289 0.06012 0.01099 0.9 VDD 74.308,214.800 peripherals_i/apb_uart_i/UART_IF_RI/U8
0.8289 0.06017 0.01095 0.9 VDD 73.183,214.800 peripherals_i/apb_uart_i/UART_IF_RI/U9
0.8289 0.06015 0.01096 0.9 VDD 73.588,214.800 peripherals_i/apb_uart_i/UART_IF_RI/U10
0.8283 0.06073 0.01098 0.9 VDD 73.948,214.224 peripherals_i/apb_uart_i/UART_IF_RI/U11
0.8283 0.06079 0.01095 0.9 VDD 73.138,214.224 peripherals_i/apb_uart_i/UART_IF_RI/U12
0.8276 0.06074 0.01167 0.9 VDD 73.813,213.648 peripherals_i/apb_uart_i/UART_IF_RI/U13
0.8256 0.05921 0.01523 0.9 VDD 66.793,219.984 peripherals_i/apb_uart_i/UART_IIC/iIIR_reg[3]
0.828 0.05897 0.01299 0.9 VDD 70.213,218.256 peripherals_i/apb_uart_i/UART_IIC/iIIR_reg[2]
0.8266 0.0607 0.0127 0.9 VDD 68.143,217.680 peripherals_i/apb_uart_i/UART_IIC/iIIR_reg[1]
0.8263 0.06067 0.01299 0.9 VDD 70.213,217.680 peripherals_i/apb_uart_i/UART_IIC/iIIR_reg[0]
0.8222 0.0624 0.01536 0.9 VDD 69.448,220.560 peripherals_i/apb_uart_i/UART_IIC/U4
0.8294 0.05892 0.01169 0.9 VDD 68.188,218.832 peripherals_i/apb_uart_i/UART_IIC/U5
0.8284 0.05891 0.01267 0.9 VDD 68.008,218.256 peripherals_i/apb_uart_i/UART_IIC/U6
0.8283 0.05893 0.01277 0.9 VDD 68.638,218.256 peripherals_i/apb_uart_i/UART_IIC/U8
0.8292 0.05895 0.01184 0.9 VDD 70.888,218.832 peripherals_i/apb_uart_i/UART_IIC/U10
0.828 0.05893 0.01305 0.9 VDD 71.518,218.256 peripherals_i/apb_uart_i/UART_IIC/U11
0.8293 0.05896 0.01179 0.9 VDD 69.808,218.832 peripherals_i/apb_uart_i/UART_IIC/U12
0.826 0.06197 0.01199 0.9 VDD 75.298,216.528 peripherals_i/apb_uart_i/UART_IIC/U13
0.8295 0.05887 0.0116 0.9 VDD 66.973,218.832 peripherals_i/apb_uart_i/UART_IIC/U14
0.828 0.05815 0.01389 0.9 VDD 67.423,225.168 peripherals_i/apb_uart_i/UART_IIC_THRE_ED/iDd_reg
0.8263 0.05752 0.01615 0.9 VDD 67.378,228.048 peripherals_i/apb_uart_i/UART_IIC_THRE_ED/U4
0.8302 0.05883 0.01096 0.9 VDD 58.873,217.680 peripherals_i/apb_uart_i/UART_PEDET/iDd_reg
0.8313 0.05787 0.01086 0.9 VDD 59.008,218.256 peripherals_i/apb_uart_i/UART_PEDET/U4
0.8309 0.05798 0.01114 0.9 VDD 58.873,219.408 peripherals_i/apb_uart_i/UART_FEDET/iDd_reg
0.8314 0.05798 0.01061 0.9 VDD 59.638,218.832 peripherals_i/apb_uart_i/UART_FEDET/U4
0.8308 0.05883 0.01041 0.9 VDD 58.873,217.104 peripherals_i/apb_uart_i/UART_BIDET/iDd_reg
0.8304 0.0592 0.0104 0.9 VDD 60.268,217.680 peripherals_i/apb_uart_i/UART_BIDET/U4
0.8252 0.063 0.01183 0.9 VDD 68.503,216.528 peripherals_i/apb_uart_i/UART_ED_CTS/iDd_reg
0.8262 0.06018 0.01366 0.9 VDD 69.178,215.376 peripherals_i/apb_uart_i/UART_ED_CTS/U4
0.8234 0.06298 0.01363 0.9 VDD 68.818,215.952 peripherals_i/apb_uart_i/UART_ED_CTS/U5
0.8257 0.06229 0.01204 0.9 VDD 74.173,216.528 peripherals_i/apb_uart_i/UART_ED_DSR/iDd_reg
0.8276 0.06034 0.01204 0.9 VDD 74.128,217.104 peripherals_i/apb_uart_i/UART_ED_DSR/U4
0.8275 0.06046 0.01203 0.9 VDD 73.048,217.104 peripherals_i/apb_uart_i/UART_ED_DSR/U5
0.8292 0.05876 0.01201 0.9 VDD 75.433,218.832 peripherals_i/apb_uart_i/UART_ED_RI/iDd_reg
0.8293 0.05873 0.01199 0.9 VDD 74.758,219.408 peripherals_i/apb_uart_i/UART_ED_RI/U4
0.8234 0.06281 0.01384 0.9 VDD 71.293,215.952 peripherals_i/apb_uart_i/UART_ED_DCD/iDd_reg
0.8274 0.06058 0.01201 0.9 VDD 71.878,217.104 peripherals_i/apb_uart_i/UART_ED_DCD/U4
0.8253 0.06268 0.01201 0.9 VDD 72.058,216.528 peripherals_i/apb_uart_i/UART_ED_DCD/U5
0.8342 0.05188 0.01395 0.9 VDD 75.433,232.080 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[0]
0.8346 0.05299 0.01237 0.9 VDD 75.343,233.808 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[1]
0.8321 0.05384 0.01403 0.9 VDD 71.473,233.232 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[2]
0.8328 0.05344 0.01379 0.9 VDD 73.543,233.232 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[3]
0.8334 0.05256 0.01406 0.9 VDD 71.023,232.656 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[4]
0.8316 0.05402 0.01435 0.9 VDD 75.433,230.928 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[5]
0.832 0.05404 0.01395 0.9 VDD 75.343,231.504 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[6]
0.8329 0.05344 0.01363 0.9 VDD 77.503,231.504 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[7]
0.8277 0.05701 0.01533 0.9 VDD 77.593,228.048 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[8]
0.8291 0.05715 0.01374 0.9 VDD 78.763,225.744 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[9]
0.8244 0.06011 0.01554 0.9 VDD 77.683,222.864 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[10]
0.8289 0.05715 0.01392 0.9 VDD 78.763,225.168 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[11]
0.8269 0.05965 0.01341 0.9 VDD 78.763,223.440 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[12]
0.828 0.0566 0.0154 0.9 VDD 78.583,227.472 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[13]
0.8328 0.05326 0.01393 0.9 VDD 78.043,229.776 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[14]
0.8328 0.05326 0.0139 0.9 VDD 78.043,230.352 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[15]
0.8237 0.0625 0.01382 0.9 VDD 73.183,215.952 peripherals_i/apb_uart_i/UART_BG16/BAUDTICK_reg
0.8313 0.05413 0.01459 0.9 VDD 73.408,230.352 peripherals_i/apb_uart_i/UART_BG16/U4
0.8335 0.05243 0.01411 0.9 VDD 71.878,232.080 peripherals_i/apb_uart_i/UART_BG16/U5
0.8311 0.05422 0.01465 0.9 VDD 72.913,230.352 peripherals_i/apb_uart_i/UART_BG16/U6
0.8311 0.05415 0.01475 0.9 VDD 73.318,229.776 peripherals_i/apb_uart_i/UART_BG16/U7
0.832 0.0537 0.01435 0.9 VDD 75.748,229.776 peripherals_i/apb_uart_i/UART_BG16/U8
0.8318 0.05378 0.01437 0.9 VDD 75.298,230.352 peripherals_i/apb_uart_i/UART_BG16/U9
0.8262 0.05781 0.01598 0.9 VDD 75.073,228.048 peripherals_i/apb_uart_i/UART_BG16/U10
0.8276 0.05632 0.0161 0.9 VDD 74.578,228.624 peripherals_i/apb_uart_i/UART_BG16/U11
0.8317 0.05424 0.01401 0.9 VDD 74.218,231.504 peripherals_i/apb_uart_i/UART_BG16/U12
0.8339 0.05207 0.01401 0.9 VDD 74.218,232.080 peripherals_i/apb_uart_i/UART_BG16/U13
0.8314 0.05404 0.01454 0.9 VDD 73.903,230.352 peripherals_i/apb_uart_i/UART_BG16/U14
0.8314 0.054 0.01462 0.9 VDD 74.128,229.776 peripherals_i/apb_uart_i/UART_BG16/U15
0.8336 0.05232 0.01408 0.9 VDD 72.598,232.080 peripherals_i/apb_uart_i/UART_BG16/U16
0.8337 0.05239 0.01396 0.9 VDD 72.148,232.656 peripherals_i/apb_uart_i/UART_BG16/U17
0.8314 0.05452 0.01408 0.9 VDD 72.643,231.504 peripherals_i/apb_uart_i/UART_BG16/U18
0.8309 0.05448 0.01466 0.9 VDD 72.868,230.928 peripherals_i/apb_uart_i/UART_BG16/U19
0.829 0.05638 0.01458 0.9 VDD 74.398,229.200 peripherals_i/apb_uart_i/UART_BG16/U20
0.8311 0.05502 0.01392 0.9 VDD 78.088,229.200 peripherals_i/apb_uart_i/UART_BG16/U21
0.8304 0.05546 0.01414 0.9 VDD 76.918,229.200 peripherals_i/apb_uart_i/UART_BG16/U22
0.8298 0.05584 0.01432 0.9 VDD 75.883,229.200 peripherals_i/apb_uart_i/UART_BG16/U23
0.8284 0.05583 0.01576 0.9 VDD 75.928,228.624 peripherals_i/apb_uart_i/UART_BG16/U24
0.8286 0.05573 0.0157 0.9 VDD 77.548,226.896 peripherals_i/apb_uart_i/UART_BG16/U25
0.8283 0.0575 0.0142 0.9 VDD 77.368,225.168 peripherals_i/apb_uart_i/UART_BG16/U26
0.8284 0.05754 0.01404 0.9 VDD 77.233,225.744 peripherals_i/apb_uart_i/UART_BG16/U27
0.828 0.05775 0.0142 0.9 VDD 76.378,225.744 peripherals_i/apb_uart_i/UART_BG16/U28
0.8284 0.05582 0.01577 0.9 VDD 77.278,226.896 peripherals_i/apb_uart_i/UART_BG16/U29
0.8301 0.05485 0.01504 0.9 VDD 78.538,228.624 peripherals_i/apb_uart_i/UART_BG16/U30
0.8298 0.05603 0.01416 0.9 VDD 76.603,226.320 peripherals_i/apb_uart_i/UART_BG16/U31
0.8278 0.05616 0.01604 0.9 VDD 76.198,226.896 peripherals_i/apb_uart_i/UART_BG16/U32
0.8308 0.05577 0.01341 0.9 VDD 78.718,224.016 peripherals_i/apb_uart_i/UART_BG16/U33
0.826 0.06034 0.0137 0.9 VDD 77.008,223.440 peripherals_i/apb_uart_i/UART_BG16/U34
0.83 0.05628 0.01374 0.9 VDD 76.693,224.016 peripherals_i/apb_uart_i/UART_BG16/U35
0.8294 0.05629 0.01434 0.9 VDD 76.648,224.592 peripherals_i/apb_uart_i/UART_BG16/U36
0.8269 0.05745 0.01567 0.9 VDD 76.288,228.048 peripherals_i/apb_uart_i/UART_BG16/U37
0.8295 0.05608 0.01443 0.9 VDD 75.253,229.200 peripherals_i/apb_uart_i/UART_BG16/U38
0.8337 0.05225 0.01406 0.9 VDD 73.093,232.080 peripherals_i/apb_uart_i/UART_BG16/U40
0.831 0.05438 0.01459 0.9 VDD 73.453,230.928 peripherals_i/apb_uart_i/UART_BG16/U42
0.8293 0.05621 0.01449 0.9 VDD 74.893,229.200 peripherals_i/apb_uart_i/UART_BG16/U44
0.8323 0.05355 0.01416 0.9 VDD 76.558,230.352 peripherals_i/apb_uart_i/UART_BG16/U46
0.8322 0.05369 0.01415 0.9 VDD 76.603,230.928 peripherals_i/apb_uart_i/UART_BG16/U47
0.834 0.05221 0.01382 0.9 VDD 73.318,232.656 peripherals_i/apb_uart_i/UART_BG16/U48
0.8341 0.05215 0.01376 0.9 VDD 73.723,232.656 peripherals_i/apb_uart_i/UART_BG16/U49
0.8316 0.05395 0.01448 0.9 VDD 74.398,230.352 peripherals_i/apb_uart_i/UART_BG16/U50
0.8317 0.05384 0.01441 0.9 VDD 74.983,230.352 peripherals_i/apb_uart_i/UART_BG16/U51
0.8317 0.05385 0.01449 0.9 VDD 74.938,229.776 peripherals_i/apb_uart_i/UART_BG16/U52
0.8316 0.05437 0.01404 0.9 VDD 73.498,231.504 peripherals_i/apb_uart_i/UART_BG16/U53
0.8338 0.05231 0.01389 0.9 VDD 72.688,232.656 peripherals_i/apb_uart_i/UART_BG16/U54
0.8345 0.05196 0.01356 0.9 VDD 74.893,232.656 peripherals_i/apb_uart_i/UART_BG16/U55
0.8301 0.05564 0.01423 0.9 VDD 76.423,229.200 peripherals_i/apb_uart_i/UART_BG16/U56
0.8289 0.05553 0.01555 0.9 VDD 76.738,228.624 peripherals_i/apb_uart_i/UART_BG16/U57
0.8304 0.05567 0.01394 0.9 VDD 77.728,226.320 peripherals_i/apb_uart_i/UART_BG16/U59
0.8309 0.05534 0.01374 0.9 VDD 78.763,226.320 peripherals_i/apb_uart_i/UART_BG16/U60
0.8325 0.05373 0.01379 0.9 VDD 76.468,231.504 peripherals_i/apb_uart_i/UART_BG16/U61
0.8346 0.05188 0.01348 0.9 VDD 75.388,232.656 peripherals_i/apb_uart_i/UART_BG16/U62
0.8335 0.053 0.01349 0.9 VDD 75.298,233.232 peripherals_i/apb_uart_i/UART_BG16/U63
0.8296 0.05617 0.01424 0.9 VDD 77.143,224.592 peripherals_i/apb_uart_i/UART_BG16/U64
0.8304 0.05604 0.01361 0.9 VDD 77.638,224.016 peripherals_i/apb_uart_i/UART_BG16/U65
0.8299 0.05597 0.01409 0.9 VDD 77.908,224.592 peripherals_i/apb_uart_i/UART_BG16/U67
0.8303 0.05575 0.01392 0.9 VDD 78.763,224.592 peripherals_i/apb_uart_i/UART_BG16/U68
0.8302 0.05585 0.01399 0.9 VDD 78.403,224.592 peripherals_i/apb_uart_i/UART_BG16/U69
0.8306 0.05588 0.0135 0.9 VDD 78.268,224.016 peripherals_i/apb_uart_i/UART_BG16/U70
0.8291 0.05547 0.01547 0.9 VDD 78.358,226.896 peripherals_i/apb_uart_i/UART_BG16/U72
0.8284 0.05656 0.015 0.9 VDD 78.673,228.048 peripherals_i/apb_uart_i/UART_BG16/U73
0.8293 0.05527 0.01538 0.9 VDD 77.413,228.624 peripherals_i/apb_uart_i/UART_BG16/U74
0.8307 0.05529 0.01406 0.9 VDD 77.368,229.200 peripherals_i/apb_uart_i/UART_BG16/U75
0.8326 0.05339 0.01397 0.9 VDD 77.638,230.928 peripherals_i/apb_uart_i/UART_BG16/U76
0.8329 0.05321 0.01387 0.9 VDD 78.178,230.928 peripherals_i/apb_uart_i/UART_BG16/U77
0.8276 0.06276 0.009663 0.9 VDD 72.643,209.040 peripherals_i/apb_uart_i/UART_BG2/clk_gate_iCounter_reg/latch
0.8275 0.06269 0.009837 0.9 VDD 74.443,209.040 peripherals_i/apb_uart_i/UART_BG2/iCounter_reg[0]
0.8287 0.06099 0.01028 0.9 VDD 74.533,210.768 peripherals_i/apb_uart_i/UART_BG2/iCounter_reg[1]
0.8282 0.06275 0.009096 0.9 VDD 73.543,209.616 peripherals_i/apb_uart_i/UART_BG2/iCounter_reg[2]
0.828 0.06186 0.01017 0.9 VDD 72.103,211.344 peripherals_i/apb_uart_i/UART_BG2/iQ_reg
0.8299 0.06095 0.009159 0.9 VDD 75.118,210.192 peripherals_i/apb_uart_i/UART_BG2/U4
0.8288 0.06099 0.01018 0.9 VDD 72.418,210.768 peripherals_i/apb_uart_i/UART_BG2/U5
0.8282 0.06265 0.009145 0.9 VDD 74.758,209.616 peripherals_i/apb_uart_i/UART_BG2/U6
0.8288 0.06093 0.01028 0.9 VDD 75.568,210.768 peripherals_i/apb_uart_i/UART_BG2/U7
0.8299 0.06098 0.009143 0.9 VDD 74.713,210.192 peripherals_i/apb_uart_i/UART_BG2/U8
0.8299 0.06099 0.009127 0.9 VDD 74.308,210.192 peripherals_i/apb_uart_i/UART_BG2/U9
0.8288 0.06099 0.01022 0.9 VDD 73.273,210.768 peripherals_i/apb_uart_i/UART_BG2/U10
0.8292 0.06231 0.00847 0.9 VDD 66.883,209.616 peripherals_i/apb_uart_i/UART_RCLK/iDd_reg
0.8309 0.06058 0.008472 0.9 VDD 66.388,208.464 peripherals_i/apb_uart_i/UART_RCLK/U4
0.8236 0.05594 0.02047 0.9 VDD 66.883,242.448 peripherals_i/apb_uart_i/UART_TXFF/CTS_ccl_a_buf_00085
0.8233 0.05288 0.02379 0.9 VDD 66.883,258.576 peripherals_i/apb_uart_i/UART_TXFF/CTS_ccl_a_buf_00083
0.837 0.0442 0.0188 0.9 VDD 54.103,259.152 peripherals_i/apb_uart_i/UART_TXFF/FE_OFC82_n1
0.8393 0.04216 0.01858 0.9 VDD 54.553,259.728 peripherals_i/apb_uart_i/UART_TXFF/FE_OFC29_n1
0.8364 0.04574 0.01788 0.9 VDD 62.743,260.304 peripherals_i/apb_uart_i/UART_TXFF/FE_OFC28_n1
0.8275 0.04928 0.02325 0.9 VDD 76.378,260.880 peripherals_i/apb_uart_i/UART_TXFF/FE_OFC26_n1
0.827 0.0536 0.01938 0.9 VDD 65.893,247.632 peripherals_i/apb_uart_i/UART_TXFF/clk_gate_iRDAddr_reg/latch
0.8305 0.05477 0.01474 0.9 VDD 68.863,230.928 peripherals_i/apb_uart_i/UART_TXFF/clk_gate_iUSAGE_reg/latch
0.8286 0.05312 0.01824 0.9 VDD 68.413,245.328 peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[6]
0.8314 0.05079 0.01784 0.9 VDD 64.093,246.480 peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[6]
0.8334 0.04959 0.017 0.9 VDD 63.823,249.360 peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[2]
0.832 0.05009 0.01794 0.9 VDD 64.183,252.240 peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[1]
0.8273 0.05397 0.01876 0.9 VDD 68.323,247.056 peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[5]
0.8282 0.05181 0.02004 0.9 VDD 67.873,248.208 peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[4]
0.8299 0.05032 0.01981 0.9 VDD 68.143,249.936 peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[3]
0.8293 0.05111 0.01955 0.9 VDD 67.423,250.512 peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[2]
0.8288 0.05108 0.02014 0.9 VDD 67.333,251.664 peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[1]
0.828 0.05138 0.0206 0.9 VDD 68.503,251.088 peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[0]
0.8233 0.05616 0.02057 0.9 VDD 74.983,241.872 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][7]
0.8311 0.0515 0.01738 0.9 VDD 75.793,243.600 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][6]
0.8261 0.05506 0.01883 0.9 VDD 75.613,239.568 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][5]
0.8301 0.0515 0.01839 0.9 VDD 75.793,244.176 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][4]
0.8251 0.05593 0.01894 0.9 VDD 75.433,240.720 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][3]
0.8284 0.05409 0.01748 0.9 VDD 75.253,243.024 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][2]
0.8257 0.05533 0.01902 0.9 VDD 74.803,238.992 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][1]
0.8255 0.05547 0.01899 0.9 VDD 75.073,238.416 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][0]
0.8398 0.04392 0.01633 0.9 VDD 62.743,264.912 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][7]
0.8409 0.04305 0.01604 0.9 VDD 60.853,263.184 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][6]
0.836 0.04657 0.01745 0.9 VDD 60.853,258.000 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][5]
0.8326 0.04771 0.0197 0.9 VDD 62.743,258.000 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][4]
0.8379 0.04582 0.01627 0.9 VDD 60.943,261.456 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][3]
0.8406 0.04334 0.01604 0.9 VDD 60.853,262.608 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][2]
0.8352 0.04705 0.01775 0.9 VDD 62.563,260.880 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][1]
0.8414 0.04305 0.01559 0.9 VDD 60.853,263.760 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][0]
0.8282 0.05115 0.02061 0.9 VDD 72.913,252.240 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][7]
0.8295 0.04994 0.02061 0.9 VDD 76.873,251.664 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][6]
0.8295 0.05026 0.02027 0.9 VDD 76.603,250.512 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][5]
0.8279 0.05098 0.02113 0.9 VDD 74.713,251.088 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][4]
0.8273 0.05145 0.02128 0.9 VDD 72.643,251.088 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][3]
0.8279 0.0509 0.02123 0.9 VDD 73.993,251.664 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][2]
0.8276 0.0514 0.02098 0.9 VDD 69.853,251.664 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][1]
0.8281 0.05128 0.02066 0.9 VDD 73.633,250.512 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][0]
0.8377 0.04292 0.01938 0.9 VDD 55.723,258.576 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][7]
0.8333 0.04553 0.02116 0.9 VDD 51.943,258.576 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][6]
0.834 0.04604 0.01992 0.9 VDD 50.773,259.152 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][5]
0.8356 0.04504 0.01936 0.9 VDD 52.843,259.152 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][4]
0.8349 0.04469 0.02042 0.9 VDD 53.923,258.000 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][3]
0.8375 0.04326 0.01926 0.9 VDD 55.903,258.000 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][2]
0.8351 0.04441 0.02047 0.9 VDD 53.833,258.576 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][1]
0.8325 0.04613 0.0214 0.9 VDD 51.043,258.000 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][0]
0.8287 0.05278 0.01854 0.9 VDD 73.723,245.328 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][7]
0.8287 0.0527 0.01855 0.9 VDD 75.973,247.056 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][6]
0.832 0.04945 0.01857 0.9 VDD 75.883,246.480 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][5]
0.8272 0.05383 0.01893 0.9 VDD 72.463,247.056 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][4]
0.8283 0.05313 0.01856 0.9 VDD 71.743,245.328 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][3]
0.827 0.05405 0.01894 0.9 VDD 70.213,247.056 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][2]
0.8321 0.04955 0.01836 0.9 VDD 75.433,245.904 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][1]
0.8279 0.05319 0.01886 0.9 VDD 70.933,244.752 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][0]
0.8466 0.0393 0.01406 0.9 VDD 58.873,266.640 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][7]
0.8438 0.04002 0.01616 0.9 VDD 57.883,264.336 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][6]
0.8371 0.04601 0.01691 0.9 VDD 58.873,258.576 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][5]
0.84 0.04404 0.01601 0.9 VDD 58.873,260.880 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][4]
0.843 0.04038 0.01667 0.9 VDD 57.433,263.184 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][3]
0.8424 0.04066 0.01696 0.9 VDD 56.983,262.608 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][2]
0.8407 0.04158 0.01772 0.9 VDD 55.813,260.304 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][1]
0.8473 0.03867 0.01406 0.9 VDD 58.153,267.216 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][0]
0.822 0.054 0.02401 0.9 VDD 74.173,259.152 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][7]
0.8276 0.04828 0.02414 0.9 VDD 76.153,259.728 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][6]
0.8284 0.04834 0.02323 0.9 VDD 75.883,260.304 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][5]
0.8194 0.05415 0.0264 0.9 VDD 72.553,258.576 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][4]
0.8223 0.05414 0.02353 0.9 VDD 72.283,259.152 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][3]
0.8194 0.05394 0.02662 0.9 VDD 74.443,258.576 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][2]
0.8236 0.05026 0.02617 0.9 VDD 71.653,258.000 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][1]
0.8224 0.05345 0.02415 0.9 VDD 76.063,259.152 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][0]
0.8316 0.04931 0.01914 0.9 VDD 56.623,246.480 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][7]
0.8258 0.05268 0.02156 0.9 VDD 51.853,245.904 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][6]
0.8256 0.0533 0.02109 0.9 VDD 51.313,244.752 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][5]
0.8265 0.05233 0.02119 0.9 VDD 52.663,245.328 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][4]
0.8277 0.05098 0.02132 0.9 VDD 54.013,246.480 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][3]
0.8305 0.05004 0.01945 0.9 VDD 55.453,245.328 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][2]
0.8282 0.05121 0.02058 0.9 VDD 53.743,245.904 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][1]
0.8241 0.0538 0.02205 0.9 VDD 50.503,245.328 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][0]
0.824 0.05673 0.01929 0.9 VDD 73.453,240.720 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][7]
0.8224 0.05676 0.02087 0.9 VDD 73.093,241.872 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][6]
0.8273 0.0563 0.01645 0.9 VDD 72.373,237.840 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][5]
0.822 0.05704 0.02097 0.9 VDD 71.203,241.872 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][4]
0.8232 0.05735 0.01947 0.9 VDD 71.293,240.144 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][3]
0.8241 0.05663 0.01927 0.9 VDD 73.633,241.296 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][2]
0.8248 0.05618 0.01905 0.9 VDD 72.913,238.416 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][1]
0.8246 0.05649 0.01887 0.9 VDD 70.843,238.416 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][0]
0.8342 0.04548 0.02036 0.9 VDD 65.983,263.184 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][7]
0.8342 0.04563 0.02013 0.9 VDD 65.533,262.032 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][6]
0.8315 0.04865 0.01982 0.9 VDD 64.633,257.424 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][5]
0.828 0.04911 0.02285 0.9 VDD 65.803,258.000 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][4]
0.8322 0.04823 0.01956 0.9 VDD 64.723,261.456 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][3]
0.8325 0.04742 0.02011 0.9 VDD 66.343,260.304 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][2]
0.8274 0.05215 0.02042 0.9 VDD 65.713,259.152 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][1]
0.8334 0.04588 0.0207 0.9 VDD 66.523,262.608 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][0]
0.8291 0.0501 0.02076 0.9 VDD 72.823,255.696 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][7]
0.8297 0.04959 0.02072 0.9 VDD 77.143,256.272 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][6]
0.8308 0.04924 0.01995 0.9 VDD 76.423,255.120 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][5]
0.8294 0.04975 0.02086 0.9 VDD 74.983,255.696 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][4]
0.8298 0.05016 0.02007 0.9 VDD 71.293,255.120 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][3]
0.83 0.04986 0.02013 0.9 VDD 74.533,255.120 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][2]
0.8294 0.05013 0.02046 0.9 VDD 70.843,255.696 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][1]
0.8273 0.04956 0.02315 0.9 VDD 77.233,256.848 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][0]
0.8369 0.04511 0.01799 0.9 VDD 55.993,253.968 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][7]
0.8332 0.0466 0.02017 0.9 VDD 52.663,255.696 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][6]
0.8319 0.04792 0.02016 0.9 VDD 50.863,252.816 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][5]
0.8335 0.04709 0.01941 0.9 VDD 53.023,252.816 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][4]
0.8345 0.04542 0.02006 0.9 VDD 54.733,255.120 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][3]
0.8363 0.04592 0.0178 0.9 VDD 56.533,252.816 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][2]
0.8347 0.04666 0.01859 0.9 VDD 54.103,253.968 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][1]
0.8308 0.04726 0.02189 0.9 VDD 50.773,255.120 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][0]
0.8239 0.05711 0.01902 0.9 VDD 69.583,241.296 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][7]
0.8268 0.05593 0.01729 0.9 VDD 67.153,243.024 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][6]
0.827 0.05647 0.01658 0.9 VDD 67.603,237.840 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][5]
0.8292 0.05244 0.01835 0.9 VDD 67.333,244.176 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][4]
0.8234 0.05751 0.01907 0.9 VDD 68.143,240.144 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][3]
0.8226 0.05681 0.0206 0.9 VDD 67.423,241.872 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][2]
0.8259 0.056 0.01811 0.9 VDD 67.513,238.992 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][1]
0.8288 0.05603 0.01514 0.9 VDD 67.603,236.688 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][0]
0.846 0.04029 0.01372 0.9 VDD 61.483,268.368 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][7]
0.8411 0.04159 0.01729 0.9 VDD 63.913,267.792 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][6]
0.8483 0.03857 0.01317 0.9 VDD 58.873,268.368 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][5]
0.8461 0.04017 0.01377 0.9 VDD 61.123,269.520 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][4]
0.8439 0.04111 0.01498 0.9 VDD 62.293,270.096 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][3]
0.8484 0.03849 0.01315 0.9 VDD 58.873,269.520 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][2]
0.8436 0.04143 0.01495 0.9 VDD 63.553,268.368 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][1]
0.842 0.04178 0.01623 0.9 VDD 63.643,269.520 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][0]
0.8312 0.04813 0.02067 0.9 VDD 66.523,253.968 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][7]
0.8205 0.0539 0.02564 0.9 VDD 70.213,258.576 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][6]
0.8292 0.05127 0.01955 0.9 VDD 68.323,252.240 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][5]
0.8277 0.05085 0.02143 0.9 VDD 68.143,253.392 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][4]
0.8246 0.0501 0.02535 0.9 VDD 69.583,258.000 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][3]
0.8279 0.04992 0.02214 0.9 VDD 68.593,257.424 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][2]
0.8292 0.05026 0.02051 0.9 VDD 66.253,253.392 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][1]
0.8309 0.04773 0.02139 0.9 VDD 67.333,259.728 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][0]
0.8352 0.04733 0.01751 0.9 VDD 57.973,251.664 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][7]
0.8306 0.04858 0.0208 0.9 VDD 52.573,251.088 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][6]
0.8294 0.04915 0.02143 0.9 VDD 50.683,251.088 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][5]
0.8311 0.04818 0.02068 0.9 VDD 52.843,251.664 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][4]
0.8334 0.0475 0.01909 0.9 VDD 54.733,250.512 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][3]
0.8342 0.04765 0.01811 0.9 VDD 56.623,249.936 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][2]
0.834 0.04671 0.01926 0.9 VDD 55.363,251.664 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][1]
0.8296 0.04908 0.02137 0.9 VDD 50.953,251.664 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][0]
0.8251 0.05503 0.01986 0.9 VDD 77.503,241.872 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][7]
0.8302 0.05181 0.01801 0.9 VDD 77.143,245.328 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][6]
0.8263 0.0552 0.01846 0.9 VDD 76.873,240.144 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][5]
0.83 0.05188 0.01813 0.9 VDD 76.963,244.752 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][4]
0.8265 0.05508 0.01838 0.9 VDD 77.413,241.296 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][3]
0.8265 0.05339 0.02009 0.9 VDD 76.873,242.448 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][2]
0.8269 0.05447 0.01859 0.9 VDD 76.963,238.992 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][1]
0.8269 0.05459 0.01853 0.9 VDD 77.143,238.416 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][0]
0.8426 0.04255 0.01485 0.9 VDD 60.853,264.912 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][7]
0.8386 0.04412 0.01732 0.9 VDD 62.743,263.760 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][6]
0.8345 0.0481 0.01745 0.9 VDD 60.853,258.576 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][5]
0.8331 0.04929 0.01761 0.9 VDD 62.113,259.152 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][4]
0.8378 0.04442 0.01782 0.9 VDD 62.743,262.608 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][3]
0.8401 0.04404 0.01586 0.9 VDD 58.873,261.456 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][2]
0.8378 0.04514 0.01701 0.9 VDD 61.663,260.304 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][1]
0.8394 0.04363 0.01694 0.9 VDD 62.293,264.336 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][0]
0.8289 0.05051 0.02063 0.9 VDD 72.913,249.936 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][7]
0.8317 0.04978 0.01852 0.9 VDD 76.693,249.360 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][6]
0.83 0.04978 0.02024 0.9 VDD 76.693,249.936 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][5]
0.8292 0.05024 0.02058 0.9 VDD 74.803,249.936 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][4]
0.8273 0.05158 0.02114 0.9 VDD 70.753,251.088 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][3]
0.8295 0.05174 0.01878 0.9 VDD 74.443,248.784 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][2]
0.8283 0.05153 0.02016 0.9 VDD 69.583,250.512 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][1]
0.8307 0.05054 0.01876 0.9 VDD 72.283,249.360 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][0]
0.8373 0.04549 0.01718 0.9 VDD 57.973,255.696 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][7]
0.8341 0.04562 0.02027 0.9 VDD 52.393,256.272 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][6]
0.8342 0.04619 0.01964 0.9 VDD 50.863,257.424 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][5]
0.8355 0.04525 0.01927 0.9 VDD 52.933,257.424 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][4]
0.8365 0.04467 0.01886 0.9 VDD 54.373,256.848 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][3]
0.8382 0.04384 0.01799 0.9 VDD 56.263,256.848 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][2]
0.8374 0.04396 0.01861 0.9 VDD 55.003,257.424 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][1]
0.8329 0.04631 0.0208 0.9 VDD 50.503,256.272 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][0]
0.8273 0.05201 0.02068 0.9 VDD 73.003,248.208 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][7]
0.8273 0.05266 0.02008 0.9 VDD 76.063,247.632 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][6]
0.8304 0.05105 0.01859 0.9 VDD 76.333,248.784 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][5]
0.828 0.05161 0.02041 0.9 VDD 74.893,248.208 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][4]
0.8254 0.05397 0.02066 0.9 VDD 71.563,247.632 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][3]
0.8275 0.05202 0.02045 0.9 VDD 69.763,248.208 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][2]
0.8259 0.05351 0.02063 0.9 VDD 73.723,247.632 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][1]
0.8292 0.05205 0.01879 0.9 VDD 72.553,248.784 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][0]
0.847 0.03759 0.01543 0.9 VDD 56.803,265.488 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][7]
0.8454 0.03924 0.01533 0.9 VDD 57.073,264.912 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][6]
0.8387 0.04403 0.01722 0.9 VDD 57.163,259.152 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][5]
0.8413 0.04133 0.01735 0.9 VDD 56.353,261.456 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][4]
0.8432 0.0399 0.01688 0.9 VDD 56.893,263.760 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][3]
0.8422 0.04088 0.01688 0.9 VDD 57.253,262.032 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][2]
0.8411 0.04143 0.01742 0.9 VDD 56.443,260.880 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][1]
0.8474 0.03765 0.01491 0.9 VDD 56.893,266.064 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][0]
0.8265 0.05023 0.02328 0.9 VDD 72.823,256.848 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][7]
0.8242 0.04939 0.02645 0.9 VDD 77.143,258.000 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][6]
0.8273 0.04949 0.02323 0.9 VDD 76.873,257.424 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][5]
0.8266 0.04997 0.02341 0.9 VDD 75.343,256.848 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][4]
0.8265 0.05012 0.02342 0.9 VDD 74.263,257.424 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][3]
0.8232 0.05019 0.02658 0.9 VDD 73.723,258.000 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][2]
0.8269 0.05022 0.0229 0.9 VDD 70.933,256.848 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][1]
0.8204 0.05308 0.02648 0.9 VDD 76.963,258.576 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][0]
0.8324 0.04933 0.01824 0.9 VDD 57.073,247.632 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][7]
0.8294 0.04947 0.02114 0.9 VDD 52.573,248.208 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][6]
0.8255 0.05283 0.02171 0.9 VDD 51.223,247.632 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][5]
0.826 0.05177 0.02222 0.9 VDD 52.663,247.056 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][4]
0.8317 0.04846 0.01987 0.9 VDD 54.823,248.208 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][3]
0.829 0.05064 0.02038 0.9 VDD 54.013,247.632 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][2]
0.8294 0.04989 0.02069 0.9 VDD 54.823,247.056 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][1]
0.8236 0.05323 0.02314 0.9 VDD 51.043,246.480 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][0]
0.8249 0.05576 0.01932 0.9 VDD 73.003,239.568 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][7]
0.8276 0.0548 0.01764 0.9 VDD 73.093,243.024 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][6]
0.8285 0.05518 0.01634 0.9 VDD 73.093,237.264 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][5]
0.8289 0.05222 0.01884 0.9 VDD 72.103,244.176 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][4]
0.8245 0.05602 0.01947 0.9 VDD 71.023,239.568 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][3]
0.8234 0.0573 0.01926 0.9 VDD 71.563,240.720 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][2]
0.8296 0.05527 0.01511 0.9 VDD 72.823,236.688 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][1]
0.829 0.05572 0.01532 0.9 VDD 70.843,236.688 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][0]
0.8365 0.04489 0.01863 0.9 VDD 64.543,264.336 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][7]
0.8353 0.0453 0.01939 0.9 VDD 64.633,262.608 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][6]
0.8319 0.04838 0.01968 0.9 VDD 64.453,256.848 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][5]
0.8279 0.05096 0.02117 0.9 VDD 64.093,258.576 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][4]
0.8348 0.04723 0.01802 0.9 VDD 62.833,261.456 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][3]
0.8329 0.04811 0.01904 0.9 VDD 64.453,260.880 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][2]
0.8335 0.04676 0.01973 0.9 VDD 64.723,259.728 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][1]
0.8363 0.045 0.01869 0.9 VDD 64.633,263.760 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][0]
0.8283 0.05138 0.02029 0.9 VDD 71.023,252.240 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][7]
0.8292 0.04743 0.02339 0.9 VDD 77.233,253.968 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][6]
0.828 0.05134 0.02066 0.9 VDD 76.963,252.816 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][5]
0.8249 0.05172 0.02335 0.9 VDD 75.163,253.392 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][4]
0.8252 0.05174 0.02308 0.9 VDD 73.273,253.392 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][3]
0.8275 0.05173 0.02075 0.9 VDD 75.073,252.816 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][2]
0.8259 0.05154 0.02261 0.9 VDD 71.383,253.392 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][1]
0.8253 0.05131 0.02341 0.9 VDD 77.053,253.392 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][0]
0.8367 0.04595 0.0173 0.9 VDD 58.333,254.544 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][7]
0.8312 0.04758 0.02124 0.9 VDD 52.663,254.544 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][6]
0.8295 0.04857 0.02189 0.9 VDD 50.773,254.544 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][5]
0.8322 0.0466 0.02124 0.9 VDD 52.663,255.120 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][4]
0.8335 0.04633 0.02018 0.9 VDD 54.553,254.544 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][3]
0.8363 0.04587 0.01779 0.9 VDD 56.443,253.392 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][2]
0.8352 0.04554 0.01924 0.9 VDD 54.553,255.696 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][1]
0.8322 0.04853 0.01928 0.9 VDD 50.863,253.968 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][0]
0.8247 0.05609 0.01921 0.9 VDD 68.773,239.568 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][7]
0.8268 0.05567 0.01755 0.9 VDD 69.223,243.024 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][6]
0.8274 0.056 0.01663 0.9 VDD 68.683,237.264 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][5]
0.8288 0.05246 0.01876 0.9 VDD 69.583,244.176 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][4]
0.8234 0.05751 0.01904 0.9 VDD 69.673,240.720 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][3]
0.822 0.0571 0.02088 0.9 VDD 69.313,241.872 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][2]
0.825 0.05655 0.01845 0.9 VDD 68.683,238.416 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][1]
0.8329 0.05173 0.01533 0.9 VDD 69.763,236.112 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][0]
0.8442 0.04109 0.01468 0.9 VDD 61.213,267.216 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][7]
0.8394 0.04305 0.01753 0.9 VDD 64.363,266.640 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][6]
0.8512 0.03643 0.01234 0.9 VDD 58.873,271.248 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][5]
0.8456 0.04072 0.01366 0.9 VDD 61.753,270.672 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][4]
0.8479 0.03796 0.0141 0.9 VDD 62.293,271.248 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][3]
0.8485 0.03836 0.01315 0.9 VDD 58.873,270.096 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][2]
0.8411 0.04235 0.01657 0.9 VDD 63.103,267.216 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][1]
0.8421 0.04237 0.01553 0.9 VDD 64.363,270.672 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][0]
0.8316 0.04915 0.01922 0.9 VDD 66.523,255.696 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][7]
0.8307 0.04969 0.01962 0.9 VDD 67.603,256.272 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][6]
0.8305 0.04976 0.01975 0.9 VDD 68.683,255.120 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][5]
0.8321 0.04819 0.01973 0.9 VDD 68.593,254.544 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][4]
0.8277 0.05001 0.02232 0.9 VDD 69.043,256.848 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][3]
0.8291 0.04955 0.02139 0.9 VDD 67.153,256.848 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][2]
0.833 0.04807 0.01889 0.9 VDD 66.073,254.544 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][1]
0.8238 0.05374 0.02245 0.9 VDD 69.493,259.152 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][0]
0.8348 0.04831 0.01692 0.9 VDD 58.513,249.936 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][7]
0.8315 0.04942 0.01913 0.9 VDD 52.573,249.360 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][6]
0.8303 0.05012 0.01958 0.9 VDD 50.683,249.360 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][5]
0.8315 0.04865 0.0199 0.9 VDD 52.393,250.512 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][4]
0.8319 0.04872 0.01939 0.9 VDD 54.013,249.936 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][3]
0.8348 0.04753 0.01765 0.9 VDD 56.353,249.360 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][2]
0.8331 0.04845 0.01849 0.9 VDD 54.463,249.360 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][1]
0.8298 0.05001 0.02018 0.9 VDD 51.043,249.936 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][0]
0.8277 0.05534 0.01699 0.9 VDD 64.633,238.992 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][7]
0.8247 0.0573 0.01795 0.9 VDD 66.163,240.720 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][6]
0.8277 0.05609 0.01618 0.9 VDD 65.443,237.840 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][5]
0.8303 0.05214 0.01753 0.9 VDD 64.453,244.176 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][4]
0.8299 0.05261 0.01748 0.9 VDD 64.633,245.328 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][3]
0.8239 0.05633 0.01976 0.9 VDD 65.533,241.872 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][2]
0.8258 0.05676 0.01748 0.9 VDD 64.363,240.144 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][1]
0.8297 0.05571 0.0146 0.9 VDD 64.813,236.688 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][0]
0.8371 0.04388 0.01906 0.9 VDD 51.313,261.456 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][7]
0.8437 0.03856 0.01777 0.9 VDD 55.453,264.336 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][6]
0.8398 0.04115 0.01905 0.9 VDD 51.313,263.184 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][5]
0.8423 0.04075 0.01697 0.9 VDD 51.313,264.912 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][4]
0.8401 0.04078 0.01913 0.9 VDD 51.223,264.336 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][3]
0.8428 0.03948 0.01777 0.9 VDD 55.453,263.184 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][2]
0.8398 0.04136 0.0188 0.9 VDD 52.573,262.032 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][1]
0.8375 0.04353 0.01898 0.9 VDD 52.033,260.880 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][0]
0.8313 0.04654 0.02216 0.9 VDD 74.443,264.336 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][7]
0.8285 0.04857 0.02297 0.9 VDD 73.993,260.304 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][6]
0.8265 0.04959 0.02388 0.9 VDD 74.803,261.456 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][5]
0.8303 0.04663 0.02308 0.9 VDD 71.653,262.608 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][4]
0.8268 0.04983 0.02333 0.9 VDD 72.283,261.456 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][3]
0.8318 0.04609 0.02214 0.9 VDD 76.333,264.336 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][2]
0.8277 0.04983 0.02246 0.9 VDD 71.923,260.880 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][1]
0.8304 0.0466 0.02303 0.9 VDD 71.473,263.184 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][0]
0.8358 0.04435 0.01985 0.9 VDD 42.853,259.728 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][7]
0.8357 0.04506 0.01923 0.9 VDD 42.763,260.880 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][6]
0.8349 0.04539 0.01975 0.9 VDD 45.013,260.880 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][5]
0.8315 0.04672 0.02178 0.9 VDD 48.703,258.576 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][4]
0.8359 0.04448 0.01962 0.9 VDD 44.203,260.304 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][3]
0.833 0.04714 0.01991 0.9 VDD 43.033,259.152 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][2]
0.8327 0.04697 0.02034 0.9 VDD 47.623,259.152 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][1]
0.8351 0.04447 0.02039 0.9 VDD 45.553,259.728 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][0]
0.8319 0.05157 0.0165 0.9 VDD 60.853,247.056 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][7]
0.8322 0.05085 0.01691 0.9 VDD 62.743,245.904 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][6]
0.8317 0.05024 0.01802 0.9 VDD 57.343,245.328 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][5]
0.8314 0.05199 0.0166 0.9 VDD 62.023,244.752 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][4]
0.8326 0.05022 0.01718 0.9 VDD 61.663,248.208 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][3]
0.8324 0.04971 0.01786 0.9 VDD 57.523,245.904 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][2]
0.8322 0.05 0.01781 0.9 VDD 56.893,244.752 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][1]
0.8327 0.05092 0.01635 0.9 VDD 58.873,244.752 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][0]
0.8383 0.04266 0.01903 0.9 VDD 45.013,262.032 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][7]
0.8389 0.04187 0.01923 0.9 VDD 46.813,263.184 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][6]
0.8382 0.04258 0.01927 0.9 VDD 47.173,262.608 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][5]
0.8414 0.04131 0.01733 0.9 VDD 49.243,264.912 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][4]
0.8412 0.04152 0.01729 0.9 VDD 45.193,264.912 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][3]
0.8395 0.04152 0.01901 0.9 VDD 45.193,264.336 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][2]
0.8358 0.04441 0.01981 0.9 VDD 46.093,260.304 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][1]
0.8355 0.0453 0.01924 0.9 VDD 46.723,261.456 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][0]
0.8377 0.04396 0.01836 0.9 VDD 73.723,268.944 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][7]
0.8341 0.04478 0.02113 0.9 VDD 70.753,265.488 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][6]
0.8356 0.04397 0.02046 0.9 VDD 71.383,269.520 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][5]
0.8338 0.04513 0.02106 0.9 VDD 70.213,266.640 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][4]
0.8351 0.04397 0.02088 0.9 VDD 73.633,269.520 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][3]
0.839 0.04374 0.0173 0.9 VDD 69.133,268.944 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][2]
0.8317 0.04659 0.02169 0.9 VDD 71.113,263.760 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][1]
0.8386 0.04334 0.01802 0.9 VDD 71.743,268.368 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][0]
0.8325 0.04875 0.01877 0.9 VDD 41.593,253.392 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][7]
0.8318 0.04942 0.01874 0.9 VDD 41.503,253.968 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][6]
0.8302 0.0484 0.02137 0.9 VDD 44.833,255.696 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][5]
0.8282 0.04944 0.02233 0.9 VDD 47.623,254.544 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][4]
0.8284 0.04962 0.02194 0.9 VDD 43.213,254.544 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][3]
0.8293 0.04938 0.02135 0.9 VDD 41.323,254.544 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][2]
0.8293 0.04839 0.02235 0.9 VDD 45.373,255.120 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][1]
0.828 0.04964 0.02238 0.9 VDD 45.733,254.544 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][0]
0.8313 0.05447 0.01425 0.9 VDD 61.033,237.840 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][7]
0.8279 0.05583 0.01632 0.9 VDD 62.473,240.144 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][6]
0.8323 0.05313 0.01458 0.9 VDD 58.873,237.264 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][5]
0.8288 0.05534 0.01583 0.9 VDD 61.663,240.720 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][4]
0.8266 0.05541 0.01794 0.9 VDD 62.923,241.872 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][3]
0.8308 0.05339 0.01583 0.9 VDD 58.873,240.720 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][2]
0.8309 0.05394 0.01516 0.9 VDD 60.853,239.568 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][1]
0.8304 0.05476 0.01479 0.9 VDD 62.023,237.264 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][0]
0.8458 0.03817 0.01607 0.9 VDD 53.203,266.064 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][7]
0.8485 0.03644 0.01503 0.9 VDD 55.813,267.792 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][6]
0.8471 0.03709 0.01584 0.9 VDD 53.653,270.096 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][5]
0.8472 0.03729 0.01555 0.9 VDD 53.563,268.944 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][4]
0.8503 0.03622 0.01344 0.9 VDD 55.273,270.672 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][3]
0.8493 0.03595 0.01477 0.9 VDD 56.263,270.096 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][2]
0.8462 0.03774 0.01603 0.9 VDD 53.383,266.640 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][1]
0.8488 0.03732 0.01386 0.9 VDD 53.113,270.672 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][0]
0.8352 0.0428 0.02198 0.9 VDD 75.433,267.792 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][7]
0.8314 0.04636 0.02222 0.9 VDD 69.493,263.184 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][6]
0.8352 0.04333 0.02149 0.9 VDD 71.113,267.792 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][5]
0.8323 0.04669 0.02097 0.9 VDD 70.393,264.912 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][4]
0.8387 0.04285 0.01845 0.9 VDD 75.253,268.368 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][3]
0.8349 0.04322 0.02188 0.9 VDD 73.273,267.792 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][2]
0.8303 0.04887 0.02078 0.9 VDD 66.613,261.456 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][1]
0.833 0.04533 0.02163 0.9 VDD 71.653,267.216 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][0]
0.8235 0.0541 0.02237 0.9 VDD 49.243,247.632 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][7]
0.8197 0.05534 0.02499 0.9 VDD 46.903,247.056 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][6]
0.8222 0.05514 0.02262 0.9 VDD 47.353,247.632 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][5]
0.8309 0.0485 0.02062 0.9 VDD 48.793,252.816 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][4]
0.8205 0.05498 0.02455 0.9 VDD 48.073,246.480 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][3]
0.8292 0.05011 0.02067 0.9 VDD 46.993,252.240 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][2]
0.8314 0.04915 0.01947 0.9 VDD 48.973,253.968 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][1]
0.8317 0.0488 0.01946 0.9 VDD 46.993,253.392 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][0]
0.827 0.05387 0.01916 0.9 VDD 53.923,237.840 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][7]
0.8285 0.05278 0.01871 0.9 VDD 54.373,240.144 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][6]
0.8275 0.05367 0.01885 0.9 VDD 54.103,238.416 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][5]
0.8288 0.0521 0.01911 0.9 VDD 53.743,243.024 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][4]
0.8297 0.05126 0.01906 0.9 VDD 53.833,243.600 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][3]
0.8275 0.05268 0.01977 0.9 VDD 53.923,241.872 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][2]
0.8269 0.05305 0.02006 0.9 VDD 54.103,240.720 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][1]
0.828 0.05294 0.01908 0.9 VDD 54.013,237.264 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][0]
0.8428 0.03989 0.01731 0.9 VDD 45.373,265.488 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][7]
0.8443 0.03909 0.0166 0.9 VDD 47.983,267.216 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][6]
0.8443 0.03921 0.01646 0.9 VDD 45.733,267.216 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][5]
0.8454 0.03823 0.01634 0.9 VDD 49.063,270.096 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][4]
0.8447 0.0389 0.01637 0.9 VDD 45.643,268.368 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][3]
0.8477 0.03824 0.01408 0.9 VDD 48.613,270.672 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][2]
0.8438 0.03989 0.01631 0.9 VDD 45.463,266.064 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][1]
0.8478 0.03807 0.01411 0.9 VDD 50.503,270.672 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][0]
0.8438 0.03933 0.01691 0.9 VDD 66.703,271.248 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][7]
0.8369 0.04394 0.01919 0.9 VDD 66.343,267.216 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][6]
0.8396 0.0434 0.01695 0.9 VDD 66.793,270.672 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][5]
0.8386 0.04237 0.01906 0.9 VDD 66.163,267.792 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][4]
0.8373 0.04369 0.01905 0.9 VDD 67.783,270.096 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][3]
0.8378 0.04337 0.01887 0.9 VDD 67.423,269.520 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][2]
0.8361 0.04547 0.01844 0.9 VDD 65.893,264.912 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][1]
0.84 0.04268 0.01733 0.9 VDD 64.993,270.096 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][0]
0.8271 0.05079 0.02206 0.9 VDD 42.853,248.208 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][7]
0.8296 0.05121 0.01923 0.9 VDD 41.503,249.360 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][6]
0.8185 0.05597 0.02551 0.9 VDD 45.013,247.056 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][5]
0.8279 0.05126 0.0208 0.9 VDD 44.743,249.936 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][4]
0.8295 0.05082 0.01964 0.9 VDD 43.033,248.784 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][3]
0.8288 0.05109 0.02013 0.9 VDD 40.963,249.936 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][2]
0.8216 0.05591 0.02248 0.9 VDD 45.283,247.632 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][1]
0.8289 0.05137 0.0197 0.9 VDD 43.393,249.360 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][0]
0.8274 0.05577 0.01681 0.9 VDD 64.273,238.416 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][7]
0.8261 0.05673 0.01717 0.9 VDD 64.273,240.720 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][6]
0.8288 0.05549 0.01568 0.9 VDD 64.003,237.264 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][5]
0.8283 0.05513 0.01658 0.9 VDD 64.003,243.024 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][4]
0.8253 0.05541 0.01931 0.9 VDD 64.813,242.448 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][3]
0.8242 0.05732 0.01845 0.9 VDD 66.253,240.144 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][2]
0.8257 0.05582 0.01853 0.9 VDD 66.433,239.568 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][1]
0.8277 0.05593 0.01636 0.9 VDD 66.163,237.264 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][0]
0.8387 0.04266 0.01862 0.9 VDD 53.383,260.304 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][7]
0.8407 0.04089 0.01845 0.9 VDD 53.833,262.608 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][6]
0.8407 0.04062 0.01865 0.9 VDD 53.203,263.184 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][5]
0.8406 0.04065 0.01876 0.9 VDD 53.113,263.760 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][4]
0.8415 0.03981 0.0187 0.9 VDD 53.293,264.336 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][3]
0.8423 0.03974 0.018 0.9 VDD 55.003,263.760 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][2]
0.839 0.04253 0.01844 0.9 VDD 53.743,261.456 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][1]
0.8373 0.04307 0.01961 0.9 VDD 52.123,259.728 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][0]
0.8326 0.0451 0.02225 0.9 VDD 74.533,265.488 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][7]
0.8275 0.04858 0.02393 0.9 VDD 73.723,259.728 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][6]
0.8313 0.04628 0.02241 0.9 VDD 75.703,264.912 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][5]
0.83 0.04643 0.02353 0.9 VDD 73.993,263.184 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][4]
0.8298 0.04665 0.02352 0.9 VDD 73.903,262.608 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][3]
0.8304 0.0461 0.0235 0.9 VDD 75.883,263.184 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][2]
0.8297 0.0467 0.02361 0.9 VDD 73.273,262.032 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][1]
0.8297 0.04632 0.02395 0.9 VDD 75.883,262.032 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][0]
0.8342 0.04695 0.01886 0.9 VDD 41.683,257.424 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][7]
0.8321 0.04698 0.02097 0.9 VDD 41.863,258.000 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][6]
0.8324 0.04721 0.02039 0.9 VDD 45.553,259.152 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][5]
0.833 0.04712 0.01991 0.9 VDD 47.083,257.424 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][4]
0.8312 0.04723 0.02155 0.9 VDD 44.023,258.576 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][3]
0.8321 0.0469 0.02097 0.9 VDD 41.863,258.576 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][2]
0.8311 0.04707 0.02184 0.9 VDD 47.443,258.000 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][1]
0.8311 0.04721 0.0217 0.9 VDD 44.923,258.000 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][0]
0.8332 0.05063 0.01614 0.9 VDD 60.853,245.904 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][7]
0.832 0.05083 0.01719 0.9 VDD 62.203,246.480 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][6]
0.8327 0.05069 0.01657 0.9 VDD 58.603,244.176 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][5]
0.8303 0.05399 0.01576 0.9 VDD 61.483,243.024 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][4]
0.8301 0.0525 0.01742 0.9 VDD 62.743,247.056 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][3]
0.8326 0.05005 0.01731 0.9 VDD 58.513,246.480 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][2]
0.8319 0.05235 0.01579 0.9 VDD 58.873,243.024 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][1]
0.8326 0.05139 0.01604 0.9 VDD 60.853,244.176 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][0]
0.8356 0.04538 0.01899 0.9 VDD 44.833,261.456 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][7]
0.8385 0.04227 0.01928 0.9 VDD 49.153,262.608 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][6]
0.8384 0.04267 0.01889 0.9 VDD 45.283,262.608 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][5]
0.8394 0.04132 0.01932 0.9 VDD 49.153,264.336 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][4]
0.8392 0.0418 0.01903 0.9 VDD 45.283,263.760 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][3]
0.8389 0.04184 0.01928 0.9 VDD 47.263,263.760 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][2]
0.835 0.04522 0.01976 0.9 VDD 47.173,260.880 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][1]
0.8361 0.04466 0.01926 0.9 VDD 49.243,261.456 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][0]
0.8369 0.04429 0.01879 0.9 VDD 73.633,270.672 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][7]
0.8352 0.04429 0.02049 0.9 VDD 68.953,266.064 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][6]
0.8353 0.04434 0.02041 0.9 VDD 71.203,270.096 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][5]
0.8346 0.04481 0.02064 0.9 VDD 68.863,267.216 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][4]
0.8348 0.04429 0.02088 0.9 VDD 73.633,270.096 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][3]
0.8362 0.04307 0.02077 0.9 VDD 69.133,267.792 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][2]
0.8333 0.0462 0.02051 0.9 VDD 68.143,264.336 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][1]
0.8373 0.04434 0.0184 0.9 VDD 71.293,270.672 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][0]
0.8323 0.04709 0.02065 0.9 VDD 41.593,256.272 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][7]
0.831 0.04818 0.02078 0.9 VDD 41.953,255.696 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][6]
0.833 0.04746 0.01957 0.9 VDD 44.473,256.848 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][5]
0.8305 0.04813 0.02138 0.9 VDD 47.263,255.696 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][4]
0.8314 0.0474 0.02117 0.9 VDD 43.483,256.272 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][3]
0.8304 0.04811 0.02146 0.9 VDD 41.593,255.120 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][2]
0.8312 0.04735 0.02143 0.9 VDD 46.543,256.272 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][1]
0.8328 0.04734 0.01989 0.9 VDD 46.633,256.848 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][0]
0.8345 0.05181 0.0137 0.9 VDD 58.873,236.112 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][7]
0.8314 0.05394 0.01469 0.9 VDD 60.853,238.992 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][6]
0.8322 0.05317 0.01467 0.9 VDD 58.783,237.840 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][5]
0.8291 0.05456 0.01638 0.9 VDD 61.033,241.872 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][4]
0.8301 0.05364 0.01622 0.9 VDD 60.853,242.448 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][3]
0.8308 0.05332 0.01583 0.9 VDD 58.873,241.296 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][2]
0.8317 0.05246 0.01586 0.9 VDD 58.243,239.568 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][1]
0.8298 0.05486 0.01537 0.9 VDD 61.843,238.416 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][0]
0.846 0.03792 0.01611 0.9 VDD 52.303,267.792 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][7]
0.8488 0.03705 0.01419 0.9 VDD 56.893,268.368 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][6]
0.8458 0.03793 0.0163 0.9 VDD 51.583,269.520 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][5]
0.8457 0.03818 0.01617 0.9 VDD 51.493,268.368 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][4]
0.8472 0.03706 0.0157 0.9 VDD 54.103,269.520 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][3]
0.8488 0.03665 0.01453 0.9 VDD 56.713,269.520 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][2]
0.8454 0.03834 0.01627 0.9 VDD 51.493,267.216 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][1]
0.8458 0.03787 0.01632 0.9 VDD 51.403,270.096 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][0]
0.8324 0.04494 0.02267 0.9 VDD 75.613,266.064 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][7]
0.8281 0.04958 0.02235 0.9 VDD 69.763,261.456 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][6]
0.8331 0.04509 0.02179 0.9 VDD 72.643,265.488 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][5]
0.8317 0.04672 0.02155 0.9 VDD 70.663,264.336 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][4]
0.832 0.04541 0.02263 0.9 VDD 75.343,266.640 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][3]
0.8326 0.04515 0.02221 0.9 VDD 73.543,266.064 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][2]
0.83 0.04824 0.02177 0.9 VDD 69.943,260.304 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][1]
0.8313 0.04673 0.02198 0.9 VDD 72.553,264.336 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][0]
0.8294 0.05077 0.01986 0.9 VDD 48.703,248.784 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][7]
0.8291 0.05102 0.01993 0.9 VDD 46.813,248.784 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][6]
0.827 0.05064 0.02237 0.9 VDD 49.243,248.208 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][5]
0.8297 0.04975 0.02057 0.9 VDD 49.153,252.240 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][4]
0.8264 0.05099 0.02262 0.9 VDD 47.263,248.208 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][3]
0.8288 0.04955 0.02169 0.9 VDD 48.523,251.088 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][2]
0.8285 0.0498 0.02168 0.9 VDD 48.973,251.664 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][1]
0.8283 0.05011 0.02158 0.9 VDD 46.993,251.664 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][0]
0.8328 0.05213 0.01502 0.9 VDD 57.253,236.688 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][7]
0.8314 0.05108 0.01756 0.9 VDD 56.173,239.568 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][6]
0.8303 0.05168 0.01801 0.9 VDD 55.183,238.992 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][5]
0.8305 0.05188 0.01762 0.9 VDD 56.983,240.720 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][4]
0.8305 0.05067 0.01878 0.9 VDD 55.543,242.448 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][3]
0.8307 0.05126 0.01802 0.9 VDD 56.623,241.872 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][2]
0.8312 0.05156 0.01722 0.9 VDD 56.623,240.144 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][1]
0.8321 0.05165 0.01624 0.9 VDD 55.543,236.112 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][0]
0.8429 0.03968 0.01742 0.9 VDD 47.713,265.488 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][7]
0.8442 0.03933 0.01647 0.9 VDD 49.423,266.064 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][6]
0.8445 0.03891 0.01659 0.9 VDD 46.813,267.792 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][5]
0.8448 0.03865 0.01658 0.9 VDD 49.243,268.368 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][4]
0.8449 0.03851 0.01654 0.9 VDD 46.993,268.944 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][3]
0.8452 0.03851 0.01627 0.9 VDD 48.433,269.520 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][2]
0.8443 0.03921 0.01646 0.9 VDD 46.813,266.640 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][1]
0.845 0.0384 0.01657 0.9 VDD 49.423,268.944 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][0]
0.8453 0.03962 0.01506 0.9 VDD 69.043,271.824 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][7]
0.837 0.04356 0.01942 0.9 VDD 67.063,266.064 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][6]
0.8427 0.03961 0.01773 0.9 VDD 68.863,271.248 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][5]
0.8414 0.04273 0.01588 0.9 VDD 65.443,268.944 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][4]
0.8486 0.03635 0.015 0.9 VDD 68.773,272.400 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][3]
0.8395 0.04277 0.01772 0.9 VDD 65.533,269.520 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][2]
0.8392 0.04264 0.01815 0.9 VDD 65.173,266.064 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][1]
0.8471 0.03903 0.0139 0.9 VDD 65.443,271.824 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][0]
0.8301 0.04973 0.02016 0.9 VDD 43.033,252.240 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][7]
0.8304 0.04924 0.02034 0.9 VDD 41.593,250.512 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][6]
0.8296 0.04963 0.0208 0.9 VDD 44.383,250.512 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][5]
0.8306 0.04894 0.02049 0.9 VDD 44.743,252.816 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][4]
0.828 0.05137 0.02062 0.9 VDD 42.853,249.936 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][3]
0.8316 0.04874 0.01971 0.9 VDD 41.503,252.816 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][2]
0.8288 0.0497 0.02152 0.9 VDD 46.633,251.088 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][1]
0.8291 0.04997 0.02089 0.9 VDD 44.473,251.664 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][0]
0.8336 0.05219 0.01418 0.9 VDD 63.373,236.112 peripherals_i/apb_uart_i/UART_TXFF/Q_reg[7]
0.8354 0.05213 0.01243 0.9 VDD 65.263,235.536 peripherals_i/apb_uart_i/UART_TXFF/Q_reg[6]
0.836 0.05177 0.0122 0.9 VDD 60.853,234.960 peripherals_i/apb_uart_i/UART_TXFF/Q_reg[5]
0.8314 0.05483 0.01378 0.9 VDD 62.203,236.688 peripherals_i/apb_uart_i/UART_TXFF/Q_reg[4]
0.8354 0.05219 0.01237 0.9 VDD 63.013,235.536 peripherals_i/apb_uart_i/UART_TXFF/Q_reg[3]
0.8347 0.05204 0.01325 0.9 VDD 60.853,236.112 peripherals_i/apb_uart_i/UART_TXFF/Q_reg[2]
0.8358 0.05177 0.01239 0.9 VDD 60.853,234.384 peripherals_i/apb_uart_i/UART_TXFF/Q_reg[1]
0.8359 0.05162 0.01243 0.9 VDD 64.993,234.960 peripherals_i/apb_uart_i/UART_TXFF/Q_reg[0]
0.8315 0.05435 0.01418 0.9 VDD 66.523,230.928 peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[4]
0.8308 0.05456 0.01469 0.9 VDD 68.593,230.352 peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[3]
0.8312 0.05475 0.01402 0.9 VDD 68.683,231.504 peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[2]
0.8318 0.05413 0.01408 0.9 VDD 69.403,233.232 peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[1]
0.8317 0.05433 0.01399 0.9 VDD 67.243,233.232 peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[0]
0.8319 0.05433 0.01377 0.9 VDD 66.433,231.504 peripherals_i/apb_uart_i/UART_TXFF/iEMPTY_reg
0.8312 0.05015 0.01865 0.9 VDD 64.363,251.664 peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[0]
0.8284 0.05344 0.01816 0.9 VDD 65.353,247.056 peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[5]
0.8307 0.05088 0.01842 0.9 VDD 63.823,248.208 peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[4]
0.8286 0.05296 0.01846 0.9 VDD 63.913,247.632 peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[3]
0.8314 0.05431 0.01426 0.9 VDD 66.838,230.352 peripherals_i/apb_uart_i/UART_TXFF/DP_OP_21J5_122_2544/U3
0.8278 0.05748 0.01469 0.9 VDD 68.458,229.200 peripherals_i/apb_uart_i/UART_TXFF/DP_OP_21J5_122_2544/U4
0.8331 0.0528 0.01405 0.9 VDD 68.548,232.656 peripherals_i/apb_uart_i/UART_TXFF/DP_OP_21J5_122_2544/U5
0.836 0.05114 0.01283 0.9 VDD 68.548,234.384 peripherals_i/apb_uart_i/UART_TXFF/DP_OP_21J5_122_2544/U6
0.8287 0.05138 0.01989 0.9 VDD 68.503,250.512 peripherals_i/apb_uart_i/UART_TXFF/U37
0.8307 0.05025 0.01901 0.9 VDD 65.083,251.088 peripherals_i/apb_uart_i/UART_TXFF/U38
0.8328 0.0543 0.01288 0.9 VDD 67.603,233.808 peripherals_i/apb_uart_i/UART_TXFF/U39
0.8303 0.05084 0.01888 0.9 VDD 66.568,252.240 peripherals_i/apb_uart_i/UART_TXFF/U40
0.8289 0.05102 0.02007 0.9 VDD 67.198,251.088 peripherals_i/apb_uart_i/UART_TXFF/U42
0.8327 0.05435 0.01295 0.9 VDD 66.478,233.808 peripherals_i/apb_uart_i/UART_TXFF/U43
0.833 0.05194 0.01509 0.9 VDD 67.378,236.112 peripherals_i/apb_uart_i/UART_TXFF/U44
0.8314 0.04997 0.01862 0.9 VDD 64.318,251.088 peripherals_i/apb_uart_i/UART_TXFF/U47
0.8311 0.05012 0.01883 0.9 VDD 64.723,251.088 peripherals_i/apb_uart_i/UART_TXFF/U48
0.8317 0.04983 0.01842 0.9 VDD 63.958,251.088 peripherals_i/apb_uart_i/UART_TXFF/U49
0.8316 0.05012 0.0183 0.9 VDD 64.723,250.512 peripherals_i/apb_uart_i/UART_TXFF/U50
0.832 0.04973 0.01823 0.9 VDD 64.588,249.936 peripherals_i/apb_uart_i/UART_TXFF/U51
0.8299 0.05065 0.01944 0.9 VDD 65.938,251.664 peripherals_i/apb_uart_i/UART_TXFF/U52
0.8299 0.05062 0.01951 0.9 VDD 66.073,251.088 peripherals_i/apb_uart_i/UART_TXFF/U53
0.8302 0.05073 0.01907 0.9 VDD 66.388,250.512 peripherals_i/apb_uart_i/UART_TXFF/U54
0.8294 0.0508 0.01976 0.9 VDD 66.568,251.088 peripherals_i/apb_uart_i/UART_TXFF/U56
0.8317 0.05111 0.01722 0.9 VDD 64.768,248.784 peripherals_i/apb_uart_i/UART_TXFF/U58
0.8277 0.05332 0.01896 0.9 VDD 64.993,247.632 peripherals_i/apb_uart_i/UART_TXFF/U59
0.8319 0.05025 0.01787 0.9 VDD 67.738,249.360 peripherals_i/apb_uart_i/UART_TXFF/U60
0.83 0.0519 0.01806 0.9 VDD 68.683,248.784 peripherals_i/apb_uart_i/UART_TXFF/U62
0.8317 0.05031 0.01794 0.9 VDD 68.098,249.360 peripherals_i/apb_uart_i/UART_TXFF/U63
0.833 0.04977 0.01724 0.9 VDD 64.858,249.360 peripherals_i/apb_uart_i/UART_TXFF/U64
0.8322 0.04983 0.01794 0.9 VDD 63.958,250.512 peripherals_i/apb_uart_i/UART_TXFF/U65
0.8325 0.05067 0.0168 0.9 VDD 63.103,248.784 peripherals_i/apb_uart_i/UART_TXFF/U66
0.8314 0.05124 0.01734 0.9 VDD 65.308,248.784 peripherals_i/apb_uart_i/UART_TXFF/U67
0.8294 0.05283 0.0178 0.9 VDD 66.208,245.328 peripherals_i/apb_uart_i/UART_TXFF/U68
0.8292 0.05289 0.01789 0.9 VDD 66.613,245.328 peripherals_i/apb_uart_i/UART_TXFF/U69
0.8311 0.04998 0.01893 0.9 VDD 66.073,249.936 peripherals_i/apb_uart_i/UART_TXFF/U70
0.8303 0.05045 0.01929 0.9 VDD 65.623,251.088 peripherals_i/apb_uart_i/UART_TXFF/U71
0.8311 0.05053 0.01841 0.9 VDD 66.568,246.480 peripherals_i/apb_uart_i/UART_TXFF/U72
0.8293 0.05135 0.01934 0.9 VDD 65.803,248.208 peripherals_i/apb_uart_i/UART_TXFF/U73
0.8298 0.05119 0.01903 0.9 VDD 65.128,248.208 peripherals_i/apb_uart_i/UART_TXFF/U74
0.8309 0.05151 0.01761 0.9 VDD 66.478,248.784 peripherals_i/apb_uart_i/UART_TXFF/U75
0.8311 0.05035 0.01859 0.9 VDD 65.353,250.512 peripherals_i/apb_uart_i/UART_TXFF/U76
0.8316 0.04985 0.01857 0.9 VDD 65.308,249.936 peripherals_i/apb_uart_i/UART_TXFF/U77
0.8327 0.04991 0.01743 0.9 VDD 65.668,249.360 peripherals_i/apb_uart_i/UART_TXFF/U78
0.8357 0.052 0.01232 0.9 VDD 66.748,235.536 peripherals_i/apb_uart_i/UART_TXFF/U79
0.8259 0.05398 0.02017 0.9 VDD 68.458,247.632 peripherals_i/apb_uart_i/UART_TXFF/U81
0.8258 0.05399 0.02026 0.9 VDD 68.863,247.632 peripherals_i/apb_uart_i/UART_TXFF/U82
0.8312 0.05063 0.01821 0.9 VDD 65.578,246.480 peripherals_i/apb_uart_i/UART_TXFF/U84
0.8312 0.05068 0.01812 0.9 VDD 65.173,246.480 peripherals_i/apb_uart_i/UART_TXFF/U85
0.8316 0.05056 0.01782 0.9 VDD 66.298,245.904 peripherals_i/apb_uart_i/UART_TXFF/U86
0.8295 0.05278 0.01773 0.9 VDD 65.848,245.328 peripherals_i/apb_uart_i/UART_TXFF/U87
0.8307 0.05158 0.01767 0.9 VDD 66.793,248.784 peripherals_i/apb_uart_i/UART_TXFF/U88
0.8277 0.05379 0.01852 0.9 VDD 67.108,247.056 peripherals_i/apb_uart_i/UART_TXFF/U89
0.829 0.05296 0.018 0.9 VDD 67.198,245.328 peripherals_i/apb_uart_i/UART_TXFF/U90
0.8285 0.05303 0.01842 0.9 VDD 67.738,244.752 peripherals_i/apb_uart_i/UART_TXFF/U91
0.8338 0.04919 0.01705 0.9 VDD 62.113,249.936 peripherals_i/apb_uart_i/UART_TXFF/U92
0.8331 0.05037 0.0165 0.9 VDD 62.113,248.784 peripherals_i/apb_uart_i/UART_TXFF/U94
0.8337 0.04918 0.01712 0.9 VDD 62.248,250.512 peripherals_i/apb_uart_i/UART_TXFF/U95
0.8332 0.04939 0.01738 0.9 VDD 62.788,250.512 peripherals_i/apb_uart_i/UART_TXFF/U96
0.8336 0.05011 0.01627 0.9 VDD 61.393,248.784 peripherals_i/apb_uart_i/UART_TXFF/U97
0.8235 0.05559 0.02089 0.9 VDD 69.583,242.448 peripherals_i/apb_uart_i/UART_TXFF/U98
0.8327 0.04963 0.01768 0.9 VDD 63.418,250.512 peripherals_i/apb_uart_i/UART_TXFF/U99
0.834 0.04934 0.01669 0.9 VDD 62.743,249.360 peripherals_i/apb_uart_i/UART_TXFF/U100
0.8322 0.04966 0.01816 0.9 VDD 63.508,251.088 peripherals_i/apb_uart_i/UART_TXFF/U101
0.8346 0.04908 0.01636 0.9 VDD 61.663,249.360 peripherals_i/apb_uart_i/UART_TXFF/U102
0.831 0.0501 0.01894 0.9 VDD 70.573,246.480 peripherals_i/apb_uart_i/UART_TXFF/U103
0.8334 0.05025 0.01639 0.9 VDD 61.753,248.784 peripherals_i/apb_uart_i/UART_TXFF/U105
0.8333 0.04935 0.01738 0.9 VDD 62.788,249.936 peripherals_i/apb_uart_i/UART_TXFF/U106
0.8328 0.05054 0.01667 0.9 VDD 62.653,248.784 peripherals_i/apb_uart_i/UART_TXFF/U107
0.8239 0.05687 0.01927 0.9 VDD 72.373,241.296 peripherals_i/apb_uart_i/UART_TXFF/U108
0.8328 0.0495 0.01768 0.9 VDD 63.418,249.936 peripherals_i/apb_uart_i/UART_TXFF/U109
0.8316 0.05057 0.0178 0.9 VDD 62.743,248.208 peripherals_i/apb_uart_i/UART_TXFF/U110
0.8249 0.05438 0.02067 0.9 VDD 74.353,242.448 peripherals_i/apb_uart_i/UART_TXFF/U111
0.8236 0.05544 0.02093 0.9 VDD 70.258,242.448 peripherals_i/apb_uart_i/UART_TXFF/U112
0.8324 0.04951 0.01807 0.9 VDD 64.498,252.816 peripherals_i/apb_uart_i/UART_TXFF/U113
0.8325 0.04781 0.01965 0.9 VDD 64.993,253.968 peripherals_i/apb_uart_i/UART_TXFF/U114
0.8333 0.04846 0.01829 0.9 VDD 64.723,255.120 peripherals_i/apb_uart_i/UART_TXFF/U115
0.8301 0.04997 0.01995 0.9 VDD 68.863,256.272 peripherals_i/apb_uart_i/UART_TXFF/U116
0.8333 0.04838 0.01828 0.9 VDD 64.543,255.696 peripherals_i/apb_uart_i/UART_TXFF/U117
0.833 0.04853 0.01845 0.9 VDD 64.903,255.696 peripherals_i/apb_uart_i/UART_TXFF/U118
0.8265 0.0501 0.0234 0.9 VDD 74.083,256.848 peripherals_i/apb_uart_i/UART_TXFF/U119
0.834 0.04771 0.01825 0.9 VDD 64.633,254.544 peripherals_i/apb_uart_i/UART_TXFF/U120
0.8338 0.04781 0.01841 0.9 VDD 64.993,254.544 peripherals_i/apb_uart_i/UART_TXFF/U121
0.8321 0.04776 0.02011 0.9 VDD 73.813,254.544 peripherals_i/apb_uart_i/UART_TXFF/U122
0.8309 0.04961 0.01946 0.9 VDD 64.723,253.392 peripherals_i/apb_uart_i/UART_TXFF/U123
0.8322 0.0479 0.0199 0.9 VDD 65.353,253.968 peripherals_i/apb_uart_i/UART_TXFF/U124
0.8285 0.05084 0.02069 0.9 VDD 74.173,252.240 peripherals_i/apb_uart_i/UART_TXFF/U125
0.8291 0.0478 0.02309 0.9 VDD 73.318,253.968 peripherals_i/apb_uart_i/UART_TXFF/U126
0.8327 0.04936 0.01792 0.9 VDD 64.138,252.816 peripherals_i/apb_uart_i/UART_TXFF/U127
0.8344 0.0479 0.0177 0.9 VDD 63.373,255.696 peripherals_i/apb_uart_i/UART_TXFF/U128
0.8345 0.04781 0.0177 0.9 VDD 63.373,256.272 peripherals_i/apb_uart_i/UART_TXFF/U129
0.8483 0.03876 0.01295 0.9 VDD 59.233,268.944 peripherals_i/apb_uart_i/UART_TXFF/U130
0.8377 0.04615 0.01617 0.9 VDD 59.413,255.696 peripherals_i/apb_uart_i/UART_TXFF/U131
0.8382 0.04578 0.01597 0.9 VDD 59.683,256.272 peripherals_i/apb_uart_i/UART_TXFF/U132
0.8407 0.04269 0.01665 0.9 VDD 57.613,261.456 peripherals_i/apb_uart_i/UART_TXFF/U133
0.834 0.04809 0.01792 0.9 VDD 63.823,255.696 peripherals_i/apb_uart_i/UART_TXFF/U134
0.834 0.04813 0.01791 0.9 VDD 63.913,255.120 peripherals_i/apb_uart_i/UART_TXFF/U135
0.8337 0.04691 0.0194 0.9 VDD 65.083,260.304 peripherals_i/apb_uart_i/UART_TXFF/U136
0.8349 0.04767 0.01742 0.9 VDD 62.833,255.696 peripherals_i/apb_uart_i/UART_TXFF/U137
0.8363 0.04688 0.01682 0.9 VDD 61.663,256.272 peripherals_i/apb_uart_i/UART_TXFF/U138
0.8397 0.04365 0.01669 0.9 VDD 61.393,262.032 peripherals_i/apb_uart_i/UART_TXFF/U139
0.8406 0.0433 0.01613 0.9 VDD 60.808,262.032 peripherals_i/apb_uart_i/UART_TXFF/U140
0.8327 0.04953 0.0178 0.9 VDD 62.878,251.664 peripherals_i/apb_uart_i/UART_TXFF/U141
0.8347 0.04864 0.01664 0.9 VDD 60.853,251.088 peripherals_i/apb_uart_i/UART_TXFF/U142
0.8356 0.0481 0.01632 0.9 VDD 59.503,251.088 peripherals_i/apb_uart_i/UART_TXFF/U143
0.8347 0.04693 0.01842 0.9 VDD 56.623,251.088 peripherals_i/apb_uart_i/UART_TXFF/U144
0.8359 0.04816 0.01596 0.9 VDD 59.773,252.240 peripherals_i/apb_uart_i/UART_TXFF/U145
0.8356 0.04804 0.01632 0.9 VDD 59.503,251.664 peripherals_i/apb_uart_i/UART_TXFF/U146
0.834 0.04802 0.01797 0.9 VDD 55.633,248.784 peripherals_i/apb_uart_i/UART_TXFF/U147
0.8348 0.04871 0.01653 0.9 VDD 61.033,250.512 peripherals_i/apb_uart_i/UART_TXFF/U148
0.8353 0.0484 0.01632 0.9 VDD 60.313,251.664 peripherals_i/apb_uart_i/UART_TXFF/U149
0.8354 0.04646 0.01818 0.9 VDD 55.723,252.240 peripherals_i/apb_uart_i/UART_TXFF/U150
0.8351 0.04759 0.01732 0.9 VDD 62.653,255.120 peripherals_i/apb_uart_i/UART_TXFF/U151
0.8359 0.04724 0.01691 0.9 VDD 61.843,255.696 peripherals_i/apb_uart_i/UART_TXFF/U152
0.8378 0.04378 0.01843 0.9 VDD 55.903,256.272 peripherals_i/apb_uart_i/UART_TXFF/U153
0.835 0.04659 0.01839 0.9 VDD 56.668,251.664 peripherals_i/apb_uart_i/UART_TXFF/U154
0.8342 0.04836 0.01745 0.9 VDD 61.888,253.392 peripherals_i/apb_uart_i/UART_TXFF/U155
0.8327 0.04966 0.01761 0.9 VDD 56.083,243.600 peripherals_i/apb_uart_i/UART_TXFF/U156
0.8327 0.05101 0.01631 0.9 VDD 59.143,245.328 peripherals_i/apb_uart_i/UART_TXFF/U157
0.8315 0.05253 0.01595 0.9 VDD 59.143,242.448 peripherals_i/apb_uart_i/UART_TXFF/U158
0.8252 0.05589 0.01892 0.9 VDD 64.273,241.872 peripherals_i/apb_uart_i/UART_TXFF/U159
0.8314 0.05211 0.01645 0.9 VDD 58.558,242.448 peripherals_i/apb_uart_i/UART_TXFF/U160
0.84 0.04292 0.01706 0.9 VDD 68.503,268.368 peripherals_i/apb_uart_i/UART_TXFF/U161
0.8396 0.04308 0.01733 0.9 VDD 69.223,268.368 peripherals_i/apb_uart_i/UART_TXFF/U162
0.8324 0.04538 0.02223 0.9 VDD 73.633,266.640 peripherals_i/apb_uart_i/UART_TXFF/U163
0.8318 0.0461 0.02214 0.9 VDD 75.883,263.760 peripherals_i/apb_uart_i/UART_TXFF/U164
0.8343 0.04465 0.02108 0.9 VDD 70.258,266.064 peripherals_i/apb_uart_i/UART_TXFF/U165
0.8455 0.0382 0.01633 0.9 VDD 50.323,269.520 peripherals_i/apb_uart_i/UART_TXFF/U166
0.8412 0.04142 0.01741 0.9 VDD 47.353,264.912 peripherals_i/apb_uart_i/UART_TXFF/U167
0.8494 0.03605 0.01456 0.9 VDD 55.993,268.944 peripherals_i/apb_uart_i/UART_TXFF/U168
0.8468 0.0373 0.01587 0.9 VDD 55.273,265.488 peripherals_i/apb_uart_i/UART_TXFF/U169
0.8471 0.0374 0.0155 0.9 VDD 55.048,266.064 peripherals_i/apb_uart_i/UART_TXFF/U170
0.8309 0.04933 0.01974 0.9 VDD 41.593,251.664 peripherals_i/apb_uart_i/UART_TXFF/U171
0.8299 0.04825 0.02183 0.9 VDD 42.853,255.120 peripherals_i/apb_uart_i/UART_TXFF/U172
0.8305 0.04882 0.02064 0.9 VDD 46.633,252.816 peripherals_i/apb_uart_i/UART_TXFF/U173
0.8315 0.04711 0.02143 0.9 VDD 43.573,258.000 peripherals_i/apb_uart_i/UART_TXFF/U174
0.8314 0.04963 0.01902 0.9 VDD 43.438,253.968 peripherals_i/apb_uart_i/UART_TXFF/U175
0.8364 0.04751 0.01609 0.9 VDD 59.998,253.392 peripherals_i/apb_uart_i/UART_TXFF/U176
0.8347 0.0484 0.01692 0.9 VDD 61.978,252.816 peripherals_i/apb_uart_i/UART_TXFF/U177
0.8355 0.04798 0.01648 0.9 VDD 61.033,252.816 peripherals_i/apb_uart_i/UART_TXFF/U178
0.8269 0.05653 0.01661 0.9 VDD 69.223,237.840 peripherals_i/apb_uart_i/UART_TXFF/U179
0.8316 0.04965 0.01872 0.9 VDD 74.533,246.480 peripherals_i/apb_uart_i/UART_TXFF/U180
0.8252 0.05578 0.01904 0.9 VDD 72.823,238.992 peripherals_i/apb_uart_i/UART_TXFF/U181
0.8246 0.05633 0.01905 0.9 VDD 74.443,240.144 peripherals_i/apb_uart_i/UART_TXFF/U182
0.8237 0.05699 0.01936 0.9 VDD 72.598,240.144 peripherals_i/apb_uart_i/UART_TXFF/U183
0.8268 0.0512 0.02202 0.9 VDD 69.763,253.392 peripherals_i/apb_uart_i/UART_TXFF/U184
0.8268 0.04982 0.02339 0.9 VDD 75.523,257.424 peripherals_i/apb_uart_i/UART_TXFF/U185
0.8325 0.04753 0.01998 0.9 VDD 76.153,254.544 peripherals_i/apb_uart_i/UART_TXFF/U186
0.8289 0.05036 0.02072 0.9 VDD 75.613,252.240 peripherals_i/apb_uart_i/UART_TXFF/U187
0.829 0.0476 0.02336 0.9 VDD 75.478,253.968 peripherals_i/apb_uart_i/UART_TXFF/U188
0.8477 0.0388 0.0135 0.9 VDD 59.233,267.792 peripherals_i/apb_uart_i/UART_TXFF/U189
0.8381 0.04549 0.01643 0.9 VDD 58.423,259.152 peripherals_i/apb_uart_i/UART_TXFF/U190
0.8337 0.04771 0.01863 0.9 VDD 63.193,256.848 peripherals_i/apb_uart_i/UART_TXFF/U191
0.8368 0.04657 0.01667 0.9 VDD 60.853,257.424 peripherals_i/apb_uart_i/UART_TXFF/U192
0.8375 0.0462 0.01633 0.9 VDD 60.448,256.848 peripherals_i/apb_uart_i/UART_TXFF/U193
0.8306 0.04916 0.02022 0.9 VDD 50.593,250.512 peripherals_i/apb_uart_i/UART_TXFF/U194
0.8309 0.04976 0.01932 0.9 VDD 51.763,248.784 peripherals_i/apb_uart_i/UART_TXFF/U195
0.8331 0.04772 0.01917 0.9 VDD 51.403,253.392 peripherals_i/apb_uart_i/UART_TXFF/U196
0.8341 0.04621 0.01965 0.9 VDD 50.773,256.848 peripherals_i/apb_uart_i/UART_TXFF/U197
0.8311 0.04889 0.01999 0.9 VDD 51.358,252.240 peripherals_i/apb_uart_i/UART_TXFF/U198
0.8348 0.0487 0.01646 0.9 VDD 60.988,252.240 peripherals_i/apb_uart_i/UART_TXFF/U199
0.8315 0.05157 0.0169 0.9 VDD 56.443,238.416 peripherals_i/apb_uart_i/UART_TXFF/U200
0.8324 0.0508 0.01683 0.9 VDD 58.603,245.328 peripherals_i/apb_uart_i/UART_TXFF/U201
0.8321 0.05333 0.0146 0.9 VDD 59.053,238.416 peripherals_i/apb_uart_i/UART_TXFF/U202
0.8291 0.05546 0.01544 0.9 VDD 63.463,237.840 peripherals_i/apb_uart_i/UART_TXFF/U203
0.8318 0.05265 0.01552 0.9 VDD 58.018,238.416 peripherals_i/apb_uart_i/UART_TXFF/U204
0.8361 0.04405 0.01981 0.9 VDD 69.673,270.096 peripherals_i/apb_uart_i/UART_TXFF/U205
0.8385 0.04387 0.01765 0.9 VDD 70.393,268.944 peripherals_i/apb_uart_i/UART_TXFF/U206
0.8336 0.0449 0.02151 0.9 VDD 71.473,266.064 peripherals_i/apb_uart_i/UART_TXFF/U207
0.8316 0.04627 0.02215 0.9 VDD 74.893,263.760 peripherals_i/apb_uart_i/UART_TXFF/U208
0.8339 0.04481 0.0213 0.9 VDD 70.888,266.064 peripherals_i/apb_uart_i/UART_TXFF/U209
0.8445 0.03907 0.01647 0.9 VDD 48.073,266.640 peripherals_i/apb_uart_i/UART_TXFF/U210
0.839 0.0417 0.01927 0.9 VDD 48.073,263.184 peripherals_i/apb_uart_i/UART_TXFF/U211
0.8464 0.0377 0.01592 0.9 VDD 52.303,268.944 peripherals_i/apb_uart_i/UART_TXFF/U212
0.84 0.041 0.01901 0.9 VDD 51.853,263.760 peripherals_i/apb_uart_i/UART_TXFF/U213
0.8397 0.04119 0.01914 0.9 VDD 51.088,263.760 peripherals_i/apb_uart_i/UART_TXFF/U214
0.8292 0.04966 0.02116 0.9 VDD 45.373,251.088 peripherals_i/apb_uart_i/UART_TXFF/U215
0.8282 0.04963 0.02218 0.9 VDD 44.473,254.544 peripherals_i/apb_uart_i/UART_TXFF/U216
0.8294 0.05073 0.0199 0.9 VDD 47.533,249.360 peripherals_i/apb_uart_i/UART_TXFF/U217
0.8331 0.04717 0.01977 0.9 VDD 45.823,257.424 peripherals_i/apb_uart_i/UART_TXFF/U218
0.8318 0.04889 0.01928 0.9 VDD 45.508,253.392 peripherals_i/apb_uart_i/UART_TXFF/U219
0.8365 0.04706 0.01643 0.9 VDD 59.008,253.392 peripherals_i/apb_uart_i/UART_TXFF/U220
0.8343 0.04884 0.0169 0.9 VDD 61.303,251.664 peripherals_i/apb_uart_i/UART_TXFF/U221
0.8282 0.05314 0.01863 0.9 VDD 68.863,244.752 peripherals_i/apb_uart_i/UART_TXFF/U222
0.8314 0.04978 0.01883 0.9 VDD 73.453,246.480 peripherals_i/apb_uart_i/UART_TXFF/U223
0.8302 0.05217 0.01762 0.9 VDD 72.373,243.600 peripherals_i/apb_uart_i/UART_TXFF/U224
0.829 0.05246 0.0185 0.9 VDD 74.893,244.752 peripherals_i/apb_uart_i/UART_TXFF/U225
0.8281 0.05304 0.01883 0.9 VDD 72.238,244.752 peripherals_i/apb_uart_i/UART_TXFF/U226
0.8301 0.04817 0.0217 0.9 VDD 68.863,253.968 peripherals_i/apb_uart_i/UART_TXFF/U227
0.8291 0.05004 0.02084 0.9 VDD 74.623,256.272 peripherals_i/apb_uart_i/UART_TXFF/U228
0.8322 0.04766 0.02009 0.9 VDD 74.893,254.544 peripherals_i/apb_uart_i/UART_TXFF/U229
0.8286 0.05066 0.02073 0.9 VDD 74.713,252.240 peripherals_i/apb_uart_i/UART_TXFF/U230
0.8291 0.0477 0.02324 0.9 VDD 74.398,253.968 peripherals_i/apb_uart_i/UART_TXFF/U231
0.844 0.04098 0.01506 0.9 VDD 62.383,269.520 peripherals_i/apb_uart_i/UART_TXFF/U232
0.8379 0.04516 0.01691 0.9 VDD 58.873,258.000 peripherals_i/apb_uart_i/UART_TXFF/U233
0.8306 0.04834 0.02107 0.9 VDD 64.003,258.000 peripherals_i/apb_uart_i/UART_TXFF/U234
0.8344 0.04755 0.01803 0.9 VDD 62.473,257.424 peripherals_i/apb_uart_i/UART_TXFF/U235
0.8351 0.04715 0.01777 0.9 VDD 62.158,256.848 peripherals_i/apb_uart_i/UART_TXFF/U236
0.8319 0.04795 0.02012 0.9 VDD 53.833,251.088 peripherals_i/apb_uart_i/UART_TXFF/U237
0.8273 0.0517 0.02104 0.9 VDD 52.753,247.632 peripherals_i/apb_uart_i/UART_TXFF/U238
0.8344 0.04687 0.01873 0.9 VDD 53.473,253.392 peripherals_i/apb_uart_i/UART_TXFF/U239
0.8354 0.04536 0.01927 0.9 VDD 52.933,256.848 peripherals_i/apb_uart_i/UART_TXFF/U240
0.833 0.04779 0.01918 0.9 VDD 53.518,252.240 peripherals_i/apb_uart_i/UART_TXFF/U241
0.8338 0.04884 0.01738 0.9 VDD 62.968,252.816 peripherals_i/apb_uart_i/UART_TXFF/U242
0.832 0.05106 0.01691 0.9 VDD 57.163,243.024 peripherals_i/apb_uart_i/UART_TXFF/U243
0.8317 0.05166 0.01664 0.9 VDD 62.113,244.176 peripherals_i/apb_uart_i/UART_TXFF/U244
0.8286 0.05423 0.0172 0.9 VDD 62.023,242.448 peripherals_i/apb_uart_i/UART_TXFF/U245
0.8314 0.05205 0.01658 0.9 VDD 64.003,243.600 peripherals_i/apb_uart_i/UART_TXFF/U246
0.8324 0.05165 0.01595 0.9 VDD 62.068,243.600 peripherals_i/apb_uart_i/UART_TXFF/U247
0.8375 0.04269 0.01986 0.9 VDD 67.513,267.792 peripherals_i/apb_uart_i/UART_TXFF/U248
0.8354 0.04434 0.02027 0.9 VDD 69.133,265.488 peripherals_i/apb_uart_i/UART_TXFF/U249
0.8324 0.04641 0.02122 0.9 VDD 69.853,263.760 peripherals_i/apb_uart_i/UART_TXFF/U250
0.8302 0.04652 0.02329 0.9 VDD 72.733,263.184 peripherals_i/apb_uart_i/UART_TXFF/U251
0.834 0.04623 0.01979 0.9 VDD 68.278,264.912 peripherals_i/apb_uart_i/UART_TXFF/U252
0.8451 0.03852 0.01642 0.9 VDD 49.873,267.792 peripherals_i/apb_uart_i/UART_TXFF/U253
0.8433 0.03935 0.01731 0.9 VDD 49.333,265.488 peripherals_i/apb_uart_i/UART_TXFF/U254
0.8472 0.03724 0.01561 0.9 VDD 53.923,267.792 peripherals_i/apb_uart_i/UART_TXFF/U255
0.8449 0.03842 0.01668 0.9 VDD 52.393,265.488 peripherals_i/apb_uart_i/UART_TXFF/U256
0.845 0.03874 0.01627 0.9 VDD 51.358,266.064 peripherals_i/apb_uart_i/UART_TXFF/U257
0.8294 0.05003 0.02054 0.9 VDD 45.463,252.240 peripherals_i/apb_uart_i/UART_TXFF/U258
0.829 0.04898 0.02207 0.9 VDD 49.513,254.544 peripherals_i/apb_uart_i/UART_TXFF/U259
0.8321 0.0484 0.01946 0.9 VDD 49.153,253.392 peripherals_i/apb_uart_i/UART_TXFF/U260
0.8335 0.0467 0.01978 0.9 VDD 48.883,257.424 peripherals_i/apb_uart_i/UART_TXFF/U261
0.8287 0.04916 0.02215 0.9 VDD 48.928,254.544 peripherals_i/apb_uart_i/UART_TXFF/U262
0.8362 0.04691 0.01687 0.9 VDD 61.708,254.544 peripherals_i/apb_uart_i/UART_TXFF/U263
0.8336 0.04931 0.01711 0.9 VDD 62.383,252.240 peripherals_i/apb_uart_i/UART_TXFF/U264
0.8269 0.05651 0.01657 0.9 VDD 70.033,237.840 peripherals_i/apb_uart_i/UART_TXFF/U265
0.8284 0.05318 0.01844 0.9 VDD 70.483,245.328 peripherals_i/apb_uart_i/UART_TXFF/U266
0.827 0.05649 0.01653 0.9 VDD 70.843,237.840 peripherals_i/apb_uart_i/UART_TXFF/U267
0.8288 0.0554 0.0158 0.9 VDD 75.253,237.840 peripherals_i/apb_uart_i/UART_TXFF/U268
0.8252 0.05604 0.01879 0.9 VDD 70.438,238.992 peripherals_i/apb_uart_i/UART_TXFF/U269
0.8296 0.04808 0.02228 0.9 VDD 69.133,259.728 peripherals_i/apb_uart_i/UART_TXFF/U270
0.8199 0.05356 0.02655 0.9 VDD 75.703,258.576 peripherals_i/apb_uart_i/UART_TXFF/U271
0.8303 0.04895 0.02072 0.9 VDD 77.053,255.696 peripherals_i/apb_uart_i/UART_TXFF/U272
0.8276 0.05174 0.02064 0.9 VDD 73.273,252.816 peripherals_i/apb_uart_i/UART_TXFF/U273
0.8292 0.04787 0.02291 0.9 VDD 72.598,253.968 peripherals_i/apb_uart_i/UART_TXFF/U274
0.8441 0.04132 0.01458 0.9 VDD 62.923,268.944 peripherals_i/apb_uart_i/UART_TXFF/U275
0.8467 0.03874 0.01453 0.9 VDD 58.693,265.488 peripherals_i/apb_uart_i/UART_TXFF/U276
0.8405 0.0421 0.01736 0.9 VDD 64.273,265.488 peripherals_i/apb_uart_i/UART_TXFF/U277
0.8451 0.04005 0.01485 0.9 VDD 60.853,265.488 peripherals_i/apb_uart_i/UART_TXFF/U278
0.8414 0.0417 0.0169 0.9 VDD 63.598,265.488 peripherals_i/apb_uart_i/UART_TXFF/U279
0.8307 0.04915 0.02018 0.9 VDD 50.773,252.240 peripherals_i/apb_uart_i/UART_TXFF/U280
0.8299 0.05038 0.01968 0.9 VDD 49.963,248.784 peripherals_i/apb_uart_i/UART_TXFF/U281
0.8325 0.04817 0.01937 0.9 VDD 49.963,253.392 peripherals_i/apb_uart_i/UART_TXFF/U282
0.8319 0.0473 0.02078 0.9 VDD 50.593,255.696 peripherals_i/apb_uart_i/UART_TXFF/U283
0.8327 0.04798 0.0193 0.9 VDD 50.638,253.392 peripherals_i/apb_uart_i/UART_TXFF/U284
0.833 0.04768 0.01931 0.9 VDD 64.498,253.968 peripherals_i/apb_uart_i/UART_TXFF/U285
0.8314 0.05137 0.01725 0.9 VDD 55.993,237.840 peripherals_i/apb_uart_i/UART_TXFF/U286
0.8325 0.05157 0.01598 0.9 VDD 60.763,244.752 peripherals_i/apb_uart_i/UART_TXFF/U287
0.83 0.05506 0.01496 0.9 VDD 62.383,237.840 peripherals_i/apb_uart_i/UART_TXFF/U288
0.8257 0.05636 0.0179 0.9 VDD 66.973,238.416 peripherals_i/apb_uart_i/UART_TXFF/U289
0.8314 0.05419 0.01444 0.9 VDD 60.538,238.416 peripherals_i/apb_uart_i/UART_TXFF/U290
0.8397 0.04347 0.01682 0.9 VDD 67.873,268.944 peripherals_i/apb_uart_i/UART_TXFF/U291
0.8382 0.04396 0.01787 0.9 VDD 71.203,268.944 peripherals_i/apb_uart_i/UART_TXFF/U292
0.8329 0.04534 0.02172 0.9 VDD 72.103,266.640 peripherals_i/apb_uart_i/UART_TXFF/U293
0.8315 0.04654 0.02194 0.9 VDD 72.373,263.760 peripherals_i/apb_uart_i/UART_TXFF/U294
0.8332 0.04531 0.02152 0.9 VDD 71.518,266.640 peripherals_i/apb_uart_i/UART_TXFF/U295
0.8452 0.0384 0.01637 0.9 VDD 50.413,267.792 peripherals_i/apb_uart_i/UART_TXFF/U296
0.8364 0.04435 0.0193 0.9 VDD 50.053,260.880 peripherals_i/apb_uart_i/UART_TXFF/U297
0.846 0.0379 0.01611 0.9 VDD 51.673,268.944 peripherals_i/apb_uart_i/UART_TXFF/U298
0.8378 0.04319 0.01906 0.9 VDD 51.583,260.304 peripherals_i/apb_uart_i/UART_TXFF/U299
0.8367 0.04413 0.01921 0.9 VDD 50.638,260.880 peripherals_i/apb_uart_i/UART_TXFF/U300
0.8294 0.04965 0.021 0.9 VDD 44.833,251.088 peripherals_i/apb_uart_i/UART_TXFF/U301
0.8294 0.04821 0.02235 0.9 VDD 46.633,255.120 peripherals_i/apb_uart_i/UART_TXFF/U302
0.831 0.04952 0.01945 0.9 VDD 46.903,253.968 peripherals_i/apb_uart_i/UART_TXFF/U303
0.8311 0.04716 0.02177 0.9 VDD 46.183,258.000 peripherals_i/apb_uart_i/UART_TXFF/U304
0.831 0.04962 0.01934 0.9 VDD 45.958,253.968 peripherals_i/apb_uart_i/UART_TXFF/U305
0.8356 0.04696 0.01745 0.9 VDD 61.888,253.968 peripherals_i/apb_uart_i/UART_TXFF/U306
0.8336 0.04752 0.01889 0.9 VDD 63.913,253.968 peripherals_i/apb_uart_i/UART_TXFF/U307
0.8238 0.05751 0.01866 0.9 VDD 68.413,240.720 peripherals_i/apb_uart_i/UART_TXFF/U308
0.8313 0.04984 0.01889 0.9 VDD 72.913,246.480 peripherals_i/apb_uart_i/UART_TXFF/U309
0.8239 0.05681 0.01929 0.9 VDD 73.183,240.144 peripherals_i/apb_uart_i/UART_TXFF/U310
0.8256 0.05564 0.01874 0.9 VDD 76.153,241.296 peripherals_i/apb_uart_i/UART_TXFF/U311
0.8232 0.05748 0.01935 0.9 VDD 69.988,240.144 peripherals_i/apb_uart_i/UART_TXFF/U312
0.8299 0.05005 0.02009 0.9 VDD 69.403,256.272 peripherals_i/apb_uart_i/UART_TXFF/U313
0.8292 0.05022 0.02054 0.9 VDD 71.383,256.272 peripherals_i/apb_uart_i/UART_TXFF/U314
0.8294 0.04797 0.02261 0.9 VDD 71.383,253.968 peripherals_i/apb_uart_i/UART_TXFF/U315
0.8277 0.05168 0.02058 0.9 VDD 72.733,252.816 peripherals_i/apb_uart_i/UART_TXFF/U316
0.8296 0.04802 0.0224 0.9 VDD 70.798,253.968 peripherals_i/apb_uart_i/UART_TXFF/U317
0.8448 0.04098 0.01426 0.9 VDD 62.383,268.944 peripherals_i/apb_uart_i/UART_TXFF/U318
0.8424 0.0418 0.01581 0.9 VDD 58.603,262.608 peripherals_i/apb_uart_i/UART_TXFF/U319
0.8357 0.04513 0.01919 0.9 VDD 64.273,262.032 peripherals_i/apb_uart_i/UART_TXFF/U320
0.8378 0.04437 0.01785 0.9 VDD 62.653,262.032 peripherals_i/apb_uart_i/UART_TXFF/U321
0.837 0.04465 0.01835 0.9 VDD 63.238,262.032 peripherals_i/apb_uart_i/UART_TXFF/U322
0.8326 0.04745 0.01997 0.9 VDD 54.103,251.664 peripherals_i/apb_uart_i/UART_TXFF/U323
0.8322 0.04899 0.01876 0.9 VDD 53.653,248.784 peripherals_i/apb_uart_i/UART_TXFF/U324
0.835 0.04647 0.01853 0.9 VDD 54.283,253.392 peripherals_i/apb_uart_i/UART_TXFF/U325
0.8365 0.04441 0.01907 0.9 VDD 54.823,256.272 peripherals_i/apb_uart_i/UART_TXFF/U326
0.8338 0.04737 0.01886 0.9 VDD 54.238,252.240 peripherals_i/apb_uart_i/UART_TXFF/U327
0.8342 0.04736 0.01848 0.9 VDD 63.328,253.968 peripherals_i/apb_uart_i/UART_TXFF/U328
0.832 0.04969 0.01826 0.9 VDD 56.173,244.176 peripherals_i/apb_uart_i/UART_TXFF/U329
0.83 0.05237 0.01764 0.9 VDD 62.473,247.632 peripherals_i/apb_uart_i/UART_TXFF/U330
0.8293 0.05456 0.01617 0.9 VDD 62.743,243.024 peripherals_i/apb_uart_i/UART_TXFF/U331
0.8311 0.05216 0.01672 0.9 VDD 64.633,243.600 peripherals_i/apb_uart_i/UART_TXFF/U332
0.8311 0.05185 0.017 0.9 VDD 63.058,244.176 peripherals_i/apb_uart_i/UART_TXFF/U333
0.8366 0.04376 0.01966 0.9 VDD 69.313,269.520 peripherals_i/apb_uart_i/UART_TXFF/U334
0.8385 0.04324 0.01824 0.9 VDD 73.003,268.368 peripherals_i/apb_uart_i/UART_TXFF/U335
0.8327 0.04539 0.02193 0.9 VDD 74.353,267.216 peripherals_i/apb_uart_i/UART_TXFF/U336
0.8296 0.04655 0.02383 0.9 VDD 74.533,262.032 peripherals_i/apb_uart_i/UART_TXFF/U337
0.8327 0.04536 0.02192 0.9 VDD 72.688,266.640 peripherals_i/apb_uart_i/UART_TXFF/U338
0.8446 0.03878 0.0166 0.9 VDD 48.073,267.792 peripherals_i/apb_uart_i/UART_TXFF/U339
0.8412 0.04144 0.01738 0.9 VDD 46.813,264.912 peripherals_i/apb_uart_i/UART_TXFF/U340
0.8475 0.03716 0.01533 0.9 VDD 54.103,268.368 peripherals_i/apb_uart_i/UART_TXFF/U341
0.8435 0.03998 0.01653 0.9 VDD 52.933,264.912 peripherals_i/apb_uart_i/UART_TXFF/U342
0.8455 0.03811 0.01642 0.9 VDD 53.338,265.488 peripherals_i/apb_uart_i/UART_TXFF/U343
0.8298 0.04976 0.02039 0.9 VDD 43.213,251.664 peripherals_i/apb_uart_i/UART_TXFF/U344
0.8305 0.04831 0.02118 0.9 VDD 43.573,255.696 peripherals_i/apb_uart_i/UART_TXFF/U345
0.8295 0.05062 0.01988 0.9 VDD 48.073,249.360 peripherals_i/apb_uart_i/UART_TXFF/U346
0.8336 0.0471 0.01932 0.9 VDD 43.483,257.424 peripherals_i/apb_uart_i/UART_TXFF/U347
0.8319 0.04893 0.0192 0.9 VDD 44.878,253.392 peripherals_i/apb_uart_i/UART_TXFF/U348
0.8352 0.04729 0.01751 0.9 VDD 63.058,254.544 peripherals_i/apb_uart_i/UART_TXFF/U349
0.833 0.04882 0.01819 0.9 VDD 62.923,253.392 peripherals_i/apb_uart_i/UART_TXFF/U350
0.8253 0.05607 0.01863 0.9 VDD 69.583,238.992 peripherals_i/apb_uart_i/UART_TXFF/U351
0.8315 0.04972 0.01877 0.9 VDD 73.993,246.480 peripherals_i/apb_uart_i/UART_TXFF/U352
0.8281 0.05583 0.01612 0.9 VDD 73.993,237.840 peripherals_i/apb_uart_i/UART_TXFF/U353
0.8255 0.05544 0.01907 0.9 VDD 74.353,239.568 peripherals_i/apb_uart_i/UART_TXFF/U354
0.8251 0.05592 0.01895 0.9 VDD 71.788,238.992 peripherals_i/apb_uart_i/UART_TXFF/U355
0.8322 0.04894 0.01885 0.9 VDD 65.983,255.120 peripherals_i/apb_uart_i/UART_TXFF/U356
0.8291 0.05023 0.02066 0.9 VDD 72.193,256.272 peripherals_i/apb_uart_i/UART_TXFF/U357
0.832 0.04808 0.01992 0.9 VDD 70.033,254.544 peripherals_i/apb_uart_i/UART_TXFF/U358
0.8281 0.05129 0.02062 0.9 VDD 68.593,251.664 peripherals_i/apb_uart_i/UART_TXFF/U359
0.8304 0.04818 0.02145 0.9 VDD 68.188,253.968 peripherals_i/apb_uart_i/UART_TXFF/U360
0.8417 0.04217 0.01618 0.9 VDD 62.833,266.640 peripherals_i/apb_uart_i/UART_TXFF/U361
0.8394 0.04275 0.01788 0.9 VDD 55.903,259.152 peripherals_i/apb_uart_i/UART_TXFF/U362
0.8297 0.05103 0.01929 0.9 VDD 64.183,259.152 peripherals_i/apb_uart_i/UART_TXFF/U363
0.8358 0.04597 0.01818 0.9 VDD 63.193,260.304 peripherals_i/apb_uart_i/UART_TXFF/U364
0.8309 0.05039 0.01867 0.9 VDD 63.418,259.152 peripherals_i/apb_uart_i/UART_TXFF/U365
0.8336 0.04711 0.01926 0.9 VDD 55.363,251.088 peripherals_i/apb_uart_i/UART_TXFF/U366
0.831 0.04942 0.01955 0.9 VDD 55.273,247.632 peripherals_i/apb_uart_i/UART_TXFF/U367
0.8355 0.04608 0.01847 0.9 VDD 55.093,252.816 peripherals_i/apb_uart_i/UART_TXFF/U368
0.8371 0.0441 0.01875 0.9 VDD 55.363,256.272 peripherals_i/apb_uart_i/UART_TXFF/U369
0.8347 0.04684 0.01845 0.9 VDD 55.138,252.240 peripherals_i/apb_uart_i/UART_TXFF/U370
0.8323 0.04908 0.01861 0.9 VDD 63.508,253.392 peripherals_i/apb_uart_i/UART_TXFF/U371
0.8307 0.05081 0.01853 0.9 VDD 55.903,241.296 peripherals_i/apb_uart_i/UART_TXFF/U372
0.832 0.05147 0.01655 0.9 VDD 57.703,243.024 peripherals_i/apb_uart_i/UART_TXFF/U373
0.8324 0.05277 0.01484 0.9 VDD 58.783,238.992 peripherals_i/apb_uart_i/UART_TXFF/U374
0.8266 0.05548 0.0179 0.9 VDD 65.173,239.568 peripherals_i/apb_uart_i/UART_TXFF/U375
0.8312 0.05271 0.01605 0.9 VDD 58.018,240.144 peripherals_i/apb_uart_i/UART_TXFF/U376
0.8353 0.04543 0.0193 0.9 VDD 65.803,264.336 peripherals_i/apb_uart_i/UART_TXFF/U377
0.8327 0.04631 0.02099 0.9 VDD 69.313,263.760 peripherals_i/apb_uart_i/UART_TXFF/U378
0.8294 0.04916 0.02141 0.9 VDD 67.873,261.456 peripherals_i/apb_uart_i/UART_TXFF/U379
0.8274 0.04972 0.02284 0.9 VDD 71.023,261.456 peripherals_i/apb_uart_i/UART_TXFF/U380
0.829 0.04929 0.0217 0.9 VDD 68.458,261.456 peripherals_i/apb_uart_i/UART_TXFF/U381
0.8439 0.03959 0.01647 0.9 VDD 48.163,266.064 peripherals_i/apb_uart_i/UART_TXFF/U382
0.8357 0.045 0.01925 0.9 VDD 47.983,261.456 peripherals_i/apb_uart_i/UART_TXFF/U383
0.8456 0.03822 0.01622 0.9 VDD 51.853,266.640 peripherals_i/apb_uart_i/UART_TXFF/U384
0.8399 0.04136 0.01879 0.9 VDD 52.573,262.608 peripherals_i/apb_uart_i/UART_TXFF/U385
0.8392 0.04171 0.01906 0.9 VDD 51.268,262.032 peripherals_i/apb_uart_i/UART_TXFF/U386
0.8287 0.05004 0.02126 0.9 VDD 45.733,251.664 peripherals_i/apb_uart_i/UART_TXFF/U387
0.8295 0.04814 0.02234 0.9 VDD 47.173,255.120 peripherals_i/apb_uart_i/UART_TXFF/U388
0.832 0.04856 0.01947 0.9 VDD 48.433,253.392 peripherals_i/apb_uart_i/UART_TXFF/U389
0.8333 0.04684 0.01982 0.9 VDD 48.343,257.424 peripherals_i/apb_uart_i/UART_TXFF/U390
0.8311 0.04943 0.01947 0.9 VDD 47.668,253.968 peripherals_i/apb_uart_i/UART_TXFF/U391
0.8376 0.04621 0.01624 0.9 VDD 59.548,255.120 peripherals_i/apb_uart_i/UART_TXFF/U392
0.8367 0.04665 0.01664 0.9 VDD 60.763,253.968 peripherals_i/apb_uart_i/UART_TXFF/U393
0.8232 0.05751 0.01928 0.9 VDD 69.403,240.144 peripherals_i/apb_uart_i/UART_TXFF/U394
0.8316 0.04981 0.01855 0.9 VDD 73.183,245.904 peripherals_i/apb_uart_i/UART_TXFF/U395
0.8242 0.05662 0.01919 0.9 VDD 73.723,240.144 peripherals_i/apb_uart_i/UART_TXFF/U396
0.8241 0.0556 0.02025 0.9 VDD 76.243,241.872 peripherals_i/apb_uart_i/UART_TXFF/U397
0.8241 0.05497 0.02091 0.9 VDD 72.328,242.448 peripherals_i/apb_uart_i/UART_TXFF/U398
0.8325 0.04816 0.01931 0.9 VDD 67.333,254.544 peripherals_i/apb_uart_i/UART_TXFF/U399
0.8291 0.0501 0.02082 0.9 VDD 74.083,256.272 peripherals_i/apb_uart_i/UART_TXFF/U400
0.8321 0.04782 0.0201 0.9 VDD 73.093,254.544 peripherals_i/apb_uart_i/UART_TXFF/U401
0.8276 0.05174 0.02067 0.9 VDD 73.813,252.816 peripherals_i/apb_uart_i/UART_TXFF/U402
0.8293 0.04792 0.02276 0.9 VDD 71.968,253.968 peripherals_i/apb_uart_i/UART_TXFF/U403
0.843 0.04157 0.01539 0.9 VDD 61.933,266.640 peripherals_i/apb_uart_i/UART_TXFF/U404
0.8471 0.03891 0.01402 0.9 VDD 58.963,266.064 peripherals_i/apb_uart_i/UART_TXFF/U405
0.8375 0.04493 0.0176 0.9 VDD 64.633,264.912 peripherals_i/apb_uart_i/UART_TXFF/U406
0.8431 0.04092 0.01597 0.9 VDD 62.293,265.488 peripherals_i/apb_uart_i/UART_TXFF/U407
0.8422 0.04132 0.01648 0.9 VDD 62.968,265.488 peripherals_i/apb_uart_i/UART_TXFF/U408
0.835 0.04752 0.01744 0.9 VDD 58.063,251.088 peripherals_i/apb_uart_i/UART_TXFF/U409
0.8346 0.04847 0.01697 0.9 VDD 57.613,248.784 peripherals_i/apb_uart_i/UART_TXFF/U410
0.8364 0.0465 0.01709 0.9 VDD 57.793,252.816 peripherals_i/apb_uart_i/UART_TXFF/U411
0.8383 0.04532 0.01642 0.9 VDD 58.873,256.848 peripherals_i/apb_uart_i/UART_TXFF/U412
0.8358 0.04768 0.01655 0.9 VDD 58.738,252.240 peripherals_i/apb_uart_i/UART_TXFF/U413
0.8332 0.04912 0.01767 0.9 VDD 63.598,252.816 peripherals_i/apb_uart_i/UART_TXFF/U414
0.8318 0.05207 0.01617 0.9 VDD 57.163,237.840 peripherals_i/apb_uart_i/UART_TXFF/U415
0.8323 0.05157 0.0161 0.9 VDD 60.763,245.328 peripherals_i/apb_uart_i/UART_TXFF/U416
0.8322 0.05392 0.01384 0.9 VDD 60.403,237.264 peripherals_i/apb_uart_i/UART_TXFF/U417
0.8264 0.05617 0.01748 0.9 VDD 65.893,238.416 peripherals_i/apb_uart_i/UART_TXFF/U418
0.8322 0.05382 0.01395 0.9 VDD 59.908,238.416 peripherals_i/apb_uart_i/UART_TXFF/U419
0.8369 0.04364 0.01941 0.9 VDD 68.683,269.520 peripherals_i/apb_uart_i/UART_TXFF/U420
0.8385 0.04317 0.01833 0.9 VDD 73.543,268.368 peripherals_i/apb_uart_i/UART_TXFF/U421
0.8326 0.0454 0.02198 0.9 VDD 75.433,267.216 peripherals_i/apb_uart_i/UART_TXFF/U422
0.8313 0.04659 0.0221 0.9 VDD 73.903,264.912 peripherals_i/apb_uart_i/UART_TXFF/U423
0.8328 0.04537 0.02188 0.9 VDD 73.228,267.216 peripherals_i/apb_uart_i/UART_TXFF/U424
0.8412 0.04139 0.01741 0.9 VDD 47.893,264.912 peripherals_i/apb_uart_i/UART_TXFF/U425
0.8382 0.04262 0.01918 0.9 VDD 46.273,262.032 peripherals_i/apb_uart_i/UART_TXFF/U426
0.8446 0.03859 0.01683 0.9 VDD 51.853,265.488 peripherals_i/apb_uart_i/UART_TXFF/U427
0.8396 0.04151 0.0189 0.9 VDD 52.033,262.608 peripherals_i/apb_uart_i/UART_TXFF/U428
0.8393 0.04166 0.01903 0.9 VDD 51.448,262.608 peripherals_i/apb_uart_i/UART_TXFF/U429
0.8302 0.04963 0.02018 0.9 VDD 42.673,251.664 peripherals_i/apb_uart_i/UART_TXFF/U430
0.831 0.04883 0.02013 0.9 VDD 42.943,252.816 peripherals_i/apb_uart_i/UART_TXFF/U431
0.8297 0.05048 0.01985 0.9 VDD 48.793,249.360 peripherals_i/apb_uart_i/UART_TXFF/U432
0.8338 0.04706 0.01918 0.9 VDD 42.943,257.424 peripherals_i/apb_uart_i/UART_TXFF/U433
0.8321 0.04887 0.01904 0.9 VDD 43.618,253.392 peripherals_i/apb_uart_i/UART_TXFF/U434
0.8366 0.04734 0.01604 0.9 VDD 59.638,252.816 peripherals_i/apb_uart_i/UART_TXFF/U435
0.8331 0.04955 0.01736 0.9 VDD 62.923,252.240 peripherals_i/apb_uart_i/UART_TXFF/U436
0.8301 0.05237 0.01758 0.9 VDD 70.573,243.600 peripherals_i/apb_uart_i/UART_TXFF/U437
0.8279 0.05335 0.01876 0.9 VDD 74.173,247.056 peripherals_i/apb_uart_i/UART_TXFF/U438
0.8303 0.05207 0.01764 0.9 VDD 72.913,243.600 peripherals_i/apb_uart_i/UART_TXFF/U439
0.8294 0.05226 0.01832 0.9 VDD 75.613,245.328 peripherals_i/apb_uart_i/UART_TXFF/U440
0.8283 0.05293 0.01875 0.9 VDD 72.868,244.752 peripherals_i/apb_uart_i/UART_TXFF/U441
0.8273 0.05012 0.02257 0.9 VDD 69.853,257.424 peripherals_i/apb_uart_i/UART_TXFF/U442
0.8236 0.04984 0.02657 0.9 VDD 75.433,258.000 peripherals_i/apb_uart_i/UART_TXFF/U443
0.8328 0.04743 0.01981 0.9 VDD 77.143,254.544 peripherals_i/apb_uart_i/UART_TXFF/U444
0.8294 0.04997 0.02067 0.9 VDD 76.783,252.240 peripherals_i/apb_uart_i/UART_TXFF/U445
0.8292 0.04994 0.02083 0.9 VDD 75.478,256.272 peripherals_i/apb_uart_i/UART_TXFF/U446
0.8412 0.04178 0.01697 0.9 VDD 63.733,266.064 peripherals_i/apb_uart_i/UART_TXFF/U447
0.8447 0.04086 0.01444 0.9 VDD 58.873,264.912 peripherals_i/apb_uart_i/UART_TXFF/U448
0.8363 0.04475 0.01894 0.9 VDD 64.093,263.184 peripherals_i/apb_uart_i/UART_TXFF/U449
0.8385 0.04397 0.01756 0.9 VDD 62.473,263.184 peripherals_i/apb_uart_i/UART_TXFF/U450
0.8371 0.04448 0.01845 0.9 VDD 63.508,263.184 peripherals_i/apb_uart_i/UART_TXFF/U451
0.8317 0.04857 0.01975 0.9 VDD 52.033,252.240 peripherals_i/apb_uart_i/UART_TXFF/U452
0.8313 0.04954 0.01917 0.9 VDD 52.393,248.784 peripherals_i/apb_uart_i/UART_TXFF/U453
0.8337 0.04746 0.01886 0.9 VDD 52.843,253.968 peripherals_i/apb_uart_i/UART_TXFF/U454
0.8348 0.04578 0.01945 0.9 VDD 51.943,256.848 peripherals_i/apb_uart_i/UART_TXFF/U455
0.8336 0.04742 0.01901 0.9 VDD 52.168,253.392 peripherals_i/apb_uart_i/UART_TXFF/U456
0.8344 0.04758 0.01802 0.9 VDD 64.138,254.544 peripherals_i/apb_uart_i/UART_TXFF/U457
0.832 0.05174 0.01627 0.9 VDD 57.163,238.992 peripherals_i/apb_uart_i/UART_TXFF/U458
0.8306 0.05229 0.01709 0.9 VDD 63.283,244.752 peripherals_i/apb_uart_i/UART_TXFF/U459
0.8289 0.05464 0.01649 0.9 VDD 62.743,239.568 peripherals_i/apb_uart_i/UART_TXFF/U460
0.8269 0.05592 0.01721 0.9 VDD 64.363,241.296 peripherals_i/apb_uart_i/UART_TXFF/U461
0.8274 0.05607 0.0165 0.9 VDD 62.968,240.720 peripherals_i/apb_uart_i/UART_TXFF/U462
0.8374 0.04352 0.01905 0.9 VDD 66.973,265.488 peripherals_i/apb_uart_i/UART_TXFF/U463
0.8333 0.04641 0.02027 0.9 VDD 69.133,264.912 peripherals_i/apb_uart_i/UART_TXFF/U464
0.8315 0.0463 0.02218 0.9 VDD 69.403,262.608 peripherals_i/apb_uart_i/UART_TXFF/U465
0.8266 0.04971 0.02366 0.9 VDD 73.543,261.456 peripherals_i/apb_uart_i/UART_TXFF/U466
0.8304 0.04904 0.02059 0.9 VDD 67.378,260.880 peripherals_i/apb_uart_i/UART_TXFF/U467
0.8447 0.03882 0.01648 0.9 VDD 49.243,267.216 peripherals_i/apb_uart_i/UART_TXFF/U468
0.8395 0.04132 0.01921 0.9 VDD 50.323,263.760 peripherals_i/apb_uart_i/UART_TXFF/U469
0.8481 0.03753 0.01432 0.9 VDD 57.523,267.792 peripherals_i/apb_uart_i/UART_TXFF/U470
0.8448 0.03908 0.01607 0.9 VDD 54.553,264.912 peripherals_i/apb_uart_i/UART_TXFF/U471
0.8461 0.03774 0.01616 0.9 VDD 54.238,265.488 peripherals_i/apb_uart_i/UART_TXFF/U472
0.8307 0.04932 0.01996 0.9 VDD 42.133,251.088 peripherals_i/apb_uart_i/UART_TXFF/U473
0.8315 0.04958 0.01894 0.9 VDD 42.853,253.968 peripherals_i/apb_uart_i/UART_TXFF/U474
0.8286 0.05081 0.02057 0.9 VDD 47.083,249.936 peripherals_i/apb_uart_i/UART_TXFF/U475
0.8334 0.04714 0.01946 0.9 VDD 44.023,257.424 peripherals_i/apb_uart_i/UART_TXFF/U476
0.832 0.04891 0.01912 0.9 VDD 44.248,253.392 peripherals_i/apb_uart_i/UART_TXFF/U477
0.8348 0.04719 0.01803 0.9 VDD 62.698,253.968 peripherals_i/apb_uart_i/UART_TXFF/U478
0.8316 0.04934 0.01902 0.9 VDD 64.093,253.392 peripherals_i/apb_uart_i/UART_TXFF/U479
0.8362 0.05144 0.01235 0.9 VDD 66.343,234.960 peripherals_i/apb_uart_i/UART_TXFF/U480
0.8356 0.05145 0.01296 0.9 VDD 66.298,234.384 peripherals_i/apb_uart_i/UART_TXFF/U481
0.8327 0.05433 0.01292 0.9 VDD 67.063,233.808 peripherals_i/apb_uart_i/UART_TXFF/U483
0.8357 0.05134 0.01291 0.9 VDD 67.108,234.384 peripherals_i/apb_uart_i/UART_TXFF/U484
0.8364 0.05131 0.01228 0.9 VDD 67.288,234.960 peripherals_i/apb_uart_i/UART_TXFF/U485
0.8302 0.05055 0.01929 0.9 VDD 65.623,251.664 peripherals_i/apb_uart_i/UART_TXFF/U486
0.8279 0.05371 0.01842 0.9 VDD 66.613,247.056 peripherals_i/apb_uart_i/UART_TXFF/U488
0.831 0.05143 0.01753 0.9 VDD 66.118,248.784 peripherals_i/apb_uart_i/UART_TXFF/U489
0.8295 0.05026 0.02028 0.9 VDD 49.963,249.936 peripherals_i/apb_uart_i/UART_TXFF/U490
0.8289 0.05093 0.02017 0.9 VDD 54.373,245.328 peripherals_i/apb_uart_i/UART_TXFF/U491
0.8301 0.05093 0.01898 0.9 VDD 66.838,252.240 peripherals_i/apb_uart_i/UART_TXFF/U492
0.8307 0.04893 0.02036 0.9 VDD 66.883,260.880 peripherals_i/apb_uart_i/UART_TXFF/U494
0.8308 0.0506 0.01856 0.9 VDD 65.758,252.240 peripherals_i/apb_uart_i/UART_TXFF/U495
0.8304 0.04933 0.02031 0.9 VDD 49.693,250.512 peripherals_i/apb_uart_i/UART_TXFF/U496
0.8333 0.04589 0.02078 0.9 VDD 66.613,262.032 peripherals_i/apb_uart_i/UART_TXFF/U498
0.8305 0.05074 0.01874 0.9 VDD 66.208,252.240 peripherals_i/apb_uart_i/UART_TXFF/U499
0.8426 0.03994 0.01743 0.9 VDD 56.173,262.032 peripherals_i/apb_uart_i/UART_TXFF/U500
0.8319 0.05078 0.01735 0.9 VDD 64.183,245.904 peripherals_i/apb_uart_i/UART_TXFF/U501
0.839 0.04191 0.01914 0.9 VDD 50.503,262.032 peripherals_i/apb_uart_i/UART_TXFF/U503
0.8331 0.05415 0.01278 0.9 VDD 69.178,233.808 peripherals_i/apb_uart_i/UART_TXFF/U504
0.8288 0.05156 0.01966 0.9 VDD 66.703,248.208 peripherals_i/apb_uart_i/UART_TXFF/U505
0.8321 0.05014 0.01772 0.9 VDD 67.018,249.360 peripherals_i/apb_uart_i/UART_TXFF/U506
0.8285 0.05316 0.01838 0.9 VDD 69.853,245.328 peripherals_i/apb_uart_i/UART_TXFF/U507
0.8352 0.0488 0.01598 0.9 VDD 60.493,249.360 peripherals_i/apb_uart_i/UART_TXFF/U508
0.8307 0.04956 0.01971 0.9 VDD 67.963,255.696 peripherals_i/apb_uart_i/UART_TXFF/U509
0.8373 0.04638 0.01634 0.9 VDD 60.763,256.272 peripherals_i/apb_uart_i/UART_TXFF/U510
0.8288 0.05136 0.01985 0.9 VDD 69.403,252.240 peripherals_i/apb_uart_i/UART_TXFF/U511
0.8285 0.05315 0.01835 0.9 VDD 69.493,245.328 peripherals_i/apb_uart_i/UART_TXFF/U512
0.829 0.05147 0.01952 0.9 VDD 66.298,248.208 peripherals_i/apb_uart_i/UART_TXFF/U513
0.8367 0.04339 0.01994 0.9 VDD 50.683,259.728 peripherals_i/apb_uart_i/UART_TXFF/U514
0.8312 0.04789 0.02095 0.9 VDD 68.143,260.304 peripherals_i/apb_uart_i/UART_TXFF/U515
0.8315 0.04752 0.02095 0.9 VDD 49.693,255.696 peripherals_i/apb_uart_i/UART_TXFF/U516
0.8326 0.05034 0.01703 0.9 VDD 58.783,247.056 peripherals_i/apb_uart_i/UART_TXFF/U517
0.8309 0.04796 0.02111 0.9 VDD 68.503,260.304 peripherals_i/apb_uart_i/UART_TXFF/U518
0.829 0.05308 0.01788 0.9 VDD 64.273,247.056 peripherals_i/apb_uart_i/UART_TXFF/U519
0.8323 0.05006 0.01763 0.9 VDD 66.568,249.360 peripherals_i/apb_uart_i/UART_TXFF/U520
0.8315 0.05038 0.01816 0.9 VDD 69.223,249.360 peripherals_i/apb_uart_i/UART_TXFF/U521
0.8256 0.05402 0.02039 0.9 VDD 69.493,247.632 peripherals_i/apb_uart_i/UART_TXFF/U522
0.8347 0.04949 0.0158 0.9 VDD 59.953,248.784 peripherals_i/apb_uart_i/UART_TXFF/U523
0.8271 0.05015 0.02271 0.9 VDD 70.303,257.424 peripherals_i/apb_uart_i/UART_TXFF/U524
0.8384 0.0456 0.01604 0.9 VDD 59.503,257.424 peripherals_i/apb_uart_i/UART_TXFF/U525
0.8295 0.05039 0.02014 0.9 VDD 69.493,249.936 peripherals_i/apb_uart_i/UART_TXFF/U526
0.8266 0.05374 0.01967 0.9 VDD 66.748,247.632 peripherals_i/apb_uart_i/UART_TXFF/U527
0.831 0.04884 0.0202 0.9 VDD 66.523,260.880 peripherals_i/apb_uart_i/UART_TXFF/U528
0.8306 0.05166 0.01776 0.9 VDD 67.198,248.784 peripherals_i/apb_uart_i/UART_TXFF/U529
0.8284 0.05309 0.0185 0.9 VDD 68.143,244.752 peripherals_i/apb_uart_i/UART_TXFF/U530
0.8327 0.04604 0.02125 0.9 VDD 67.603,262.608 peripherals_i/apb_uart_i/UART_TXFF/U531
0.8299 0.04994 0.02018 0.9 VDD 69.763,255.696 peripherals_i/apb_uart_i/UART_TXFF/U532
0.829 0.05137 0.01964 0.9 VDD 53.833,244.752 peripherals_i/apb_uart_i/UART_TXFF/U533
0.8305 0.05236 0.01715 0.9 VDD 63.553,245.328 peripherals_i/apb_uart_i/UART_TXFF/U534
0.8318 0.04912 0.01905 0.9 VDD 66.163,256.272 peripherals_i/apb_uart_i/UART_TXFF/U535
0.8389 0.04193 0.01915 0.9 VDD 50.413,262.608 peripherals_i/apb_uart_i/UART_TXFF/U536
0.8281 0.05316 0.01877 0.9 VDD 69.763,244.752 peripherals_i/apb_uart_i/UART_TXFF/U537
0.823 0.05346 0.02352 0.9 VDD 50.233,247.056 peripherals_i/apb_uart_i/UART_TXFF/U538
0.8352 0.04871 0.01609 0.9 VDD 60.133,249.936 peripherals_i/apb_uart_i/UART_TXFF/U539
0.8362 0.04708 0.01676 0.9 VDD 61.483,255.120 peripherals_i/apb_uart_i/UART_TXFF/U540
0.8337 0.04824 0.0181 0.9 VDD 64.183,255.696 peripherals_i/apb_uart_i/UART_TXFF/U541
0.8371 0.04659 0.01633 0.9 VDD 60.583,254.544 peripherals_i/apb_uart_i/UART_TXFF/U542
0.8382 0.04481 0.01696 0.9 VDD 57.973,256.848 peripherals_i/apb_uart_i/UART_TXFF/U543
0.8403 0.04172 0.01795 0.9 VDD 54.913,261.456 peripherals_i/apb_uart_i/UART_TXFF/U544
0.8356 0.04722 0.01715 0.9 VDD 62.293,256.272 peripherals_i/apb_uart_i/UART_TXFF/U545
0.8402 0.0417 0.01806 0.9 VDD 55.543,259.728 peripherals_i/apb_uart_i/UART_TXFF/U546
0.832 0.04642 0.02157 0.9 VDD 49.963,258.000 peripherals_i/apb_uart_i/UART_TXFF/U547
0.8291 0.04935 0.02159 0.9 VDD 49.603,251.088 peripherals_i/apb_uart_i/UART_TXFF/U548
0.8371 0.04663 0.01629 0.9 VDD 60.493,255.120 peripherals_i/apb_uart_i/UART_TXFF/U549
0.8326 0.04874 0.01871 0.9 VDD 65.443,255.696 peripherals_i/apb_uart_i/UART_TXFF/U550
0.8262 0.05387 0.01997 0.9 VDD 67.648,247.632 peripherals_i/apb_uart_i/UART_TXFF/U551
0.8276 0.05153 0.0209 0.9 VDD 69.583,251.088 peripherals_i/apb_uart_i/UART_TXFF/U552
0.8264 0.05381 0.01982 0.9 VDD 67.198,247.632 peripherals_i/apb_uart_i/UART_TXFF/U553
0.8293 0.05292 0.01775 0.9 VDD 63.823,247.056 peripherals_i/apb_uart_i/UART_TXFF/U554
0.8321 0.04877 0.01909 0.9 VDD 55.903,247.632 peripherals_i/apb_uart_i/UART_TXFF/U555
0.8314 0.04782 0.02078 0.9 VDD 67.783,260.304 peripherals_i/apb_uart_i/UART_TXFF/U556
0.8373 0.04343 0.01923 0.9 VDD 50.503,260.304 peripherals_i/apb_uart_i/UART_TXFF/U557
0.8314 0.05019 0.01837 0.9 VDD 69.763,245.904 peripherals_i/apb_uart_i/UART_TXFF/U558
0.8309 0.05027 0.01882 0.9 VDD 68.953,246.480 peripherals_i/apb_uart_i/UART_TXFF/U559
0.8405 0.04396 0.01555 0.9 VDD 59.863,259.728 peripherals_i/apb_uart_i/UART_TXFF/U560
0.8338 0.04645 0.0197 0.9 VDD 49.963,256.848 peripherals_i/apb_uart_i/UART_TXFF/U561
0.83 0.04916 0.02082 0.9 VDD 67.873,260.880 peripherals_i/apb_uart_i/UART_TXFF/U562
0.8339 0.04972 0.01638 0.9 VDD 60.493,248.208 peripherals_i/apb_uart_i/UART_TXFF/U563
0.827 0.05018 0.02282 0.9 VDD 70.663,257.424 peripherals_i/apb_uart_i/UART_TXFF/U564
0.8323 0.04615 0.0215 0.9 VDD 50.413,258.576 peripherals_i/apb_uart_i/UART_TXFF/U565
0.8407 0.04147 0.0178 0.9 VDD 55.273,261.456 peripherals_i/apb_uart_i/UART_TXFF/U566
0.8384 0.04509 0.01647 0.9 VDD 58.783,257.424 peripherals_i/apb_uart_i/UART_TXFF/U567
0.8358 0.04791 0.01629 0.9 VDD 60.673,259.152 peripherals_i/apb_uart_i/UART_TXFF/U568
0.8332 0.05271 0.01407 0.9 VDD 69.538,232.080 peripherals_i/apb_uart_i/UART_TXFF/U569
0.8306 0.05457 0.01479 0.9 VDD 69.178,229.776 peripherals_i/apb_uart_i/UART_TXFF/U570
0.8314 0.05429 0.01431 0.9 VDD 66.748,229.776 peripherals_i/apb_uart_i/UART_TXFF/U571
0.8144 0.06425 0.02133 0.9 VDD 48.073,222.864 peripherals_i/apb_uart_i/UART_RXFF/CTS_ccl_a_buf_00079
0.8195 0.06456 0.01591 0.9 VDD 29.713,220.560 peripherals_i/apb_uart_i/UART_RXFF/CTS_ccl_a_buf_00073
0.8223 0.06146 0.01629 0.9 VDD 49.558,218.832 peripherals_i/apb_uart_i/UART_RXFF/FE_OFC220_iRXFIFOD_1
0.8219 0.06204 0.01611 0.9 VDD 52.618,213.072 peripherals_i/apb_uart_i/UART_RXFF/FE_OFC219_iRXFIFOD_2
0.8199 0.06395 0.01612 0.9 VDD 50.548,214.800 peripherals_i/apb_uart_i/UART_RXFF/FE_OFC218_iRXFIFOD_3
0.8228 0.0612 0.01605 0.9 VDD 50.188,218.832 peripherals_i/apb_uart_i/UART_RXFF/FE_OFC216_iRXFIFOD_5
0.8227 0.06255 0.01474 0.9 VDD 52.708,214.224 peripherals_i/apb_uart_i/UART_RXFF/FE_OFC215_iRXFIFOD_6
0.8246 0.06177 0.01363 0.9 VDD 32.143,217.104 peripherals_i/apb_uart_i/UART_RXFF/FE_OFC98_n1
0.8312 0.05671 0.01208 0.9 VDD 22.108,222.864 peripherals_i/apb_uart_i/UART_RXFF/FE_OFC97_n1
0.8242 0.06548 0.01037 0.9 VDD 34.753,204.432 peripherals_i/apb_uart_i/UART_RXFF/FE_OFC96_n1
0.8259 0.06378 0.01036 0.9 VDD 50.008,206.736 peripherals_i/apb_uart_i/UART_RXFF/FE_OFC95_n1
0.8268 0.05735 0.01586 0.9 VDD 30.568,234.384 peripherals_i/apb_uart_i/UART_RXFF/FE_OFC93_n1
0.8109 0.0687 0.02037 0.9 VDD 38.263,215.376 peripherals_i/apb_uart_i/UART_RXFF/FE_OFC92_n1
0.8166 0.06524 0.01812 0.9 VDD 30.793,222.864 peripherals_i/apb_uart_i/UART_RXFF/FE_OFC91_n1
0.8224 0.0592 0.01843 0.9 VDD 40.558,234.384 peripherals_i/apb_uart_i/UART_RXFF/FE_OFC88_n1
0.8139 0.06645 0.01969 0.9 VDD 41.233,220.560 peripherals_i/apb_uart_i/UART_RXFF/clk_gate_iWRAddr_reg/latch
0.8328 0.05398 0.01324 0.9 VDD 25.078,237.264 peripherals_i/apb_uart_i/UART_RXFF/clk_gate_iFIFOMem_reg[18]/latch
0.8297 0.05668 0.01358 0.9 VDD 25.978,231.504 peripherals_i/apb_uart_i/UART_RXFF/clk_gate_iFIFOMem_reg[10]/latch
0.8292 0.05857 0.0122 0.9 VDD 60.673,223.440 peripherals_i/apb_uart_i/UART_RXFF/clk_gate_iUSAGE_reg/latch
0.8149 0.06541 0.01967 0.9 VDD 43.033,219.984 peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[6]
0.8203 0.06267 0.01706 0.9 VDD 44.833,218.832 peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[6]
0.8227 0.06231 0.01499 0.9 VDD 34.753,218.256 peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[2]
0.8187 0.06552 0.01573 0.9 VDD 35.383,219.408 peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[1]
0.8175 0.06559 0.0169 0.9 VDD 42.043,219.408 peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[5]
0.8146 0.06574 0.01965 0.9 VDD 40.873,219.984 peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[4]
0.8175 0.0658 0.01666 0.9 VDD 39.973,219.408 peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[3]
0.8179 0.06578 0.01632 0.9 VDD 37.993,219.408 peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[2]
0.8143 0.06649 0.01917 0.9 VDD 37.723,221.136 peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[1]
0.8148 0.06582 0.01934 0.9 VDD 38.983,219.984 peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[0]
0.8184 0.06676 0.01487 0.9 VDD 33.493,212.496 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][10]
0.814 0.06959 0.01642 0.9 VDD 35.023,214.224 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][9]
0.818 0.06726 0.01478 0.9 VDD 33.313,211.920 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][8]
0.8102 0.07004 0.0198 0.9 VDD 37.003,213.648 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][7]
0.8156 0.06823 0.0162 0.9 VDD 36.913,211.920 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][6]
0.8164 0.06788 0.01572 0.9 VDD 33.493,214.800 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][5]
0.817 0.06822 0.01476 0.9 VDD 31.783,214.224 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][4]
0.8116 0.06856 0.01985 0.9 VDD 36.553,215.376 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][3]
0.8155 0.06735 0.01714 0.9 VDD 32.143,215.376 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][2]
0.8196 0.06707 0.01337 0.9 VDD 32.863,211.344 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][1]
0.8129 0.06822 0.01891 0.9 VDD 34.663,215.376 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][0]
0.8293 0.05887 0.0118 0.9 VDD 23.323,221.136 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][10]
0.8314 0.05642 0.01222 0.9 VDD 21.343,221.136 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][9]
0.8298 0.05908 0.01109 0.9 VDD 23.503,220.560 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][8]
0.8318 0.05587 0.01233 0.9 VDD 19.903,222.288 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][7]
0.8327 0.05499 0.01236 0.9 VDD 16.033,224.592 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][6]
0.8319 0.05547 0.01263 0.9 VDD 21.703,224.592 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][5]
0.8324 0.05502 0.01256 0.9 VDD 19.993,224.016 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][4]
0.8323 0.05551 0.01216 0.9 VDD 16.123,222.864 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][3]
0.8326 0.05481 0.01263 0.9 VDD 17.653,225.168 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][2]
0.8317 0.05625 0.01208 0.9 VDD 17.653,221.136 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][1]
0.8318 0.05588 0.01234 0.9 VDD 17.833,222.288 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][0]
0.8231 0.05597 0.02094 0.9 VDD 34.033,244.176 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][10]
0.8218 0.05495 0.02324 0.9 VDD 35.293,247.056 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][9]
0.8275 0.05423 0.01831 0.9 VDD 33.763,247.632 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][8]
0.8224 0.05701 0.02063 0.9 VDD 35.023,243.024 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][7]
0.8226 0.05571 0.02171 0.9 VDD 35.473,244.752 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][6]
0.8249 0.0555 0.0196 0.9 VDD 32.773,243.600 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][5]
0.8267 0.05368 0.01963 0.9 VDD 30.883,246.480 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][4]
0.8201 0.05563 0.02425 0.9 VDD 37.183,247.056 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][3]
0.827 0.05394 0.01902 0.9 VDD 31.333,244.752 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][2]
0.8261 0.05322 0.02064 0.9 VDD 31.963,247.056 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][1]
0.819 0.05887 0.02216 0.9 VDD 36.913,241.872 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][0]
0.8225 0.06042 0.01712 0.9 VDD 33.043,227.472 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][10]
0.8189 0.06301 0.01804 0.9 VDD 35.383,225.168 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][9]
0.8202 0.06245 0.01731 0.9 VDD 33.493,225.168 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][8]
0.8175 0.06316 0.01935 0.9 VDD 36.373,225.744 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][7]
0.8189 0.06095 0.02012 0.9 VDD 36.823,230.928 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][6]
0.8213 0.05996 0.01874 0.9 VDD 33.313,230.352 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][5]
0.8194 0.06143 0.01916 0.9 VDD 33.403,232.080 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][4]
0.8213 0.06066 0.01804 0.9 VDD 35.653,227.472 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][3]
0.8203 0.06011 0.01957 0.9 VDD 33.763,229.776 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][2]
0.82 0.06058 0.0194 0.9 VDD 34.753,230.928 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][1]
0.8191 0.06051 0.02043 0.9 VDD 35.653,229.776 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][0]
0.8304 0.06176 0.00784 0.9 VDD 25.843,209.616 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][10]
0.8224 0.06548 0.01212 0.9 VDD 27.733,213.648 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][9]
0.8276 0.06292 0.009478 0.9 VDD 27.913,209.040 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][8]
0.8261 0.06372 0.01015 0.9 VDD 28.453,210.192 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][7]
0.8246 0.06432 0.01111 0.9 VDD 27.913,211.920 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][6]
0.8303 0.06191 0.00784 0.9 VDD 25.843,210.192 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][5]
0.8266 0.06314 0.01022 0.9 VDD 26.923,212.496 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][4]
0.8213 0.06519 0.01353 0.9 VDD 28.363,215.376 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][3]
0.8222 0.0657 0.0121 0.9 VDD 28.003,214.224 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][2]
0.8281 0.06277 0.009129 0.9 VDD 25.843,211.920 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][1]
0.8239 0.06447 0.01163 0.9 VDD 27.463,214.800 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][0]
0.8297 0.05949 0.01084 0.9 VDD 25.843,217.680 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][10]
0.8319 0.05685 0.01123 0.9 VDD 21.523,219.408 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][9]
0.831 0.05826 0.01072 0.9 VDD 23.233,217.680 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][8]
0.8321 0.05652 0.01137 0.9 VDD 17.113,219.408 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][7]
0.833 0.05611 0.01091 0.9 VDD 15.403,220.560 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][6]
0.8316 0.05712 0.01127 0.9 VDD 21.253,217.680 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][5]
0.8318 0.05675 0.01146 0.9 VDD 20.173,218.256 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][4]
0.8323 0.05664 0.01109 0.9 VDD 15.763,218.832 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][3]
0.8316 0.05689 0.01146 0.9 VDD 17.473,218.256 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][2]
0.8322 0.0566 0.01124 0.9 VDD 19.813,219.984 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][1]
0.8318 0.05724 0.011 0.9 VDD 15.403,217.680 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][0]
0.8234 0.05881 0.01779 0.9 VDD 31.423,235.536 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][10]
0.8206 0.05765 0.02173 0.9 VDD 33.493,241.296 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][9]
0.8219 0.05882 0.01932 0.9 VDD 34.213,234.960 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][8]
0.8204 0.05844 0.0212 0.9 VDD 33.673,237.264 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][7]
0.8183 0.05979 0.02191 0.9 VDD 33.763,240.720 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][6]
0.8264 0.05549 0.01808 0.9 VDD 30.883,238.992 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][5]
0.8202 0.05968 0.0201 0.9 VDD 33.493,240.144 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][4]
0.8239 0.05882 0.01725 0.9 VDD 34.213,234.384 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][3]
0.8213 0.05856 0.02016 0.9 VDD 31.423,240.720 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][2]
0.8227 0.0577 0.01964 0.9 VDD 31.423,237.264 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][1]
0.8187 0.06117 0.02017 0.9 VDD 34.213,238.416 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][0]
0.8265 0.05898 0.0145 0.9 VDD 28.363,228.048 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][10]
0.822 0.06109 0.01688 0.9 VDD 30.613,225.744 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][9]
0.8242 0.05896 0.01688 0.9 VDD 30.613,226.320 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][8]
0.8261 0.05965 0.01426 0.9 VDD 28.093,224.592 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][7]
0.8247 0.05874 0.01653 0.9 VDD 29.353,231.504 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][6]
0.8245 0.05776 0.01775 0.9 VDD 30.703,233.232 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][5]
0.8246 0.0589 0.01649 0.9 VDD 29.173,232.656 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][4]
0.8244 0.05974 0.01587 0.9 VDD 30.433,227.472 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][3]
0.8232 0.05899 0.01779 0.9 VDD 30.973,229.776 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][2]
0.8213 0.06046 0.01827 0.9 VDD 31.423,232.656 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][1]
0.8263 0.05766 0.01601 0.9 VDD 28.633,229.200 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][0]
0.8249 0.06489 0.0102 0.9 VDD 32.683,205.008 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][10]
0.8224 0.06687 0.01074 0.9 VDD 35.113,206.160 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][9]
0.8274 0.06472 0.007844 0.9 VDD 30.433,203.856 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][8]
0.8235 0.06575 0.0108 0.9 VDD 35.923,204.432 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][7]
0.8218 0.06693 0.01129 0.9 VDD 35.563,205.584 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][6]
0.8254 0.06502 0.00957 0.9 VDD 33.043,204.432 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][5]
0.8279 0.06357 0.008496 0.9 VDD 29.893,205.008 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][4]
0.822 0.06604 0.01192 0.9 VDD 38.173,205.008 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][3]
0.8245 0.06586 0.009663 0.9 VDD 31.693,205.584 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][2]
0.8267 0.06486 0.008429 0.9 VDD 29.803,205.584 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][1]
0.8229 0.0666 0.01053 0.9 VDD 35.113,203.856 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][0]
0.8255 0.06132 0.01318 0.9 VDD 29.173,218.832 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][10]
0.8273 0.06058 0.01208 0.9 VDD 27.283,218.832 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][9]
0.8209 0.06322 0.01591 0.9 VDD 29.713,219.984 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][8]
0.8261 0.05951 0.01434 0.9 VDD 27.733,224.016 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][7]
0.8293 0.05867 0.01202 0.9 VDD 23.683,223.440 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][6]
0.821 0.06179 0.01717 0.9 VDD 29.713,222.288 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][5]
0.8184 0.0645 0.01708 0.9 VDD 29.623,222.864 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][4]
0.8242 0.06216 0.0136 0.9 VDD 26.833,223.440 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][3]
0.8261 0.06113 0.01281 0.9 VDD 25.843,222.864 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][2]
0.826 0.06168 0.01233 0.9 VDD 26.023,220.560 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][1]
0.8268 0.0601 0.01307 0.9 VDD 26.743,221.712 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][0]
0.8256 0.05701 0.01739 0.9 VDD 29.803,236.688 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][10]
0.8261 0.05544 0.01844 0.9 VDD 29.443,241.296 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][9]
0.8259 0.05768 0.01639 0.9 VDD 29.533,235.536 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][8]
0.8286 0.05611 0.01533 0.9 VDD 26.833,237.840 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][7]
0.8324 0.05263 0.015 0.9 VDD 26.653,242.448 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][6]
0.8286 0.05471 0.0167 0.9 VDD 28.993,238.992 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][5]
0.8297 0.05478 0.01547 0.9 VDD 26.653,240.720 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][4]
0.8268 0.05754 0.01567 0.9 VDD 30.163,233.808 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][3]
0.8276 0.0552 0.01721 0.9 VDD 29.083,241.872 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][2]
0.825 0.05773 0.01725 0.9 VDD 28.723,237.840 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][1]
0.8243 0.05718 0.01853 0.9 VDD 29.533,240.720 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][0]
0.8205 0.06047 0.01904 0.9 VDD 39.433,228.048 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][10]
0.8177 0.06326 0.01901 0.9 VDD 38.803,225.168 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][9]
0.8169 0.06321 0.0199 0.9 VDD 39.613,225.744 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][8]
0.8175 0.06094 0.02158 0.9 VDD 39.523,229.200 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][7]
0.8167 0.06233 0.02096 0.9 VDD 37.813,232.080 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][6]
0.8163 0.06232 0.02134 0.9 VDD 38.443,232.656 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][5]
0.8184 0.06096 0.02062 0.9 VDD 38.803,230.928 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][4]
0.8209 0.06062 0.01845 0.9 VDD 39.703,226.896 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][3]
0.8183 0.06063 0.02111 0.9 VDD 37.633,229.200 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][2]
0.8194 0.05942 0.02117 0.9 VDD 37.633,233.232 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][1]
0.8185 0.06086 0.02062 0.9 VDD 38.803,230.352 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][0]
0.8192 0.06869 0.01211 0.9 VDD 33.223,207.888 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][10]
0.8187 0.06673 0.01455 0.9 VDD 35.293,210.768 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][9]
0.8216 0.06759 0.01078 0.9 VDD 31.063,207.888 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][8]
0.8171 0.06948 0.01345 0.9 VDD 36.013,207.888 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][7]
0.8189 0.06697 0.01414 0.9 VDD 36.643,210.192 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][6]
0.8203 0.0663 0.01337 0.9 VDD 33.763,210.192 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][5]
0.8249 0.06382 0.01127 0.9 VDD 29.893,209.616 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][4]
0.8194 0.06674 0.01385 0.9 VDD 37.273,207.312 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][3]
0.8218 0.06551 0.01265 0.9 VDD 31.693,210.768 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][2]
0.8232 0.06499 0.01176 0.9 VDD 30.613,210.192 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][1]
0.8179 0.06774 0.01433 0.9 VDD 34.753,211.344 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][0]
0.8261 0.0638 0.01015 0.9 VDD 25.933,214.224 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][10]
0.8316 0.05886 0.009558 0.9 VDD 21.973,214.800 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][9]
0.8295 0.06115 0.009306 0.9 VDD 23.593,214.224 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][8]
0.8329 0.05769 0.009393 0.9 VDD 17.653,214.800 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][7]
0.8338 0.05764 0.008549 0.9 VDD 17.383,213.648 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][6]
0.8315 0.05853 0.009952 0.9 VDD 21.703,215.376 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][5]
0.8325 0.05719 0.01034 0.9 VDD 20.263,216.528 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][4]
0.825 0.06357 0.01144 0.9 VDD 26.473,215.376 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][3]
0.8326 0.05776 0.009671 0.9 VDD 19.813,214.800 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][2]
0.8316 0.05948 0.008911 0.9 VDD 22.243,213.648 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][1]
0.8333 0.05697 0.009761 0.9 VDD 17.743,215.952 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][0]
0.8177 0.0605 0.02181 0.9 VDD 37.453,236.112 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][10]
0.8161 0.06057 0.02336 0.9 VDD 36.373,240.720 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][9]
0.8193 0.06041 0.02026 0.9 VDD 36.373,235.536 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][8]
0.8173 0.05944 0.02321 0.9 VDD 38.803,237.264 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][7]
0.8185 0.06041 0.02111 0.9 VDD 35.653,240.144 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][6]
0.8161 0.06171 0.02215 0.9 VDD 35.653,237.840 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][5]
0.8213 0.05699 0.02166 0.9 VDD 37.093,238.992 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][4]
0.8225 0.05943 0.01808 0.9 VDD 37.813,233.808 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][3]
0.8174 0.05892 0.02369 0.9 VDD 37.093,241.296 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][2]
0.8187 0.06026 0.02101 0.9 VDD 35.563,236.112 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][1]
0.8153 0.06233 0.02237 0.9 VDD 39.253,238.416 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][0]
0.8156 0.06616 0.01824 0.9 VDD 34.483,220.560 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][10]
0.8138 0.06377 0.02241 0.9 VDD 40.693,222.288 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][9]
0.8129 0.06671 0.02041 0.9 VDD 34.033,222.864 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][8]
0.814 0.06387 0.02211 0.9 VDD 38.443,222.288 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][7]
0.8114 0.06725 0.02132 0.9 VDD 35.923,222.864 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][6]
0.8206 0.06467 0.01478 0.9 VDD 32.593,219.408 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][5]
0.8148 0.06596 0.0192 0.9 VDD 32.143,222.864 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][4]
0.8106 0.06747 0.02196 0.9 VDD 37.813,222.864 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][3]
0.8185 0.06437 0.01709 0.9 VDD 31.873,219.984 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][2]
0.8156 0.06618 0.01822 0.9 VDD 34.573,221.136 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][1]
0.8138 0.06656 0.01962 0.9 VDD 39.613,221.136 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][0]
0.8157 0.06673 0.01754 0.9 VDD 33.403,213.072 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][10]
0.8117 0.06962 0.01871 0.9 VDD 35.113,213.648 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][9]
0.8204 0.06597 0.01366 0.9 VDD 31.423,212.496 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][8]
0.8127 0.07006 0.01719 0.9 VDD 37.183,214.224 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][7]
0.8129 0.06736 0.01976 0.9 VDD 36.913,213.072 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][6]
0.8209 0.06487 0.01426 0.9 VDD 33.673,216.528 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][5]
0.8159 0.06807 0.01605 0.9 VDD 31.513,213.648 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][4]
0.8145 0.06557 0.01992 0.9 VDD 36.733,215.952 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][3]
0.8184 0.06432 0.01729 0.9 VDD 32.323,215.952 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][2]
0.8179 0.06601 0.01605 0.9 VDD 31.513,213.072 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][1]
0.8161 0.06511 0.0188 0.9 VDD 34.483,215.952 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][0]
0.8302 0.05801 0.01183 0.9 VDD 23.683,222.288 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][10]
0.8319 0.05587 0.01223 0.9 VDD 21.253,221.712 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][9]
0.8302 0.05815 0.01163 0.9 VDD 23.863,221.712 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][8]
0.8318 0.05591 0.01224 0.9 VDD 19.363,221.712 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][7]
0.8327 0.05492 0.01234 0.9 VDD 15.493,224.016 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][6]
0.8318 0.05587 0.01234 0.9 VDD 22.153,224.016 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][5]
0.8322 0.05505 0.01276 0.9 VDD 19.633,224.592 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][4]
0.8322 0.05543 0.01236 0.9 VDD 15.583,223.440 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][3]
0.8319 0.05557 0.01257 0.9 VDD 17.743,223.440 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][2]
0.8322 0.05614 0.01167 0.9 VDD 15.583,221.136 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][1]
0.8324 0.05559 0.01205 0.9 VDD 15.583,222.288 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][0]
0.8245 0.05493 0.02054 0.9 VDD 33.403,244.752 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][10]
0.8208 0.05594 0.02324 0.9 VDD 35.293,246.480 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][9]
0.823 0.05513 0.02185 0.9 VDD 33.403,246.480 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][8]
0.8219 0.05676 0.02131 0.9 VDD 36.913,243.600 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][7]
0.8226 0.05616 0.02125 0.9 VDD 37.093,245.328 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][6]
0.8244 0.05612 0.01945 0.9 VDD 32.503,243.024 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][5]
0.8287 0.05362 0.0177 0.9 VDD 30.793,245.328 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][4]
0.8224 0.05643 0.02113 0.9 VDD 36.823,245.904 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][3]
0.8271 0.05455 0.01831 0.9 VDD 30.793,243.600 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][2]
0.8271 0.05442 0.01852 0.9 VDD 32.053,245.904 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][1]
0.8208 0.0568 0.02244 0.9 VDD 37.183,244.176 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][0]
0.8223 0.06057 0.01717 0.9 VDD 34.033,228.048 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][10]
0.8206 0.06037 0.019 0.9 VDD 35.113,226.320 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][9]
0.8185 0.06277 0.01873 0.9 VDD 34.393,225.744 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][8]
0.8211 0.06061 0.01829 0.9 VDD 37.183,226.896 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][7]
0.8186 0.06089 0.02051 0.9 VDD 36.283,231.504 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][6]
0.8214 0.05874 0.01983 0.9 VDD 34.033,233.232 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][5]
0.8189 0.0615 0.0196 0.9 VDD 33.583,232.656 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][4]
0.8216 0.06041 0.01795 0.9 VDD 35.293,226.896 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][3]
0.8212 0.05947 0.01932 0.9 VDD 33.313,229.200 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][2]
0.8177 0.06207 0.02023 0.9 VDD 35.563,232.080 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][1]
0.8171 0.06219 0.02072 0.9 VDD 36.193,232.656 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][0]
0.8292 0.06342 0.007417 0.9 VDD 25.843,208.464 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][10]
0.8189 0.06689 0.01418 0.9 VDD 29.623,213.648 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][9]
0.8262 0.06544 0.008407 0.9 VDD 28.003,207.888 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][8]
0.825 0.06544 0.009559 0.9 VDD 28.003,208.464 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][7]
0.8248 0.06478 0.01045 0.9 VDD 28.633,211.344 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][6]
0.8308 0.06176 0.007417 0.9 VDD 25.843,209.040 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][5]
0.8291 0.06277 0.008163 0.9 VDD 25.843,211.344 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][4]
0.8243 0.06312 0.01261 0.9 VDD 29.983,216.528 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][3]
0.821 0.06588 0.01314 0.9 VDD 29.353,214.800 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][2]
0.8237 0.06444 0.01183 0.9 VDD 28.813,212.496 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][1]
0.8182 0.06642 0.01543 0.9 VDD 30.253,215.376 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][0]
0.8308 0.05833 0.01083 0.9 VDD 23.503,218.832 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][10]
0.8314 0.05868 0.009887 0.9 VDD 22.873,215.952 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][9]
0.8311 0.05894 0.01001 0.9 VDD 23.233,216.528 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][8]
0.8317 0.0569 0.01142 0.9 VDD 17.653,218.832 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][7]
0.8327 0.05633 0.01098 0.9 VDD 15.763,219.984 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][6]
0.8326 0.05706 0.0103 0.9 VDD 21.163,217.104 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][5]
0.8312 0.05733 0.01152 0.9 VDD 19.363,217.680 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][4]
0.8311 0.05744 0.01144 0.9 VDD 17.293,217.680 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][3]
0.8323 0.05743 0.01024 0.9 VDD 18.553,217.104 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][2]
0.832 0.05661 0.01143 0.9 VDD 19.633,219.408 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][1]
0.8329 0.05731 0.009796 0.9 VDD 15.763,217.104 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][0]
0.8203 0.05972 0.02002 0.9 VDD 33.673,236.112 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][10]
0.823 0.05653 0.02045 0.9 VDD 33.493,242.448 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][9]
0.8241 0.05795 0.01797 0.9 VDD 31.693,234.960 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][8]
0.818 0.06086 0.02114 0.9 VDD 33.583,237.840 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][7]
0.8227 0.05732 0.02001 0.9 VDD 32.773,241.872 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][6]
0.8204 0.05976 0.01985 0.9 VDD 31.693,237.840 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][5]
0.8225 0.05868 0.01885 0.9 VDD 31.603,240.144 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][4]
0.8253 0.05814 0.01655 0.9 VDD 32.143,234.384 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][3]
0.8259 0.05533 0.01874 0.9 VDD 30.973,242.448 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][2]
0.8223 0.05894 0.01877 0.9 VDD 31.693,236.112 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][1]
0.8238 0.05623 0.02 0.9 VDD 33.313,239.568 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][0]
0.8263 0.05902 0.01472 0.9 VDD 28.453,227.472 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][10]
0.8251 0.05972 0.01522 0.9 VDD 28.273,225.744 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][9]
0.8234 0.06049 0.01614 0.9 VDD 31.153,224.592 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][8]
0.8267 0.05801 0.01529 0.9 VDD 28.363,226.320 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][7]
0.8232 0.05937 0.01739 0.9 VDD 30.883,230.928 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][6]
0.8259 0.05836 0.01574 0.9 VDD 28.633,230.928 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][5]
0.826 0.05826 0.01574 0.9 VDD 28.363,232.080 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][4]
0.827 0.05796 0.01501 0.9 VDD 29.263,228.624 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][3]
0.8245 0.05856 0.01691 0.9 VDD 30.163,230.352 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][2]
0.8217 0.0604 0.01792 0.9 VDD 31.333,232.080 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][1]
0.8262 0.05767 0.01609 0.9 VDD 28.723,229.776 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][0]
0.8243 0.06559 0.01013 0.9 VDD 33.313,206.736 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][10]
0.8229 0.06652 0.01061 0.9 VDD 33.583,205.584 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][9]
0.8306 0.06487 0.004568 0.9 VDD 30.703,203.280 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][8]
0.8274 0.06688 0.005763 0.9 VDD 37.003,203.280 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][7]
0.8219 0.0668 0.01135 0.9 VDD 37.633,206.736 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][6]
0.8248 0.06581 0.009416 0.9 VDD 32.773,203.856 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][5]
0.8278 0.06434 0.007895 0.9 VDD 28.993,206.160 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][4]
0.8218 0.06692 0.01125 0.9 VDD 37.903,203.856 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][3]
0.8244 0.06602 0.009569 0.9 VDD 32.053,206.160 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][2]
0.8289 0.06341 0.007719 0.9 VDD 28.723,206.736 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][1]
0.828 0.06653 0.005497 0.9 VDD 34.843,203.280 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][0]
0.8258 0.06137 0.01284 0.9 VDD 29.353,218.256 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][10]
0.8277 0.06058 0.01175 0.9 VDD 27.283,218.256 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][9]
0.8238 0.06201 0.01417 0.9 VDD 27.823,219.984 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][8]
0.822 0.063 0.01504 0.9 VDD 27.733,222.864 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][7]
0.8307 0.05721 0.01211 0.9 VDD 23.863,224.592 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][6]
0.823 0.06311 0.01389 0.9 VDD 27.733,221.136 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][5]
0.821 0.0639 0.01513 0.9 VDD 28.813,223.440 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][4]
0.8283 0.05877 0.01289 0.9 VDD 26.203,224.592 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][3]
0.8288 0.05856 0.01269 0.9 VDD 25.843,224.016 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][2]
0.8272 0.0606 0.01223 0.9 VDD 25.933,219.984 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][1]
0.8262 0.06151 0.01224 0.9 VDD 25.843,221.136 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][0]
0.8283 0.05595 0.01572 0.9 VDD 27.823,236.688 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][10]
0.8309 0.05293 0.01616 0.9 VDD 28.003,243.600 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][9]
0.8275 0.05662 0.01588 0.9 VDD 28.003,236.112 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][8]
0.8286 0.05561 0.01582 0.9 VDD 27.283,237.264 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][7]
0.8322 0.0527 0.01507 0.9 VDD 26.743,243.024 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][6]
0.8303 0.05478 0.01489 0.9 VDD 26.653,240.144 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][5]
0.8312 0.05333 0.01547 0.9 VDD 26.653,241.296 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][4]
0.8288 0.0566 0.01457 0.9 VDD 28.273,233.808 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][3]
0.8307 0.05299 0.01631 0.9 VDD 28.093,244.176 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][2]
0.8268 0.05723 0.01595 0.9 VDD 28.093,238.416 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][1]
0.8301 0.05407 0.01584 0.9 VDD 27.733,239.568 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][0]
0.8213 0.06032 0.01842 0.9 VDD 40.423,227.472 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][10]
0.8187 0.06194 0.01936 0.9 VDD 40.783,224.592 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][9]
0.8176 0.063 0.01937 0.9 VDD 40.963,225.168 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][8]
0.8174 0.06087 0.02173 0.9 VDD 40.603,229.776 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][7]
0.8164 0.06206 0.02155 0.9 VDD 40.693,232.656 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][6]
0.8164 0.06206 0.02149 0.9 VDD 40.693,232.080 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][5]
0.8177 0.06077 0.02148 0.9 VDD 40.603,231.504 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][4]
0.8195 0.06058 0.01994 0.9 VDD 40.153,226.320 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][3]
0.8197 0.06101 0.01934 0.9 VDD 40.693,228.624 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][2]
0.8191 0.05939 0.02155 0.9 VDD 40.423,233.232 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][1]
0.8184 0.06085 0.02071 0.9 VDD 40.783,230.352 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][0]
0.8186 0.06854 0.01284 0.9 VDD 32.863,208.464 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][10]
0.8207 0.06622 0.01308 0.9 VDD 35.113,207.312 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][9]
0.8217 0.06702 0.01125 0.9 VDD 30.163,208.464 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][8]
0.8171 0.06922 0.01368 0.9 VDD 34.843,208.464 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][7]
0.8205 0.06526 0.01426 0.9 VDD 37.363,209.616 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][6]
0.8219 0.06486 0.01319 0.9 VDD 33.583,209.040 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][5]
0.825 0.06386 0.01113 0.9 VDD 29.983,209.040 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][4]
0.816 0.06965 0.01439 0.9 VDD 37.363,208.464 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][3]
0.8233 0.06431 0.01244 0.9 VDD 31.783,209.616 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][2]
0.8261 0.06401 0.009881 0.9 VDD 29.803,207.312 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][1]
0.8218 0.06488 0.01333 0.9 VDD 33.673,209.616 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][0]
0.8264 0.06371 0.009862 0.9 VDD 25.843,213.648 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][10]
0.8308 0.06041 0.008813 0.9 VDD 23.503,213.072 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][9]
0.831 0.06073 0.008292 0.9 VDD 23.863,212.496 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][8]
0.8335 0.05794 0.008576 0.9 VDD 19.003,211.920 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][7]
0.8339 0.05776 0.008379 0.9 VDD 17.563,212.496 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][6]
0.8334 0.05798 0.008646 0.9 VDD 20.983,212.496 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][5]
0.8332 0.05799 0.008853 0.9 VDD 19.813,213.072 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][4]
0.8293 0.06095 0.009731 0.9 VDD 23.863,215.376 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][3]
0.8325 0.05786 0.00965 0.9 VDD 19.363,214.224 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][2]
0.8321 0.05935 0.008563 0.9 VDD 22.243,211.920 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][1]
0.8327 0.05764 0.009693 0.9 VDD 17.293,215.376 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][0]
0.8186 0.06047 0.02095 0.9 VDD 38.893,235.536 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][10]
0.8151 0.06075 0.0241 0.9 VDD 38.263,240.720 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][9]
0.8201 0.05924 0.02064 0.9 VDD 37.543,234.960 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][8]
0.8173 0.06041 0.02226 0.9 VDD 39.433,236.112 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][7]
0.821 0.05706 0.02191 0.9 VDD 37.813,239.568 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][6]
0.8149 0.06221 0.02287 0.9 VDD 37.543,237.840 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][5]
0.8161 0.06216 0.02174 0.9 VDD 37.273,238.416 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][4]
0.8197 0.05929 0.02102 0.9 VDD 39.433,234.960 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][3]
0.8173 0.06074 0.02191 0.9 VDD 37.813,240.144 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][2]
0.8188 0.05931 0.02187 0.9 VDD 37.633,236.688 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][1]
0.8143 0.06232 0.02336 0.9 VDD 39.613,237.840 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][0]
0.8194 0.06316 0.0174 0.9 VDD 32.953,221.712 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][10]
0.812 0.06717 0.02086 0.9 VDD 40.963,223.440 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][9]
0.818 0.06365 0.01832 0.9 VDD 34.843,221.712 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][8]
0.8124 0.06746 0.02016 0.9 VDD 38.533,223.440 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][7]
0.8133 0.06737 0.01937 0.9 VDD 36.553,223.440 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][6]
0.8189 0.06502 0.01608 0.9 VDD 30.793,221.136 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][5]
0.8177 0.06556 0.01669 0.9 VDD 31.333,223.440 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][4]
0.8173 0.06194 0.02081 0.9 VDD 40.693,224.016 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][3]
0.8185 0.06267 0.0188 0.9 VDD 31.603,222.288 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][2]
0.8155 0.06365 0.02085 0.9 VDD 34.843,222.288 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][1]
0.8137 0.0664 0.01987 0.9 VDD 41.503,221.136 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][0]
0.8169 0.06612 0.01696 0.9 VDD 48.703,214.224 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][10]
0.8194 0.06523 0.01538 0.9 VDD 49.423,211.920 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][9]
0.8218 0.06196 0.01625 0.9 VDD 48.253,218.256 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][8]
0.8147 0.06771 0.01758 0.9 VDD 46.363,214.224 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][7]
0.8199 0.06455 0.0155 0.9 VDD 49.153,212.496 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][6]
0.821 0.06265 0.01634 0.9 VDD 45.103,218.256 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][5]
0.8152 0.06556 0.01927 0.9 VDD 48.433,215.376 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][4]
0.815 0.06462 0.02037 0.9 VDD 45.193,215.952 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][3]
0.8174 0.06329 0.01927 0.9 VDD 48.433,215.952 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][2]
0.8124 0.0675 0.02006 0.9 VDD 46.723,213.648 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][1]
0.8126 0.06715 0.02026 0.9 VDD 45.643,215.376 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][0]
0.8314 0.05446 0.01411 0.9 VDD 19.183,226.896 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][10]
0.8319 0.05516 0.01296 0.9 VDD 22.963,227.472 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][9]
0.8321 0.05413 0.01373 0.9 VDD 21.433,226.320 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][8]
0.8313 0.05519 0.01355 0.9 VDD 21.973,225.744 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][7]
0.8326 0.05349 0.01388 0.9 VDD 15.223,227.472 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][6]
0.8293 0.05768 0.01302 0.9 VDD 26.113,228.048 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][5]
0.8319 0.05595 0.0122 0.9 VDD 23.863,228.048 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][4]
0.8323 0.05357 0.01411 0.9 VDD 19.183,227.472 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][3]
0.8315 0.05462 0.01383 0.9 VDD 15.133,226.320 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][2]
0.8322 0.05363 0.01421 0.9 VDD 17.293,227.472 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][1]
0.8311 0.05475 0.01419 0.9 VDD 17.023,226.320 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][0]
0.8193 0.05729 0.02337 0.9 VDD 44.923,242.448 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][10]
0.821 0.05601 0.023 0.9 VDD 45.553,245.904 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][9]
0.8219 0.05524 0.02284 0.9 VDD 47.533,245.904 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][8]
0.8178 0.05995 0.02221 0.9 VDD 43.033,240.144 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][7]
0.8214 0.05675 0.02189 0.9 VDD 46.273,243.024 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][6]
0.8162 0.05903 0.02476 0.9 VDD 42.403,241.296 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][5]
0.8186 0.0578 0.02356 0.9 VDD 43.033,242.448 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][4]
0.8214 0.05633 0.02222 0.9 VDD 44.113,243.600 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][3]
0.8218 0.05533 0.02289 0.9 VDD 47.263,245.328 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][2]
0.8209 0.05594 0.02321 0.9 VDD 45.283,244.176 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][1]
0.8207 0.05704 0.0223 0.9 VDD 40.873,239.568 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][0]
0.8257 0.05776 0.01657 0.9 VDD 53.203,224.592 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][10]
0.8263 0.0571 0.01662 0.9 VDD 53.113,225.168 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][9]
0.8273 0.05609 0.01656 0.9 VDD 53.113,226.320 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][8]
0.8141 0.06517 0.02069 0.9 VDD 46.633,223.440 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][7]
0.8222 0.0587 0.01914 0.9 VDD 47.893,226.320 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][6]
0.8227 0.05921 0.01808 0.9 VDD 50.323,225.744 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][5]
0.8212 0.06035 0.01848 0.9 VDD 48.973,224.592 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][4]
0.8171 0.06176 0.02111 0.9 VDD 43.663,224.016 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][3]
0.8247 0.0582 0.01709 0.9 VDD 49.063,226.896 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][2]
0.8206 0.0604 0.01901 0.9 VDD 48.253,225.744 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][1]
0.8208 0.05951 0.01973 0.9 VDD 45.373,226.320 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][0]
0.8158 0.06749 0.01671 0.9 VDD 38.713,212.496 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][10]
0.8174 0.06648 0.01612 0.9 VDD 43.303,210.768 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][9]
0.8134 0.06873 0.01791 0.9 VDD 40.423,214.800 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][8]
0.8122 0.07005 0.01778 0.9 VDD 39.523,214.224 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][7]
0.815 0.06814 0.01687 0.9 VDD 43.303,211.920 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][6]
0.8185 0.06558 0.01594 0.9 VDD 42.043,216.528 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][5]
0.8098 0.06924 0.021 0.9 VDD 42.853,213.648 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][4]
0.8185 0.0658 0.01575 0.9 VDD 40.153,216.528 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][3]
0.811 0.06829 0.02072 0.9 VDD 42.853,215.376 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][2]
0.812 0.06749 0.02052 0.9 VDD 38.893,213.072 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][1]
0.8094 0.0701 0.02055 0.9 VDD 38.983,213.648 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][0]
0.8349 0.05215 0.01298 0.9 VDD 19.723,229.776 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][10]
0.8327 0.05476 0.01255 0.9 VDD 23.863,229.200 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][9]
0.8326 0.05473 0.01264 0.9 VDD 23.773,230.928 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][8]
0.8342 0.05278 0.01302 0.9 VDD 21.883,230.928 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][7]
0.8342 0.05279 0.01301 0.9 VDD 15.133,230.928 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][6]
0.8292 0.05697 0.0138 0.9 VDD 26.383,230.928 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][5]
0.8342 0.05282 0.01296 0.9 VDD 21.253,229.200 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][4]
0.8343 0.0524 0.01328 0.9 VDD 19.273,230.928 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][3]
0.8337 0.05278 0.01355 0.9 VDD 15.043,231.504 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][2]
0.8334 0.05279 0.01385 0.9 VDD 17.383,231.504 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][1]
0.8339 0.05279 0.01326 0.9 VDD 17.383,230.928 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][0]
0.8248 0.05443 0.02078 0.9 VDD 51.223,238.992 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][10]
0.8239 0.05565 0.02047 0.9 VDD 51.043,240.144 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][9]
0.8238 0.055 0.0212 0.9 VDD 51.133,241.872 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][8]
0.824 0.05655 0.01942 0.9 VDD 49.063,234.960 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][7]
0.8236 0.05513 0.02127 0.9 VDD 50.953,237.264 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][6]
0.8265 0.05518 0.01835 0.9 VDD 51.223,235.536 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][5]
0.8192 0.05731 0.02353 0.9 VDD 48.613,240.720 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][4]
0.8227 0.05694 0.02038 0.9 VDD 48.433,236.112 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][3]
0.8224 0.05542 0.02214 0.9 VDD 48.883,242.448 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][2]
0.823 0.05635 0.02062 0.9 VDD 51.493,238.416 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][1]
0.8191 0.05852 0.02237 0.9 VDD 48.883,237.840 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][0]
0.829 0.05442 0.01656 0.9 VDD 52.303,234.384 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][10]
0.8259 0.05549 0.01866 0.9 VDD 51.403,233.232 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][9]
0.8263 0.05554 0.01817 0.9 VDD 52.393,232.080 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][8]
0.8201 0.05876 0.02115 0.9 VDD 44.923,233.232 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][7]
0.8231 0.05838 0.01855 0.9 VDD 46.093,233.808 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][6]
0.8266 0.05613 0.01731 0.9 VDD 50.503,233.808 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][5]
0.8219 0.05868 0.01938 0.9 VDD 47.623,230.352 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][4]
0.819 0.06035 0.02061 0.9 VDD 42.673,230.928 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][3]
0.8225 0.05792 0.01956 0.9 VDD 49.873,232.656 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][2]
0.8234 0.05681 0.01978 0.9 VDD 49.423,233.232 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][1]
0.8185 0.06037 0.02112 0.9 VDD 45.643,232.080 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][0]
0.8291 0.06535 0.005536 0.9 VDD 45.373,203.280 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][10]
0.8201 0.06582 0.01409 0.9 VDD 46.183,207.312 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][9]
0.8253 0.06452 0.01015 0.9 VDD 47.173,203.856 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][8]
0.8207 0.06704 0.01221 0.9 VDD 40.333,205.584 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][7]
0.8237 0.0648 0.01149 0.9 VDD 46.813,205.008 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][6]
0.8224 0.06616 0.01144 0.9 VDD 43.123,203.856 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][5]
0.8219 0.06631 0.01184 0.9 VDD 44.833,206.736 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][4]
0.8217 0.06679 0.01156 0.9 VDD 40.243,203.856 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][3]
0.823 0.06546 0.0115 0.9 VDD 46.813,206.160 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][2]
0.8218 0.06597 0.01222 0.9 VDD 43.213,205.008 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][1]
0.8275 0.06662 0.005858 0.9 VDD 41.323,203.280 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][0]
0.8344 0.05161 0.01401 0.9 VDD 19.813,233.808 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][10]
0.8335 0.05367 0.01279 0.9 VDD 23.863,233.808 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][9]
0.8344 0.05214 0.01349 0.9 VDD 21.973,233.808 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][8]
0.8349 0.05198 0.01311 0.9 VDD 21.793,233.232 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][7]
0.8349 0.05191 0.01322 0.9 VDD 15.043,233.232 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][6]
0.8303 0.05557 0.01408 0.9 VDD 26.563,233.232 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][5]
0.8333 0.05405 0.0127 0.9 VDD 23.683,232.656 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][4]
0.8348 0.05154 0.0137 0.9 VDD 19.723,232.080 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][3]
0.834 0.05192 0.01406 0.9 VDD 15.133,233.808 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][2]
0.8341 0.05177 0.01416 0.9 VDD 17.563,234.384 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][1]
0.8346 0.05156 0.01384 0.9 VDD 17.113,232.080 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][0]
0.82 0.05663 0.0234 0.9 VDD 42.853,244.176 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][10]
0.8181 0.0563 0.02559 0.9 VDD 44.563,246.480 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][9]
0.8219 0.05633 0.02176 0.9 VDD 41.773,247.632 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][8]
0.8171 0.06063 0.02223 0.9 VDD 39.793,240.144 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][7]
0.8202 0.05653 0.02328 0.9 VDD 40.333,244.752 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][6]
0.8186 0.05801 0.02337 0.9 VDD 40.963,242.448 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][5]
0.8177 0.05688 0.02546 0.9 VDD 40.423,246.480 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][4]
0.8207 0.0564 0.02286 0.9 VDD 38.443,244.752 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][3]
0.8209 0.05618 0.02296 0.9 VDD 44.473,245.328 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][2]
0.8183 0.05624 0.02544 0.9 VDD 40.333,247.056 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][1]
0.8165 0.0592 0.02428 0.9 VDD 38.983,241.296 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][0]
0.8279 0.05609 0.01599 0.9 VDD 53.113,226.896 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][10]
0.8286 0.0554 0.01603 0.9 VDD 53.023,227.472 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][9]
0.8279 0.0554 0.01671 0.9 VDD 53.023,228.048 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][8]
0.8199 0.0606 0.01946 0.9 VDD 44.923,228.624 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][7]
0.8185 0.06006 0.0214 0.9 VDD 46.453,229.200 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][6]
0.8228 0.05757 0.01966 0.9 VDD 50.683,229.200 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][5]
0.8239 0.05747 0.01866 0.9 VDD 48.703,228.048 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][4]
0.8206 0.05981 0.01957 0.9 VDD 42.403,228.048 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][3]
0.8237 0.0581 0.01817 0.9 VDD 49.963,228.624 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][2]
0.8214 0.05962 0.01901 0.9 VDD 47.443,228.624 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][1]
0.8195 0.06091 0.01959 0.9 VDD 43.033,228.624 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][0]
0.8212 0.06484 0.01397 0.9 VDD 45.373,209.616 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][10]
0.8212 0.06586 0.01297 0.9 VDD 48.973,207.888 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][9]
0.8189 0.06703 0.01404 0.9 VDD 47.263,208.464 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][8]
0.8155 0.06953 0.01493 0.9 VDD 41.593,208.464 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][7]
0.8225 0.06453 0.01301 0.9 VDD 48.883,207.312 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][6]
0.8188 0.06657 0.01459 0.9 VDD 43.843,207.312 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][5]
0.8178 0.06793 0.01423 0.9 VDD 45.733,207.888 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][4]
0.8187 0.06689 0.01441 0.9 VDD 39.973,207.312 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][3]
0.8209 0.06571 0.01342 0.9 VDD 49.153,208.464 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][2]
0.8165 0.06893 0.01461 0.9 VDD 43.663,207.888 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][1]
0.8159 0.06951 0.0146 0.9 VDD 41.683,207.888 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][0]
0.8356 0.05076 0.01365 0.9 VDD 19.813,236.112 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][10]
0.831 0.05513 0.01385 0.9 VDD 25.843,238.416 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][9]
0.8344 0.05252 0.01305 0.9 VDD 23.053,236.112 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][8]
0.836 0.05057 0.01341 0.9 VDD 21.343,236.688 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][7]
0.8362 0.05002 0.01376 0.9 VDD 15.403,237.840 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][6]
0.8314 0.05489 0.01366 0.9 VDD 25.843,236.112 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][5]
0.8347 0.05223 0.0131 0.9 VDD 23.053,238.416 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][4]
0.8352 0.05077 0.01407 0.9 VDD 19.723,235.536 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][3]
0.8351 0.05081 0.01411 0.9 VDD 15.493,235.536 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][2]
0.8357 0.05029 0.01406 0.9 VDD 17.563,237.840 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][1]
0.8349 0.05084 0.01424 0.9 VDD 17.743,235.536 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][0]
0.8204 0.05661 0.02303 0.9 VDD 44.833,238.992 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][10]
0.8165 0.05902 0.02452 0.9 VDD 45.463,240.720 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][9]
0.8183 0.05758 0.02415 0.9 VDD 46.903,241.296 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][8]
0.8195 0.05938 0.02109 0.9 VDD 43.213,235.536 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][7]
0.8209 0.05795 0.02119 0.9 VDD 46.543,236.112 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][6]
0.8196 0.05858 0.02178 0.9 VDD 44.743,236.688 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][5]
0.8152 0.06129 0.02356 0.9 VDD 44.293,237.840 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][4]
0.8172 0.0592 0.0236 0.9 VDD 42.853,237.264 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][3]
0.8201 0.05827 0.02163 0.9 VDD 46.993,240.144 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][2]
0.8183 0.05827 0.0234 0.9 VDD 45.463,237.264 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][1]
0.8186 0.0592 0.0222 0.9 VDD 42.853,236.688 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][0]
0.8224 0.05942 0.01822 0.9 VDD 52.483,222.288 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][10]
0.8235 0.05942 0.01704 0.9 VDD 52.483,221.712 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][9]
0.822 0.06106 0.0169 0.9 VDD 52.033,219.984 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][8]
0.8151 0.06513 0.01979 0.9 VDD 45.283,221.136 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][7]
0.8187 0.06437 0.01698 0.9 VDD 46.723,219.408 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][6]
0.8226 0.06173 0.01564 0.9 VDD 51.223,219.408 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][5]
0.8171 0.06369 0.01919 0.9 VDD 47.803,221.136 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][4]
0.811 0.06659 0.02242 0.9 VDD 43.573,222.864 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][3]
0.8206 0.06304 0.01637 0.9 VDD 49.333,219.408 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][2]
0.8208 0.06229 0.01693 0.9 VDD 47.083,218.832 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][1]
0.8177 0.06261 0.01964 0.9 VDD 46.183,221.712 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][0]
0.8139 0.06589 0.02021 0.9 VDD 46.363,213.072 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][10]
0.8174 0.06647 0.01611 0.9 VDD 47.353,211.920 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][9]
0.8212 0.06244 0.01634 0.9 VDD 47.353,217.680 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][8]
0.8144 0.06774 0.01789 0.9 VDD 44.383,214.800 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][7]
0.8157 0.06504 0.01925 0.9 VDD 48.253,213.072 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][6]
0.8217 0.06262 0.01571 0.9 VDD 46.453,217.104 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][5]
0.8159 0.06753 0.01662 0.9 VDD 45.193,211.920 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][4]
0.8213 0.06281 0.01593 0.9 VDD 44.383,217.104 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][3]
0.8227 0.06207 0.01526 0.9 VDD 48.613,217.104 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][2]
0.8127 0.06654 0.02079 0.9 VDD 44.473,213.072 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][1]
0.8108 0.06846 0.02071 0.9 VDD 44.833,213.648 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][0]
0.8312 0.05465 0.01418 0.9 VDD 19.453,225.744 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][10]
0.8306 0.05668 0.01273 0.9 VDD 23.863,225.744 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][9]
0.8325 0.05387 0.01363 0.9 VDD 21.073,226.896 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][8]
0.8328 0.05446 0.01271 0.9 VDD 21.163,225.168 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][7]
0.8315 0.05456 0.01391 0.9 VDD 15.403,225.744 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][6]
0.8288 0.05786 0.01331 0.9 VDD 26.383,227.472 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][5]
0.8316 0.05565 0.01273 0.9 VDD 23.863,226.320 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][4]
0.8315 0.05437 0.01417 0.9 VDD 19.543,226.320 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][3]
0.8314 0.05465 0.0139 0.9 VDD 15.313,226.896 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][2]
0.8311 0.05474 0.01421 0.9 VDD 17.293,226.896 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][1]
0.831 0.05481 0.01423 0.9 VDD 17.563,225.744 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][0]
0.8183 0.05837 0.02332 0.9 VDD 45.193,241.872 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][10]
0.8234 0.05447 0.02208 0.9 VDD 49.243,244.752 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][9]
0.8237 0.05422 0.02211 0.9 VDD 49.153,244.176 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][8]
0.815 0.06021 0.02475 0.9 VDD 42.133,240.720 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][7]
0.824 0.05498 0.02098 0.9 VDD 49.603,243.024 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][6]
0.8169 0.0585 0.02462 0.9 VDD 44.833,241.296 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][5]
0.8176 0.05889 0.02355 0.9 VDD 43.303,241.872 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][4]
0.8201 0.0577 0.02225 0.9 VDD 43.573,243.024 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][3]
0.8246 0.05427 0.02117 0.9 VDD 49.063,243.600 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][2]
0.8208 0.05599 0.02321 0.9 VDD 45.283,244.752 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][1]
0.8151 0.06212 0.02279 0.9 VDD 41.233,238.416 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][0]
0.823 0.05857 0.01844 0.9 VDD 52.123,224.016 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][10]
0.8217 0.06002 0.01828 0.9 VDD 52.393,223.440 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][9]
0.8227 0.05927 0.01807 0.9 VDD 50.233,225.168 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][8]
0.8177 0.06143 0.0209 0.9 VDD 45.643,224.016 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][7]
0.8187 0.06158 0.01968 0.9 VDD 45.733,225.744 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][6]
0.8208 0.0598 0.01944 0.9 VDD 50.143,224.016 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][5]
0.82 0.06104 0.01892 0.9 VDD 47.083,224.592 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][4]
0.8123 0.06659 0.02111 0.9 VDD 43.573,223.440 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][3]
0.8228 0.0594 0.0178 0.9 VDD 50.863,224.592 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][2]
0.816 0.06385 0.0201 0.9 VDD 48.523,223.440 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][1]
0.8186 0.06211 0.01928 0.9 VDD 44.293,225.168 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][0]
0.8171 0.06715 0.01572 0.9 VDD 39.163,210.768 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][10]
0.8169 0.06696 0.01613 0.9 VDD 41.233,210.768 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][9]
0.8106 0.06877 0.02066 0.9 VDD 39.703,215.376 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][8]
0.8093 0.0698 0.02088 0.9 VDD 40.873,213.648 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][7]
0.8154 0.06853 0.01612 0.9 VDD 41.143,211.344 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][6]
0.8136 0.06564 0.02078 0.9 VDD 41.773,215.952 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][5]
0.812 0.06701 0.02101 0.9 VDD 42.493,213.072 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][4]
0.8137 0.0658 0.02053 0.9 VDD 38.893,215.952 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][3]
0.8136 0.06841 0.018 0.9 VDD 42.403,214.800 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][2]
0.8148 0.06849 0.01676 0.9 VDD 38.983,211.920 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][1]
0.8145 0.06854 0.01692 0.9 VDD 41.053,211.920 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][0]
0.8349 0.05278 0.01231 0.9 VDD 19.633,228.624 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][10]
0.8325 0.05482 0.0127 0.9 VDD 23.863,231.504 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][9]
0.8344 0.05269 0.01289 0.9 VDD 21.883,229.776 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][8]
0.834 0.05278 0.01323 0.9 VDD 21.883,231.504 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][7]
0.8355 0.05204 0.01245 0.9 VDD 15.133,229.776 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][6]
0.8297 0.05641 0.01393 0.9 VDD 26.473,229.200 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][5]
0.8343 0.05334 0.01233 0.9 VDD 20.893,228.048 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][4]
0.834 0.0523 0.01371 0.9 VDD 19.633,231.504 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][3]
0.8354 0.0527 0.01188 0.9 VDD 15.133,228.624 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][2]
0.8344 0.05286 0.01278 0.9 VDD 17.383,229.200 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][1]
0.835 0.05286 0.01216 0.9 VDD 17.383,228.624 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][0]
0.8256 0.05422 0.02023 0.9 VDD 51.583,239.568 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][10]
0.8233 0.05473 0.02197 0.9 VDD 51.493,241.296 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][9]
0.8232 0.05502 0.02174 0.9 VDD 51.853,240.720 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][8]
0.8243 0.05757 0.01813 0.9 VDD 47.983,233.808 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][7]
0.8258 0.05524 0.01896 0.9 VDD 51.133,236.112 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][6]
0.8262 0.05532 0.01845 0.9 VDD 51.043,234.960 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][5]
0.8238 0.05522 0.02094 0.9 VDD 49.693,239.568 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][4]
0.821 0.05655 0.02245 0.9 VDD 48.703,237.264 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][3]
0.8202 0.05642 0.02337 0.9 VDD 48.973,241.296 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][2]
0.8226 0.05643 0.02098 0.9 VDD 51.403,237.840 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][1]
0.8227 0.05548 0.02184 0.9 VDD 49.063,238.992 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][0]
0.8274 0.05497 0.01761 0.9 VDD 52.933,232.656 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][10]
0.828 0.05415 0.01785 0.9 VDD 52.843,231.504 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][9]
0.8294 0.05432 0.01628 0.9 VDD 52.843,233.808 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][8]
0.8205 0.05932 0.0202 0.9 VDD 45.283,230.928 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][7]
0.8205 0.05914 0.02036 0.9 VDD 47.983,232.656 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][6]
0.8224 0.05792 0.01968 0.9 VDD 49.873,232.080 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][5]
0.8221 0.05757 0.02033 0.9 VDD 48.343,231.504 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][4]
0.8183 0.06027 0.02145 0.9 VDD 42.943,231.504 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][3]
0.8243 0.05623 0.01949 0.9 VDD 50.233,231.504 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][2]
0.8189 0.06017 0.02092 0.9 VDD 46.093,232.656 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][1]
0.8223 0.05893 0.01873 0.9 VDD 44.203,233.808 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][0]
0.8237 0.06542 0.01089 0.9 VDD 45.193,204.432 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][10]
0.8243 0.06469 0.01101 0.9 VDD 48.613,206.736 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][9]
0.8253 0.06388 0.01077 0.9 VDD 48.703,205.008 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][8]
0.8211 0.06692 0.01193 0.9 VDD 41.863,206.160 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][7]
0.8246 0.06458 0.01082 0.9 VDD 48.613,205.584 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][6]
0.8226 0.06595 0.01141 0.9 VDD 43.303,204.432 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][5]
0.8223 0.06591 0.01181 0.9 VDD 45.643,205.584 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][4]
0.8209 0.06684 0.01228 0.9 VDD 42.313,205.584 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][3]
0.8245 0.06453 0.01098 0.9 VDD 48.703,206.160 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][2]
0.8213 0.06672 0.01196 0.9 VDD 42.943,206.736 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][1]
0.8223 0.06612 0.01158 0.9 VDD 41.233,204.432 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][0]
0.8349 0.05172 0.01341 0.9 VDD 19.273,233.232 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][10]
0.8321 0.05463 0.01328 0.9 VDD 25.843,234.960 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][9]
0.8344 0.0523 0.01333 0.9 VDD 22.603,234.960 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][8]
0.8349 0.05117 0.0139 0.9 VDD 20.443,234.384 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][7]
0.8342 0.05172 0.01408 0.9 VDD 15.313,234.960 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][6]
0.8339 0.05329 0.01279 0.9 VDD 23.863,234.384 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][5]
0.8348 0.05178 0.01346 0.9 VDD 22.243,235.536 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][4]
0.8346 0.05137 0.01407 0.9 VDD 19.723,234.960 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][3]
0.8342 0.05171 0.01408 0.9 VDD 15.223,234.384 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][2]
0.8347 0.05191 0.01343 0.9 VDD 17.383,233.232 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][1]
0.834 0.05177 0.01425 0.9 VDD 17.563,234.960 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][0]
0.8198 0.05688 0.02336 0.9 VDD 40.963,244.176 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][10]
0.818 0.05628 0.02572 0.9 VDD 42.853,247.056 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][9]
0.8176 0.05672 0.0257 0.9 VDD 42.313,246.480 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][8]
0.8192 0.05784 0.02298 0.9 VDD 38.983,242.448 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][7]
0.8212 0.05694 0.02187 0.9 VDD 39.073,243.600 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][6]
0.8199 0.058 0.02209 0.9 VDD 40.513,243.024 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][5]
0.8183 0.05681 0.02484 0.9 VDD 38.533,246.480 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][4]
0.8213 0.05685 0.02184 0.9 VDD 38.803,245.904 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][3]
0.8209 0.05648 0.02264 0.9 VDD 42.133,245.328 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][2]
0.8237 0.05589 0.02041 0.9 VDD 38.173,247.632 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][1]
0.8178 0.05921 0.023 0.9 VDD 39.073,241.872 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][0]
0.8263 0.05562 0.01812 0.9 VDD 53.023,229.200 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][10]
0.8268 0.05501 0.01819 0.9 VDD 52.933,229.776 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][9]
0.8283 0.05501 0.01668 0.9 VDD 52.933,230.352 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][8]
0.8176 0.06068 0.02171 0.9 VDD 44.563,229.200 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][7]
0.8203 0.05873 0.02094 0.9 VDD 46.453,231.504 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][6]
0.8236 0.05678 0.01966 0.9 VDD 50.683,229.776 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][5]
0.8204 0.05898 0.02062 0.9 VDD 48.613,229.200 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][4]
0.8177 0.06046 0.02182 0.9 VDD 42.763,229.776 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][3]
0.8246 0.05715 0.01822 0.9 VDD 50.143,230.352 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][2]
0.8194 0.05922 0.02138 0.9 VDD 46.543,229.776 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][1]
0.8203 0.05962 0.02013 0.9 VDD 45.553,230.352 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][0]
0.8184 0.06578 0.01581 0.9 VDD 45.373,210.768 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][10]
0.8201 0.06529 0.01456 0.9 VDD 49.333,211.344 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][9]
0.8217 0.06487 0.01345 0.9 VDD 47.443,210.192 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][8]
0.8199 0.06522 0.01488 0.9 VDD 43.573,209.040 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][7]
0.8237 0.06356 0.01274 0.9 VDD 49.423,209.616 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][6]
0.8205 0.06523 0.01426 0.9 VDD 43.483,209.616 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][5]
0.8162 0.0678 0.01599 0.9 VDD 44.473,211.344 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][4]
0.8155 0.06969 0.01477 0.9 VDD 39.523,208.464 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][3]
0.822 0.06359 0.01437 0.9 VDD 49.783,210.768 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][2]
0.8161 0.069 0.01489 0.9 VDD 43.483,208.464 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][1]
0.8184 0.06713 0.01442 0.9 VDD 39.883,210.192 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][0]
0.8355 0.05025 0.01421 0.9 VDD 19.453,237.840 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][10]
0.8357 0.05035 0.01399 0.9 VDD 21.343,237.840 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][9]
0.8349 0.05129 0.01383 0.9 VDD 22.063,237.264 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][8]
0.8353 0.05046 0.01421 0.9 VDD 19.543,237.264 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][7]
0.8358 0.05036 0.01388 0.9 VDD 15.403,236.688 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][6]
0.833 0.05291 0.01409 0.9 VDD 25.843,239.568 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][5]
0.8362 0.05072 0.01305 0.9 VDD 22.783,239.568 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][4]
0.8366 0.05011 0.01329 0.9 VDD 20.533,238.416 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][3]
0.8353 0.0508 0.01388 0.9 VDD 15.403,236.112 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][2]
0.8365 0.05029 0.01321 0.9 VDD 17.473,238.416 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][1]
0.8356 0.05052 0.01387 0.9 VDD 17.653,236.688 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][0]
0.8161 0.06094 0.023 0.9 VDD 45.103,238.416 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][10]
0.817 0.05997 0.02306 0.9 VDD 46.903,237.840 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][9]
0.8212 0.05614 0.02264 0.9 VDD 46.993,238.992 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][8]
0.8176 0.05999 0.02239 0.9 VDD 41.323,236.112 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][7]
0.8223 0.05754 0.02016 0.9 VDD 47.173,234.960 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][6]
0.8228 0.05853 0.01871 0.9 VDD 44.743,234.384 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][5]
0.8153 0.06168 0.02301 0.9 VDD 43.123,238.416 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][4]
0.82 0.05889 0.0211 0.9 VDD 43.123,234.960 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][3]
0.8175 0.05986 0.02262 0.9 VDD 47.083,238.416 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][2]
0.8209 0.05835 0.0207 0.9 VDD 45.283,234.960 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][1]
0.8182 0.05943 0.0224 0.9 VDD 40.963,236.688 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][0]
0.8185 0.06118 0.02028 0.9 VDD 49.693,222.288 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][10]
0.8206 0.06103 0.01838 0.9 VDD 49.963,221.712 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][9]
0.8195 0.06252 0.01796 0.9 VDD 50.143,219.984 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][8]
0.8121 0.06579 0.02209 0.9 VDD 45.463,222.864 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][7]
0.8157 0.06486 0.01941 0.9 VDD 45.823,220.560 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][6]
0.8206 0.06149 0.01796 0.9 VDD 50.863,221.136 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][5]
0.8165 0.06204 0.02144 0.9 VDD 47.803,222.288 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][4]
0.8141 0.06345 0.02247 0.9 VDD 42.853,222.288 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][3]
0.8197 0.06226 0.01808 0.9 VDD 49.873,220.560 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][2]
0.8172 0.06393 0.01889 0.9 VDD 47.713,219.984 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][1]
0.8142 0.06586 0.01993 0.9 VDD 43.393,221.136 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][0]
0.8257 0.0587 0.01558 0.9 VDD 54.013,220.560 peripherals_i/apb_uart_i/UART_RXFF/Q_reg[10]
0.825 0.0593 0.01565 0.9 VDD 53.923,219.984 peripherals_i/apb_uart_i/UART_RXFF/Q_reg[9]
0.8264 0.0593 0.01426 0.9 VDD 53.923,219.408 peripherals_i/apb_uart_i/UART_RXFF/Q_reg[8]
0.8298 0.0551 0.01505 0.9 VDD 55.453,225.744 peripherals_i/apb_uart_i/UART_RXFF/Q_reg[7]
0.8316 0.05479 0.01359 0.9 VDD 57.703,226.896 peripherals_i/apb_uart_i/UART_RXFF/Q_reg[6]
0.8323 0.05392 0.01381 0.9 VDD 57.343,227.472 peripherals_i/apb_uart_i/UART_RXFF/Q_reg[5]
0.8318 0.05491 0.0133 0.9 VDD 57.973,226.320 peripherals_i/apb_uart_i/UART_RXFF/Q_reg[4]
0.8311 0.05352 0.01541 0.9 VDD 55.273,228.624 peripherals_i/apb_uart_i/UART_RXFF/Q_reg[3]
0.8313 0.05356 0.01513 0.9 VDD 55.723,228.048 peripherals_i/apb_uart_i/UART_RXFF/Q_reg[2]
0.8311 0.05388 0.01498 0.9 VDD 55.273,227.472 peripherals_i/apb_uart_i/UART_RXFF/Q_reg[1]
0.8308 0.05435 0.01484 0.9 VDD 55.543,226.896 peripherals_i/apb_uart_i/UART_RXFF/Q_reg[0]
0.8262 0.06071 0.01312 0.9 VDD 62.833,220.560 peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[5]
0.8272 0.06038 0.01237 0.9 VDD 62.203,221.136 peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[4]
0.8286 0.05866 0.01278 0.9 VDD 62.293,222.288 peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[3]
0.8302 0.05687 0.01294 0.9 VDD 62.743,224.016 peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[2]
0.8305 0.05685 0.01267 0.9 VDD 62.563,224.592 peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[1]
0.8312 0.05653 0.01228 0.9 VDD 60.853,224.016 peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[0]
0.8258 0.05955 0.01466 0.9 VDD 53.203,218.832 peripherals_i/apb_uart_i/UART_RXFF/iEMPTY_reg
0.816 0.0655 0.01851 0.9 VDD 35.293,219.984 peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[0]
0.8155 0.06495 0.01954 0.9 VDD 45.013,219.984 peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[5]
0.8225 0.0625 0.01501 0.9 VDD 34.843,217.680 peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[4]
0.8226 0.06259 0.01479 0.9 VDD 35.383,217.104 peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[3]
0.8306 0.05794 0.01143 0.9 VDD 60.178,221.712 peripherals_i/apb_uart_i/UART_RXFF/DP_OP_21J3_122_2544/U3
0.8292 0.0587 0.01214 0.9 VDD 60.988,222.864 peripherals_i/apb_uart_i/UART_RXFF/DP_OP_21J3_122_2544/U4
0.8281 0.05916 0.01274 0.9 VDD 62.158,223.440 peripherals_i/apb_uart_i/UART_RXFF/DP_OP_21J3_122_2544/U5
0.8316 0.05646 0.01199 0.9 VDD 60.538,224.592 peripherals_i/apb_uart_i/UART_RXFF/DP_OP_21J3_122_2544/U6
0.8322 0.0557 0.01214 0.9 VDD 59.323,225.168 peripherals_i/apb_uart_i/UART_RXFF/U7
0.8144 0.0665 0.01911 0.9 VDD 37.903,220.560 peripherals_i/apb_uart_i/UART_RXFF/U8
0.8195 0.06517 0.01533 0.9 VDD 34.213,219.408 peripherals_i/apb_uart_i/UART_RXFF/U9
0.8149 0.06635 0.01873 0.9 VDD 36.238,220.560 peripherals_i/apb_uart_i/UART_RXFF/U10
0.8145 0.06646 0.019 0.9 VDD 37.408,220.560 peripherals_i/apb_uart_i/UART_RXFF/U12
0.8198 0.06505 0.0152 0.9 VDD 33.808,219.408 peripherals_i/apb_uart_i/UART_RXFF/U14
0.8168 0.06512 0.01804 0.9 VDD 34.033,219.984 peripherals_i/apb_uart_i/UART_RXFF/U15
0.8221 0.06231 0.01556 0.9 VDD 34.888,218.832 peripherals_i/apb_uart_i/UART_RXFF/U16
0.8235 0.06208 0.01445 0.9 VDD 33.313,218.256 peripherals_i/apb_uart_i/UART_RXFF/U17
0.8227 0.06214 0.01517 0.9 VDD 33.718,218.832 peripherals_i/apb_uart_i/UART_RXFF/U18
0.8154 0.0657 0.01894 0.9 VDD 37.138,219.984 peripherals_i/apb_uart_i/UART_RXFF/U19
0.8151 0.06577 0.01911 0.9 VDD 37.903,219.984 peripherals_i/apb_uart_i/UART_RXFF/U20
0.8153 0.06573 0.019 0.9 VDD 37.408,219.984 peripherals_i/apb_uart_i/UART_RXFF/U21
0.8213 0.06244 0.01625 0.9 VDD 37.678,218.832 peripherals_i/apb_uart_i/UART_RXFF/U23
0.8234 0.06225 0.01433 0.9 VDD 33.898,217.104 peripherals_i/apb_uart_i/UART_RXFF/U25
0.8232 0.06222 0.01462 0.9 VDD 33.763,217.680 peripherals_i/apb_uart_i/UART_RXFF/U26
0.8218 0.06252 0.01573 0.9 VDD 39.478,218.256 peripherals_i/apb_uart_i/UART_RXFF/U27
0.8217 0.06253 0.01578 0.9 VDD 39.883,218.256 peripherals_i/apb_uart_i/UART_RXFF/U29
0.821 0.0625 0.0165 0.9 VDD 39.028,218.832 peripherals_i/apb_uart_i/UART_RXFF/U30
0.8213 0.06237 0.01634 0.9 VDD 46.678,218.256 peripherals_i/apb_uart_i/UART_RXFF/U31
0.8195 0.06378 0.0167 0.9 VDD 47.983,219.408 peripherals_i/apb_uart_i/UART_RXFF/U32
0.8218 0.06236 0.01585 0.9 VDD 35.923,218.832 peripherals_i/apb_uart_i/UART_RXFF/U33
0.8155 0.06566 0.01884 0.9 VDD 36.733,219.984 peripherals_i/apb_uart_i/UART_RXFF/U34
0.8215 0.06258 0.01596 0.9 VDD 41.458,218.256 peripherals_i/apb_uart_i/UART_RXFF/U35
0.8219 0.06248 0.01559 0.9 VDD 38.443,218.256 peripherals_i/apb_uart_i/UART_RXFF/U36
0.8211 0.06248 0.01639 0.9 VDD 38.398,218.832 peripherals_i/apb_uart_i/UART_RXFF/U37
0.8219 0.06249 0.01565 0.9 VDD 38.848,218.256 peripherals_i/apb_uart_i/UART_RXFF/U38
0.8222 0.06242 0.01539 0.9 VDD 37.093,218.256 peripherals_i/apb_uart_i/UART_RXFF/U39
0.8223 0.06239 0.01528 0.9 VDD 36.418,218.256 peripherals_i/apb_uart_i/UART_RXFF/U40
0.8215 0.06241 0.01607 0.9 VDD 36.868,218.832 peripherals_i/apb_uart_i/UART_RXFF/U41
0.8242 0.06045 0.01535 0.9 VDD 51.808,218.832 peripherals_i/apb_uart_i/UART_RXFF/U42
0.8208 0.06254 0.0167 0.9 VDD 40.288,218.832 peripherals_i/apb_uart_i/UART_RXFF/U44
0.8214 0.06259 0.01599 0.9 VDD 41.773,218.256 peripherals_i/apb_uart_i/UART_RXFF/U45
0.8215 0.06257 0.01592 0.9 VDD 41.143,218.256 peripherals_i/apb_uart_i/UART_RXFF/U46
0.8207 0.06256 0.01676 0.9 VDD 40.828,218.832 peripherals_i/apb_uart_i/UART_RXFF/U47
0.824 0.06186 0.01412 0.9 VDD 32.458,217.680 peripherals_i/apb_uart_i/UART_RXFF/U48
0.8238 0.0618 0.01436 0.9 VDD 31.648,218.832 peripherals_i/apb_uart_i/UART_RXFF/U49
0.8238 0.06195 0.01424 0.9 VDD 32.773,217.680 peripherals_i/apb_uart_i/UART_RXFF/U50
0.8235 0.06208 0.01443 0.9 VDD 33.268,217.680 peripherals_i/apb_uart_i/UART_RXFF/U51
0.8213 0.06262 0.0161 0.9 VDD 42.808,218.256 peripherals_i/apb_uart_i/UART_RXFF/U53
0.8205 0.06261 0.01693 0.9 VDD 42.628,218.832 peripherals_i/apb_uart_i/UART_RXFF/U54
0.8182 0.06478 0.01703 0.9 VDD 45.508,219.408 peripherals_i/apb_uart_i/UART_RXFF/U56
0.818 0.06492 0.01705 0.9 VDD 45.103,219.408 peripherals_i/apb_uart_i/UART_RXFF/U57
0.8235 0.06081 0.01571 0.9 VDD 51.043,218.832 peripherals_i/apb_uart_i/UART_RXFF/U58
0.8313 0.05812 0.01057 0.9 VDD 60.448,218.832 peripherals_i/apb_uart_i/UART_RXFF/U59
0.8214 0.0623 0.01634 0.9 VDD 47.038,218.256 peripherals_i/apb_uart_i/UART_RXFF/U61
0.8212 0.06243 0.01634 0.9 VDD 46.318,218.256 peripherals_i/apb_uart_i/UART_RXFF/U62
0.8242 0.06186 0.01393 0.9 VDD 31.963,218.256 peripherals_i/apb_uart_i/UART_RXFF/U63
0.8248 0.06153 0.01371 0.9 VDD 31.423,217.680 peripherals_i/apb_uart_i/UART_RXFF/U65
0.8231 0.062 0.01486 0.9 VDD 32.818,218.832 peripherals_i/apb_uart_i/UART_RXFF/U66
0.823 0.06206 0.01498 0.9 VDD 33.178,218.832 peripherals_i/apb_uart_i/UART_RXFF/U67
0.8186 0.06706 0.0143 0.9 VDD 37.903,210.192 peripherals_i/apb_uart_i/UART_RXFF/U69
0.824 0.06193 0.01409 0.9 VDD 32.368,218.256 peripherals_i/apb_uart_i/UART_RXFF/U70
0.8228 0.06386 0.0133 0.9 VDD 31.423,216.528 peripherals_i/apb_uart_i/UART_RXFF/U71
0.8244 0.0617 0.01391 0.9 VDD 31.918,217.680 peripherals_i/apb_uart_i/UART_RXFF/U72
0.8253 0.06403 0.01071 0.9 VDD 28.993,210.768 peripherals_i/apb_uart_i/UART_RXFF/U74
0.8255 0.06137 0.01308 0.9 VDD 30.973,217.104 peripherals_i/apb_uart_i/UART_RXFF/U76
0.8233 0.06196 0.01476 0.9 VDD 32.548,218.832 peripherals_i/apb_uart_i/UART_RXFF/U77
0.8224 0.06652 0.01105 0.9 VDD 36.373,206.736 peripherals_i/apb_uart_i/UART_RXFF/U79
0.8237 0.062 0.01426 0.9 VDD 32.818,218.256 peripherals_i/apb_uart_i/UART_RXFF/U80
0.8242 0.06195 0.01389 0.9 VDD 32.773,217.104 peripherals_i/apb_uart_i/UART_RXFF/U81
0.8163 0.06738 0.01627 0.9 VDD 37.183,212.496 peripherals_i/apb_uart_i/UART_RXFF/U82
0.8172 0.06804 0.01478 0.9 VDD 36.058,211.344 peripherals_i/apb_uart_i/UART_RXFF/U83
0.8236 0.06188 0.01456 0.9 VDD 32.098,218.832 peripherals_i/apb_uart_i/UART_RXFF/U84
0.8197 0.06221 0.01805 0.9 VDD 32.953,225.744 peripherals_i/apb_uart_i/UART_RXFF/U85
0.822 0.05678 0.02125 0.9 VDD 36.013,239.568 peripherals_i/apb_uart_i/UART_RXFF/U87
0.8193 0.05817 0.02256 0.9 VDD 34.933,241.296 peripherals_i/apb_uart_i/UART_RXFF/U90
0.8207 0.06175 0.01756 0.9 VDD 31.963,225.744 peripherals_i/apb_uart_i/UART_RXFF/U91
0.8295 0.05382 0.01672 0.9 VDD 28.543,242.448 peripherals_i/apb_uart_i/UART_RXFF/U93
0.8202 0.062 0.01783 0.9 VDD 32.503,225.744 peripherals_i/apb_uart_i/UART_RXFF/U94
0.8217 0.05644 0.02183 0.9 VDD 35.743,244.176 peripherals_i/apb_uart_i/UART_RXFF/U96
0.8201 0.05841 0.02151 0.9 VDD 35.608,241.872 peripherals_i/apb_uart_i/UART_RXFF/U97
0.8216 0.06416 0.01427 0.9 VDD 31.468,219.408 peripherals_i/apb_uart_i/UART_RXFF/U98
0.8253 0.06128 0.01342 0.9 VDD 30.703,217.680 peripherals_i/apb_uart_i/UART_RXFF/U99
0.833 0.05766 0.009371 0.9 VDD 17.563,214.224 peripherals_i/apb_uart_i/UART_RXFF/U101
0.8247 0.06171 0.0136 0.9 VDD 31.153,218.256 peripherals_i/apb_uart_i/UART_RXFF/U102
0.8328 0.0562 0.01104 0.9 VDD 16.663,220.560 peripherals_i/apb_uart_i/UART_RXFF/U104
0.8222 0.0638 0.01396 0.9 VDD 30.793,219.408 peripherals_i/apb_uart_i/UART_RXFF/U105
0.8268 0.06082 0.01241 0.9 VDD 25.573,223.440 peripherals_i/apb_uart_i/UART_RXFF/U107
0.8219 0.06399 0.01413 0.9 VDD 31.153,219.408 peripherals_i/apb_uart_i/UART_RXFF/U108
0.8325 0.055 0.0125 0.9 VDD 17.023,224.016 peripherals_i/apb_uart_i/UART_RXFF/U110
0.8321 0.05554 0.01234 0.9 VDD 18.148,222.864 peripherals_i/apb_uart_i/UART_RXFF/U111
0.8176 0.06479 0.01759 0.9 VDD 32.998,219.984 peripherals_i/apb_uart_i/UART_RXFF/U112
0.8173 0.06556 0.01713 0.9 VDD 32.503,221.136 peripherals_i/apb_uart_i/UART_RXFF/U113
0.8193 0.06135 0.01937 0.9 VDD 36.553,224.016 peripherals_i/apb_uart_i/UART_RXFF/U115
0.8224 0.06074 0.01687 0.9 VDD 32.593,224.592 peripherals_i/apb_uart_i/UART_RXFF/U116
0.8227 0.05936 0.01794 0.9 VDD 31.873,230.352 peripherals_i/apb_uart_i/UART_RXFF/U118
0.8226 0.06068 0.01669 0.9 VDD 32.233,224.592 peripherals_i/apb_uart_i/UART_RXFF/U119
0.818 0.06096 0.02108 0.9 VDD 38.443,231.504 peripherals_i/apb_uart_i/UART_RXFF/U121
0.8213 0.06196 0.01679 0.9 VDD 32.413,225.168 peripherals_i/apb_uart_i/UART_RXFF/U122
0.8193 0.06062 0.02006 0.9 VDD 36.643,230.352 peripherals_i/apb_uart_i/UART_RXFF/U124
0.8185 0.06066 0.02088 0.9 VDD 36.958,229.776 peripherals_i/apb_uart_i/UART_RXFF/U125
0.8213 0.06062 0.01804 0.9 VDD 36.508,228.048 peripherals_i/apb_uart_i/UART_RXFF/U126
0.8229 0.06396 0.01319 0.9 VDD 48.163,209.616 peripherals_i/apb_uart_i/UART_RXFF/U127
0.8156 0.06825 0.01612 0.9 VDD 42.673,211.344 peripherals_i/apb_uart_i/UART_RXFF/U128
0.8231 0.06541 0.01146 0.9 VDD 46.903,205.584 peripherals_i/apb_uart_i/UART_RXFF/U129
0.8185 0.06541 0.01608 0.9 VDD 47.443,212.496 peripherals_i/apb_uart_i/UART_RXFF/U130
0.8177 0.06689 0.01546 0.9 VDD 46.498,211.344 peripherals_i/apb_uart_i/UART_RXFF/U131
0.8219 0.05785 0.02029 0.9 VDD 46.723,235.536 peripherals_i/apb_uart_i/UART_RXFF/U132
0.8241 0.05609 0.01986 0.9 VDD 49.423,236.688 peripherals_i/apb_uart_i/UART_RXFF/U133
0.8199 0.05793 0.02216 0.9 VDD 41.773,243.024 peripherals_i/apb_uart_i/UART_RXFF/U134
0.8227 0.05542 0.02185 0.9 VDD 46.453,243.600 peripherals_i/apb_uart_i/UART_RXFF/U135
0.8193 0.05758 0.02309 0.9 VDD 46.768,237.264 peripherals_i/apb_uart_i/UART_RXFF/U136
0.8356 0.05046 0.01395 0.9 VDD 16.753,237.264 peripherals_i/apb_uart_i/UART_RXFF/U137
0.8349 0.05205 0.01306 0.9 VDD 15.583,230.352 peripherals_i/apb_uart_i/UART_RXFF/U138
0.8353 0.0514 0.01326 0.9 VDD 15.493,232.656 peripherals_i/apb_uart_i/UART_RXFF/U139
0.8346 0.05351 0.01193 0.9 VDD 15.493,228.048 peripherals_i/apb_uart_i/UART_RXFF/U140
0.8351 0.05201 0.01294 0.9 VDD 14.818,230.352 peripherals_i/apb_uart_i/UART_RXFF/U141
0.816 0.06444 0.01954 0.9 VDD 46.543,221.136 peripherals_i/apb_uart_i/UART_RXFF/U142
0.8216 0.05867 0.01977 0.9 VDD 46.543,230.928 peripherals_i/apb_uart_i/UART_RXFF/U143
0.8206 0.06016 0.01924 0.9 VDD 46.183,228.624 peripherals_i/apb_uart_i/UART_RXFF/U144
0.8214 0.05911 0.01945 0.9 VDD 46.633,226.320 peripherals_i/apb_uart_i/UART_RXFF/U145
0.8224 0.05841 0.01923 0.9 VDD 46.228,228.048 peripherals_i/apb_uart_i/UART_RXFF/U146
0.822 0.05864 0.01934 0.9 VDD 45.598,228.048 peripherals_i/apb_uart_i/UART_RXFF/U147
0.8172 0.06289 0.0199 0.9 VDD 41.368,225.744 peripherals_i/apb_uart_i/UART_RXFF/U148
0.824 0.05846 0.01758 0.9 VDD 46.093,227.472 peripherals_i/apb_uart_i/UART_RXFF/U149
0.8204 0.06526 0.01434 0.9 VDD 38.623,209.616 peripherals_i/apb_uart_i/UART_RXFF/U150
0.8208 0.06344 0.01576 0.9 VDD 30.613,215.952 peripherals_i/apb_uart_i/UART_RXFF/U151
0.8211 0.067 0.01194 0.9 VDD 38.353,205.584 peripherals_i/apb_uart_i/UART_RXFF/U152
0.8111 0.06867 0.02024 0.9 VDD 37.813,215.376 peripherals_i/apb_uart_i/UART_RXFF/U153
0.814 0.06866 0.01734 0.9 VDD 37.768,214.800 peripherals_i/apb_uart_i/UART_RXFF/U154
0.823 0.05914 0.01783 0.9 VDD 36.733,234.384 peripherals_i/apb_uart_i/UART_RXFF/U155
0.8211 0.059 0.01991 0.9 VDD 35.563,234.960 peripherals_i/apb_uart_i/UART_RXFF/U156
0.8233 0.05813 0.0186 0.9 VDD 31.963,233.232 peripherals_i/apb_uart_i/UART_RXFF/U157
0.8215 0.05614 0.02237 0.9 VDD 37.003,244.752 peripherals_i/apb_uart_i/UART_RXFF/U158
0.8207 0.05908 0.0202 0.9 VDD 36.238,234.960 peripherals_i/apb_uart_i/UART_RXFF/U159
0.8297 0.05972 0.01056 0.9 VDD 26.473,217.104 peripherals_i/apb_uart_i/UART_RXFF/U160
0.8317 0.05683 0.0115 0.9 VDD 18.823,218.256 peripherals_i/apb_uart_i/UART_RXFF/U161
0.8251 0.06082 0.01408 0.9 VDD 28.003,221.712 peripherals_i/apb_uart_i/UART_RXFF/U162
0.8321 0.05556 0.01231 0.9 VDD 17.563,222.864 peripherals_i/apb_uart_i/UART_RXFF/U163
0.829 0.05922 0.01183 0.9 VDD 25.438,221.712 peripherals_i/apb_uart_i/UART_RXFF/U164
0.8184 0.06157 0.01998 0.9 VDD 38.083,224.016 peripherals_i/apb_uart_i/UART_RXFF/U165
0.8252 0.05889 0.01587 0.9 VDD 30.433,226.896 peripherals_i/apb_uart_i/UART_RXFF/U166
0.821 0.06062 0.01837 0.9 VDD 38.443,226.896 peripherals_i/apb_uart_i/UART_RXFF/U167
0.8211 0.0606 0.01825 0.9 VDD 36.913,227.472 peripherals_i/apb_uart_i/UART_RXFF/U168
0.8172 0.06321 0.01957 0.9 VDD 37.678,225.744 peripherals_i/apb_uart_i/UART_RXFF/U169
0.8171 0.06324 0.01968 0.9 VDD 38.308,225.744 peripherals_i/apb_uart_i/UART_RXFF/U170
0.8204 0.06525 0.01438 0.9 VDD 39.163,209.616 peripherals_i/apb_uart_i/UART_RXFF/U171
0.8135 0.06578 0.0207 0.9 VDD 40.333,215.952 peripherals_i/apb_uart_i/UART_RXFF/U172
0.8217 0.06606 0.01227 0.9 VDD 41.953,205.008 peripherals_i/apb_uart_i/UART_RXFF/U173
0.8189 0.0652 0.01594 0.9 VDD 43.303,216.528 peripherals_i/apb_uart_i/UART_RXFF/U174
0.8106 0.06863 0.02074 0.9 VDD 41.008,215.376 peripherals_i/apb_uart_i/UART_RXFF/U175
0.8189 0.05915 0.022 0.9 VDD 43.753,236.112 peripherals_i/apb_uart_i/UART_RXFF/U176
0.823 0.05664 0.02033 0.9 VDD 48.523,236.688 peripherals_i/apb_uart_i/UART_RXFF/U177
0.8199 0.05692 0.02314 0.9 VDD 39.703,244.176 peripherals_i/apb_uart_i/UART_RXFF/U178
0.8206 0.05732 0.02211 0.9 VDD 44.833,243.024 peripherals_i/apb_uart_i/UART_RXFF/U179
0.8177 0.05877 0.02356 0.9 VDD 44.158,237.264 peripherals_i/apb_uart_i/UART_RXFF/U180
0.8356 0.05059 0.01376 0.9 VDD 20.983,235.536 peripherals_i/apb_uart_i/UART_RXFF/U181
0.8347 0.05209 0.01317 0.9 VDD 20.443,230.352 peripherals_i/apb_uart_i/UART_RXFF/U182
0.8354 0.05139 0.01326 0.9 VDD 20.533,233.232 peripherals_i/apb_uart_i/UART_RXFF/U183
0.8329 0.05337 0.01375 0.9 VDD 20.623,227.472 peripherals_i/apb_uart_i/UART_RXFF/U184
0.8349 0.05196 0.01315 0.9 VDD 20.578,230.928 peripherals_i/apb_uart_i/UART_RXFF/U185
0.8107 0.06687 0.02246 0.9 VDD 42.313,222.864 peripherals_i/apb_uart_i/UART_RXFF/U186
0.8188 0.06053 0.02062 0.9 VDD 42.403,230.352 peripherals_i/apb_uart_i/UART_RXFF/U187
0.8224 0.05958 0.01804 0.9 VDD 43.033,227.472 peripherals_i/apb_uart_i/UART_RXFF/U188
0.819 0.06171 0.01929 0.9 VDD 43.933,224.592 peripherals_i/apb_uart_i/UART_RXFF/U189
0.8201 0.06005 0.01984 0.9 VDD 42.808,226.320 peripherals_i/apb_uart_i/UART_RXFF/U190
0.8217 0.06016 0.01816 0.9 VDD 42.268,226.896 peripherals_i/apb_uart_i/UART_RXFF/U191
0.8199 0.06022 0.01988 0.9 VDD 41.953,226.320 peripherals_i/apb_uart_i/UART_RXFF/U192
0.8219 0.06558 0.01248 0.9 VDD 31.873,210.192 peripherals_i/apb_uart_i/UART_RXFF/U193
0.819 0.06728 0.01374 0.9 VDD 30.253,214.224 peripherals_i/apb_uart_i/UART_RXFF/U194
0.8239 0.0649 0.01123 0.9 VDD 31.783,207.312 peripherals_i/apb_uart_i/UART_RXFF/U195
0.8176 0.06739 0.01502 0.9 VDD 32.233,214.800 peripherals_i/apb_uart_i/UART_RXFF/U196
0.8184 0.06702 0.01455 0.9 VDD 31.468,214.800 peripherals_i/apb_uart_i/UART_RXFF/U197
0.8184 0.05849 0.02306 0.9 VDD 35.833,241.296 peripherals_i/apb_uart_i/UART_RXFF/U198
0.8235 0.05646 0.02 0.9 VDD 31.243,241.296 peripherals_i/apb_uart_i/UART_RXFF/U199
0.8275 0.05477 0.01776 0.9 VDD 30.073,243.024 peripherals_i/apb_uart_i/UART_RXFF/U200
0.8259 0.05547 0.01861 0.9 VDD 31.243,243.024 peripherals_i/apb_uart_i/UART_RXFF/U201
0.8267 0.05514 0.01821 0.9 VDD 30.658,243.024 peripherals_i/apb_uart_i/UART_RXFF/U202
0.8324 0.05776 0.009864 0.9 VDD 19.813,215.376 peripherals_i/apb_uart_i/UART_RXFF/U203
0.832 0.05657 0.01143 0.9 VDD 18.373,219.408 peripherals_i/apb_uart_i/UART_RXFF/U204
0.8264 0.05998 0.01366 0.9 VDD 26.563,222.288 peripherals_i/apb_uart_i/UART_RXFF/U205
0.8324 0.05502 0.01257 0.9 VDD 18.103,224.016 peripherals_i/apb_uart_i/UART_RXFF/U206
0.8323 0.05542 0.01231 0.9 VDD 20.038,222.864 peripherals_i/apb_uart_i/UART_RXFF/U207
0.8207 0.0627 0.01664 0.9 VDD 31.693,221.712 peripherals_i/apb_uart_i/UART_RXFF/U208
0.8234 0.05867 0.01791 0.9 VDD 31.153,229.200 peripherals_i/apb_uart_i/UART_RXFF/U209
0.8207 0.06072 0.01861 0.9 VDD 38.173,228.624 peripherals_i/apb_uart_i/UART_RXFF/U210
0.8236 0.0595 0.01689 0.9 VDD 33.403,228.624 peripherals_i/apb_uart_i/UART_RXFF/U211
0.8226 0.05896 0.01841 0.9 VDD 31.918,229.200 peripherals_i/apb_uart_i/UART_RXFF/U212
0.824 0.05938 0.01658 0.9 VDD 31.918,226.896 peripherals_i/apb_uart_i/UART_RXFF/U213
0.8201 0.06477 0.01511 0.9 VDD 47.623,210.768 peripherals_i/apb_uart_i/UART_RXFF/U214
0.8116 0.06783 0.02054 0.9 VDD 44.113,215.376 peripherals_i/apb_uart_i/UART_RXFF/U215
0.8212 0.06523 0.01359 0.9 VDD 47.443,207.312 peripherals_i/apb_uart_i/UART_RXFF/U216
0.8211 0.06348 0.01539 0.9 VDD 47.983,216.528 peripherals_i/apb_uart_i/UART_RXFF/U217
0.8163 0.06631 0.01738 0.9 VDD 47.128,214.800 peripherals_i/apb_uart_i/UART_RXFF/U218
0.8222 0.05614 0.02163 0.9 VDD 46.993,239.568 peripherals_i/apb_uart_i/UART_RXFF/U219
0.8211 0.05667 0.02226 0.9 VDD 48.523,241.872 peripherals_i/apb_uart_i/UART_RXFF/U220
0.8204 0.05626 0.02333 0.9 VDD 43.843,244.752 peripherals_i/apb_uart_i/UART_RXFF/U221
0.8234 0.05499 0.02159 0.9 VDD 47.443,243.600 peripherals_i/apb_uart_i/UART_RXFF/U222
0.8202 0.05721 0.02256 0.9 VDD 47.578,241.872 peripherals_i/apb_uart_i/UART_RXFF/U223
0.8353 0.05083 0.01388 0.9 VDD 17.113,236.112 peripherals_i/apb_uart_i/UART_RXFF/U224
0.8348 0.05207 0.01312 0.9 VDD 16.123,230.352 peripherals_i/apb_uart_i/UART_RXFF/U225
0.8351 0.05152 0.01337 0.9 VDD 16.753,232.656 peripherals_i/apb_uart_i/UART_RXFF/U226
0.8344 0.05358 0.01206 0.9 VDD 16.573,228.048 peripherals_i/apb_uart_i/UART_RXFF/U227
0.8353 0.05208 0.01266 0.9 VDD 16.528,229.776 peripherals_i/apb_uart_i/UART_RXFF/U228
0.819 0.06245 0.01851 0.9 VDD 49.603,221.136 peripherals_i/apb_uart_i/UART_RXFF/U229
0.8245 0.05687 0.01859 0.9 VDD 49.333,230.928 peripherals_i/apb_uart_i/UART_RXFF/U230
0.825 0.05686 0.01817 0.9 VDD 49.963,228.048 peripherals_i/apb_uart_i/UART_RXFF/U231
0.8257 0.05754 0.01675 0.9 VDD 50.323,226.896 peripherals_i/apb_uart_i/UART_RXFF/U232
0.8259 0.05714 0.01701 0.9 VDD 49.378,227.472 peripherals_i/apb_uart_i/UART_RXFF/U233
0.8244 0.05813 0.01744 0.9 VDD 46.948,227.472 peripherals_i/apb_uart_i/UART_RXFF/U234
0.8228 0.05951 0.01769 0.9 VDD 45.373,226.896 peripherals_i/apb_uart_i/UART_RXFF/U235
0.82 0.06627 0.01378 0.9 VDD 33.673,210.768 peripherals_i/apb_uart_i/UART_RXFF/U236
0.8277 0.06291 0.009346 0.9 VDD 27.283,210.768 peripherals_i/apb_uart_i/UART_RXFF/U237
0.8245 0.06536 0.01016 0.9 VDD 34.303,204.432 peripherals_i/apb_uart_i/UART_RXFF/U238
0.8141 0.06784 0.01804 0.9 VDD 33.403,215.376 peripherals_i/apb_uart_i/UART_RXFF/U239
0.8206 0.06601 0.01344 0.9 VDD 32.998,210.768 peripherals_i/apb_uart_i/UART_RXFF/U240
0.8174 0.06171 0.02092 0.9 VDD 35.653,238.416 peripherals_i/apb_uart_i/UART_RXFF/U241
0.8253 0.05588 0.01887 0.9 VDD 32.143,238.992 peripherals_i/apb_uart_i/UART_RXFF/U242
0.8273 0.05512 0.01759 0.9 VDD 29.983,239.568 peripherals_i/apb_uart_i/UART_RXFF/U243
0.8244 0.05598 0.01963 0.9 VDD 32.233,242.448 peripherals_i/apb_uart_i/UART_RXFF/U244
0.8202 0.06047 0.01935 0.9 VDD 32.908,238.416 peripherals_i/apb_uart_i/UART_RXFF/U245
0.8326 0.05743 0.009936 0.9 VDD 21.343,215.952 peripherals_i/apb_uart_i/UART_RXFF/U246
0.8311 0.05793 0.01098 0.9 VDD 22.783,219.408 peripherals_i/apb_uart_i/UART_RXFF/U247
0.8244 0.06112 0.01447 0.9 VDD 28.543,221.712 peripherals_i/apb_uart_i/UART_RXFF/U248
0.833 0.05342 0.0136 0.9 VDD 21.163,227.472 peripherals_i/apb_uart_i/UART_RXFF/U249
0.8317 0.05613 0.01213 0.9 VDD 21.658,222.864 peripherals_i/apb_uart_i/UART_RXFF/U250
0.8177 0.06542 0.01686 0.9 VDD 32.053,221.136 peripherals_i/apb_uart_i/UART_RXFF/U251
0.8227 0.05946 0.0178 0.9 VDD 31.153,231.504 peripherals_i/apb_uart_i/UART_RXFF/U252
0.8179 0.06093 0.0212 0.9 VDD 39.073,231.504 peripherals_i/apb_uart_i/UART_RXFF/U253
0.821 0.06019 0.01882 0.9 VDD 33.493,230.928 peripherals_i/apb_uart_i/UART_RXFF/U254
0.8216 0.05961 0.01877 0.9 VDD 32.458,229.776 peripherals_i/apb_uart_i/UART_RXFF/U255
0.8234 0.05963 0.01697 0.9 VDD 32.728,226.896 peripherals_i/apb_uart_i/UART_RXFF/U256
0.8199 0.06602 0.01408 0.9 VDD 44.653,210.192 peripherals_i/apb_uart_i/UART_RXFF/U257
0.819 0.06504 0.01594 0.9 VDD 43.843,216.528 peripherals_i/apb_uart_i/UART_RXFF/U258
0.8224 0.06562 0.01201 0.9 VDD 44.473,205.008 peripherals_i/apb_uart_i/UART_RXFF/U259
0.8201 0.06418 0.01573 0.9 VDD 46.273,216.528 peripherals_i/apb_uart_i/UART_RXFF/U260
0.8192 0.06486 0.01593 0.9 VDD 44.428,216.528 peripherals_i/apb_uart_i/UART_RXFF/U261
0.8207 0.05857 0.02074 0.9 VDD 45.103,235.536 peripherals_i/apb_uart_i/UART_RXFF/U262
0.8242 0.05608 0.01967 0.9 VDD 49.783,236.112 peripherals_i/apb_uart_i/UART_RXFF/U263
0.8163 0.0591 0.0246 0.9 VDD 41.143,241.296 peripherals_i/apb_uart_i/UART_RXFF/U264
0.8185 0.05947 0.02203 0.9 VDD 44.293,240.144 peripherals_i/apb_uart_i/UART_RXFF/U265
0.8203 0.05882 0.02085 0.9 VDD 44.518,235.536 peripherals_i/apb_uart_i/UART_RXFF/U266
0.8315 0.05468 0.01385 0.9 VDD 26.023,236.688 peripherals_i/apb_uart_i/UART_RXFF/U267
0.8308 0.05571 0.01345 0.9 VDD 26.023,230.352 peripherals_i/apb_uart_i/UART_RXFF/U268
0.8291 0.05672 0.01419 0.9 VDD 26.653,232.080 peripherals_i/apb_uart_i/UART_RXFF/U269
0.8293 0.05688 0.01379 0.9 VDD 27.283,228.624 peripherals_i/apb_uart_i/UART_RXFF/U270
0.8283 0.05685 0.01485 0.9 VDD 27.598,230.352 peripherals_i/apb_uart_i/UART_RXFF/U271
0.8224 0.06039 0.01724 0.9 VDD 52.123,221.136 peripherals_i/apb_uart_i/UART_RXFF/U272
0.8256 0.05623 0.01817 0.9 VDD 50.233,230.928 peripherals_i/apb_uart_i/UART_RXFF/U273
0.8256 0.05656 0.01787 0.9 VDD 50.593,228.048 peripherals_i/apb_uart_i/UART_RXFF/U274
0.8244 0.05754 0.01808 0.9 VDD 50.323,226.320 peripherals_i/apb_uart_i/UART_RXFF/U275
0.8264 0.0568 0.01681 0.9 VDD 50.098,227.472 peripherals_i/apb_uart_i/UART_RXFF/U276
0.8231 0.05904 0.01782 0.9 VDD 44.518,227.472 peripherals_i/apb_uart_i/UART_RXFF/U277
0.8222 0.05983 0.01793 0.9 VDD 43.843,226.896 peripherals_i/apb_uart_i/UART_RXFF/U278
0.8164 0.06793 0.01568 0.9 VDD 35.563,211.920 peripherals_i/apb_uart_i/UART_RXFF/U279
0.8205 0.06507 0.01445 0.9 VDD 29.893,213.072 peripherals_i/apb_uart_i/UART_RXFF/U280
0.8234 0.06603 0.01056 0.9 VDD 34.573,206.736 peripherals_i/apb_uart_i/UART_RXFF/U281
0.8142 0.06706 0.01876 0.9 VDD 35.203,213.072 peripherals_i/apb_uart_i/UART_RXFF/U282
0.8176 0.06699 0.01538 0.9 VDD 34.798,212.496 peripherals_i/apb_uart_i/UART_RXFF/U283
0.8171 0.06023 0.02266 0.9 VDD 35.113,240.720 peripherals_i/apb_uart_i/UART_RXFF/U284
0.8212 0.05794 0.02086 0.9 VDD 34.303,241.872 peripherals_i/apb_uart_i/UART_RXFF/U285
0.8282 0.05433 0.01743 0.9 VDD 29.353,242.448 peripherals_i/apb_uart_i/UART_RXFF/U286
0.8238 0.05594 0.0203 0.9 VDD 35.293,245.904 peripherals_i/apb_uart_i/UART_RXFF/U287
0.8206 0.05819 0.0212 0.9 VDD 34.978,241.872 peripherals_i/apb_uart_i/UART_RXFF/U288
0.8304 0.06025 0.009362 0.9 VDD 23.233,214.800 peripherals_i/apb_uart_i/UART_RXFF/U289
0.8315 0.05751 0.01097 0.9 VDD 22.333,218.256 peripherals_i/apb_uart_i/UART_RXFF/U290
0.8266 0.06147 0.01196 0.9 VDD 27.103,219.408 peripherals_i/apb_uart_i/UART_RXFF/U291
0.8324 0.05642 0.01119 0.9 VDD 21.343,220.560 peripherals_i/apb_uart_i/UART_RXFF/U292
0.8303 0.05904 0.01065 0.9 VDD 24.088,219.408 peripherals_i/apb_uart_i/UART_RXFF/U293
0.8104 0.06719 0.02241 0.9 VDD 40.783,222.864 peripherals_i/apb_uart_i/UART_RXFF/U294
0.8245 0.06015 0.01537 0.9 VDD 29.893,224.592 peripherals_i/apb_uart_i/UART_RXFF/U295
0.8195 0.06161 0.01888 0.9 VDD 38.353,224.592 peripherals_i/apb_uart_i/UART_RXFF/U296
0.8205 0.06128 0.01825 0.9 VDD 36.103,224.592 peripherals_i/apb_uart_i/UART_RXFF/U297
0.8201 0.06117 0.01875 0.9 VDD 35.338,224.016 peripherals_i/apb_uart_i/UART_RXFF/U298
0.8142 0.06706 0.01871 0.9 VDD 35.248,223.440 peripherals_i/apb_uart_i/UART_RXFF/U299
0.8208 0.06433 0.01485 0.9 VDD 48.433,210.768 peripherals_i/apb_uart_i/UART_RXFF/U300
0.8192 0.06656 0.01429 0.9 VDD 42.943,210.192 peripherals_i/apb_uart_i/UART_RXFF/U301
0.8224 0.06416 0.01341 0.9 VDD 47.533,209.616 peripherals_i/apb_uart_i/UART_RXFF/U302
0.8183 0.06651 0.01522 0.9 VDD 47.263,211.344 peripherals_i/apb_uart_i/UART_RXFF/U303
0.8195 0.06513 0.01535 0.9 VDD 46.858,210.768 peripherals_i/apb_uart_i/UART_RXFF/U304
0.8219 0.05635 0.02178 0.9 VDD 46.003,239.568 peripherals_i/apb_uart_i/UART_RXFF/U305
0.821 0.05626 0.02271 0.9 VDD 50.143,240.720 peripherals_i/apb_uart_i/UART_RXFF/U306
0.8207 0.05649 0.02284 0.9 VDD 43.573,245.904 peripherals_i/apb_uart_i/UART_RXFF/U307
0.8218 0.05538 0.02286 0.9 VDD 46.543,244.176 peripherals_i/apb_uart_i/UART_RXFF/U308
0.8204 0.05668 0.02293 0.9 VDD 46.408,242.448 peripherals_i/apb_uart_i/UART_RXFF/U309
0.8333 0.05394 0.01278 0.9 VDD 25.033,236.688 peripherals_i/apb_uart_i/UART_RXFF/U310
0.8325 0.05499 0.01247 0.9 VDD 25.033,229.776 peripherals_i/apb_uart_i/UART_RXFF/U311
0.8327 0.05486 0.01246 0.9 VDD 24.583,232.080 peripherals_i/apb_uart_i/UART_RXFF/U312
0.8334 0.05436 0.01222 0.9 VDD 23.323,228.624 peripherals_i/apb_uart_i/UART_RXFF/U313
0.8319 0.05539 0.01272 0.9 VDD 25.168,232.080 peripherals_i/apb_uart_i/UART_RXFF/U314
0.8206 0.06023 0.01915 0.9 VDD 51.223,222.288 peripherals_i/apb_uart_i/UART_RXFF/U315
0.8261 0.05523 0.01872 0.9 VDD 51.493,231.504 peripherals_i/apb_uart_i/UART_RXFF/U316
0.8263 0.05622 0.01753 0.9 VDD 51.313,228.048 peripherals_i/apb_uart_i/UART_RXFF/U317
0.8245 0.05819 0.01735 0.9 VDD 51.673,225.744 peripherals_i/apb_uart_i/UART_RXFF/U318
0.8262 0.05724 0.0166 0.9 VDD 50.908,226.896 peripherals_i/apb_uart_i/UART_RXFF/U319
0.8231 0.05932 0.0176 0.9 VDD 45.958,226.896 peripherals_i/apb_uart_i/UART_RXFF/U320
0.8132 0.06582 0.02093 0.9 VDD 45.373,223.440 peripherals_i/apb_uart_i/UART_RXFF/U321
0.8238 0.06467 0.01149 0.9 VDD 30.073,210.768 peripherals_i/apb_uart_i/UART_RXFF/U322
0.8247 0.06351 0.0118 0.9 VDD 27.463,213.072 peripherals_i/apb_uart_i/UART_RXFF/U323
0.8262 0.06515 0.008635 0.9 VDD 30.343,206.160 peripherals_i/apb_uart_i/UART_RXFF/U324
0.8156 0.06883 0.01557 0.9 VDD 33.223,214.224 peripherals_i/apb_uart_i/UART_RXFF/U325
0.8215 0.06564 0.01281 0.9 VDD 30.208,211.920 peripherals_i/apb_uart_i/UART_RXFF/U326
0.8225 0.0566 0.02086 0.9 VDD 35.113,239.568 peripherals_i/apb_uart_i/UART_RXFF/U327
0.8254 0.05574 0.01891 0.9 VDD 31.693,239.568 peripherals_i/apb_uart_i/UART_RXFF/U328
0.8267 0.05613 0.0172 0.9 VDD 28.273,240.720 peripherals_i/apb_uart_i/UART_RXFF/U329
0.8264 0.05473 0.01887 0.9 VDD 31.153,244.176 peripherals_i/apb_uart_i/UART_RXFF/U330
0.8263 0.05547 0.01826 0.9 VDD 30.838,239.568 peripherals_i/apb_uart_i/UART_RXFF/U331
0.833 0.05715 0.00986 0.9 VDD 19.723,215.952 peripherals_i/apb_uart_i/UART_RXFF/U332
0.8319 0.05675 0.01137 0.9 VDD 20.173,218.832 peripherals_i/apb_uart_i/UART_RXFF/U333
0.8193 0.06478 0.01591 0.9 VDD 30.073,223.440 peripherals_i/apb_uart_i/UART_RXFF/U334
0.8327 0.05458 0.01276 0.9 VDD 19.813,225.168 peripherals_i/apb_uart_i/UART_RXFF/U335
0.8324 0.05536 0.01223 0.9 VDD 20.758,222.864 peripherals_i/apb_uart_i/UART_RXFF/U336
0.822 0.06071 0.01725 0.9 VDD 32.413,224.016 peripherals_i/apb_uart_i/UART_RXFF/U337
0.8237 0.0594 0.01691 0.9 VDD 29.893,232.080 peripherals_i/apb_uart_i/UART_RXFF/U338
0.8181 0.06095 0.02096 0.9 VDD 37.813,231.504 peripherals_i/apb_uart_i/UART_RXFF/U339
0.8209 0.06008 0.019 0.9 VDD 33.133,231.504 peripherals_i/apb_uart_i/UART_RXFF/U340
0.8217 0.05992 0.01837 0.9 VDD 32.638,230.928 peripherals_i/apb_uart_i/UART_RXFF/U341
0.8245 0.05918 0.01628 0.9 VDD 31.288,226.896 peripherals_i/apb_uart_i/UART_RXFF/U342
0.8202 0.06584 0.014 0.9 VDD 45.193,210.192 peripherals_i/apb_uart_i/UART_RXFF/U343
0.8161 0.06699 0.01689 0.9 VDD 42.583,212.496 peripherals_i/apb_uart_i/UART_RXFF/U344
0.8224 0.06593 0.01172 0.9 VDD 45.553,206.160 peripherals_i/apb_uart_i/UART_RXFF/U345
0.8177 0.06595 0.01639 0.9 VDD 46.183,212.496 peripherals_i/apb_uart_i/UART_RXFF/U346
0.8169 0.0664 0.01666 0.9 VDD 44.878,212.496 peripherals_i/apb_uart_i/UART_RXFF/U347
0.8202 0.05677 0.02301 0.9 VDD 43.393,238.992 peripherals_i/apb_uart_i/UART_RXFF/U348
0.8217 0.05713 0.02115 0.9 VDD 48.883,240.144 peripherals_i/apb_uart_i/UART_RXFF/U349
0.8209 0.05686 0.02228 0.9 VDD 40.603,245.904 peripherals_i/apb_uart_i/UART_RXFF/U350
0.8156 0.05971 0.02469 0.9 VDD 43.663,240.720 peripherals_i/apb_uart_i/UART_RXFF/U351
0.8212 0.0567 0.02207 0.9 VDD 43.978,239.568 peripherals_i/apb_uart_i/UART_RXFF/U352
0.8341 0.05251 0.01342 0.9 VDD 23.323,237.840 peripherals_i/apb_uart_i/UART_RXFF/U353
0.8347 0.05302 0.0123 0.9 VDD 21.523,228.624 peripherals_i/apb_uart_i/UART_RXFF/U354
0.8334 0.05378 0.01282 0.9 VDD 23.413,232.080 peripherals_i/apb_uart_i/UART_RXFF/U355
0.8327 0.05516 0.01211 0.9 VDD 24.493,228.624 peripherals_i/apb_uart_i/UART_RXFF/U356
0.833 0.05479 0.01219 0.9 VDD 23.908,228.624 peripherals_i/apb_uart_i/UART_RXFF/U357
0.8136 0.06477 0.02159 0.9 VDD 47.263,222.864 peripherals_i/apb_uart_i/UART_RXFF/U358
0.8233 0.05792 0.0188 0.9 VDD 48.883,230.352 peripherals_i/apb_uart_i/UART_RXFF/U359
0.8224 0.05892 0.01866 0.9 VDD 48.703,228.624 peripherals_i/apb_uart_i/UART_RXFF/U360
0.8232 0.05816 0.0186 0.9 VDD 49.153,226.320 peripherals_i/apb_uart_i/UART_RXFF/U361
0.8239 0.05874 0.01731 0.9 VDD 47.758,226.896 peripherals_i/apb_uart_i/UART_RXFF/U362
0.822 0.05995 0.01801 0.9 VDD 43.258,226.896 peripherals_i/apb_uart_i/UART_RXFF/U363
0.8203 0.05991 0.01981 0.9 VDD 43.483,226.320 peripherals_i/apb_uart_i/UART_RXFF/U364
0.8165 0.06949 0.01403 0.9 VDD 36.103,208.464 peripherals_i/apb_uart_i/UART_RXFF/U365
0.8265 0.06325 0.01029 0.9 VDD 28.633,209.616 peripherals_i/apb_uart_i/UART_RXFF/U366
0.8226 0.06583 0.01153 0.9 VDD 36.553,205.008 peripherals_i/apb_uart_i/UART_RXFF/U367
0.8166 0.06731 0.01609 0.9 VDD 36.643,212.496 peripherals_i/apb_uart_i/UART_RXFF/U368
0.8213 0.06502 0.0137 0.9 VDD 34.978,209.616 peripherals_i/apb_uart_i/UART_RXFF/U369
0.8183 0.05945 0.02226 0.9 VDD 39.433,236.688 peripherals_i/apb_uart_i/UART_RXFF/U370
0.8213 0.0585 0.02016 0.9 VDD 33.943,236.688 peripherals_i/apb_uart_i/UART_RXFF/U371
0.8257 0.05667 0.01765 0.9 VDD 29.173,237.264 peripherals_i/apb_uart_i/UART_RXFF/U372
0.8208 0.0573 0.02189 0.9 VDD 36.373,242.448 peripherals_i/apb_uart_i/UART_RXFF/U373
0.8205 0.05875 0.02075 0.9 VDD 35.068,236.688 peripherals_i/apb_uart_i/UART_RXFF/U374
0.8325 0.05773 0.009816 0.9 VDD 18.823,215.376 peripherals_i/apb_uart_i/UART_RXFF/U375
0.8326 0.0562 0.01118 0.9 VDD 18.733,220.560 peripherals_i/apb_uart_i/UART_RXFF/U376
0.8274 0.05961 0.01302 0.9 VDD 26.023,222.288 peripherals_i/apb_uart_i/UART_RXFF/U377
0.8316 0.05614 0.01224 0.9 VDD 19.903,221.136 peripherals_i/apb_uart_i/UART_RXFF/U378
0.8316 0.05618 0.01222 0.9 VDD 19.138,221.136 peripherals_i/apb_uart_i/UART_RXFF/U379
0.818 0.06168 0.02027 0.9 VDD 38.893,224.016 peripherals_i/apb_uart_i/UART_RXFF/U380
0.825 0.06 0.01503 0.9 VDD 29.353,224.592 peripherals_i/apb_uart_i/UART_RXFF/U381
0.8203 0.06085 0.01889 0.9 VDD 38.983,228.624 peripherals_i/apb_uart_i/UART_RXFF/U382
0.82 0.06143 0.01853 0.9 VDD 37.093,224.592 peripherals_i/apb_uart_i/UART_RXFF/U383
0.8189 0.06146 0.01968 0.9 VDD 37.318,224.016 peripherals_i/apb_uart_i/UART_RXFF/U384
0.8209 0.06114 0.01796 0.9 VDD 35.158,224.592 peripherals_i/apb_uart_i/UART_RXFF/U385
0.8204 0.06524 0.01432 0.9 VDD 42.133,209.616 peripherals_i/apb_uart_i/UART_RXFF/U386
0.8123 0.0697 0.01795 0.9 VDD 41.233,214.224 peripherals_i/apb_uart_i/UART_RXFF/U387
0.8213 0.06681 0.01187 0.9 VDD 41.413,206.736 peripherals_i/apb_uart_i/UART_RXFF/U388
0.8129 0.0691 0.01796 0.9 VDD 43.213,214.224 peripherals_i/apb_uart_i/UART_RXFF/U389
0.8126 0.06946 0.01799 0.9 VDD 42.088,214.224 peripherals_i/apb_uart_i/UART_RXFF/U390
0.8199 0.05904 0.02107 0.9 VDD 41.863,234.960 peripherals_i/apb_uart_i/UART_RXFF/U391
0.8264 0.05604 0.01751 0.9 VDD 49.873,234.384 peripherals_i/apb_uart_i/UART_RXFF/U392
0.8208 0.05705 0.02217 0.9 VDD 39.433,239.568 peripherals_i/apb_uart_i/UART_RXFF/U393
0.8209 0.05686 0.02223 0.9 VDD 42.583,239.568 peripherals_i/apb_uart_i/UART_RXFF/U394
0.8191 0.05983 0.02107 0.9 VDD 41.818,235.536 peripherals_i/apb_uart_i/UART_RXFF/U395
0.8356 0.05097 0.01339 0.9 VDD 21.433,236.112 peripherals_i/apb_uart_i/UART_RXFF/U396
0.8341 0.05296 0.01295 0.9 VDD 22.243,230.352 peripherals_i/apb_uart_i/UART_RXFF/U397
0.835 0.05187 0.01315 0.9 VDD 21.523,232.656 peripherals_i/apb_uart_i/UART_RXFF/U398
0.8319 0.05543 0.01272 0.9 VDD 23.503,226.896 peripherals_i/apb_uart_i/UART_RXFF/U399
0.8346 0.0521 0.01326 0.9 VDD 21.748,232.080 peripherals_i/apb_uart_i/UART_RXFF/U400
0.8155 0.06261 0.02189 0.9 VDD 46.183,222.288 peripherals_i/apb_uart_i/UART_RXFF/U401
0.8195 0.05936 0.02118 0.9 VDD 45.193,231.504 peripherals_i/apb_uart_i/UART_RXFF/U402
0.8187 0.05973 0.02161 0.9 VDD 45.193,229.776 peripherals_i/apb_uart_i/UART_RXFF/U403
0.8196 0.06099 0.01936 0.9 VDD 46.993,225.744 peripherals_i/apb_uart_i/UART_RXFF/U404
0.8217 0.05887 0.01945 0.9 VDD 44.968,228.048 peripherals_i/apb_uart_i/UART_RXFF/U405
0.8219 0.05991 0.0182 0.9 VDD 41.998,227.472 peripherals_i/apb_uart_i/UART_RXFF/U406
0.818 0.06262 0.01934 0.9 VDD 42.403,225.168 peripherals_i/apb_uart_i/UART_RXFF/U407
0.817 0.06771 0.01533 0.9 VDD 34.663,211.920 peripherals_i/apb_uart_i/UART_RXFF/U408
0.8193 0.06664 0.01404 0.9 VDD 30.703,214.800 peripherals_i/apb_uart_i/UART_RXFF/U409
0.8235 0.06548 0.01101 0.9 VDD 34.753,205.008 peripherals_i/apb_uart_i/UART_RXFF/U410
0.8151 0.06835 0.01655 0.9 VDD 35.383,214.800 peripherals_i/apb_uart_i/UART_RXFF/U411
0.8154 0.06824 0.01632 0.9 VDD 34.798,214.800 peripherals_i/apb_uart_i/UART_RXFF/U412
0.8224 0.05669 0.02087 0.9 VDD 35.563,238.992 peripherals_i/apb_uart_i/UART_RXFF/U413
0.8235 0.0564 0.02011 0.9 VDD 34.123,238.992 peripherals_i/apb_uart_i/UART_RXFF/U414
0.8256 0.05718 0.01724 0.9 VDD 29.533,240.144 peripherals_i/apb_uart_i/UART_RXFF/U415
0.821 0.05754 0.02147 0.9 VDD 37.543,243.024 peripherals_i/apb_uart_i/UART_RXFF/U416
0.8229 0.05655 0.02052 0.9 VDD 34.888,238.992 peripherals_i/apb_uart_i/UART_RXFF/U417
0.8331 0.05687 0.01003 0.9 VDD 17.203,216.528 peripherals_i/apb_uart_i/UART_RXFF/U418
0.8322 0.05666 0.01111 0.9 VDD 15.853,218.256 peripherals_i/apb_uart_i/UART_RXFF/U419
0.8224 0.06331 0.01434 0.9 VDD 28.003,220.560 peripherals_i/apb_uart_i/UART_RXFF/U420
0.8321 0.05585 0.01208 0.9 VDD 17.653,221.712 peripherals_i/apb_uart_i/UART_RXFF/U421
0.8324 0.05653 0.01109 0.9 VDD 17.428,219.984 peripherals_i/apb_uart_i/UART_RXFF/U422
0.8166 0.06381 0.01964 0.9 VDD 39.793,221.712 peripherals_i/apb_uart_i/UART_RXFF/U423
0.826 0.05844 0.01558 0.9 VDD 30.523,228.624 peripherals_i/apb_uart_i/UART_RXFF/U424
0.8177 0.06086 0.02147 0.9 VDD 39.073,229.776 peripherals_i/apb_uart_i/UART_RXFF/U425
0.8197 0.06053 0.01978 0.9 VDD 35.833,230.352 peripherals_i/apb_uart_i/UART_RXFF/U426
0.8193 0.06016 0.0205 0.9 VDD 35.878,229.200 peripherals_i/apb_uart_i/UART_RXFF/U427
0.8218 0.06059 0.0176 0.9 VDD 34.348,227.472 peripherals_i/apb_uart_i/UART_RXFF/U428
0.8204 0.06525 0.01438 0.9 VDD 40.783,209.616 peripherals_i/apb_uart_i/UART_RXFF/U429
0.8159 0.06725 0.01689 0.9 VDD 40.693,212.496 peripherals_i/apb_uart_i/UART_RXFF/U430
0.8216 0.06612 0.01225 0.9 VDD 41.233,205.008 peripherals_i/apb_uart_i/UART_RXFF/U431
0.8134 0.06868 0.0179 0.9 VDD 44.293,214.224 peripherals_i/apb_uart_i/UART_RXFF/U432
0.8159 0.06716 0.01692 0.9 VDD 41.368,212.496 peripherals_i/apb_uart_i/UART_RXFF/U433
0.8182 0.05958 0.02224 0.9 VDD 42.583,236.112 peripherals_i/apb_uart_i/UART_RXFF/U434
0.8197 0.05845 0.02187 0.9 VDD 48.973,238.416 peripherals_i/apb_uart_i/UART_RXFF/U435
0.8164 0.05914 0.02448 0.9 VDD 40.333,241.296 peripherals_i/apb_uart_i/UART_RXFF/U436
0.8202 0.05695 0.02284 0.9 VDD 41.683,238.992 peripherals_i/apb_uart_i/UART_RXFF/U437
0.8145 0.06204 0.0235 0.9 VDD 41.548,237.840 peripherals_i/apb_uart_i/UART_RXFF/U438
0.8353 0.05083 0.01384 0.9 VDD 18.013,236.112 peripherals_i/apb_uart_i/UART_RXFF/U439
0.835 0.05212 0.01284 0.9 VDD 18.103,229.776 peripherals_i/apb_uart_i/UART_RXFF/U440
0.835 0.05155 0.01342 0.9 VDD 18.283,232.656 peripherals_i/apb_uart_i/UART_RXFF/U441
0.8312 0.05459 0.01421 0.9 VDD 18.283,226.320 peripherals_i/apb_uart_i/UART_RXFF/U442
0.8346 0.05213 0.01327 0.9 VDD 18.598,230.352 peripherals_i/apb_uart_i/UART_RXFF/U443
0.8173 0.06293 0.01982 0.9 VDD 44.923,221.712 peripherals_i/apb_uart_i/UART_RXFF/U444
0.819 0.05972 0.02129 0.9 VDD 44.293,231.504 peripherals_i/apb_uart_i/UART_RXFF/U445
0.8182 0.06003 0.02173 0.9 VDD 44.203,229.776 peripherals_i/apb_uart_i/UART_RXFF/U446
0.8204 0.05977 0.01979 0.9 VDD 44.113,226.320 peripherals_i/apb_uart_i/UART_RXFF/U447
0.8211 0.05933 0.01955 0.9 VDD 43.708,228.048 peripherals_i/apb_uart_i/UART_RXFF/U448
0.8205 0.06014 0.0194 0.9 VDD 41.098,228.048 peripherals_i/apb_uart_i/UART_RXFF/U449
0.8198 0.06033 0.0199 0.9 VDD 41.413,226.320 peripherals_i/apb_uart_i/UART_RXFF/U450
0.822 0.06596 0.012 0.9 VDD 30.793,211.344 peripherals_i/apb_uart_i/UART_RXFF/U451
0.8223 0.06532 0.0124 0.9 VDD 29.623,211.920 peripherals_i/apb_uart_i/UART_RXFF/U452
0.8265 0.06454 0.008979 0.9 VDD 30.973,206.736 peripherals_i/apb_uart_i/UART_RXFF/U453
0.82 0.06629 0.01366 0.9 VDD 31.423,211.920 peripherals_i/apb_uart_i/UART_RXFF/U454
0.8208 0.06598 0.01325 0.9 VDD 30.838,211.920 peripherals_i/apb_uart_i/UART_RXFF/U455
0.8187 0.05899 0.02235 0.9 VDD 36.193,237.264 peripherals_i/apb_uart_i/UART_RXFF/U456
0.8227 0.05803 0.01923 0.9 VDD 32.413,236.688 peripherals_i/apb_uart_i/UART_RXFF/U457
0.823 0.05859 0.01837 0.9 VDD 29.983,237.840 peripherals_i/apb_uart_i/UART_RXFF/U458
0.8272 0.05428 0.01852 0.9 VDD 32.053,245.328 peripherals_i/apb_uart_i/UART_RXFF/U459
0.8237 0.05772 0.01861 0.9 VDD 31.468,236.688 peripherals_i/apb_uart_i/UART_RXFF/U460
0.8314 0.059 0.009563 0.9 VDD 21.883,214.224 peripherals_i/apb_uart_i/UART_RXFF/U461
0.8326 0.05614 0.01124 0.9 VDD 19.903,220.560 peripherals_i/apb_uart_i/UART_RXFF/U462
0.8282 0.0606 0.01116 0.9 VDD 25.933,219.408 peripherals_i/apb_uart_i/UART_RXFF/U463
0.8326 0.05624 0.01112 0.9 VDD 17.923,220.560 peripherals_i/apb_uart_i/UART_RXFF/U464
0.8319 0.05696 0.01117 0.9 VDD 21.658,219.984 peripherals_i/apb_uart_i/UART_RXFF/U465
0.8149 0.06373 0.02138 0.9 VDD 36.103,222.288 peripherals_i/apb_uart_i/UART_RXFF/U466
0.8219 0.05974 0.01835 0.9 VDD 32.053,231.504 peripherals_i/apb_uart_i/UART_RXFF/U467
0.8165 0.06223 0.02123 0.9 VDD 39.253,232.080 peripherals_i/apb_uart_i/UART_RXFF/U468
0.8202 0.06034 0.01943 0.9 VDD 34.843,230.352 peripherals_i/apb_uart_i/UART_RXFF/U469
0.8196 0.06056 0.01981 0.9 VDD 34.708,231.504 peripherals_i/apb_uart_i/UART_RXFF/U470
0.8235 0.06017 0.0163 0.9 VDD 32.098,228.048 peripherals_i/apb_uart_i/UART_RXFF/U471
0.8205 0.06495 0.01459 0.9 VDD 44.833,209.040 peripherals_i/apb_uart_i/UART_RXFF/U472
0.8158 0.06735 0.01684 0.9 VDD 39.973,212.496 peripherals_i/apb_uart_i/UART_RXFF/U473
0.8216 0.06651 0.01193 0.9 VDD 43.483,206.160 peripherals_i/apb_uart_i/UART_RXFF/U474
0.8167 0.06659 0.01674 0.9 VDD 44.293,212.496 peripherals_i/apb_uart_i/UART_RXFF/U475
0.8165 0.06673 0.01681 0.9 VDD 43.708,212.496 peripherals_i/apb_uart_i/UART_RXFF/U476
0.8211 0.05834 0.0206 0.9 VDD 45.643,235.536 peripherals_i/apb_uart_i/UART_RXFF/U477
0.8208 0.05747 0.02169 0.9 VDD 50.143,237.840 peripherals_i/apb_uart_i/UART_RXFF/U478
0.821 0.05687 0.02215 0.9 VDD 40.063,245.904 peripherals_i/apb_uart_i/UART_RXFF/U479
0.8224 0.05566 0.02195 0.9 VDD 45.913,243.600 peripherals_i/apb_uart_i/UART_RXFF/U480
0.816 0.06067 0.02337 0.9 VDD 45.598,237.840 peripherals_i/apb_uart_i/UART_RXFF/U481
0.8354 0.05051 0.01409 0.9 VDD 18.013,237.264 peripherals_i/apb_uart_i/UART_RXFF/U482
0.8351 0.0521 0.01277 0.9 VDD 17.293,229.776 peripherals_i/apb_uart_i/UART_RXFF/U483
0.835 0.05155 0.01343 0.9 VDD 17.473,232.656 peripherals_i/apb_uart_i/UART_RXFF/U484
0.8342 0.05362 0.01218 0.9 VDD 17.743,228.048 peripherals_i/apb_uart_i/UART_RXFF/U485
0.8346 0.05212 0.01327 0.9 VDD 17.878,230.352 peripherals_i/apb_uart_i/UART_RXFF/U486
0.8185 0.06282 0.01872 0.9 VDD 49.063,221.136 peripherals_i/apb_uart_i/UART_RXFF/U487
0.8222 0.05747 0.02029 0.9 VDD 48.163,233.232 peripherals_i/apb_uart_i/UART_RXFF/U488
0.8227 0.05819 0.01913 0.9 VDD 46.813,228.048 peripherals_i/apb_uart_i/UART_RXFF/U489
0.8237 0.05893 0.0174 0.9 VDD 47.173,226.896 peripherals_i/apb_uart_i/UART_RXFF/U490
0.823 0.05796 0.01902 0.9 VDD 47.398,228.048 peripherals_i/apb_uart_i/UART_RXFF/U491
0.8214 0.0591 0.0195 0.9 VDD 44.338,228.048 peripherals_i/apb_uart_i/UART_RXFF/U492
0.8235 0.05879 0.01772 0.9 VDD 45.193,227.472 peripherals_i/apb_uart_i/UART_RXFF/U493
0.8235 0.06431 0.01221 0.9 VDD 31.783,209.040 peripherals_i/apb_uart_i/UART_RXFF/U494
0.8273 0.06296 0.009752 0.9 VDD 28.003,209.616 peripherals_i/apb_uart_i/UART_RXFF/U495
0.8271 0.06434 0.008571 0.9 VDD 31.513,204.432 peripherals_i/apb_uart_i/UART_RXFF/U496
0.8211 0.06634 0.01252 0.9 VDD 31.513,211.344 peripherals_i/apb_uart_i/UART_RXFF/U497
0.8202 0.0678 0.01202 0.9 VDD 31.468,208.464 peripherals_i/apb_uart_i/UART_RXFF/U498
0.82 0.05891 0.02113 0.9 VDD 35.833,236.688 peripherals_i/apb_uart_i/UART_RXFF/U499
0.8229 0.05841 0.01865 0.9 VDD 32.953,234.960 peripherals_i/apb_uart_i/UART_RXFF/U500
0.8249 0.05779 0.01731 0.9 VDD 29.713,236.112 peripherals_i/apb_uart_i/UART_RXFF/U501
0.8257 0.05508 0.01921 0.9 VDD 33.313,245.904 peripherals_i/apb_uart_i/UART_RXFF/U502
0.8218 0.05949 0.01872 0.9 VDD 33.088,235.536 peripherals_i/apb_uart_i/UART_RXFF/U503
0.8292 0.06177 0.009028 0.9 VDD 24.673,214.800 peripherals_i/apb_uart_i/UART_RXFF/U504
0.831 0.05849 0.01052 0.9 VDD 23.773,218.256 peripherals_i/apb_uart_i/UART_RXFF/U505
0.825 0.0623 0.01266 0.9 VDD 28.273,219.408 peripherals_i/apb_uart_i/UART_RXFF/U506
0.8297 0.05938 0.01095 0.9 VDD 24.493,219.984 peripherals_i/apb_uart_i/UART_RXFF/U507
0.8298 0.05973 0.01045 0.9 VDD 24.898,219.408 peripherals_i/apb_uart_i/UART_RXFF/U508
0.8148 0.06684 0.01832 0.9 VDD 34.483,223.440 peripherals_i/apb_uart_i/UART_RXFF/U509
0.8226 0.06057 0.01683 0.9 VDD 31.603,224.016 peripherals_i/apb_uart_i/UART_RXFF/U510
0.8192 0.06174 0.01909 0.9 VDD 39.253,224.592 peripherals_i/apb_uart_i/UART_RXFF/U511
0.8216 0.06095 0.01749 0.9 VDD 33.943,224.592 peripherals_i/apb_uart_i/UART_RXFF/U512
0.8209 0.06099 0.01816 0.9 VDD 34.168,224.016 peripherals_i/apb_uart_i/UART_RXFF/U513
0.8162 0.06627 0.01751 0.9 VDD 32.908,223.440 peripherals_i/apb_uart_i/UART_RXFF/U514
0.8221 0.06433 0.01356 0.9 VDD 46.993,209.616 peripherals_i/apb_uart_i/UART_RXFF/U515
0.8107 0.06854 0.02077 0.9 VDD 41.593,215.376 peripherals_i/apb_uart_i/UART_RXFF/U516
0.8248 0.06487 0.01035 0.9 VDD 46.633,204.432 peripherals_i/apb_uart_i/UART_RXFF/U517
0.8206 0.06385 0.01558 0.9 VDD 47.083,216.528 peripherals_i/apb_uart_i/UART_RXFF/U518
0.8163 0.0639 0.0198 0.9 VDD 46.948,215.952 peripherals_i/apb_uart_i/UART_RXFF/U519
0.8178 0.05817 0.02405 0.9 VDD 47.173,240.720 peripherals_i/apb_uart_i/UART_RXFF/U520
0.8225 0.05582 0.02172 0.9 VDD 49.873,241.872 peripherals_i/apb_uart_i/UART_RXFF/U521
0.8206 0.0567 0.02268 0.9 VDD 42.403,245.904 peripherals_i/apb_uart_i/UART_RXFF/U522
0.8223 0.05507 0.02265 0.9 VDD 47.263,244.176 peripherals_i/apb_uart_i/UART_RXFF/U523
0.8211 0.05627 0.02268 0.9 VDD 47.218,242.448 peripherals_i/apb_uart_i/UART_RXFF/U524
0.8342 0.0529 0.01293 0.9 VDD 23.503,235.536 peripherals_i/apb_uart_i/UART_RXFF/U525
0.8334 0.05388 0.0127 0.9 VDD 23.503,230.352 peripherals_i/apb_uart_i/UART_RXFF/U526
0.8342 0.05278 0.01298 0.9 VDD 22.423,232.656 peripherals_i/apb_uart_i/UART_RXFF/U527
0.8339 0.05389 0.01225 0.9 VDD 22.693,228.624 peripherals_i/apb_uart_i/UART_RXFF/U528
0.8334 0.05386 0.01276 0.9 VDD 22.648,229.200 peripherals_i/apb_uart_i/UART_RXFF/U529
0.822 0.06023 0.01775 0.9 VDD 51.223,221.712 peripherals_i/apb_uart_i/UART_RXFF/U530
0.8269 0.05544 0.01762 0.9 VDD 51.223,230.928 peripherals_i/apb_uart_i/UART_RXFF/U531
0.8253 0.05712 0.01757 0.9 VDD 51.223,228.624 peripherals_i/apb_uart_i/UART_RXFF/U532
0.8251 0.05717 0.01769 0.9 VDD 51.043,226.320 peripherals_i/apb_uart_i/UART_RXFF/U533
0.8269 0.0565 0.01665 0.9 VDD 50.728,227.472 peripherals_i/apb_uart_i/UART_RXFF/U534
0.8234 0.05912 0.0175 0.9 VDD 46.588,226.896 peripherals_i/apb_uart_i/UART_RXFF/U535
0.8132 0.06511 0.02174 0.9 VDD 46.723,222.864 peripherals_i/apb_uart_i/UART_RXFF/U536
0.823 0.06448 0.01253 0.9 VDD 32.323,209.040 peripherals_i/apb_uart_i/UART_RXFF/U537
0.8283 0.06257 0.009115 0.9 VDD 27.283,209.616 peripherals_i/apb_uart_i/UART_RXFF/U538
0.8233 0.06649 0.01019 0.9 VDD 33.493,206.160 peripherals_i/apb_uart_i/UART_RXFF/U539
0.8138 0.06883 0.0174 0.9 VDD 33.223,213.648 peripherals_i/apb_uart_i/UART_RXFF/U540
0.8214 0.06581 0.01276 0.9 VDD 32.458,210.192 peripherals_i/apb_uart_i/UART_RXFF/U541
0.8188 0.06049 0.02066 0.9 VDD 37.633,235.536 peripherals_i/apb_uart_i/UART_RXFF/U542
0.8219 0.05832 0.01979 0.9 VDD 33.313,236.688 peripherals_i/apb_uart_i/UART_RXFF/U543
0.8244 0.05712 0.01845 0.9 VDD 30.073,237.264 peripherals_i/apb_uart_i/UART_RXFF/U544
0.8233 0.05662 0.02005 0.9 VDD 33.763,243.024 peripherals_i/apb_uart_i/UART_RXFF/U545
0.8212 0.05973 0.01906 0.9 VDD 33.718,235.536 peripherals_i/apb_uart_i/UART_RXFF/U546
0.8278 0.06231 0.009918 0.9 VDD 25.213,215.376 peripherals_i/apb_uart_i/UART_RXFF/U547
0.8302 0.05924 0.01054 0.9 VDD 25.033,218.832 peripherals_i/apb_uart_i/UART_RXFF/U548
0.8246 0.06158 0.01379 0.9 VDD 30.433,218.832 peripherals_i/apb_uart_i/UART_RXFF/U549
0.8302 0.05869 0.01107 0.9 VDD 23.683,219.984 peripherals_i/apb_uart_i/UART_RXFF/U550
0.829 0.05981 0.01119 0.9 VDD 25.978,218.832 peripherals_i/apb_uart_i/UART_RXFF/U551
0.8166 0.06581 0.01759 0.9 VDD 33.313,221.136 peripherals_i/apb_uart_i/UART_RXFF/U552
0.826 0.05855 0.0154 0.9 VDD 29.623,226.896 peripherals_i/apb_uart_i/UART_RXFF/U553
0.8211 0.0605 0.01839 0.9 VDD 38.803,227.472 peripherals_i/apb_uart_i/UART_RXFF/U554
0.8226 0.05998 0.01742 0.9 VDD 33.853,226.896 peripherals_i/apb_uart_i/UART_RXFF/U555
0.8218 0.05989 0.01833 0.9 VDD 33.538,226.320 peripherals_i/apb_uart_i/UART_RXFF/U556
0.8156 0.06655 0.01788 0.9 VDD 33.628,223.440 peripherals_i/apb_uart_i/UART_RXFF/U557
0.8205 0.06562 0.01388 0.9 VDD 45.733,210.192 peripherals_i/apb_uart_i/UART_RXFF/U558
0.8157 0.0685 0.01578 0.9 VDD 39.433,211.344 peripherals_i/apb_uart_i/UART_RXFF/U559
0.8226 0.06545 0.0119 0.9 VDD 45.103,205.008 peripherals_i/apb_uart_i/UART_RXFF/U560
0.8172 0.0662 0.01656 0.9 VDD 45.463,212.496 peripherals_i/apb_uart_i/UART_RXFF/U561
0.8171 0.06724 0.01568 0.9 VDD 45.778,211.344 peripherals_i/apb_uart_i/UART_RXFF/U562
0.8214 0.05661 0.02195 0.9 VDD 44.833,239.568 peripherals_i/apb_uart_i/UART_RXFF/U563
0.8226 0.0565 0.02091 0.9 VDD 49.783,240.144 peripherals_i/apb_uart_i/UART_RXFF/U564
0.8199 0.05788 0.02219 0.9 VDD 42.313,243.024 peripherals_i/apb_uart_i/UART_RXFF/U565
0.8221 0.0559 0.02203 0.9 VDD 45.373,243.600 peripherals_i/apb_uart_i/UART_RXFF/U566
0.819 0.05911 0.02189 0.9 VDD 45.238,240.144 peripherals_i/apb_uart_i/UART_RXFF/U567
0.8356 0.05029 0.01406 0.9 VDD 20.803,237.264 peripherals_i/apb_uart_i/UART_RXFF/U568
0.8343 0.05279 0.01295 0.9 VDD 19.363,229.200 peripherals_i/apb_uart_i/UART_RXFF/U569
0.8351 0.05154 0.01341 0.9 VDD 19.273,232.656 peripherals_i/apb_uart_i/UART_RXFF/U570
0.8317 0.05441 0.0139 0.9 VDD 20.713,225.744 peripherals_i/apb_uart_i/UART_RXFF/U571
0.8341 0.05357 0.01228 0.9 VDD 19.138,228.048 peripherals_i/apb_uart_i/UART_RXFF/U572
0.8201 0.0609 0.01895 0.9 VDD 51.493,222.864 peripherals_i/apb_uart_i/UART_RXFF/U573
0.8249 0.05647 0.01866 0.9 VDD 51.403,232.656 peripherals_i/apb_uart_i/UART_RXFF/U574
0.8267 0.05689 0.01642 0.9 VDD 51.583,226.896 peripherals_i/apb_uart_i/UART_RXFF/U575
0.8244 0.05819 0.01738 0.9 VDD 51.673,225.168 peripherals_i/apb_uart_i/UART_RXFF/U576
0.8258 0.05687 0.01737 0.9 VDD 51.628,226.320 peripherals_i/apb_uart_i/UART_RXFF/U577
0.8226 0.05963 0.01778 0.9 VDD 44.788,226.896 peripherals_i/apb_uart_i/UART_RXFF/U578
0.813 0.06606 0.02099 0.9 VDD 44.833,223.440 peripherals_i/apb_uart_i/UART_RXFF/U579
0.8148 0.06638 0.0188 0.9 VDD 36.553,220.560 peripherals_i/apb_uart_i/UART_RXFF/U580
0.8212 0.06279 0.01597 0.9 VDD 41.593,217.680 peripherals_i/apb_uart_i/UART_RXFF/U582
0.8217 0.06274 0.0156 0.9 VDD 38.488,217.680 peripherals_i/apb_uart_i/UART_RXFF/U583
0.814 0.06361 0.02244 0.9 VDD 41.773,222.288 peripherals_i/apb_uart_i/UART_RXFF/U584
0.8148 0.06638 0.01882 0.9 VDD 36.508,221.136 peripherals_i/apb_uart_i/UART_RXFF/U585
0.8175 0.06068 0.02178 0.9 VDD 41.683,229.776 peripherals_i/apb_uart_i/UART_RXFF/U586
0.8299 0.05582 0.01432 0.9 VDD 27.913,234.384 peripherals_i/apb_uart_i/UART_RXFF/U588
0.8188 0.06683 0.01434 0.9 VDD 41.773,210.192 peripherals_i/apb_uart_i/UART_RXFF/U589
0.819 0.06671 0.01432 0.9 VDD 42.313,210.192 peripherals_i/apb_uart_i/UART_RXFF/U590
0.8152 0.06574 0.01904 0.9 VDD 37.588,219.984 peripherals_i/apb_uart_i/UART_RXFF/U591
0.8198 0.0592 0.02104 0.9 VDD 40.513,234.960 peripherals_i/apb_uart_i/UART_RXFF/U593
0.815 0.06634 0.01869 0.9 VDD 36.058,221.136 peripherals_i/apb_uart_i/UART_RXFF/U594
0.8275 0.05669 0.01583 0.9 VDD 28.453,233.232 peripherals_i/apb_uart_i/UART_RXFF/U595
0.8224 0.05912 0.01848 0.9 VDD 41.233,234.384 peripherals_i/apb_uart_i/UART_RXFF/U597
0.8213 0.06279 0.0159 0.9 VDD 40.963,217.680 peripherals_i/apb_uart_i/UART_RXFF/U598
0.8217 0.06273 0.01553 0.9 VDD 38.038,217.680 peripherals_i/apb_uart_i/UART_RXFF/U599
0.8205 0.06521 0.01426 0.9 VDD 36.913,209.040 peripherals_i/apb_uart_i/UART_RXFF/U600
0.8259 0.05792 0.01616 0.9 VDD 31.243,233.808 peripherals_i/apb_uart_i/UART_RXFF/U601
0.8223 0.05941 0.01828 0.9 VDD 39.433,233.808 peripherals_i/apb_uart_i/UART_RXFF/U602
0.8167 0.06385 0.01943 0.9 VDD 38.803,221.712 peripherals_i/apb_uart_i/UART_RXFF/U603
0.8186 0.06709 0.01433 0.9 VDD 38.353,210.192 peripherals_i/apb_uart_i/UART_RXFF/U604
0.8256 0.06115 0.01326 0.9 VDD 30.343,217.680 peripherals_i/apb_uart_i/UART_RXFF/U605
0.8218 0.06271 0.01546 0.9 VDD 37.588,217.680 peripherals_i/apb_uart_i/UART_RXFF/U606
0.8162 0.06839 0.01542 0.9 VDD 38.173,211.344 peripherals_i/apb_uart_i/UART_RXFF/U607
0.8215 0.06276 0.01572 0.9 VDD 39.388,217.680 peripherals_i/apb_uart_i/UART_RXFF/U608
0.8198 0.05916 0.02105 0.9 VDD 40.873,234.960 peripherals_i/apb_uart_i/UART_RXFF/U609
0.822 0.06266 0.01532 0.9 VDD 36.688,217.680 peripherals_i/apb_uart_i/UART_RXFF/U610
0.8227 0.05832 0.01899 0.9 VDD 32.593,233.232 peripherals_i/apb_uart_i/UART_RXFF/U611
0.8204 0.06524 0.01436 0.9 VDD 41.413,209.616 peripherals_i/apb_uart_i/UART_RXFF/U612
0.8303 0.05535 0.01434 0.9 VDD 27.103,234.960 peripherals_i/apb_uart_i/UART_RXFF/U613
0.8277 0.06026 0.01208 0.9 VDD 27.913,217.680 peripherals_i/apb_uart_i/UART_RXFF/U614
0.8244 0.05914 0.01644 0.9 VDD 32.413,228.624 peripherals_i/apb_uart_i/UART_RXFF/U615
0.8203 0.06525 0.01442 0.9 VDD 39.883,209.616 peripherals_i/apb_uart_i/UART_RXFF/U616
0.8224 0.05905 0.01853 0.9 VDD 41.773,234.384 peripherals_i/apb_uart_i/UART_RXFF/U617
0.8139 0.0665 0.01958 0.9 VDD 40.423,220.560 peripherals_i/apb_uart_i/UART_RXFF/U618
0.8262 0.06088 0.01296 0.9 VDD 29.623,217.680 peripherals_i/apb_uart_i/UART_RXFF/U619
0.8216 0.06275 0.01566 0.9 VDD 38.938,217.680 peripherals_i/apb_uart_i/UART_RXFF/U620
0.8214 0.0626 0.01604 0.9 VDD 42.223,218.256 peripherals_i/apb_uart_i/UART_RXFF/U621
0.8231 0.05915 0.01771 0.9 VDD 36.193,233.808 peripherals_i/apb_uart_i/UART_RXFF/U622
0.828 0.05704 0.01497 0.9 VDD 27.553,229.200 peripherals_i/apb_uart_i/UART_RXFF/U623
0.8237 0.0589 0.01739 0.9 VDD 34.843,233.808 peripherals_i/apb_uart_i/UART_RXFF/U624
0.8222 0.05937 0.01843 0.9 VDD 40.603,233.808 peripherals_i/apb_uart_i/UART_RXFF/U625
0.8163 0.06835 0.01532 0.9 VDD 37.813,211.344 peripherals_i/apb_uart_i/UART_RXFF/U626
0.8215 0.06277 0.01577 0.9 VDD 39.793,217.680 peripherals_i/apb_uart_i/UART_RXFF/U627
0.817 0.06154 0.02146 0.9 VDD 42.223,232.080 peripherals_i/apb_uart_i/UART_RXFF/U628
0.8151 0.0663 0.01857 0.9 VDD 35.653,221.136 peripherals_i/apb_uart_i/UART_RXFF/U629
0.8221 0.06269 0.01517 0.9 VDD 37.273,217.104 peripherals_i/apb_uart_i/UART_RXFF/U630
0.8223 0.0592 0.01855 0.9 VDD 42.043,233.808 peripherals_i/apb_uart_i/UART_RXFF/U631
0.8258 0.06124 0.01291 0.9 VDD 30.613,217.104 peripherals_i/apb_uart_i/UART_RXFF/U632
0.8255 0.05811 0.01643 0.9 VDD 31.873,233.808 peripherals_i/apb_uart_i/UART_RXFF/U633
0.8213 0.06242 0.01625 0.9 VDD 31.063,221.712 peripherals_i/apb_uart_i/UART_RXFF/U634
0.82 0.06094 0.01908 0.9 VDD 39.613,228.624 peripherals_i/apb_uart_i/UART_RXFF/U635
0.8276 0.05861 0.01374 0.9 VDD 26.653,225.744 peripherals_i/apb_uart_i/UART_RXFF/U636
0.8215 0.06065 0.01783 0.9 VDD 35.923,228.048 peripherals_i/apb_uart_i/UART_RXFF/U637
0.8265 0.05941 0.01406 0.9 VDD 27.823,225.168 peripherals_i/apb_uart_i/UART_RXFF/U638
0.8196 0.06096 0.01949 0.9 VDD 41.773,228.624 peripherals_i/apb_uart_i/UART_RXFF/U639
0.821 0.06056 0.01846 0.9 VDD 37.723,228.048 peripherals_i/apb_uart_i/UART_RXFF/U640
0.8106 0.06699 0.02244 0.9 VDD 41.773,222.864 peripherals_i/apb_uart_i/UART_RXFF/U641
0.8201 0.06456 0.01531 0.9 VDD 29.713,221.136 peripherals_i/apb_uart_i/UART_RXFF/U642
0.8275 0.05753 0.015 0.9 VDD 27.553,232.656 peripherals_i/apb_uart_i/UART_RXFF/U643
0.8219 0.06269 0.01539 0.9 VDD 37.138,217.680 peripherals_i/apb_uart_i/UART_RXFF/U644
0.8231 0.06033 0.01657 0.9 VDD 32.683,228.048 peripherals_i/apb_uart_i/UART_RXFF/U645
0.8214 0.06278 0.01586 0.9 VDD 40.558,217.680 peripherals_i/apb_uart_i/UART_RXFF/U646
0.8212 0.0628 0.01604 0.9 VDD 42.223,217.680 peripherals_i/apb_uart_i/UART_RXFF/U647
0.8169 0.06166 0.02144 0.9 VDD 41.863,232.656 peripherals_i/apb_uart_i/UART_RXFF/U648
0.8221 0.06264 0.01526 0.9 VDD 36.283,217.680 peripherals_i/apb_uart_i/UART_RXFF/U649
0.8269 0.06055 0.01251 0.9 VDD 28.723,217.680 peripherals_i/apb_uart_i/UART_RXFF/U650
0.8272 0.05775 0.01509 0.9 VDD 27.643,231.504 peripherals_i/apb_uart_i/UART_RXFF/U651
0.8222 0.05933 0.01846 0.9 VDD 40.963,233.808 peripherals_i/apb_uart_i/UART_RXFF/U652
0.8234 0.05905 0.01758 0.9 VDD 35.653,233.808 peripherals_i/apb_uart_i/UART_RXFF/U653
0.8214 0.06278 0.01581 0.9 VDD 40.153,217.680 peripherals_i/apb_uart_i/UART_RXFF/U654
0.8222 0.05928 0.01849 0.9 VDD 41.323,233.808 peripherals_i/apb_uart_i/UART_RXFF/U655
0.8284 0.05996 0.01163 0.9 VDD 27.103,217.680 peripherals_i/apb_uart_i/UART_RXFF/U656
0.8206 0.059 0.02039 0.9 VDD 35.383,233.232 peripherals_i/apb_uart_i/UART_RXFF/U657
0.8188 0.06186 0.01935 0.9 VDD 42.043,224.592 peripherals_i/apb_uart_i/UART_RXFF/U658
0.8277 0.05886 0.01348 0.9 VDD 27.013,225.168 peripherals_i/apb_uart_i/UART_RXFF/U659
0.8286 0.05745 0.01392 0.9 VDD 27.283,226.896 peripherals_i/apb_uart_i/UART_RXFF/U660
0.822 0.06015 0.0178 0.9 VDD 35.833,228.624 peripherals_i/apb_uart_i/UART_RXFF/U661
0.8308 0.05836 0.01083 0.9 VDD 61.888,218.832 peripherals_i/apb_uart_i/UART_RXFF/U662
0.8309 0.0584 0.01066 0.9 VDD 60.898,219.408 peripherals_i/apb_uart_i/UART_RXFF/U666
0.8293 0.05851 0.01217 0.9 VDD 61.438,219.984 peripherals_i/apb_uart_i/UART_RXFF/U667
0.8302 0.05831 0.01148 0.9 VDD 60.448,219.984 peripherals_i/apb_uart_i/UART_RXFF/U668
0.8313 0.0564 0.01226 0.9 VDD 61.348,225.168 peripherals_i/apb_uart_i/UART_RXFF/U669
0.8281 0.05916 0.01272 0.9 VDD 62.158,222.864 peripherals_i/apb_uart_i/UART_RXFF/U670
0.8278 0.05931 0.01288 0.9 VDD 62.518,222.864 peripherals_i/apb_uart_i/UART_RXFF/U671
0.8298 0.05828 0.01189 0.9 VDD 61.168,221.712 peripherals_i/apb_uart_i/UART_RXFF/U672
0.829 0.05941 0.01159 0.9 VDD 60.538,221.136 peripherals_i/apb_uart_i/UART_RXFF/U673
0.8275 0.06012 0.01239 0.9 VDD 61.753,220.560 peripherals_i/apb_uart_i/UART_RXFF/U674
0.8314 0.05596 0.01266 0.9 VDD 60.763,226.896 peripherals_i/apb_uart_i/UART_TX/clk_gate_iTx2_reg/latch
0.8344 0.05277 0.01287 0.9 VDD 58.783,230.352 peripherals_i/apb_uart_i/UART_TX/CState_reg[0]
0.8327 0.0543 0.01299 0.9 VDD 58.873,228.624 peripherals_i/apb_uart_i/UART_TX/CState_reg[2]
0.8325 0.05456 0.01299 0.9 VDD 58.873,228.048 peripherals_i/apb_uart_i/UART_TX/CState_reg[1]
0.8325 0.05426 0.01322 0.9 VDD 58.783,229.200 peripherals_i/apb_uart_i/UART_TX/CState_reg[3]
0.8341 0.05279 0.01314 0.9 VDD 58.873,229.776 peripherals_i/apb_uart_i/UART_TX/iTx2_reg
0.8293 0.05737 0.01334 0.9 VDD 64.183,225.744 peripherals_i/apb_uart_i/UART_TX/iLast_reg
0.8283 0.05699 0.01471 0.9 VDD 64.993,226.896 peripherals_i/apb_uart_i/UART_TX/iFinished_reg
0.8308 0.0557 0.0135 0.9 VDD 61.978,228.048 peripherals_i/apb_uart_i/UART_TX/U5
0.8297 0.0561 0.01417 0.9 VDD 63.103,228.048 peripherals_i/apb_uart_i/UART_TX/U7
0.829 0.05675 0.01421 0.9 VDD 63.958,226.896 peripherals_i/apb_uart_i/UART_TX/U8
0.8289 0.05661 0.0145 0.9 VDD 64.543,227.472 peripherals_i/apb_uart_i/UART_TX/U9
0.8351 0.05259 0.01231 0.9 VDD 60.448,231.504 peripherals_i/apb_uart_i/UART_TX/U10
0.8351 0.05222 0.01271 0.9 VDD 59.188,231.504 peripherals_i/apb_uart_i/UART_TX/U11
0.8326 0.05383 0.01356 0.9 VDD 64.183,229.776 peripherals_i/apb_uart_i/UART_TX/U13
0.8333 0.05357 0.01313 0.9 VDD 62.788,229.776 peripherals_i/apb_uart_i/UART_TX/U14
0.8339 0.05337 0.01273 0.9 VDD 61.798,230.352 peripherals_i/apb_uart_i/UART_TX/U15
0.8318 0.05548 0.01274 0.9 VDD 61.528,229.200 peripherals_i/apb_uart_i/UART_TX/U16
0.8336 0.05348 0.0129 0.9 VDD 62.338,230.352 peripherals_i/apb_uart_i/UART_TX/U18
0.8338 0.0532 0.01296 0.9 VDD 62.518,230.928 peripherals_i/apb_uart_i/UART_TX/U19
0.8333 0.05346 0.01324 0.9 VDD 63.418,230.928 peripherals_i/apb_uart_i/UART_TX/U20
0.8335 0.05354 0.013 0.9 VDD 62.653,230.352 peripherals_i/apb_uart_i/UART_TX/U21
0.8333 0.05362 0.01313 0.9 VDD 63.058,230.352 peripherals_i/apb_uart_i/UART_TX/U22
0.83 0.05599 0.01398 0.9 VDD 62.788,228.048 peripherals_i/apb_uart_i/UART_TX/U23
0.8305 0.05623 0.01327 0.9 VDD 63.238,229.200 peripherals_i/apb_uart_i/UART_TX/U24
0.8345 0.05309 0.01237 0.9 VDD 60.358,229.776 peripherals_i/apb_uart_i/UART_TX/U25
0.8341 0.05326 0.01264 0.9 VDD 61.213,229.776 peripherals_i/apb_uart_i/UART_TX/U26
0.8331 0.05369 0.01325 0.9 VDD 63.463,230.352 peripherals_i/apb_uart_i/UART_TX/U28
0.8328 0.05375 0.01344 0.9 VDD 63.778,229.776 peripherals_i/apb_uart_i/UART_TX/U29
0.8294 0.05627 0.0143 0.9 VDD 63.328,228.624 peripherals_i/apb_uart_i/UART_TX/U30
0.8293 0.05625 0.01441 0.9 VDD 63.508,228.048 peripherals_i/apb_uart_i/UART_TX/U31
0.8325 0.05504 0.01243 0.9 VDD 60.538,229.200 peripherals_i/apb_uart_i/UART_TX/U33
0.8321 0.05522 0.01272 0.9 VDD 60.673,228.048 peripherals_i/apb_uart_i/UART_TX/U34
0.8307 0.05584 0.01345 0.9 VDD 62.383,227.472 peripherals_i/apb_uart_i/UART_TX/U35
0.8302 0.05699 0.01281 0.9 VDD 63.058,225.168 peripherals_i/apb_uart_i/UART_TX/U36
0.8304 0.05679 0.01277 0.9 VDD 62.473,225.744 peripherals_i/apb_uart_i/UART_TX/U37
0.8308 0.05604 0.01313 0.9 VDD 62.788,229.200 peripherals_i/apb_uart_i/UART_TX/U38
0.8301 0.0564 0.01351 0.9 VDD 62.518,226.896 peripherals_i/apb_uart_i/UART_TX/U39
0.8309 0.05635 0.01273 0.9 VDD 62.338,226.320 peripherals_i/apb_uart_i/UART_TX/U40
0.8318 0.05597 0.01222 0.9 VDD 60.808,226.320 peripherals_i/apb_uart_i/UART_TX/U41
0.8313 0.05548 0.01323 0.9 VDD 61.528,228.624 peripherals_i/apb_uart_i/UART_TX/U42
0.8321 0.05527 0.01268 0.9 VDD 60.808,227.472 peripherals_i/apb_uart_i/UART_TX/U43
0.8298 0.05623 0.01397 0.9 VDD 63.463,227.472 peripherals_i/apb_uart_i/UART_TX/U44
0.8307 0.05674 0.0126 0.9 VDD 62.338,225.168 peripherals_i/apb_uart_i/UART_TX/U45
0.8308 0.05662 0.01261 0.9 VDD 61.978,225.744 peripherals_i/apb_uart_i/UART_TX/U46
0.8293 0.05666 0.01404 0.9 VDD 63.598,226.896 peripherals_i/apb_uart_i/UART_TX/U47
0.8305 0.05653 0.01297 0.9 VDD 63.058,226.320 peripherals_i/apb_uart_i/UART_TX/U48
0.8346 0.05312 0.01232 0.9 VDD 60.493,230.352 peripherals_i/apb_uart_i/UART_TX/U49
0.8328 0.05378 0.01339 0.9 VDD 63.913,230.352 peripherals_i/apb_uart_i/UART_TX/U50
0.8338 0.05328 0.01294 0.9 VDD 62.788,231.504 peripherals_i/apb_uart_i/UART_TX/U51
0.8342 0.05285 0.01298 0.9 VDD 62.923,232.080 peripherals_i/apb_uart_i/UART_TX/U52
0.8302 0.05643 0.01341 0.9 VDD 63.688,229.200 peripherals_i/apb_uart_i/UART_TX/U53
0.8289 0.05651 0.01462 0.9 VDD 63.868,228.624 peripherals_i/apb_uart_i/UART_TX/U54
0.8326 0.05387 0.01354 0.9 VDD 64.408,230.352 peripherals_i/apb_uart_i/UART_TX/U55
0.8322 0.05403 0.01381 0.9 VDD 65.308,230.352 peripherals_i/apb_uart_i/UART_TX/U56
0.8323 0.05396 0.01376 0.9 VDD 65.128,230.928 peripherals_i/apb_uart_i/UART_TX/U57
0.8324 0.05395 0.01368 0.9 VDD 64.858,230.352 peripherals_i/apb_uart_i/UART_TX/U58
0.8326 0.0538 0.01359 0.9 VDD 64.588,230.928 peripherals_i/apb_uart_i/UART_TX/U59
0.8336 0.05294 0.01348 0.9 VDD 63.733,232.656 peripherals_i/apb_uart_i/UART_TX/U60
0.8341 0.05278 0.01313 0.9 VDD 62.338,232.656 peripherals_i/apb_uart_i/UART_TX/U61
0.8338 0.05285 0.01331 0.9 VDD 62.923,232.656 peripherals_i/apb_uart_i/UART_TX/U62
0.8339 0.05293 0.01317 0.9 VDD 63.643,232.080 peripherals_i/apb_uart_i/UART_TX/U63
0.8328 0.05379 0.01341 0.9 VDD 64.543,231.504 peripherals_i/apb_uart_i/UART_TX/U64
0.8291 0.05706 0.01384 0.9 VDD 65.128,229.200 peripherals_i/apb_uart_i/UART_TX/U65
0.8324 0.05392 0.01371 0.9 VDD 64.678,229.776 peripherals_i/apb_uart_i/UART_TX/U66
0.8283 0.05663 0.01505 0.9 VDD 64.588,228.048 peripherals_i/apb_uart_i/UART_TX/U67
0.8283 0.05674 0.01494 0.9 VDD 64.408,228.624 peripherals_i/apb_uart_i/UART_TX/U68
0.8335 0.0534 0.01305 0.9 VDD 63.193,231.504 peripherals_i/apb_uart_i/UART_TX/U69
0.8332 0.05358 0.01322 0.9 VDD 63.823,231.504 peripherals_i/apb_uart_i/UART_TX/U70
0.8298 0.05667 0.01357 0.9 VDD 64.228,229.200 peripherals_i/apb_uart_i/UART_TX/U71
0.8288 0.05644 0.01473 0.9 VDD 64.048,228.048 peripherals_i/apb_uart_i/UART_TX/U72
0.832 0.06046 0.007573 0.9 VDD 62.428,210.192 peripherals_i/apb_uart_i/UART_RX/FE_DBTC13_iBaudCountClear
0.8315 0.06138 0.00708 0.9 VDD 66.343,207.312 peripherals_i/apb_uart_i/UART_RX/RX_BRC/clk_gate_iCounter_reg/latch
0.8316 0.06129 0.007073 0.9 VDD 61.213,209.040 peripherals_i/apb_uart_i/UART_RX/RX_BRC/iCounter_reg[4]
0.8304 0.06182 0.007825 0.9 VDD 63.463,209.616 peripherals_i/apb_uart_i/UART_RX/RX_BRC/iCounter_reg[3]
0.83 0.06197 0.008011 0.9 VDD 64.273,209.040 peripherals_i/apb_uart_i/UART_RX/RX_BRC/iCounter_reg[2]
0.833 0.06127 0.005718 0.9 VDD 64.723,206.736 peripherals_i/apb_uart_i/UART_RX/RX_BRC/iCounter_reg[1]
0.8312 0.06057 0.008254 0.9 VDD 65.263,208.464 peripherals_i/apb_uart_i/UART_RX/RX_BRC/iCounter_reg[0]
0.8327 0.06051 0.006779 0.9 VDD 64.318,207.888 peripherals_i/apb_uart_i/UART_RX/RX_BRC/U5
0.8319 0.06127 0.00684 0.9 VDD 64.723,207.312 peripherals_i/apb_uart_i/UART_RX/RX_BRC/U6
0.8326 0.06053 0.00684 0.9 VDD 64.723,207.888 peripherals_i/apb_uart_i/UART_RX/RX_BRC/U7
0.8315 0.0605 0.007998 0.9 VDD 64.228,208.464 peripherals_i/apb_uart_i/UART_RX/RX_BRC/U8
0.8329 0.06046 0.006664 0.9 VDD 63.553,207.888 peripherals_i/apb_uart_i/UART_RX/RX_BRC/U9
0.8309 0.06156 0.007551 0.9 VDD 62.338,209.616 peripherals_i/apb_uart_i/UART_RX/RX_BRC/U10
0.8315 0.06125 0.007242 0.9 VDD 61.078,209.616 peripherals_i/apb_uart_i/UART_RX/RX_BRC/U11
0.833 0.06042 0.006589 0.9 VDD 63.058,207.888 peripherals_i/apb_uart_i/UART_RX/RX_BRC/U12
0.8308 0.06054 0.008653 0.9 VDD 62.968,210.768 peripherals_i/apb_uart_i/UART_RX/RX_BRC/U14
0.8316 0.06059 0.007792 0.9 VDD 63.328,210.192 peripherals_i/apb_uart_i/UART_RX/RX_BRC/U15
0.8307 0.06169 0.007595 0.9 VDD 62.878,209.040 peripherals_i/apb_uart_i/UART_RX/RX_BRC/U16
0.8319 0.06065 0.007495 0.9 VDD 59.008,209.616 peripherals_i/apb_uart_i/UART_RX/RX_MVF/FE_DBTC12_iFSIN
0.8293 0.06101 0.00968 0.9 VDD 54.553,207.888 peripherals_i/apb_uart_i/UART_RX/RX_MVF/clk_gate_iCounter_reg/latch
0.8316 0.05979 0.008623 0.9 VDD 57.343,208.464 peripherals_i/apb_uart_i/UART_RX/RX_MVF/iQ_reg
0.8346 0.06031 0.005057 0.9 VDD 57.793,204.432 peripherals_i/apb_uart_i/UART_RX/RX_MVF/iCounter_reg[4]
0.8336 0.0598 0.006601 0.9 VDD 57.343,206.160 peripherals_i/apb_uart_i/UART_RX/RX_MVF/iCounter_reg[3]
0.8344 0.05964 0.005946 0.9 VDD 56.083,203.856 peripherals_i/apb_uart_i/UART_RX/RX_MVF/iCounter_reg[2]
0.8331 0.05959 0.007304 0.9 VDD 56.083,206.736 peripherals_i/apb_uart_i/UART_RX/RX_MVF/iCounter_reg[1]
0.8316 0.05969 0.008744 0.9 VDD 55.903,207.312 peripherals_i/apb_uart_i/UART_RX/RX_MVF/iCounter_reg[0]
0.8301 0.06044 0.009493 0.9 VDD 54.823,207.312 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U4
0.8312 0.06067 0.008144 0.9 VDD 54.418,206.160 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U5
0.8341 0.05968 0.006268 0.9 VDD 56.668,205.584 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U6
0.8332 0.05992 0.006877 0.9 VDD 55.588,205.008 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U7
0.8335 0.06015 0.006367 0.9 VDD 55.183,204.432 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U8
0.8312 0.06069 0.008122 0.9 VDD 54.463,206.736 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U9
0.8326 0.05988 0.007554 0.9 VDD 55.588,206.160 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U10
0.8344 0.06 0.005584 0.9 VDD 59.008,206.160 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U11
0.8343 0.06064 0.005068 0.9 VDD 58.783,205.008 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U12
0.8351 0.06001 0.004889 0.9 VDD 59.098,205.584 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U13
0.8338 0.06001 0.006189 0.9 VDD 58.018,206.736 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U14
0.8345 0.05985 0.005656 0.9 VDD 57.748,205.584 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U15
0.834 0.0603 0.005657 0.9 VDD 57.748,205.008 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U16
0.8343 0.05977 0.005963 0.9 VDD 57.208,205.584 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U17
0.8344 0.06036 0.005199 0.9 VDD 59.638,206.736 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U18
0.8332 0.05992 0.006898 0.9 VDD 58.378,207.888 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U21
0.8324 0.06106 0.006568 0.9 VDD 62.923,207.312 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/clk_gate_iCount_reg/latch
0.8328 0.06192 0.00529 0.9 VDD 62.743,204.432 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/iCount_reg[0]
0.8334 0.06142 0.005171 0.9 VDD 62.473,203.856 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/iCount_reg[1]
0.8339 0.06049 0.005573 0.9 VDD 63.193,206.160 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/iCount_reg[2]
0.8324 0.06033 0.007231 0.9 VDD 61.663,208.464 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/Q_reg
0.8328 0.06192 0.00528 0.9 VDD 62.743,205.008 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/U4
0.8337 0.06088 0.005406 0.9 VDD 62.068,206.736 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/U5
0.8334 0.06032 0.006245 0.9 VDD 61.618,207.888 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/U7
0.8341 0.06065 0.005245 0.9 VDD 60.988,206.736 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/U8
0.8332 0.06172 0.005104 0.9 VDD 62.113,205.008 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/U9
0.8346 0.0602 0.005204 0.9 VDD 60.718,206.160 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/U10
0.8347 0.06031 0.004964 0.9 VDD 61.618,205.584 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/U11
0.8343 0.06033 0.005373 0.9 VDD 61.843,206.160 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/U12
0.8345 0.06123 0.004265 0.9 VDD 60.628,204.432 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/U13
0.835 0.06023 0.004773 0.9 VDD 60.943,205.584 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/U14
0.8348 0.06134 0.003875 0.9 VDD 62.203,203.280 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/U15
0.8345 0.06025 0.005265 0.9 VDD 61.123,206.160 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/U16
0.8333 0.06064 0.006076 0.9 VDD 60.943,207.312 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/U17
0.8315 0.0603 0.008148 0.9 VDD 61.393,210.768 peripherals_i/apb_uart_i/UART_RX/CState_reg[0]
0.8302 0.06089 0.008893 0.9 VDD 61.843,211.920 peripherals_i/apb_uart_i/UART_RX/CState_reg[2]
0.832 0.06061 0.007371 0.9 VDD 58.873,209.040 peripherals_i/apb_uart_i/UART_RX/iBaudStepD_reg
0.8306 0.05963 0.009725 0.9 VDD 55.903,209.040 peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[1]
0.8278 0.06112 0.01104 0.9 VDD 53.923,209.040 peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[0]
0.8313 0.06012 0.008533 0.9 VDD 57.433,209.616 peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[2]
0.8286 0.05901 0.01238 0.9 VDD 55.903,214.224 peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[3]
0.8226 0.06305 0.01433 0.9 VDD 51.403,212.496 peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[7]
0.8257 0.06259 0.01172 0.9 VDD 51.673,209.616 peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[5]
0.8224 0.06346 0.01416 0.9 VDD 51.673,211.920 peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[3]
0.8314 0.05975 0.008894 0.9 VDD 58.873,212.496 peripherals_i/apb_uart_i/UART_RX/CState_reg[1]
0.8225 0.06195 0.01553 0.9 VDD 53.293,213.648 peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[1]
0.8244 0.06228 0.01328 0.9 VDD 51.853,210.768 peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[6]
0.8252 0.06254 0.01226 0.9 VDD 51.763,209.040 peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[4]
0.8229 0.06361 0.0135 0.9 VDD 51.493,211.344 peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[2]
0.8261 0.05997 0.01388 0.9 VDD 55.003,213.072 peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[0]
0.8304 0.05899 0.01066 0.9 VDD 58.873,215.376 peripherals_i/apb_uart_i/UART_RX/iParityReceived_reg
0.8279 0.05853 0.01355 0.9 VDD 55.093,217.680 peripherals_i/apb_uart_i/UART_RX/PE_reg
0.8318 0.06002 0.0082 0.9 VDD 60.043,212.496 peripherals_i/apb_uart_i/UART_RX/U4
0.8305 0.05978 0.009737 0.9 VDD 55.273,210.192 peripherals_i/apb_uart_i/UART_RX/U5
0.8319 0.05979 0.008304 0.9 VDD 58.828,210.768 peripherals_i/apb_uart_i/UART_RX/U7
0.8306 0.0592 0.01024 0.9 VDD 56.128,211.344 peripherals_i/apb_uart_i/UART_RX/U9
0.8269 0.06126 0.01181 0.9 VDD 53.923,211.344 peripherals_i/apb_uart_i/UART_RX/U10
0.8288 0.05914 0.01211 0.9 VDD 56.668,213.072 peripherals_i/apb_uart_i/UART_RX/U11
0.8301 0.059 0.01088 0.9 VDD 56.173,212.496 peripherals_i/apb_uart_i/UART_RX/U12
0.8288 0.05981 0.01144 0.9 VDD 55.408,211.920 peripherals_i/apb_uart_i/UART_RX/U13
0.832 0.05953 0.008445 0.9 VDD 57.568,210.192 peripherals_i/apb_uart_i/UART_RX/U14
0.8302 0.0601 0.009737 0.9 VDD 55.273,209.616 peripherals_i/apb_uart_i/UART_RX/U15
0.8275 0.06073 0.01178 0.9 VDD 53.968,210.768 peripherals_i/apb_uart_i/UART_RX/U17
0.8262 0.06139 0.01242 0.9 VDD 53.068,210.768 peripherals_i/apb_uart_i/UART_RX/U18
0.8314 0.05978 0.008854 0.9 VDD 58.063,211.344 peripherals_i/apb_uart_i/UART_RX/U19
0.8306 0.05973 0.009624 0.9 VDD 57.883,211.920 peripherals_i/apb_uart_i/UART_RX/U20
0.8276 0.06032 0.01203 0.9 VDD 54.598,212.496 peripherals_i/apb_uart_i/UART_RX/U21
0.8275 0.06051 0.01197 0.9 VDD 54.688,211.920 peripherals_i/apb_uart_i/UART_RX/U22
0.8312 0.05949 0.009339 0.9 VDD 57.388,210.768 peripherals_i/apb_uart_i/UART_RX/U23
0.83 0.05948 0.01056 0.9 VDD 55.678,210.768 peripherals_i/apb_uart_i/UART_RX/U24
0.8268 0.06095 0.0123 0.9 VDD 54.238,211.920 peripherals_i/apb_uart_i/UART_RX/U25
0.8262 0.06166 0.0121 0.9 VDD 53.518,211.344 peripherals_i/apb_uart_i/UART_RX/U26
0.8316 0.0593 0.009061 0.9 VDD 56.488,210.192 peripherals_i/apb_uart_i/UART_RX/U27
0.8281 0.06127 0.01061 0.9 VDD 53.698,209.616 peripherals_i/apb_uart_i/UART_RX/U28
0.8273 0.06174 0.011 0.9 VDD 52.978,209.616 peripherals_i/apb_uart_i/UART_RX/U29
0.8265 0.06095 0.01256 0.9 VDD 53.878,212.496 peripherals_i/apb_uart_i/UART_RX/U31
0.8239 0.06102 0.01505 0.9 VDD 53.788,213.072 peripherals_i/apb_uart_i/UART_RX/U32
0.8282 0.06106 0.01071 0.9 VDD 53.518,210.192 peripherals_i/apb_uart_i/UART_RX/U33
0.8275 0.06146 0.011 0.9 VDD 52.978,210.192 peripherals_i/apb_uart_i/UART_RX/U34
0.8255 0.06166 0.01282 0.9 VDD 53.518,211.920 peripherals_i/apb_uart_i/UART_RX/U35
0.8253 0.06218 0.01248 0.9 VDD 52.978,211.344 peripherals_i/apb_uart_i/UART_RX/U36
0.8201 0.06326 0.01664 0.9 VDD 51.988,213.648 peripherals_i/apb_uart_i/UART_RX/U37
0.8251 0.06169 0.01318 0.9 VDD 53.023,212.496 peripherals_i/apb_uart_i/UART_RX/U38
0.8304 0.05876 0.01086 0.9 VDD 57.703,214.800 peripherals_i/apb_uart_i/UART_RX/U39
0.8294 0.05906 0.0115 0.9 VDD 56.938,214.224 peripherals_i/apb_uart_i/UART_RX/U40
0.8293 0.05906 0.01164 0.9 VDD 57.838,215.952 peripherals_i/apb_uart_i/UART_RX/U41
0.8299 0.05863 0.01143 0.9 VDD 57.028,214.800 peripherals_i/apb_uart_i/UART_RX/U42
0.8299 0.05924 0.0109 0.9 VDD 57.658,214.224 peripherals_i/apb_uart_i/UART_RX/U43
0.8299 0.05931 0.01077 0.9 VDD 57.928,213.648 peripherals_i/apb_uart_i/UART_RX/U44
0.8297 0.05948 0.01082 0.9 VDD 57.883,213.072 peripherals_i/apb_uart_i/UART_RX/U45
0.8322 0.06089 0.006958 0.9 VDD 59.818,209.616 peripherals_i/apb_uart_i/UART_RX/U46
0.8326 0.05979 0.007614 0.9 VDD 58.828,210.192 peripherals_i/apb_uart_i/UART_RX/U47
0.8315 0.06013 0.008392 0.9 VDD 60.538,212.496 peripherals_i/apb_uart_i/UART_RX/U48
0.8318 0.06046 0.00776 0.9 VDD 60.358,211.344 peripherals_i/apb_uart_i/UART_RX/U49
0.8304 0.06033 0.009263 0.9 VDD 61.438,213.072 peripherals_i/apb_uart_i/UART_RX/U50
0.8302 0.06042 0.0094 0.9 VDD 61.843,213.072 peripherals_i/apb_uart_i/UART_RX/U51
0.8228 0.06136 0.01588 0.9 VDD 53.203,215.376 peripherals_i/apb_uart_i/UART_RX/U52
0.8254 0.06094 0.01364 0.9 VDD 54.193,214.224 peripherals_i/apb_uart_i/UART_RX/U53
0.8252 0.06007 0.01476 0.9 VDD 54.463,215.376 peripherals_i/apb_uart_i/UART_RX/U54
0.8248 0.06104 0.01414 0.9 VDD 53.518,214.800 peripherals_i/apb_uart_i/UART_RX/U55
0.822 0.06178 0.01624 0.9 VDD 52.798,215.376 peripherals_i/apb_uart_i/UART_RX/U56
0.8324 0.05998 0.007622 0.9 VDD 59.773,210.768 peripherals_i/apb_uart_i/UART_RX/U57
0.8309 0.06012 0.00894 0.9 VDD 60.493,213.072 peripherals_i/apb_uart_i/UART_RX/U59
0.831 0.05965 0.009326 0.9 VDD 59.278,213.648 peripherals_i/apb_uart_i/UART_RX/U60
0.8313 0.06013 0.00861 0.9 VDD 59.233,211.920 peripherals_i/apb_uart_i/UART_RX/U62
0.8311 0.06025 0.0086 0.9 VDD 61.078,212.496 peripherals_i/apb_uart_i/UART_RX/U64
0.8309 0.0599 0.009157 0.9 VDD 60.268,214.224 peripherals_i/apb_uart_i/UART_RX/U65
0.8312 0.0599 0.008862 0.9 VDD 60.268,213.648 peripherals_i/apb_uart_i/UART_RX/U66
0.8303 0.06028 0.009385 0.9 VDD 61.798,213.648 peripherals_i/apb_uart_i/UART_RX/U67
0.83 0.06034 0.009624 0.9 VDD 62.023,214.224 peripherals_i/apb_uart_i/UART_RX/U68
0.8307 0.06012 0.009171 0.9 VDD 61.168,213.648 peripherals_i/apb_uart_i/UART_RX/U69
0.833 0.06003 0.006987 0.9 VDD 60.043,210.192 peripherals_i/apb_uart_i/UART_RX/U70
0.8309 0.06059 0.008496 0.9 VDD 60.808,211.920 peripherals_i/apb_uart_i/UART_RX/U72
0.8314 0.06064 0.007996 0.9 VDD 60.988,211.344 peripherals_i/apb_uart_i/UART_RX/U73
0.8301 0.06038 0.009522 0.9 VDD 62.203,213.648 peripherals_i/apb_uart_i/UART_RX/U74
0.8307 0.06092 0.008336 0.9 VDD 61.978,211.344 peripherals_i/apb_uart_i/UART_RX/U75
0.8307 0.05951 0.009778 0.9 VDD 62.608,214.800 peripherals_i/apb_uart_i/UART_RX/U76
0.8303 0.05947 0.01025 0.9 VDD 57.028,211.920 peripherals_i/apb_uart_i/UART_RX/U77
0.831 0.05953 0.009468 0.9 VDD 57.208,211.344 peripherals_i/apb_uart_i/UART_RX/U78
0.8259 0.0604 0.01368 0.9 VDD 54.148,214.800 peripherals_i/apb_uart_i/UART_RX/U79
0.8239 0.06185 0.01424 0.9 VDD 53.383,214.224 peripherals_i/apb_uart_i/UART_RX/U80
0.8288 0.05873 0.01248 0.9 VDD 55.768,214.800 peripherals_i/apb_uart_i/UART_RX/U82
0.8235 0.06095 0.01552 0.9 VDD 53.608,215.376 peripherals_i/apb_uart_i/UART_RX/U83
0.8242 0.06058 0.0152 0.9 VDD 53.968,215.376 peripherals_i/apb_uart_i/UART_RX/U84
0.8269 0.05988 0.01326 0.9 VDD 53.923,216.528 peripherals_i/apb_uart_i/UART_RX/U85
0.8257 0.0595 0.0148 0.9 VDD 54.418,215.952 peripherals_i/apb_uart_i/UART_RX/U87
0.8288 0.05858 0.01257 0.9 VDD 56.848,215.952 peripherals_i/apb_uart_i/UART_RX/U88
0.8284 0.05849 0.01308 0.9 VDD 56.308,215.376 peripherals_i/apb_uart_i/UART_RX/U89
0.8304 0.05755 0.01207 0.9 VDD 57.253,218.256 peripherals_i/apb_uart_i/UART_RX/U90
0.8299 0.05893 0.01118 0.9 VDD 57.568,216.528 peripherals_i/apb_uart_i/UART_RX/U91
0.8297 0.05817 0.01216 0.9 VDD 57.118,217.680 peripherals_i/apb_uart_i/UART_RX/U92
0.8313 0.05931 0.009397 0.9 VDD 61.168,214.800 peripherals_i/apb_uart_i/UART_RX/U94
0.8314 0.05905 0.009527 0.9 VDD 59.278,214.800 peripherals_i/apb_uart_i/UART_RX/U95
0.8333 0.06011 0.006547 0.9 VDD 59.908,208.464 peripherals_i/apb_uart_i/UART_RX/U96
0.8259 0.05987 0.01426 0.9 VDD 67.153,221.712 peripherals_i/apb_uart_i/clk_gate_iIER_reg/latch
0.8285 0.06108 0.01047 0.9 VDD 65.713,214.224 peripherals_i/apb_uart_i/clk_gate_iTimeoutCount_reg/latch
0.8252 0.06085 0.01392 0.9 VDD 66.973,223.440 peripherals_i/apb_uart_i/clk_gate_iFCR_RXTrigger_reg/latch
0.8246 0.06126 0.01414 0.9 VDD 69.583,223.440 peripherals_i/apb_uart_i/clk_gate_iMCR_reg/latch
0.8268 0.05988 0.01331 0.9 VDD 64.003,223.440 peripherals_i/apb_uart_i/iFCR_RXTrigger_reg[1]
0.8294 0.05704 0.01351 0.9 VDD 64.813,224.016 peripherals_i/apb_uart_i/iFCR_RXTrigger_reg[0]
0.8259 0.05968 0.01441 0.9 VDD 66.073,222.288 peripherals_i/apb_uart_i/iFCR_FIFOEnable_reg
0.8294 0.0574 0.01316 0.9 VDD 64.273,225.168 peripherals_i/apb_uart_i/iFCR_RXFIFOReset_reg
0.8278 0.05815 0.01409 0.9 VDD 67.423,225.744 peripherals_i/apb_uart_i/iFCR_TXFIFOReset_reg
0.8273 0.05831 0.01437 0.9 VDD 69.853,225.744 peripherals_i/apb_uart_i/iLCR_reg[7]
0.8266 0.05695 0.01649 0.9 VDD 72.823,228.624 peripherals_i/apb_uart_i/iDLL_reg[7]
0.8254 0.05817 0.0164 0.9 VDD 73.363,228.048 peripherals_i/apb_uart_i/iDLL_reg[6]
0.8305 0.0546 0.01488 0.9 VDD 70.483,230.352 peripherals_i/apb_uart_i/iDLL_reg[5]
0.8305 0.05455 0.01497 0.9 VDD 71.113,229.776 peripherals_i/apb_uart_i/iDLL_reg[4]
0.831 0.05482 0.01415 0.9 VDD 70.843,231.504 peripherals_i/apb_uart_i/iDLL_reg[3]
0.8303 0.05482 0.01487 0.9 VDD 70.933,230.928 peripherals_i/apb_uart_i/iDLL_reg[2]
0.8281 0.05702 0.01488 0.9 VDD 72.553,229.200 peripherals_i/apb_uart_i/iDLL_reg[1]
0.8252 0.05821 0.01658 0.9 VDD 70.843,228.048 peripherals_i/apb_uart_i/iDLL_reg[0]
0.8267 0.05683 0.01648 0.9 VDD 73.543,226.896 peripherals_i/apb_uart_i/iDLM_reg[7]
0.8253 0.05819 0.0165 0.9 VDD 73.183,227.472 peripherals_i/apb_uart_i/iDLM_reg[6]
0.8285 0.0569 0.01459 0.9 VDD 73.453,224.592 peripherals_i/apb_uart_i/iDLM_reg[5]
0.8251 0.06094 0.01397 0.9 VDD 75.073,223.440 peripherals_i/apb_uart_i/iDLM_reg[4]
0.8275 0.05807 0.01443 0.9 VDD 74.983,225.744 peripherals_i/apb_uart_i/iDLM_reg[3]
0.8274 0.05803 0.0146 0.9 VDD 75.253,225.168 peripherals_i/apb_uart_i/iDLM_reg[2]
0.8292 0.05644 0.0144 0.9 VDD 75.343,226.320 peripherals_i/apb_uart_i/iDLM_reg[1]
0.826 0.05777 0.01626 0.9 VDD 75.253,227.472 peripherals_i/apb_uart_i/iDLM_reg[0]
0.8254 0.05921 0.01539 0.9 VDD 68.683,219.984 peripherals_i/apb_uart_i/iIER_reg[3]
0.8269 0.05948 0.01359 0.9 VDD 65.173,221.712 peripherals_i/apb_uart_i/iIER_reg[2]
0.823 0.06252 0.01452 0.9 VDD 68.503,221.136 peripherals_i/apb_uart_i/iIER_reg[1]
0.8235 0.06244 0.01409 0.9 VDD 66.613,221.136 peripherals_i/apb_uart_i/iIER_reg[0]
0.8265 0.05731 0.01623 0.9 VDD 69.403,226.896 peripherals_i/apb_uart_i/iLCR_reg[6]
0.827 0.05733 0.0157 0.9 VDD 67.513,226.896 peripherals_i/apb_uart_i/iLCR_reg[5]
0.8255 0.05799 0.01649 0.9 VDD 68.953,228.048 peripherals_i/apb_uart_i/iLCR_reg[4]
0.8257 0.05808 0.01623 0.9 VDD 69.403,227.472 peripherals_i/apb_uart_i/iLCR_reg[3]
0.8309 0.05452 0.01463 0.9 VDD 68.053,229.776 peripherals_i/apb_uart_i/iLCR_reg[2]
0.8261 0.05749 0.01639 0.9 VDD 68.323,228.624 peripherals_i/apb_uart_i/iLCR_reg[1]
0.8277 0.05738 0.01494 0.9 VDD 70.303,229.200 peripherals_i/apb_uart_i/iLCR_reg[0]
0.8237 0.06112 0.01518 0.9 VDD 68.503,222.864 peripherals_i/apb_uart_i/iMCR_reg[5]
0.8231 0.06128 0.01559 0.9 VDD 70.393,222.864 peripherals_i/apb_uart_i/iMCR_reg[4]
0.823 0.06227 0.01473 0.9 VDD 70.573,221.136 peripherals_i/apb_uart_i/iMCR_reg[3]
0.8244 0.05987 0.01573 0.9 VDD 71.203,222.288 peripherals_i/apb_uart_i/iMCR_reg[2]
0.825 0.05993 0.01506 0.9 VDD 68.053,222.288 peripherals_i/apb_uart_i/iMCR_reg[1]
0.8255 0.05995 0.01456 0.9 VDD 68.773,221.712 peripherals_i/apb_uart_i/iMCR_reg[0]
0.8264 0.06055 0.01308 0.9 VDD 72.283,217.680 peripherals_i/apb_uart_i/iMSR_dDCD_reg
0.8267 0.06021 0.01305 0.9 VDD 75.163,217.680 peripherals_i/apb_uart_i/iMSR_dDSR_reg
0.8282 0.05877 0.01304 0.9 VDD 75.343,218.256 peripherals_i/apb_uart_i/iMSR_TERI_reg
0.8288 0.05662 0.01459 0.9 VDD 75.343,224.592 peripherals_i/apb_uart_i/iSCR_reg[7]
0.8232 0.06081 0.01595 0.9 VDD 75.613,222.864 peripherals_i/apb_uart_i/iSCR_reg[6]
0.8229 0.06117 0.01596 0.9 VDD 73.363,222.864 peripherals_i/apb_uart_i/iSCR_reg[5]
0.8245 0.05948 0.01598 0.9 VDD 75.343,222.288 peripherals_i/apb_uart_i/iSCR_reg[4]
0.8265 0.05863 0.0149 0.9 VDD 75.793,219.984 peripherals_i/apb_uart_i/iSCR_reg[3]
0.8257 0.0594 0.01487 0.9 VDD 75.793,221.712 peripherals_i/apb_uart_i/iSCR_reg[2]
0.8238 0.06136 0.01489 0.9 VDD 75.523,221.136 peripherals_i/apb_uart_i/iSCR_reg[1]
0.8237 0.06138 0.01496 0.9 VDD 75.433,220.560 peripherals_i/apb_uart_i/iSCR_reg[0]
0.8285 0.05997 0.0115 0.9 VDD 63.193,217.680 peripherals_i/apb_uart_i/State_reg2
0.8176 0.06463 0.01778 0.9 VDD 50.593,213.648 peripherals_i/apb_uart_i/iRXFIFOD_reg[0]
0.8245 0.06102 0.01445 0.9 VDD 51.223,217.104 peripherals_i/apb_uart_i/iRXFIFOD_reg[1]
0.8188 0.06351 0.01765 0.9 VDD 50.773,213.072 peripherals_i/apb_uart_i/iRXFIFOD_reg[2]
0.8195 0.06447 0.016 0.9 VDD 50.773,214.224 peripherals_i/apb_uart_i/iRXFIFOD_reg[3]
0.8176 0.06415 0.01822 0.9 VDD 50.323,215.376 peripherals_i/apb_uart_i/iRXFIFOD_reg[4]
0.8195 0.06232 0.01822 0.9 VDD 50.323,215.952 peripherals_i/apb_uart_i/iRXFIFOD_reg[5]
0.8218 0.06283 0.0154 0.9 VDD 51.763,214.800 peripherals_i/apb_uart_i/iRXFIFOD_reg[6]
0.818 0.06514 0.01683 0.9 VDD 49.063,214.800 peripherals_i/apb_uart_i/iRXFIFOD_reg[7]
0.8221 0.06116 0.01676 0.9 VDD 52.213,215.952 peripherals_i/apb_uart_i/iRXFIFOD_reg[10]
0.8264 0.05992 0.01364 0.9 VDD 53.203,217.104 peripherals_i/apb_uart_i/iRXFIFOD_reg[9]
0.825 0.06009 0.01491 0.9 VDD 52.933,217.680 peripherals_i/apb_uart_i/iRXFIFOD_reg[8]
0.8284 0.05872 0.01289 0.9 VDD 62.473,219.984 peripherals_i/apb_uart_i/iRXFIFOWrite_reg
0.8282 0.06047 0.01135 0.9 VDD 65.713,217.104 peripherals_i/apb_uart_i/iLSR_OE_reg
0.8279 0.06139 0.01072 0.9 VDD 63.013,216.528 peripherals_i/apb_uart_i/iTimeoutCount_reg[5]
0.827 0.05899 0.01403 0.9 VDD 64.363,219.984 peripherals_i/apb_uart_i/iCharTimeout_reg
0.8273 0.06139 0.01134 0.9 VDD 63.013,215.952 peripherals_i/apb_uart_i/iTimeoutCount_reg[4]
0.8286 0.06099 0.0104 0.9 VDD 65.083,213.648 peripherals_i/apb_uart_i/iTimeoutCount_reg[3]
0.8274 0.05994 0.01271 0.9 VDD 65.893,215.376 peripherals_i/apb_uart_i/iTimeoutCount_reg[2]
0.8294 0.06067 0.009979 0.9 VDD 63.373,214.224 peripherals_i/apb_uart_i/iTimeoutCount_reg[1]
0.8293 0.06075 0.009915 0.9 VDD 63.373,213.072 peripherals_i/apb_uart_i/iTimeoutCount_reg[0]
0.8235 0.06191 0.01457 0.9 VDD 65.353,220.560 peripherals_i/apb_uart_i/iRTS_reg
0.8251 0.06287 0.01199 0.9 VDD 70.753,216.528 peripherals_i/apb_uart_i/iMSR_dCTS_reg
0.8284 0.05739 0.01421 0.9 VDD 66.343,229.200 peripherals_i/apb_uart_i/State_reg[0]
0.8287 0.0573 0.01404 0.9 VDD 67.153,226.320 peripherals_i/apb_uart_i/iTXRunning_reg
0.828 0.05699 0.01499 0.9 VDD 65.623,227.472 peripherals_i/apb_uart_i/State_reg[1]
0.8331 0.05302 0.0139 0.9 VDD 66.253,232.656 peripherals_i/apb_uart_i/iTXFIFORead_reg
0.8353 0.05181 0.01286 0.9 VDD 62.743,234.384 peripherals_i/apb_uart_i/iTSR_reg[7]
0.8326 0.05439 0.01302 0.9 VDD 65.173,233.808 peripherals_i/apb_uart_i/iTSR_reg[6]
0.8347 0.05261 0.01268 0.9 VDD 60.853,232.656 peripherals_i/apb_uart_i/iTSR_reg[5]
0.8324 0.05423 0.01334 0.9 VDD 63.013,233.232 peripherals_i/apb_uart_i/iTSR_reg[4]
0.8328 0.05425 0.01291 0.9 VDD 63.103,233.808 peripherals_i/apb_uart_i/iTSR_reg[3]
0.834 0.05365 0.01239 0.9 VDD 60.853,233.808 peripherals_i/apb_uart_i/iTSR_reg[2]
0.8337 0.05365 0.01268 0.9 VDD 60.853,233.232 peripherals_i/apb_uart_i/iTSR_reg[1]
0.8334 0.05307 0.01355 0.9 VDD 65.083,232.080 peripherals_i/apb_uart_i/iTSR_reg[0]
0.8295 0.05696 0.01351 0.9 VDD 64.813,226.320 peripherals_i/apb_uart_i/iTXStart_reg
0.8275 0.06069 0.01177 0.9 VDD 68.053,217.104 peripherals_i/apb_uart_i/iLSR_PE_reg
0.8273 0.06049 0.01223 0.9 VDD 65.893,217.680 peripherals_i/apb_uart_i/iLSR_FE_reg
0.8298 0.05879 0.01142 0.9 VDD 65.353,218.832 peripherals_i/apb_uart_i/iLSR_BI_reg
0.829 0.05712 0.01392 0.9 VDD 67.603,224.592 peripherals_i/apb_uart_i/iTHRInterrupt_reg
0.8268 0.0576 0.01555 0.9 VDD 54.643,221.712 peripherals_i/apb_uart_i/iFECounter_reg[6]
0.8254 0.05778 0.01682 0.9 VDD 54.463,223.440 peripherals_i/apb_uart_i/iFECounter_reg[5]
0.8262 0.05684 0.01696 0.9 VDD 54.283,224.016 peripherals_i/apb_uart_i/iFECounter_reg[4]
0.8306 0.05585 0.01358 0.9 VDD 58.063,224.016 peripherals_i/apb_uart_i/iFECounter_reg[3]
0.8298 0.05765 0.01259 0.9 VDD 58.873,222.864 peripherals_i/apb_uart_i/iFECounter_reg[2]
0.8301 0.05734 0.01255 0.9 VDD 58.423,221.712 peripherals_i/apb_uart_i/iFECounter_reg[1]
0.8284 0.05634 0.0153 0.9 VDD 55.993,222.288 peripherals_i/apb_uart_i/iFECounter_reg[0]
0.83 0.05791 0.01207 0.9 VDD 58.603,219.984 peripherals_i/apb_uart_i/iLSR_FIFOERR_reg
0.8305 0.061 0.008483 0.9 VDD 66.973,210.192 peripherals_i/apb_uart_i/iBAUDOUTN_reg
0.8285 0.05892 0.01257 0.9 VDD 55.183,216.528 peripherals_i/apb_uart_i/SOUT_reg
0.8231 0.06106 0.01579 0.9 VDD 50.503,218.256 peripherals_i/apb_uart_i/RTSN_reg
0.8302 0.0599 0.009937 0.9 VDD 59.593,215.952 peripherals_i/apb_uart_i/DTRN_reg
0.8301 0.05852 0.01139 0.9 VDD 62.833,218.256 peripherals_i/apb_uart_i/iRXFIFOClear_reg
0.8248 0.06067 0.01451 0.9 VDD 66.343,222.864 peripherals_i/apb_uart_i/iFCR_FIFO64E_reg
0.8295 0.05521 0.01524 0.9 VDD 56.218,224.016 peripherals_i/apb_uart_i/DP_OP_27J27_122_5174/U3
0.8296 0.0556 0.01485 0.9 VDD 55.588,224.592 peripherals_i/apb_uart_i/DP_OP_27J27_122_5174/U4
0.831 0.05581 0.01316 0.9 VDD 57.928,224.592 peripherals_i/apb_uart_i/DP_OP_27J27_122_5174/U5
0.8292 0.05696 0.01386 0.9 VDD 57.748,223.440 peripherals_i/apb_uart_i/DP_OP_27J27_122_5174/U6
0.8291 0.05777 0.01309 0.9 VDD 57.748,221.136 peripherals_i/apb_uart_i/DP_OP_27J27_122_5174/U7
0.8301 0.061 0.008891 0.9 VDD 71.338,210.192 peripherals_i/apb_uart_i/U9
0.8297 0.05977 0.01055 0.9 VDD 62.428,217.104 peripherals_i/apb_uart_i/U10
0.8296 0.05664 0.01381 0.9 VDD 56.848,221.712 peripherals_i/apb_uart_i/U15
0.8293 0.05629 0.01445 0.9 VDD 56.038,221.712 peripherals_i/apb_uart_i/U16
0.8298 0.05721 0.01301 0.9 VDD 55.948,219.408 peripherals_i/apb_uart_i/U17
0.8287 0.05786 0.01341 0.9 VDD 55.318,219.408 peripherals_i/apb_uart_i/U18
0.8297 0.05734 0.01295 0.9 VDD 56.038,218.832 peripherals_i/apb_uart_i/U19
0.8286 0.05603 0.01533 0.9 VDD 55.948,222.864 peripherals_i/apb_uart_i/U20
0.8292 0.05696 0.01382 0.9 VDD 57.568,222.288 peripherals_i/apb_uart_i/U21
0.8305 0.05763 0.01192 0.9 VDD 57.658,218.832 peripherals_i/apb_uart_i/U22
0.829 0.06008 0.0109 0.9 VDD 63.778,217.104 peripherals_i/apb_uart_i/U24
0.8263 0.05971 0.01395 0.9 VDD 66.208,221.712 peripherals_i/apb_uart_i/U25
0.8302 0.05862 0.01114 0.9 VDD 63.733,218.832 peripherals_i/apb_uart_i/U26
0.8275 0.0571 0.01542 0.9 VDD 65.218,228.624 peripherals_i/apb_uart_i/U27
0.8267 0.05738 0.01587 0.9 VDD 66.298,228.624 peripherals_i/apb_uart_i/U28
0.8257 0.0627 0.01158 0.9 VDD 66.973,216.528 peripherals_i/apb_uart_i/U29
0.827 0.06059 0.01246 0.9 VDD 66.928,217.680 peripherals_i/apb_uart_i/U30
0.8283 0.05786 0.01383 0.9 VDD 66.208,225.744 peripherals_i/apb_uart_i/U31
0.8276 0.05718 0.01524 0.9 VDD 66.298,226.896 peripherals_i/apb_uart_i/U32
0.8318 0.05412 0.01405 0.9 VDD 65.803,229.776 peripherals_i/apb_uart_i/U33
0.8266 0.05944 0.01397 0.9 VDD 65.038,222.288 peripherals_i/apb_uart_i/U34
0.8257 0.06123 0.01307 0.9 VDD 63.913,221.136 peripherals_i/apb_uart_i/U35
0.83 0.05887 0.01111 0.9 VDD 63.553,219.408 peripherals_i/apb_uart_i/U36
0.8258 0.06023 0.01397 0.9 VDD 65.038,222.864 peripherals_i/apb_uart_i/U37
0.8274 0.05948 0.01308 0.9 VDD 62.968,222.864 peripherals_i/apb_uart_i/U38
0.8281 0.05902 0.01293 0.9 VDD 63.553,221.712 peripherals_i/apb_uart_i/U39
0.8267 0.05939 0.01389 0.9 VDD 64.858,222.288 peripherals_i/apb_uart_i/U40
0.827 0.05969 0.01331 0.9 VDD 63.508,222.864 peripherals_i/apb_uart_i/U41
0.8265 0.05992 0.01356 0.9 VDD 64.093,222.864 peripherals_i/apb_uart_i/U42
0.8271 0.05925 0.01368 0.9 VDD 64.363,222.288 peripherals_i/apb_uart_i/U43
0.8261 0.0601 0.0138 0.9 VDD 64.633,222.864 peripherals_i/apb_uart_i/U44
0.8277 0.05916 0.01313 0.9 VDD 64.048,221.712 peripherals_i/apb_uart_i/U45
0.8248 0.06131 0.01387 0.9 VDD 64.093,220.560 peripherals_i/apb_uart_i/U46
0.8249 0.06168 0.01346 0.9 VDD 64.858,221.136 peripherals_i/apb_uart_i/U47
0.8256 0.06062 0.01378 0.9 VDD 66.208,223.440 peripherals_i/apb_uart_i/U48
0.8244 0.06193 0.01367 0.9 VDD 65.398,221.136 peripherals_i/apb_uart_i/U49
0.8317 0.05802 0.01026 0.9 VDD 59.908,218.256 peripherals_i/apb_uart_i/U50
0.8302 0.05732 0.01252 0.9 VDD 56.713,219.408 peripherals_i/apb_uart_i/U51
0.8233 0.06011 0.01663 0.9 VDD 52.438,220.560 peripherals_i/apb_uart_i/U52
0.8281 0.05754 0.01435 0.9 VDD 55.633,219.984 peripherals_i/apb_uart_i/U54
0.8293 0.05742 0.01328 0.9 VDD 57.028,219.984 peripherals_i/apb_uart_i/U57
0.8262 0.0591 0.01468 0.9 VDD 65.578,219.984 peripherals_i/apb_uart_i/U60
0.8296 0.05878 0.01162 0.9 VDD 59.458,221.136 peripherals_i/apb_uart_i/U61
0.8294 0.05961 0.01099 0.9 VDD 61.798,217.680 peripherals_i/apb_uart_i/U62
0.8297 0.05781 0.01244 0.9 VDD 59.188,223.440 peripherals_i/apb_uart_i/U63
0.8316 0.05518 0.01322 0.9 VDD 57.838,225.168 peripherals_i/apb_uart_i/U64
0.8301 0.05959 0.01035 0.9 VDD 61.753,217.104 peripherals_i/apb_uart_i/U65
0.8306 0.05473 0.01466 0.9 VDD 55.858,225.168 peripherals_i/apb_uart_i/U66
0.8256 0.05783 0.01661 0.9 VDD 54.418,222.864 peripherals_i/apb_uart_i/U67
0.8288 0.05679 0.01441 0.9 VDD 56.083,221.136 peripherals_i/apb_uart_i/U68
0.8267 0.05793 0.01541 0.9 VDD 54.823,221.136 peripherals_i/apb_uart_i/U69
0.8248 0.05898 0.0162 0.9 VDD 53.698,221.136 peripherals_i/apb_uart_i/U70
0.823 0.06188 0.01516 0.9 VDD 72.778,220.560 peripherals_i/apb_uart_i/U71
0.8233 0.06193 0.0148 0.9 VDD 72.508,221.136 peripherals_i/apb_uart_i/U72
0.8295 0.05735 0.01312 0.9 VDD 82.138,219.984 peripherals_i/apb_uart_i/U74
0.8291 0.05917 0.01176 0.9 VDD 69.313,219.408 peripherals_i/apb_uart_i/U75
0.8293 0.05915 0.0115 0.9 VDD 66.118,219.408 peripherals_i/apb_uart_i/U76
0.8294 0.05911 0.01146 0.9 VDD 65.713,219.408 peripherals_i/apb_uart_i/U77
0.8283 0.05857 0.01312 0.9 VDD 82.138,220.560 peripherals_i/apb_uart_i/U79
0.829 0.05696 0.01407 0.9 VDD 72.283,224.016 peripherals_i/apb_uart_i/U80
0.825 0.061 0.014 0.9 VDD 67.828,223.440 peripherals_i/apb_uart_i/U81
0.826 0.05887 0.01512 0.9 VDD 73.318,219.984 peripherals_i/apb_uart_i/U83
0.826 0.05888 0.01514 0.9 VDD 73.138,219.984 peripherals_i/apb_uart_i/U84
0.8258 0.05898 0.01521 0.9 VDD 72.013,219.984 peripherals_i/apb_uart_i/U86
0.8282 0.05894 0.01284 0.9 VDD 69.088,218.256 peripherals_i/apb_uart_i/U87
0.8292 0.05876 0.01202 0.9 VDD 65.083,218.256 peripherals_i/apb_uart_i/U88
0.8289 0.05883 0.01229 0.9 VDD 66.163,218.256 peripherals_i/apb_uart_i/U89
0.829 0.0588 0.01216 0.9 VDD 65.623,218.256 peripherals_i/apb_uart_i/U90
0.8299 0.05895 0.0112 0.9 VDD 64.048,219.408 peripherals_i/apb_uart_i/U91
0.8279 0.06022 0.01185 0.9 VDD 64.453,217.680 peripherals_i/apb_uart_i/U92
0.8292 0.05892 0.01193 0.9 VDD 72.688,219.408 peripherals_i/apb_uart_i/U93
0.829 0.05694 0.01406 0.9 VDD 72.598,224.016 peripherals_i/apb_uart_i/U94
0.8292 0.05708 0.01376 0.9 VDD 66.118,224.016 peripherals_i/apb_uart_i/U96
0.8287 0.05964 0.01162 0.9 VDD 63.598,215.376 peripherals_i/apb_uart_i/U97
0.8295 0.05997 0.01051 0.9 VDD 66.208,214.800 peripherals_i/apb_uart_i/U98
0.8299 0.05983 0.01032 0.9 VDD 64.993,214.800 peripherals_i/apb_uart_i/U100
0.8304 0.05963 0.009998 0.9 VDD 63.463,214.800 peripherals_i/apb_uart_i/U102
0.8302 0.05878 0.011 0.9 VDD 62.878,219.408 peripherals_i/apb_uart_i/U103
0.8292 0.05999 0.0108 0.9 VDD 63.328,217.104 peripherals_i/apb_uart_i/U104
0.8294 0.05989 0.01068 0.9 VDD 62.878,217.104 peripherals_i/apb_uart_i/U105
0.8292 0.05888 0.01194 0.9 VDD 73.138,219.408 peripherals_i/apb_uart_i/U106
0.8292 0.05889 0.01192 0.9 VDD 72.598,218.832 peripherals_i/apb_uart_i/U107
0.8274 0.06054 0.01202 0.9 VDD 72.373,217.104 peripherals_i/apb_uart_i/U108
0.828 0.0589 0.01308 0.9 VDD 72.418,218.256 peripherals_i/apb_uart_i/U109
0.8276 0.06039 0.01203 0.9 VDD 73.633,217.104 peripherals_i/apb_uart_i/U110
0.8281 0.05886 0.01307 0.9 VDD 73.408,218.256 peripherals_i/apb_uart_i/U111
0.8234 0.06293 0.01371 0.9 VDD 69.673,215.952 peripherals_i/apb_uart_i/U112
0.8274 0.06067 0.01196 0.9 VDD 70.258,217.104 peripherals_i/apb_uart_i/U113
0.8292 0.05883 0.01197 0.9 VDD 73.993,218.832 peripherals_i/apb_uart_i/U114
0.8283 0.05974 0.01196 0.9 VDD 64.318,215.376 peripherals_i/apb_uart_i/U115
0.8294 0.06067 0.009915 0.9 VDD 63.373,213.648 peripherals_i/apb_uart_i/U116
0.8285 0.05969 0.01179 0.9 VDD 63.958,215.376 peripherals_i/apb_uart_i/U117
0.8305 0.05958 0.009908 0.9 VDD 63.103,214.800 peripherals_i/apb_uart_i/U118
0.8297 0.05988 0.0104 0.9 VDD 65.398,214.800 peripherals_i/apb_uart_i/U119
0.8287 0.06096 0.0103 0.9 VDD 64.903,214.224 peripherals_i/apb_uart_i/U120
0.8287 0.06021 0.01105 0.9 VDD 64.408,217.104 peripherals_i/apb_uart_i/U121
0.8261 0.06188 0.01205 0.9 VDD 64.498,215.952 peripherals_i/apb_uart_i/U122
0.8281 0.05979 0.01213 0.9 VDD 64.678,215.376 peripherals_i/apb_uart_i/U123
0.829 0.05958 0.01141 0.9 VDD 63.148,215.376 peripherals_i/apb_uart_i/U124
0.8228 0.06198 0.0152 0.9 VDD 72.238,220.560 peripherals_i/apb_uart_i/U125
0.8288 0.05706 0.01414 0.9 VDD 69.718,224.016 peripherals_i/apb_uart_i/U126
0.8289 0.05709 0.01405 0.9 VDD 68.638,224.592 peripherals_i/apb_uart_i/U127
0.8289 0.05711 0.01403 0.9 VDD 68.188,224.016 peripherals_i/apb_uart_i/U129
0.8274 0.05827 0.01431 0.9 VDD 70.798,225.168 peripherals_i/apb_uart_i/U130
0.8291 0.05914 0.01179 0.9 VDD 69.808,219.408 peripherals_i/apb_uart_i/U133
0.8288 0.05708 0.01409 0.9 VDD 68.998,224.592 peripherals_i/apb_uart_i/U134
0.829 0.05711 0.01393 0.9 VDD 67.063,224.016 peripherals_i/apb_uart_i/U136
0.8291 0.05709 0.01383 0.9 VDD 66.478,224.016 peripherals_i/apb_uart_i/U137
0.8288 0.05774 0.01349 0.9 VDD 65.713,225.168 peripherals_i/apb_uart_i/U138
0.8293 0.05709 0.01364 0.9 VDD 66.343,224.592 peripherals_i/apb_uart_i/U139
0.8277 0.05824 0.01406 0.9 VDD 68.773,225.168 peripherals_i/apb_uart_i/U140
0.8262 0.05877 0.01505 0.9 VDD 74.353,219.984 peripherals_i/apb_uart_i/U142
0.8261 0.0588 0.01507 0.9 VDD 73.993,219.984 peripherals_i/apb_uart_i/U143
0.8235 0.06165 0.01485 0.9 VDD 73.993,221.136 peripherals_i/apb_uart_i/U144
0.8259 0.05892 0.01516 0.9 VDD 72.778,219.984 peripherals_i/apb_uart_i/U145
0.8233 0.06186 0.01481 0.9 VDD 72.868,221.136 peripherals_i/apb_uart_i/U146
0.8254 0.05988 0.01473 0.9 VDD 70.753,221.712 peripherals_i/apb_uart_i/U147
0.8274 0.05822 0.0144 0.9 VDD 72.058,225.744 peripherals_i/apb_uart_i/U148
0.8265 0.05714 0.01633 0.9 VDD 70.843,226.896 peripherals_i/apb_uart_i/U149
0.8224 0.06228 0.0153 0.9 VDD 70.483,220.560 peripherals_i/apb_uart_i/U150
0.8291 0.05906 0.01185 0.9 VDD 70.933,219.408 peripherals_i/apb_uart_i/U151
0.8226 0.06218 0.01527 0.9 VDD 71.068,220.560 peripherals_i/apb_uart_i/U152
0.8255 0.05971 0.01481 0.9 VDD 72.913,221.712 peripherals_i/apb_uart_i/U154
0.8254 0.05986 0.01475 0.9 VDD 71.293,221.712 peripherals_i/apb_uart_i/U155
0.8253 0.0582 0.01652 0.9 VDD 72.103,228.048 peripherals_i/apb_uart_i/U156
0.8257 0.05905 0.01527 0.9 VDD 71.023,219.984 peripherals_i/apb_uart_i/U157
0.8293 0.05894 0.01173 0.9 VDD 68.863,218.832 peripherals_i/apb_uart_i/U158
0.8227 0.06207 0.01523 0.9 VDD 71.698,220.560 peripherals_i/apb_uart_i/U159
0.8244 0.0596 0.01597 0.9 VDD 74.083,222.288 peripherals_i/apb_uart_i/U161
0.8254 0.05976 0.01479 0.9 VDD 72.373,221.712 peripherals_i/apb_uart_i/U162
0.8254 0.05821 0.01638 0.9 VDD 71.473,227.472 peripherals_i/apb_uart_i/U163
0.8291 0.0591 0.01182 0.9 VDD 70.393,219.408 peripherals_i/apb_uart_i/U164
0.8292 0.05892 0.01189 0.9 VDD 71.923,218.832 peripherals_i/apb_uart_i/U165
0.8291 0.05897 0.0119 0.9 VDD 72.148,219.408 peripherals_i/apb_uart_i/U166
0.8292 0.05896 0.01182 0.9 VDD 70.393,218.832 peripherals_i/apb_uart_i/U168
0.8244 0.05971 0.01592 0.9 VDD 73.003,222.288 peripherals_i/apb_uart_i/U169
0.8289 0.05699 0.01409 0.9 VDD 71.473,224.016 peripherals_i/apb_uart_i/U170
0.8285 0.05707 0.01439 0.9 VDD 71.473,226.320 peripherals_i/apb_uart_i/U171
0.823 0.06124 0.01578 0.9 VDD 71.698,222.864 peripherals_i/apb_uart_i/U172
0.8274 0.06062 0.012 0.9 VDD 71.113,217.104 peripherals_i/apb_uart_i/U173
0.8291 0.05919 0.01174 0.9 VDD 68.998,219.408 peripherals_i/apb_uart_i/U174
0.8223 0.06235 0.01533 0.9 VDD 69.853,220.560 peripherals_i/apb_uart_i/U175
0.8256 0.05909 0.0153 0.9 VDD 70.483,219.984 peripherals_i/apb_uart_i/U176
0.8247 0.06121 0.01406 0.9 VDD 72.463,223.440 peripherals_i/apb_uart_i/U177
0.8288 0.05706 0.01418 0.9 VDD 69.718,224.592 peripherals_i/apb_uart_i/U178
0.8286 0.05697 0.01445 0.9 VDD 72.058,224.592 peripherals_i/apb_uart_i/U179
0.8286 0.05701 0.0144 0.9 VDD 72.013,226.320 peripherals_i/apb_uart_i/U180
0.8247 0.06123 0.01408 0.9 VDD 71.878,223.440 peripherals_i/apb_uart_i/U181
0.8261 0.06019 0.01374 0.9 VDD 70.033,215.376 peripherals_i/apb_uart_i/U182
0.8287 0.05702 0.0143 0.9 VDD 70.753,224.592 peripherals_i/apb_uart_i/U183
0.8265 0.05708 0.01637 0.9 VDD 71.383,226.896 peripherals_i/apb_uart_i/U184
0.8289 0.05702 0.01411 0.9 VDD 70.933,224.016 peripherals_i/apb_uart_i/U185
0.8244 0.05975 0.01587 0.9 VDD 72.463,222.288 peripherals_i/apb_uart_i/U186
0.8286 0.057 0.01438 0.9 VDD 71.428,224.592 peripherals_i/apb_uart_i/U187
0.8287 0.05704 0.01424 0.9 VDD 70.168,224.592 peripherals_i/apb_uart_i/U188
0.8292 0.05887 0.01195 0.9 VDD 73.273,218.832 peripherals_i/apb_uart_i/U189
0.8275 0.05829 0.01416 0.9 VDD 69.583,225.168 peripherals_i/apb_uart_i/U190
0.8275 0.0583 0.01421 0.9 VDD 69.988,225.168 peripherals_i/apb_uart_i/U191
0.8244 0.05966 0.01596 0.9 VDD 73.543,222.288 peripherals_i/apb_uart_i/U192
0.8274 0.05824 0.01439 0.9 VDD 71.563,225.168 peripherals_i/apb_uart_i/U193
0.8266 0.057 0.01642 0.9 VDD 72.103,226.896 peripherals_i/apb_uart_i/U194
0.8273 0.05821 0.01446 0.9 VDD 72.148,225.168 peripherals_i/apb_uart_i/U195
0.8233 0.06162 0.01506 0.9 VDD 74.173,220.560 peripherals_i/apb_uart_i/U196
0.8254 0.05981 0.01477 0.9 VDD 71.833,221.712 peripherals_i/apb_uart_i/U197
0.8254 0.05821 0.01634 0.9 VDD 70.933,227.472 peripherals_i/apb_uart_i/U198
0.8255 0.05913 0.01533 0.9 VDD 69.943,219.984 peripherals_i/apb_uart_i/U199
0.8292 0.05893 0.01187 0.9 VDD 71.383,218.832 peripherals_i/apb_uart_i/U200
0.8291 0.05901 0.01187 0.9 VDD 71.518,219.408 peripherals_i/apb_uart_i/U201
0.8279 0.05694 0.01521 0.9 VDD 64.858,228.624 peripherals_i/apb_uart_i/U203
0.8285 0.05776 0.01373 0.9 VDD 65.758,225.744 peripherals_i/apb_uart_i/U204
0.8274 0.05826 0.01434 0.9 VDD 71.068,225.168 peripherals_i/apb_uart_i/U205
0.829 0.05693 0.01405 0.9 VDD 72.868,224.016 peripherals_i/apb_uart_i/U206
0.8273 0.05819 0.01451 0.9 VDD 72.688,225.168 peripherals_i/apb_uart_i/U207
0.8288 0.05703 0.01412 0.9 VDD 70.438,224.016 peripherals_i/apb_uart_i/U208
0.8289 0.05712 0.01398 0.9 VDD 67.648,224.016 peripherals_i/apb_uart_i/U209
0.8474 0.0366 0.01597 0.9 VDD 78.313,272.400 peripherals_i/apb_gpio_i/FE_PHC67_gpio_in_0
0.8396 0.04225 0.01811 0.9 VDD 112.603,270.096 peripherals_i/apb_gpio_i/FE_PHC56_gpio_in_25
0.8429 0.03882 0.01829 0.9 VDD 110.893,269.520 peripherals_i/apb_gpio_i/FE_PHC55_gpio_in_19
0.8438 0.03848 0.01777 0.9 VDD 110.713,272.400 peripherals_i/apb_gpio_i/FE_PHC54_gpio_in_28
0.8322 0.04831 0.01949 0.9 VDD 109.453,253.392 peripherals_i/apb_gpio_i/FE_PHC35_gpio_in_31
0.8379 0.04183 0.02029 0.9 VDD 113.413,266.640 peripherals_i/apb_gpio_i/FE_PHC34_gpio_in_16
0.832 0.04587 0.0221 0.9 VDD 76.693,263.760 peripherals_i/apb_gpio_i/FE_PHC33_gpio_in_5
0.8368 0.04491 0.01829 0.9 VDD 87.583,252.240 peripherals_i/apb_gpio_i/FE_PHC32_gpio_in_11
0.837 0.04416 0.01885 0.9 VDD 110.893,254.544 peripherals_i/apb_gpio_i/FE_PHC31_gpio_in_30
0.8408 0.04397 0.01522 0.9 VDD 92.803,252.816 peripherals_i/apb_gpio_i/FE_PHC30_gpio_in_12
0.8296 0.04824 0.02212 0.9 VDD 80.203,256.848 peripherals_i/apb_gpio_i/FE_PHC29_gpio_in_10
0.8438 0.04052 0.01572 0.9 VDD 100.543,271.824 peripherals_i/apb_gpio_i/FE_PHC28_gpio_in_21
0.8419 0.04127 0.01682 0.9 VDD 102.883,271.824 peripherals_i/apb_gpio_i/FE_PHC27_gpio_in_18
0.8362 0.04126 0.02251 0.9 VDD 110.893,271.248 peripherals_i/apb_gpio_i/FE_PHC26_gpio_in_19
0.835 0.04313 0.02185 0.9 VDD 113.503,264.912 peripherals_i/apb_gpio_i/FE_PHC25_gpio_in_17
0.833 0.04665 0.02038 0.9 VDD 112.873,258.576 peripherals_i/apb_gpio_i/FE_PHC24_gpio_in_15
0.8399 0.04367 0.01647 0.9 VDD 97.393,260.304 peripherals_i/apb_gpio_i/FE_PHC22_gpio_in_22
0.8292 0.04762 0.02321 0.9 VDD 78.043,260.304 peripherals_i/apb_gpio_i/FE_PHC21_gpio_in_8
0.8355 0.04366 0.02081 0.9 VDD 76.333,270.096 peripherals_i/apb_gpio_i/FE_PHC20_gpio_in_2
0.8296 0.04692 0.02348 0.9 VDD 79.843,259.728 peripherals_i/apb_gpio_i/FE_PHC19_gpio_in_7
0.8409 0.04132 0.01777 0.9 VDD 110.713,271.824 peripherals_i/apb_gpio_i/FE_PHC18_gpio_in_28
0.831 0.04574 0.02331 0.9 VDD 112.603,259.728 peripherals_i/apb_gpio_i/FE_PHC17_gpio_in_29
0.8462 0.03958 0.01426 0.9 VDD 93.973,264.912 peripherals_i/apb_gpio_i/FE_PHC15_gpio_in_13
0.8395 0.04416 0.01631 0.9 VDD 99.733,252.240 peripherals_i/apb_gpio_i/FE_PHC14_gpio_in_14
0.8499 0.03696 0.01314 0.9 VDD 96.943,268.944 peripherals_i/apb_gpio_i/FE_PHC13_gpio_in_27
0.8333 0.045 0.02168 0.9 VDD 78.583,267.216 peripherals_i/apb_gpio_i/FE_PHC12_gpio_in_3
0.844 0.03798 0.01802 0.9 VDD 110.173,268.368 peripherals_i/apb_gpio_i/FE_PHC11_gpio_in_24
0.8278 0.04719 0.02501 0.9 VDD 81.733,258.000 peripherals_i/apb_gpio_i/FE_PHC10_gpio_in_9
0.8453 0.03877 0.01597 0.9 VDD 78.313,271.824 peripherals_i/apb_gpio_i/FE_PHC9_gpio_in_0
0.8423 0.03875 0.01897 0.9 VDD 78.403,271.248 peripherals_i/apb_gpio_i/FE_PHC8_gpio_in_1
0.8437 0.03997 0.01633 0.9 VDD 99.193,271.248 peripherals_i/apb_gpio_i/FE_PHC7_gpio_in_26
0.8398 0.04216 0.01807 0.9 VDD 112.873,270.096 peripherals_i/apb_gpio_i/FE_PHC6_gpio_in_25
0.8351 0.04402 0.02083 0.9 VDD 102.523,260.880 peripherals_i/apb_gpio_i/FE_PHC5_gpio_in_23
0.8324 0.045 0.02262 0.9 VDD 78.583,266.640 peripherals_i/apb_gpio_i/FE_PHC4_gpio_in_4
0.8494 0.03717 0.01345 0.9 VDD 97.483,268.944 peripherals_i/apb_gpio_i/FE_PHC3_gpio_in_20
0.8419 0.04226 0.01588 0.9 VDD 96.493,264.912 peripherals_i/apb_gpio_i/CTS_ccl_a_buf_00033
0.8372 0.04725 0.01552 0.9 VDD 97.483,252.816 peripherals_i/apb_gpio_i/CTS_ccl_a_buf_00036
0.8355 0.04501 0.01945 0.9 VDD 106.258,255.696 peripherals_i/apb_gpio_i/FE_OFC1011_FE_OFN16_n1
0.8503 0.03546 0.01423 0.9 VDD 85.963,272.976 peripherals_i/apb_gpio_i/FE_OFC80_n1
0.8431 0.03842 0.01844 0.9 VDD 111.073,272.976 peripherals_i/apb_gpio_i/FE_OFC78_n1
0.8474 0.0364 0.0162 0.9 VDD 88.798,270.096 peripherals_i/apb_gpio_i/FE_OFC25_n1
0.8439 0.04078 0.01529 0.9 VDD 99.913,270.096 peripherals_i/apb_gpio_i/FE_OFC23_n1
0.8392 0.04257 0.01823 0.9 VDD 111.658,270.096 peripherals_i/apb_gpio_i/FE_OFC22_n1
0.8304 0.04585 0.02376 0.9 VDD 112.288,260.304 peripherals_i/apb_gpio_i/FE_OFC21_n1
0.8488 0.03738 0.01385 0.9 VDD 97.483,272.400 peripherals_i/apb_gpio_i/clk_gate_gpio_padcfg_reg[31]/latch
0.8523 0.03494 0.01281 0.9 VDD 97.483,277.008 peripherals_i/apb_gpio_i/clk_gate_gpio_padcfg_reg[27]/latch
0.8508 0.03585 0.01333 0.9 VDD 98.023,275.856 peripherals_i/apb_gpio_i/clk_gate_gpio_padcfg_reg[23]/latch
0.8542 0.03273 0.01305 0.9 VDD 98.023,279.312 peripherals_i/apb_gpio_i/clk_gate_gpio_padcfg_reg[19]/latch
0.8526 0.03496 0.01248 0.9 VDD 97.303,278.160 peripherals_i/apb_gpio_i/clk_gate_gpio_padcfg_reg[15]/latch
0.8507 0.03632 0.01303 0.9 VDD 97.483,274.704 peripherals_i/apb_gpio_i/clk_gate_gpio_padcfg_reg[11]/latch
0.8506 0.0365 0.01291 0.9 VDD 96.763,273.552 peripherals_i/apb_gpio_i/clk_gate_gpio_padcfg_reg[7]/latch
0.8453 0.03941 0.0153 0.9 VDD 98.023,271.248 peripherals_i/apb_gpio_i/clk_gate_gpio_padcfg_reg[3]/latch
0.8326 0.04798 0.0194 0.9 VDD 110.533,253.392 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[31]
0.8372 0.04395 0.0189 0.9 VDD 111.973,254.544 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[30]
0.831 0.04539 0.02362 0.9 VDD 113.593,260.304 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[29]
0.8413 0.04096 0.01769 0.9 VDD 111.793,271.824 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[28]
0.8509 0.03653 0.01252 0.9 VDD 95.863,268.944 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[27]
0.8423 0.04042 0.01726 0.9 VDD 100.273,271.248 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[26]
0.8403 0.04177 0.01791 0.9 VDD 113.953,270.096 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[25]
0.8439 0.03788 0.01826 0.9 VDD 111.253,268.368 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[24]
0.8367 0.04421 0.01914 0.9 VDD 103.153,261.456 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[23]
0.8382 0.04431 0.01749 0.9 VDD 98.473,260.304 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[22]
0.8428 0.04091 0.0163 0.9 VDD 101.623,271.824 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[21]
0.8461 0.03977 0.0141 0.9 VDD 98.113,270.096 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[20]
0.8366 0.04089 0.02252 0.9 VDD 111.973,271.248 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[19]
0.8412 0.04154 0.01722 0.9 VDD 103.963,271.824 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[18]
0.8358 0.04261 0.02161 0.9 VDD 114.583,264.912 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[17]
0.8385 0.04142 0.02012 0.9 VDD 114.493,266.640 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[16]
0.8338 0.04591 0.02029 0.9 VDD 113.503,258.000 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[15]
0.8399 0.04407 0.01599 0.9 VDD 98.653,252.240 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[14]
0.8463 0.03843 0.01522 0.9 VDD 92.893,264.912 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[13]
0.8407 0.04477 0.01453 0.9 VDD 93.883,252.816 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[12]
0.8379 0.04432 0.01778 0.9 VDD 88.663,252.240 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[11]
0.8306 0.0477 0.02167 0.9 VDD 81.283,256.848 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[10]
0.8268 0.0478 0.02542 0.9 VDD 80.653,258.000 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[9]
0.8296 0.04722 0.02317 0.9 VDD 79.123,260.304 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[8]
0.8244 0.05195 0.02367 0.9 VDD 79.033,259.152 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[7]
0.8222 0.05189 0.02592 0.9 VDD 79.123,258.576 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[6]
0.8325 0.04557 0.02197 0.9 VDD 77.773,263.760 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[5]
0.8328 0.04445 0.02271 0.9 VDD 77.503,266.064 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[4]
0.8329 0.04522 0.02186 0.9 VDD 77.503,267.216 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[3]
0.8358 0.04341 0.02079 0.9 VDD 77.413,270.096 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[2]
0.842 0.03895 0.01902 0.9 VDD 77.323,271.248 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[1]
0.8451 0.03897 0.01596 0.9 VDD 77.233,271.824 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[0]
0.8342 0.04807 0.0177 0.9 VDD 110.263,252.816 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[31]
0.8335 0.04897 0.01754 0.9 VDD 106.123,252.816 peripherals_i/apb_gpio_i/r_gpio_in_reg[31]
0.8366 0.04408 0.01929 0.9 VDD 111.343,253.968 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[30]
0.8336 0.04868 0.01768 0.9 VDD 108.193,252.816 peripherals_i/apb_gpio_i/r_gpio_in_reg[30]
0.8314 0.04535 0.02329 0.9 VDD 113.683,259.728 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[29]
0.8303 0.0464 0.02329 0.9 VDD 113.683,259.152 peripherals_i/apb_gpio_i/r_gpio_in_reg[29]
0.8432 0.03862 0.01818 0.9 VDD 112.153,269.520 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[28]
0.843 0.03866 0.01838 0.9 VDD 111.973,268.944 peripherals_i/apb_gpio_i/r_gpio_in_reg[28]
0.8506 0.03684 0.01252 0.9 VDD 95.863,268.368 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[27]
0.8498 0.03684 0.01332 0.9 VDD 95.863,267.792 peripherals_i/apb_gpio_i/r_gpio_in_reg[27]
0.8421 0.04158 0.01633 0.9 VDD 101.623,270.096 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[26]
0.84 0.04113 0.01883 0.9 VDD 102.343,271.248 peripherals_i/apb_gpio_i/r_gpio_in_reg[26]
0.8441 0.03804 0.01784 0.9 VDD 114.313,269.520 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[25]
0.8433 0.03809 0.01861 0.9 VDD 114.133,268.944 peripherals_i/apb_gpio_i/r_gpio_in_reg[25]
0.8428 0.03741 0.01978 0.9 VDD 114.403,267.792 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[24]
0.8388 0.04142 0.01977 0.9 VDD 114.493,267.216 peripherals_i/apb_gpio_i/r_gpio_in_reg[24]
0.8343 0.04877 0.01696 0.9 VDD 102.253,252.816 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[23]
0.8385 0.04417 0.01731 0.9 VDD 104.233,252.240 peripherals_i/apb_gpio_i/r_gpio_in_reg[23]
0.8389 0.04453 0.01657 0.9 VDD 98.653,258.000 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[22]
0.8361 0.04787 0.01605 0.9 VDD 98.833,252.816 peripherals_i/apb_gpio_i/r_gpio_in_reg[22]
0.8419 0.04092 0.01719 0.9 VDD 100.183,270.672 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[21]
0.847 0.03811 0.01484 0.9 VDD 100.183,268.944 peripherals_i/apb_gpio_i/r_gpio_in_reg[21]
0.8488 0.03732 0.0139 0.9 VDD 97.843,269.520 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[20]
0.849 0.03744 0.01361 0.9 VDD 97.753,268.368 peripherals_i/apb_gpio_i/r_gpio_in_reg[20]
0.835 0.04251 0.02253 0.9 VDD 111.883,270.672 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[19]
0.8387 0.04293 0.01833 0.9 VDD 110.443,270.096 peripherals_i/apb_gpio_i/r_gpio_in_reg[19]
0.8377 0.04245 0.01984 0.9 VDD 103.783,270.672 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[18]
0.8402 0.04248 0.01736 0.9 VDD 103.873,270.096 peripherals_i/apb_gpio_i/r_gpio_in_reg[18]
0.8345 0.0441 0.02136 0.9 VDD 114.223,262.608 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[17]
0.836 0.04421 0.0198 0.9 VDD 113.863,262.032 peripherals_i/apb_gpio_i/r_gpio_in_reg[17]
0.8367 0.04166 0.02161 0.9 VDD 114.583,265.488 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[16]
0.8348 0.0428 0.02238 0.9 VDD 114.223,264.336 peripherals_i/apb_gpio_i/r_gpio_in_reg[16]
0.831 0.04591 0.02306 0.9 VDD 113.503,257.424 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[15]
0.8306 0.04634 0.02306 0.9 VDD 113.503,256.848 peripherals_i/apb_gpio_i/r_gpio_in_reg[15]
0.8413 0.04416 0.01452 0.9 VDD 99.553,251.664 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[14]
0.8391 0.04422 0.01667 0.9 VDD 100.993,252.240 peripherals_i/apb_gpio_i/r_gpio_in_reg[14]
0.8464 0.03833 0.01532 0.9 VDD 92.803,264.336 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[13]
0.8457 0.03736 0.01698 0.9 VDD 90.643,263.760 peripherals_i/apb_gpio_i/r_gpio_in_reg[13]
0.8426 0.04328 0.01408 0.9 VDD 93.883,251.088 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[12]
0.8426 0.04334 0.01408 0.9 VDD 93.883,251.664 peripherals_i/apb_gpio_i/r_gpio_in_reg[12]
0.8391 0.04442 0.01652 0.9 VDD 88.573,251.088 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[11]
0.8392 0.04432 0.01649 0.9 VDD 88.663,251.664 peripherals_i/apb_gpio_i/r_gpio_in_reg[11]
0.8326 0.0456 0.02184 0.9 VDD 83.983,253.968 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[10]
0.8348 0.04549 0.01971 0.9 VDD 88.033,253.392 peripherals_i/apb_gpio_i/r_gpio_in_reg[10]
0.8338 0.04713 0.01905 0.9 VDD 81.013,255.120 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[9]
0.8318 0.04715 0.02104 0.9 VDD 85.783,253.392 peripherals_i/apb_gpio_i/r_gpio_in_reg[9]
0.8261 0.05069 0.02322 0.9 VDD 80.923,259.152 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[8]
0.8306 0.0463 0.02312 0.9 VDD 81.283,259.728 peripherals_i/apb_gpio_i/r_gpio_in_reg[8]
0.8287 0.04876 0.02253 0.9 VDD 79.123,256.848 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[7]
0.832 0.0479 0.02007 0.9 VDD 80.923,256.272 peripherals_i/apb_gpio_i/r_gpio_in_reg[7]
0.8303 0.0478 0.02195 0.9 VDD 80.653,257.424 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[6]
0.8343 0.04663 0.01902 0.9 VDD 81.103,254.544 peripherals_i/apb_gpio_i/r_gpio_in_reg[6]
0.8311 0.0457 0.02323 0.9 VDD 78.133,262.608 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[5]
0.8269 0.0492 0.02393 0.9 VDD 76.693,261.456 peripherals_i/apb_gpio_i/r_gpio_in_reg[5]
0.8321 0.04541 0.02248 0.9 VDD 77.953,264.912 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[4]
0.8313 0.04544 0.02323 0.9 VDD 78.133,263.184 peripherals_i/apb_gpio_i/r_gpio_in_reg[4]
0.8321 0.04522 0.02271 0.9 VDD 77.503,266.640 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[3]
0.8331 0.04437 0.02248 0.9 VDD 77.773,265.488 peripherals_i/apb_gpio_i/r_gpio_in_reg[3]
0.8385 0.04316 0.01836 0.9 VDD 77.503,268.944 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[2]
0.8362 0.04194 0.02185 0.9 VDD 77.593,267.792 peripherals_i/apb_gpio_i/r_gpio_in_reg[2]
0.8376 0.04341 0.01902 0.9 VDD 77.413,270.672 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[1]
0.8371 0.04246 0.02048 0.9 VDD 79.663,269.520 peripherals_i/apb_gpio_i/r_gpio_in_reg[1]
0.836 0.04318 0.02079 0.9 VDD 77.413,269.520 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[0]
0.8394 0.04249 0.01816 0.9 VDD 79.573,268.944 peripherals_i/apb_gpio_i/r_gpio_in_reg[0]
0.8378 0.03989 0.0223 0.9 VDD 114.223,271.248 peripherals_i/apb_gpio_i/gpio_padcfg_reg[31][5]
0.8441 0.03824 0.01768 0.9 VDD 111.883,272.400 peripherals_i/apb_gpio_i/gpio_padcfg_reg[31][4]
0.8519 0.03622 0.01192 0.9 VDD 93.883,271.824 peripherals_i/apb_gpio_i/gpio_padcfg_reg[31][3]
0.8471 0.03811 0.01478 0.9 VDD 102.343,274.128 peripherals_i/apb_gpio_i/gpio_padcfg_reg[31][2]
0.836 0.0417 0.02231 0.9 VDD 114.133,270.672 peripherals_i/apb_gpio_i/gpio_padcfg_reg[31][0]
0.8484 0.03712 0.01446 0.9 VDD 101.173,274.704 peripherals_i/apb_gpio_i/gpio_padcfg_reg[30][5]
0.8494 0.03713 0.0135 0.9 VDD 98.563,274.128 peripherals_i/apb_gpio_i/gpio_padcfg_reg[30][4]
0.8435 0.03818 0.01831 0.9 VDD 109.903,273.552 peripherals_i/apb_gpio_i/gpio_padcfg_reg[30][3]
0.8448 0.03835 0.01684 0.9 VDD 104.233,273.552 peripherals_i/apb_gpio_i/gpio_padcfg_reg[30][2]
0.8445 0.03705 0.01849 0.9 VDD 114.313,273.552 peripherals_i/apb_gpio_i/gpio_padcfg_reg[30][0]
0.8514 0.03585 0.01272 0.9 VDD 93.433,271.248 peripherals_i/apb_gpio_i/gpio_padcfg_reg[29][5]
0.8528 0.03402 0.01317 0.9 VDD 91.363,271.824 peripherals_i/apb_gpio_i/gpio_padcfg_reg[29][4]
0.8523 0.03386 0.01388 0.9 VDD 89.743,272.400 peripherals_i/apb_gpio_i/gpio_padcfg_reg[29][3]
0.8505 0.03483 0.0147 0.9 VDD 87.583,272.400 peripherals_i/apb_gpio_i/gpio_padcfg_reg[29][2]
0.849 0.03564 0.01531 0.9 VDD 85.423,272.400 peripherals_i/apb_gpio_i/gpio_padcfg_reg[29][0]
0.8385 0.04257 0.0189 0.9 VDD 79.843,270.672 peripherals_i/apb_gpio_i/gpio_padcfg_reg[28][5]
0.837 0.04257 0.02044 0.9 VDD 79.843,270.096 peripherals_i/apb_gpio_i/gpio_padcfg_reg[28][4]
0.8491 0.03609 0.01483 0.9 VDD 80.473,273.552 peripherals_i/apb_gpio_i/gpio_padcfg_reg[28][3]
0.8484 0.03615 0.01549 0.9 VDD 79.933,274.128 peripherals_i/apb_gpio_i/gpio_padcfg_reg[28][2]
0.8476 0.03644 0.01598 0.9 VDD 80.833,272.400 peripherals_i/apb_gpio_i/gpio_padcfg_reg[28][0]
0.8495 0.03557 0.01489 0.9 VDD 113.593,275.280 peripherals_i/apb_gpio_i/gpio_padcfg_reg[27][5]
0.8501 0.03475 0.01517 0.9 VDD 109.003,277.008 peripherals_i/apb_gpio_i/gpio_padcfg_reg[27][4]
0.8543 0.03418 0.01151 0.9 VDD 95.863,277.584 peripherals_i/apb_gpio_i/gpio_padcfg_reg[27][3]
0.8504 0.03548 0.01415 0.9 VDD 102.793,277.584 peripherals_i/apb_gpio_i/gpio_padcfg_reg[27][2]
0.8498 0.03514 0.01504 0.9 VDD 114.763,274.704 peripherals_i/apb_gpio_i/gpio_padcfg_reg[27][0]
0.8511 0.03536 0.0135 0.9 VDD 100.183,277.584 peripherals_i/apb_gpio_i/gpio_padcfg_reg[26][5]
0.8523 0.03499 0.01267 0.9 VDD 97.753,277.584 peripherals_i/apb_gpio_i/gpio_padcfg_reg[26][4]
0.8497 0.03511 0.01516 0.9 VDD 107.113,277.008 peripherals_i/apb_gpio_i/gpio_padcfg_reg[26][3]
0.8497 0.03544 0.01487 0.9 VDD 104.593,277.008 peripherals_i/apb_gpio_i/gpio_padcfg_reg[26][2]
0.8514 0.03402 0.0146 0.9 VDD 114.133,278.736 peripherals_i/apb_gpio_i/gpio_padcfg_reg[26][0]
0.8543 0.034 0.0117 0.9 VDD 93.343,275.280 peripherals_i/apb_gpio_i/gpio_padcfg_reg[25][5]
0.8551 0.03228 0.01258 0.9 VDD 91.543,276.432 peripherals_i/apb_gpio_i/gpio_padcfg_reg[25][4]
0.8541 0.0326 0.01328 0.9 VDD 89.653,276.432 peripherals_i/apb_gpio_i/gpio_padcfg_reg[25][3]
0.8513 0.03424 0.01442 0.9 VDD 85.333,276.432 peripherals_i/apb_gpio_i/gpio_padcfg_reg[25][2]
0.8537 0.03292 0.01342 0.9 VDD 86.863,277.584 peripherals_i/apb_gpio_i/gpio_padcfg_reg[25][0]
0.8498 0.03563 0.01453 0.9 VDD 73.903,275.856 peripherals_i/apb_gpio_i/gpio_padcfg_reg[24][5]
0.8491 0.03632 0.01456 0.9 VDD 74.083,275.280 peripherals_i/apb_gpio_i/gpio_padcfg_reg[24][4]
0.85 0.035 0.01497 0.9 VDD 79.123,278.736 peripherals_i/apb_gpio_i/gpio_padcfg_reg[24][3]
0.8496 0.03574 0.01462 0.9 VDD 77.053,276.432 peripherals_i/apb_gpio_i/gpio_padcfg_reg[24][2]
0.8526 0.03252 0.01486 0.9 VDD 77.323,279.312 peripherals_i/apb_gpio_i/gpio_padcfg_reg[24][0]
0.8517 0.03369 0.0146 0.9 VDD 115.213,275.856 peripherals_i/apb_gpio_i/gpio_padcfg_reg[23][5]
0.85 0.03557 0.01448 0.9 VDD 108.913,278.160 peripherals_i/apb_gpio_i/gpio_padcfg_reg[23][4]
0.8534 0.03485 0.01171 0.9 VDD 95.863,276.432 peripherals_i/apb_gpio_i/gpio_padcfg_reg[23][3]
0.8499 0.0358 0.01431 0.9 VDD 101.533,278.736 peripherals_i/apb_gpio_i/gpio_padcfg_reg[23][2]
0.8508 0.03472 0.01447 0.9 VDD 115.753,275.280 peripherals_i/apb_gpio_i/gpio_padcfg_reg[23][0]
0.8507 0.03541 0.01394 0.9 VDD 100.723,277.008 peripherals_i/apb_gpio_i/gpio_padcfg_reg[22][5]
0.8513 0.03574 0.01292 0.9 VDD 97.753,276.432 peripherals_i/apb_gpio_i/gpio_padcfg_reg[22][4]
0.8496 0.03585 0.01452 0.9 VDD 106.933,278.160 peripherals_i/apb_gpio_i/gpio_padcfg_reg[22][3]
0.8501 0.03543 0.01443 0.9 VDD 104.773,277.584 peripherals_i/apb_gpio_i/gpio_padcfg_reg[22][2]
0.8552 0.03063 0.01416 0.9 VDD 115.843,279.312 peripherals_i/apb_gpio_i/gpio_padcfg_reg[22][0]
0.8548 0.03363 0.01158 0.9 VDD 93.703,276.432 peripherals_i/apb_gpio_i/gpio_padcfg_reg[21][5]
0.8555 0.03216 0.01231 0.9 VDD 92.173,277.008 peripherals_i/apb_gpio_i/gpio_padcfg_reg[21][4]
0.8558 0.03169 0.01246 0.9 VDD 90.463,277.584 peripherals_i/apb_gpio_i/gpio_padcfg_reg[21][3]
0.8536 0.03178 0.01459 0.9 VDD 84.883,279.312 peripherals_i/apb_gpio_i/gpio_padcfg_reg[21][2]
0.8539 0.03244 0.01368 0.9 VDD 88.393,277.008 peripherals_i/apb_gpio_i/gpio_padcfg_reg[21][0]
0.8502 0.03564 0.01413 0.9 VDD 73.993,276.432 peripherals_i/apb_gpio_i/gpio_padcfg_reg[20][5]
0.8489 0.03634 0.01474 0.9 VDD 74.263,274.704 peripherals_i/apb_gpio_i/gpio_padcfg_reg[20][4]
0.8508 0.03502 0.01415 0.9 VDD 78.943,278.160 peripherals_i/apb_gpio_i/gpio_padcfg_reg[20][3]
0.8493 0.03574 0.01497 0.9 VDD 76.963,275.856 peripherals_i/apb_gpio_i/gpio_padcfg_reg[20][2]
0.85 0.03511 0.01484 0.9 VDD 77.143,278.736 peripherals_i/apb_gpio_i/gpio_padcfg_reg[20][0]
0.8525 0.03364 0.01382 0.9 VDD 118.003,275.280 peripherals_i/apb_gpio_i/gpio_padcfg_reg[19][5]
0.8528 0.03203 0.01521 0.9 VDD 110.173,279.312 peripherals_i/apb_gpio_i/gpio_padcfg_reg[19][4]
0.8543 0.03416 0.01151 0.9 VDD 95.863,278.736 peripherals_i/apb_gpio_i/gpio_padcfg_reg[19][3]
0.8501 0.03587 0.01408 0.9 VDD 102.433,278.160 peripherals_i/apb_gpio_i/gpio_padcfg_reg[19][2]
0.8454 0.0363 0.01827 0.9 VDD 116.383,273.552 peripherals_i/apb_gpio_i/gpio_padcfg_reg[19][0]
0.8531 0.03287 0.01408 0.9 VDD 100.723,279.312 peripherals_i/apb_gpio_i/gpio_padcfg_reg[18][5]
0.8514 0.03541 0.01314 0.9 VDD 99.013,278.160 peripherals_i/apb_gpio_i/gpio_padcfg_reg[18][4]
0.8523 0.03242 0.01524 0.9 VDD 107.743,279.312 peripherals_i/apb_gpio_i/gpio_padcfg_reg[18][3]
0.8496 0.03594 0.01446 0.9 VDD 105.043,278.160 peripherals_i/apb_gpio_i/gpio_padcfg_reg[18][2]
0.8567 0.02988 0.01344 0.9 VDD 118.183,279.312 peripherals_i/apb_gpio_i/gpio_padcfg_reg[18][0]
0.8558 0.03274 0.01144 0.9 VDD 93.523,278.736 peripherals_i/apb_gpio_i/gpio_padcfg_reg[17][5]
0.8571 0.03075 0.01214 0.9 VDD 92.173,279.312 peripherals_i/apb_gpio_i/gpio_padcfg_reg[17][4]
0.8554 0.0315 0.01305 0.9 VDD 90.193,278.736 peripherals_i/apb_gpio_i/gpio_padcfg_reg[17][3]
0.8512 0.03403 0.01475 0.9 VDD 83.803,278.736 peripherals_i/apb_gpio_i/gpio_padcfg_reg[17][2]
0.8542 0.03258 0.01318 0.9 VDD 87.943,278.160 peripherals_i/apb_gpio_i/gpio_padcfg_reg[17][0]
0.8487 0.0363 0.01502 0.9 VDD 80.113,275.280 peripherals_i/apb_gpio_i/gpio_padcfg_reg[16][5]
0.8483 0.03625 0.0155 0.9 VDD 80.473,274.704 peripherals_i/apb_gpio_i/gpio_padcfg_reg[16][4]
0.8512 0.0339 0.01487 0.9 VDD 80.833,277.008 peripherals_i/apb_gpio_i/gpio_padcfg_reg[16][3]
0.8498 0.03534 0.01487 0.9 VDD 80.833,276.432 peripherals_i/apb_gpio_i/gpio_padcfg_reg[16][2]
0.8511 0.03471 0.01416 0.9 VDD 80.923,278.160 peripherals_i/apb_gpio_i/gpio_padcfg_reg[16][0]
0.8518 0.03368 0.01447 0.9 VDD 117.913,274.704 peripherals_i/apb_gpio_i/gpio_padcfg_reg[15][5]
0.8492 0.03554 0.01525 0.9 VDD 109.093,278.736 peripherals_i/apb_gpio_i/gpio_padcfg_reg[15][4]
0.8559 0.03221 0.01185 0.9 VDD 96.313,279.312 peripherals_i/apb_gpio_i/gpio_padcfg_reg[15][3]
0.8525 0.03287 0.01459 0.9 VDD 102.703,279.312 peripherals_i/apb_gpio_i/gpio_padcfg_reg[15][2]
0.8499 0.03562 0.01444 0.9 VDD 118.003,274.128 peripherals_i/apb_gpio_i/gpio_padcfg_reg[15][0]
0.8508 0.03554 0.0137 0.9 VDD 99.643,278.736 peripherals_i/apb_gpio_i/gpio_padcfg_reg[14][5]
0.852 0.0351 0.01288 0.9 VDD 97.753,278.736 peripherals_i/apb_gpio_i/gpio_padcfg_reg[14][4]
0.849 0.0359 0.01514 0.9 VDD 106.303,278.736 peripherals_i/apb_gpio_i/gpio_padcfg_reg[14][3]
0.8523 0.03276 0.01493 0.9 VDD 104.593,279.312 peripherals_i/apb_gpio_i/gpio_padcfg_reg[14][2]
0.855 0.0316 0.0134 0.9 VDD 118.003,277.008 peripherals_i/apb_gpio_i/gpio_padcfg_reg[14][0]
0.8556 0.03314 0.01121 0.9 VDD 93.883,277.584 peripherals_i/apb_gpio_i/gpio_padcfg_reg[13][5]
0.8563 0.03184 0.01188 0.9 VDD 92.173,278.160 peripherals_i/apb_gpio_i/gpio_padcfg_reg[13][4]
0.8563 0.0306 0.01313 0.9 VDD 90.013,279.312 peripherals_i/apb_gpio_i/gpio_padcfg_reg[13][3]
0.8525 0.03359 0.01396 0.9 VDD 83.713,277.584 peripherals_i/apb_gpio_i/gpio_padcfg_reg[13][2]
0.8538 0.03242 0.01373 0.9 VDD 88.303,278.736 peripherals_i/apb_gpio_i/gpio_padcfg_reg[13][0]
0.8493 0.0359 0.01482 0.9 VDD 82.453,275.280 peripherals_i/apb_gpio_i/gpio_padcfg_reg[12][5]
0.8487 0.03587 0.01543 0.9 VDD 82.543,274.704 peripherals_i/apb_gpio_i/gpio_padcfg_reg[12][4]
0.8516 0.03367 0.01475 0.9 VDD 83.173,277.008 peripherals_i/apb_gpio_i/gpio_padcfg_reg[12][3]
0.8503 0.03493 0.01477 0.9 VDD 82.993,276.432 peripherals_i/apb_gpio_i/gpio_padcfg_reg[12][2]
0.8517 0.03426 0.01404 0.9 VDD 82.993,278.160 peripherals_i/apb_gpio_i/gpio_padcfg_reg[12][0]
0.8496 0.03515 0.0152 0.9 VDD 110.623,275.856 peripherals_i/apb_gpio_i/gpio_padcfg_reg[11][5]
0.8479 0.03691 0.01523 0.9 VDD 108.733,275.280 peripherals_i/apb_gpio_i/gpio_padcfg_reg[11][4]
0.851 0.03618 0.01281 0.9 VDD 97.213,275.280 peripherals_i/apb_gpio_i/gpio_padcfg_reg[11][3]
0.848 0.03727 0.01474 0.9 VDD 102.883,275.280 peripherals_i/apb_gpio_i/gpio_padcfg_reg[11][2]
0.8467 0.03789 0.01543 0.9 VDD 111.433,274.128 peripherals_i/apb_gpio_i/gpio_padcfg_reg[11][0]
0.8486 0.0371 0.01435 0.9 VDD 100.993,275.280 peripherals_i/apb_gpio_i/gpio_padcfg_reg[10][5]
0.8495 0.03673 0.01375 0.9 VDD 99.103,275.280 peripherals_i/apb_gpio_i/gpio_padcfg_reg[10][4]
0.8477 0.03722 0.01513 0.9 VDD 106.573,275.280 peripherals_i/apb_gpio_i/gpio_padcfg_reg[10][3]
0.8475 0.0373 0.01519 0.9 VDD 104.233,274.704 peripherals_i/apb_gpio_i/gpio_padcfg_reg[10][2]
0.8512 0.03442 0.01436 0.9 VDD 110.353,277.584 peripherals_i/apb_gpio_i/gpio_padcfg_reg[10][0]
0.8537 0.03446 0.01181 0.9 VDD 93.433,273.552 peripherals_i/apb_gpio_i/gpio_padcfg_reg[9][5]
0.8538 0.03319 0.01299 0.9 VDD 91.543,274.128 peripherals_i/apb_gpio_i/gpio_padcfg_reg[9][4]
0.8526 0.03358 0.01384 0.9 VDD 89.473,274.128 peripherals_i/apb_gpio_i/gpio_padcfg_reg[9][3]
0.8502 0.0353 0.01446 0.9 VDD 84.523,275.280 peripherals_i/apb_gpio_i/gpio_padcfg_reg[9][2]
0.8511 0.03437 0.0145 0.9 VDD 87.583,274.128 peripherals_i/apb_gpio_i/gpio_padcfg_reg[9][0]
0.8487 0.03674 0.01453 0.9 VDD 75.703,272.976 peripherals_i/apb_gpio_i/gpio_padcfg_reg[8][5]
0.8474 0.03674 0.01587 0.9 VDD 75.793,272.400 peripherals_i/apb_gpio_i/gpio_padcfg_reg[8][4]
0.8485 0.03647 0.01502 0.9 VDD 77.503,275.280 peripherals_i/apb_gpio_i/gpio_padcfg_reg[8][3]
0.849 0.03626 0.01471 0.9 VDD 77.503,273.552 peripherals_i/apb_gpio_i/gpio_padcfg_reg[8][2]
0.8515 0.03404 0.01449 0.9 VDD 75.973,277.008 peripherals_i/apb_gpio_i/gpio_padcfg_reg[8][0]
0.8487 0.03618 0.01514 0.9 VDD 111.613,275.280 peripherals_i/apb_gpio_i/gpio_padcfg_reg[7][5]
0.8492 0.0356 0.01519 0.9 VDD 108.463,276.432 peripherals_i/apb_gpio_i/gpio_padcfg_reg[7][4]
0.8527 0.03508 0.01217 0.9 VDD 96.313,275.856 peripherals_i/apb_gpio_i/gpio_padcfg_reg[7][3]
0.8491 0.03618 0.01468 0.9 VDD 102.523,275.856 peripherals_i/apb_gpio_i/gpio_padcfg_reg[7][2]
0.8438 0.03776 0.01849 0.9 VDD 111.973,273.552 peripherals_i/apb_gpio_i/gpio_padcfg_reg[7][0]
0.8496 0.03614 0.01425 0.9 VDD 100.633,275.856 peripherals_i/apb_gpio_i/gpio_padcfg_reg[6][5]
0.8503 0.03606 0.01361 0.9 VDD 99.643,276.432 peripherals_i/apb_gpio_i/gpio_padcfg_reg[6][4]
0.849 0.03592 0.0151 0.9 VDD 106.303,276.432 peripherals_i/apb_gpio_i/gpio_padcfg_reg[6][3]
0.8491 0.03612 0.0148 0.9 VDD 104.233,276.432 peripherals_i/apb_gpio_i/gpio_padcfg_reg[6][2]
0.8535 0.03155 0.01494 0.9 VDD 112.423,279.312 peripherals_i/apb_gpio_i/gpio_padcfg_reg[6][0]
0.854 0.03394 0.01211 0.9 VDD 93.253,274.704 peripherals_i/apb_gpio_i/gpio_padcfg_reg[5][5]
0.8543 0.03266 0.01307 0.9 VDD 91.363,274.704 peripherals_i/apb_gpio_i/gpio_padcfg_reg[5][4]
0.854 0.03305 0.01299 0.9 VDD 89.833,275.280 peripherals_i/apb_gpio_i/gpio_padcfg_reg[5][3]
0.8505 0.03484 0.01469 0.9 VDD 83.353,275.856 peripherals_i/apb_gpio_i/gpio_padcfg_reg[5][2]
0.8509 0.0344 0.01472 0.9 VDD 86.863,274.704 peripherals_i/apb_gpio_i/gpio_padcfg_reg[5][0]
0.8495 0.03614 0.01436 0.9 VDD 74.623,273.552 peripherals_i/apb_gpio_i/gpio_padcfg_reg[4][5]
0.8486 0.03625 0.01515 0.9 VDD 76.333,274.128 peripherals_i/apb_gpio_i/gpio_padcfg_reg[4][4]
0.8493 0.0356 0.01506 0.9 VDD 78.853,275.856 peripherals_i/apb_gpio_i/gpio_padcfg_reg[4][3]
0.8483 0.03647 0.01525 0.9 VDD 77.053,274.704 peripherals_i/apb_gpio_i/gpio_padcfg_reg[4][2]
0.8509 0.03511 0.01403 0.9 VDD 76.873,278.160 peripherals_i/apb_gpio_i/gpio_padcfg_reg[4][0]
0.8431 0.03891 0.01799 0.9 VDD 108.013,272.976 peripherals_i/apb_gpio_i/gpio_padcfg_reg[3][5]
0.8473 0.03724 0.01551 0.9 VDD 106.393,274.704 peripherals_i/apb_gpio_i/gpio_padcfg_reg[3][4]
0.851 0.0367 0.01229 0.9 VDD 93.883,270.096 peripherals_i/apb_gpio_i/gpio_padcfg_reg[3][3]
0.8462 0.03801 0.01577 0.9 VDD 101.803,273.552 peripherals_i/apb_gpio_i/gpio_padcfg_reg[3][2]
0.8436 0.03843 0.01799 0.9 VDD 108.013,273.552 peripherals_i/apb_gpio_i/gpio_padcfg_reg[3][0]
0.8481 0.03769 0.01423 0.9 VDD 100.453,274.128 peripherals_i/apb_gpio_i/gpio_padcfg_reg[2][5]
0.8447 0.03983 0.01547 0.9 VDD 98.203,270.672 peripherals_i/apb_gpio_i/gpio_padcfg_reg[2][4]
0.846 0.03849 0.01547 0.9 VDD 106.033,274.128 peripherals_i/apb_gpio_i/gpio_padcfg_reg[2][3]
0.844 0.03915 0.01688 0.9 VDD 104.323,272.976 peripherals_i/apb_gpio_i/gpio_padcfg_reg[2][2]
0.8475 0.03694 0.01559 0.9 VDD 108.553,274.704 peripherals_i/apb_gpio_i/gpio_padcfg_reg[2][0]
0.851 0.03564 0.01332 0.9 VDD 92.623,270.672 peripherals_i/apb_gpio_i/gpio_padcfg_reg[1][5]
0.8512 0.03442 0.01437 0.9 VDD 91.273,270.096 peripherals_i/apb_gpio_i/gpio_padcfg_reg[1][4]
0.8493 0.03542 0.01523 0.9 VDD 89.833,270.672 peripherals_i/apb_gpio_i/gpio_padcfg_reg[1][3]
0.8502 0.03453 0.01529 0.9 VDD 89.743,271.248 peripherals_i/apb_gpio_i/gpio_padcfg_reg[1][2]
0.8493 0.03592 0.01482 0.9 VDD 87.223,271.824 peripherals_i/apb_gpio_i/gpio_padcfg_reg[1][0]
0.8459 0.03662 0.01749 0.9 VDD 85.693,271.248 peripherals_i/apb_gpio_i/gpio_padcfg_reg[0][5]
0.8472 0.03724 0.01558 0.9 VDD 84.163,271.824 peripherals_i/apb_gpio_i/gpio_padcfg_reg[0][4]
0.8387 0.04148 0.01985 0.9 VDD 82.183,270.096 peripherals_i/apb_gpio_i/gpio_padcfg_reg[0][3]
0.849 0.03625 0.01479 0.9 VDD 82.453,272.976 peripherals_i/apb_gpio_i/gpio_padcfg_reg[0][2]
0.8491 0.03553 0.01533 0.9 VDD 83.623,274.128 peripherals_i/apb_gpio_i/gpio_padcfg_reg[0][0]
0.833 0.04748 0.01955 0.9 VDD 104.953,258.576 peripherals_i/apb_gpio_i/r_gpio_inten_reg[31]
0.8321 0.04771 0.02014 0.9 VDD 106.933,258.576 peripherals_i/apb_gpio_i/r_gpio_inten_reg[30]
0.8317 0.04475 0.02353 0.9 VDD 108.463,260.880 peripherals_i/apb_gpio_i/r_gpio_inten_reg[29]
0.8353 0.0442 0.0205 0.9 VDD 106.663,266.064 peripherals_i/apb_gpio_i/r_gpio_inten_reg[28]
0.8461 0.0393 0.01462 0.9 VDD 93.883,263.184 peripherals_i/apb_gpio_i/r_gpio_inten_reg[27]
0.8357 0.0443 0.02003 0.9 VDD 102.073,264.912 peripherals_i/apb_gpio_i/r_gpio_inten_reg[26]
0.8338 0.04412 0.02211 0.9 VDD 107.383,265.488 peripherals_i/apb_gpio_i/r_gpio_inten_reg[25]
0.833 0.04478 0.02219 0.9 VDD 107.923,264.336 peripherals_i/apb_gpio_i/r_gpio_inten_reg[24]
0.8323 0.04683 0.02085 0.9 VDD 102.973,259.152 peripherals_i/apb_gpio_i/r_gpio_inten_reg[23]
0.8355 0.04533 0.01917 0.9 VDD 100.363,260.304 peripherals_i/apb_gpio_i/r_gpio_inten_reg[22]
0.8384 0.0429 0.01874 0.9 VDD 100.453,263.760 peripherals_i/apb_gpio_i/r_gpio_inten_reg[21]
0.8397 0.04341 0.01693 0.9 VDD 98.743,262.032 peripherals_i/apb_gpio_i/r_gpio_inten_reg[20]
0.8359 0.04415 0.01999 0.9 VDD 104.773,266.064 peripherals_i/apb_gpio_i/r_gpio_inten_reg[19]
0.8353 0.04389 0.02079 0.9 VDD 103.513,265.488 peripherals_i/apb_gpio_i/r_gpio_inten_reg[18]
0.8345 0.04547 0.02003 0.9 VDD 107.383,262.032 peripherals_i/apb_gpio_i/r_gpio_inten_reg[17]
0.8351 0.04373 0.0212 0.9 VDD 108.013,263.184 peripherals_i/apb_gpio_i/r_gpio_inten_reg[16]
0.8329 0.04663 0.02045 0.9 VDD 108.553,258.000 peripherals_i/apb_gpio_i/r_gpio_inten_reg[15]
0.8347 0.04594 0.01931 0.9 VDD 100.903,259.152 peripherals_i/apb_gpio_i/r_gpio_inten_reg[14]
0.8454 0.04 0.01462 0.9 VDD 93.883,262.608 peripherals_i/apb_gpio_i/r_gpio_inten_reg[13]
0.843 0.04069 0.01633 0.9 VDD 92.713,259.728 peripherals_i/apb_gpio_i/r_gpio_inten_reg[12]
0.8426 0.03965 0.01776 0.9 VDD 90.643,260.304 peripherals_i/apb_gpio_i/r_gpio_inten_reg[11]
0.8402 0.04081 0.01896 0.9 VDD 89.383,259.728 peripherals_i/apb_gpio_i/r_gpio_inten_reg[10]
0.8346 0.04499 0.02041 0.9 VDD 87.223,259.152 peripherals_i/apb_gpio_i/r_gpio_inten_reg[9]
0.8386 0.04189 0.01949 0.9 VDD 88.033,261.456 peripherals_i/apb_gpio_i/r_gpio_inten_reg[8]
0.8315 0.04704 0.02148 0.9 VDD 85.333,259.152 peripherals_i/apb_gpio_i/r_gpio_inten_reg[7]
0.8316 0.04508 0.0233 0.9 VDD 85.063,258.000 peripherals_i/apb_gpio_i/r_gpio_inten_reg[6]
0.8382 0.04133 0.02047 0.9 VDD 86.683,262.032 peripherals_i/apb_gpio_i/r_gpio_inten_reg[5]
0.8398 0.04051 0.01973 0.9 VDD 87.133,263.184 peripherals_i/apb_gpio_i/r_gpio_inten_reg[4]
0.8396 0.04071 0.01971 0.9 VDD 86.143,264.336 peripherals_i/apb_gpio_i/r_gpio_inten_reg[3]
0.8394 0.04017 0.02045 0.9 VDD 85.783,265.488 peripherals_i/apb_gpio_i/r_gpio_inten_reg[2]
0.838 0.04209 0.01992 0.9 VDD 84.883,267.216 peripherals_i/apb_gpio_i/r_gpio_inten_reg[1]
0.8369 0.04216 0.02092 0.9 VDD 84.793,266.640 peripherals_i/apb_gpio_i/r_gpio_inten_reg[0]
0.8314 0.049 0.01956 0.9 VDD 105.673,253.392 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[31]
0.8317 0.04872 0.01961 0.9 VDD 108.013,253.392 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[30]
0.833 0.04644 0.02055 0.9 VDD 111.523,258.000 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[29]
0.8331 0.04457 0.02232 0.9 VDD 109.453,264.912 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[28]
0.8443 0.04082 0.01488 0.9 VDD 96.223,263.184 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[27]
0.8365 0.04351 0.01999 0.9 VDD 102.343,263.760 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[26]
0.8336 0.04411 0.02231 0.9 VDD 111.343,264.912 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[25]
0.8333 0.04411 0.02262 0.9 VDD 111.343,264.336 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[24]
0.8318 0.04893 0.01925 0.9 VDD 103.423,253.392 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[23]
0.8349 0.04791 0.01724 0.9 VDD 98.923,253.392 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[22]
0.8374 0.04383 0.01874 0.9 VDD 100.453,264.336 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[21]
0.8408 0.04208 0.01709 0.9 VDD 98.563,263.760 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[20]
0.8342 0.04422 0.02162 0.9 VDD 105.493,265.488 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[19]
0.8344 0.04465 0.02093 0.9 VDD 104.053,264.336 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[18]
0.83 0.04621 0.02383 0.9 VDD 111.163,260.304 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[17]
0.8343 0.04306 0.02262 0.9 VDD 111.253,263.760 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[16]
0.8359 0.04525 0.01881 0.9 VDD 109.903,255.120 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[15]
0.833 0.04855 0.01843 0.9 VDD 101.083,253.392 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[14]
0.8425 0.04163 0.01592 0.9 VDD 93.163,259.152 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[13]
0.8412 0.04286 0.01596 0.9 VDD 92.983,253.968 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[12]
0.8386 0.04329 0.0181 0.9 VDD 90.463,253.392 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[11]
0.8381 0.04441 0.01745 0.9 VDD 89.293,252.816 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[10]
0.8352 0.04627 0.01854 0.9 VDD 87.043,252.816 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[9]
0.8353 0.04385 0.02081 0.9 VDD 86.143,261.456 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[8]
0.832 0.0484 0.01961 0.9 VDD 83.803,252.816 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[7]
0.8343 0.04639 0.01933 0.9 VDD 84.883,252.240 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[6]
0.8307 0.04668 0.02257 0.9 VDD 82.723,261.456 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[5]
0.8347 0.0435 0.02181 0.9 VDD 83.353,262.608 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[4]
0.8351 0.04315 0.02177 0.9 VDD 83.443,263.184 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[3]
0.8362 0.04309 0.02074 0.9 VDD 83.533,263.760 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[2]
0.8367 0.04172 0.02154 0.9 VDD 83.533,265.488 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[1]
0.8363 0.04226 0.0214 0.9 VDD 83.893,264.912 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[0]
0.8371 0.04502 0.01786 0.9 VDD 105.313,254.544 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[31]
0.8363 0.04521 0.01851 0.9 VDD 107.833,255.120 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[30]
0.8306 0.04648 0.02296 0.9 VDD 111.253,257.424 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[29]
0.8375 0.04262 0.01984 0.9 VDD 111.343,267.216 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[28]
0.8453 0.04019 0.01454 0.9 VDD 96.493,266.064 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[27]
0.8379 0.0434 0.01869 0.9 VDD 101.893,266.064 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[26]
0.8367 0.04264 0.02063 0.9 VDD 111.253,266.640 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[25]
0.8347 0.04299 0.02229 0.9 VDD 111.523,265.488 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[24]
0.8356 0.0451 0.01927 0.9 VDD 103.513,253.968 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[23]
0.8382 0.04456 0.01724 0.9 VDD 98.923,253.968 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[22]
0.8382 0.04281 0.01901 0.9 VDD 100.453,265.488 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[21]
0.8408 0.04163 0.01755 0.9 VDD 98.473,265.488 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[20]
0.8363 0.04313 0.02058 0.9 VDD 107.113,266.640 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[19]
0.8374 0.04287 0.01972 0.9 VDD 104.053,266.640 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[18]
0.8359 0.04404 0.02003 0.9 VDD 111.703,261.456 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[17]
0.8354 0.04298 0.02158 0.9 VDD 111.523,263.184 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[16]
0.8347 0.04524 0.0201 0.9 VDD 110.083,255.696 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[15]
0.8365 0.04496 0.01851 0.9 VDD 101.263,253.968 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[14]
0.8434 0.0413 0.01532 0.9 VDD 93.523,260.304 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[13]
0.8422 0.04268 0.0151 0.9 VDD 92.533,254.544 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[12]
0.8404 0.04196 0.01761 0.9 VDD 91.093,253.968 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[11]
0.841 0.04271 0.01626 0.9 VDD 89.833,254.544 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[10]
0.8345 0.04468 0.02086 0.9 VDD 86.143,253.968 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[9]
0.8314 0.04623 0.02234 0.9 VDD 83.353,260.880 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[8]
0.8293 0.04864 0.02209 0.9 VDD 83.353,253.392 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[7]
0.8308 0.04656 0.02265 0.9 VDD 81.373,253.968 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[6]
0.8277 0.04854 0.02372 0.9 VDD 78.943,261.456 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[5]
0.8319 0.0448 0.02335 0.9 VDD 80.833,262.032 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[4]
0.8337 0.04405 0.02225 0.9 VDD 80.833,264.912 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[3]
0.8342 0.04338 0.02245 0.9 VDD 80.473,266.064 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[2]
0.8343 0.04444 0.0213 0.9 VDD 80.833,267.216 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[1]
0.8331 0.0445 0.02241 0.9 VDD 80.653,266.640 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[0]
0.8356 0.04585 0.01857 0.9 VDD 102.523,258.000 peripherals_i/apb_gpio_i/interrupt_reg
0.8425 0.03876 0.01874 0.9 VDD 88.573,264.912 peripherals_i/apb_gpio_i/r_status_reg[0]
0.8419 0.03866 0.0194 0.9 VDD 87.673,266.064 peripherals_i/apb_gpio_i/r_status_reg[1]
0.844 0.03752 0.01848 0.9 VDD 88.933,265.488 peripherals_i/apb_gpio_i/r_status_reg[2]
0.8428 0.03876 0.01845 0.9 VDD 88.573,264.336 peripherals_i/apb_gpio_i/r_status_reg[3]
0.8417 0.03962 0.01867 0.9 VDD 88.213,263.760 peripherals_i/apb_gpio_i/r_status_reg[4]
0.8404 0.04037 0.01919 0.9 VDD 87.943,262.608 peripherals_i/apb_gpio_i/r_status_reg[5]
0.8368 0.04436 0.01882 0.9 VDD 86.323,255.696 peripherals_i/apb_gpio_i/r_status_reg[6]
0.8365 0.04471 0.01882 0.9 VDD 86.323,256.272 peripherals_i/apb_gpio_i/r_status_reg[7]
0.8391 0.04153 0.01935 0.9 VDD 88.483,260.304 peripherals_i/apb_gpio_i/r_status_reg[8]
0.8384 0.04337 0.0182 0.9 VDD 88.213,256.848 peripherals_i/apb_gpio_i/r_status_reg[9]
0.841 0.04184 0.01713 0.9 VDD 90.103,256.272 peripherals_i/apb_gpio_i/r_status_reg[10]
0.8421 0.04164 0.01628 0.9 VDD 91.633,255.696 peripherals_i/apb_gpio_i/r_status_reg[11]
0.8427 0.04251 0.01479 0.9 VDD 93.883,255.696 peripherals_i/apb_gpio_i/r_status_reg[12]
0.8417 0.0433 0.01496 0.9 VDD 95.863,258.000 peripherals_i/apb_gpio_i/r_status_reg[13]
0.8349 0.04549 0.01962 0.9 VDD 101.173,257.424 peripherals_i/apb_gpio_i/r_status_reg[14]
0.8313 0.04652 0.0222 0.9 VDD 106.573,257.424 peripherals_i/apb_gpio_i/r_status_reg[15]
0.8336 0.04549 0.0209 0.9 VDD 106.753,262.608 peripherals_i/apb_gpio_i/r_status_reg[16]
0.8322 0.0448 0.02303 0.9 VDD 106.483,260.880 peripherals_i/apb_gpio_i/r_status_reg[17]
0.836 0.04501 0.01904 0.9 VDD 102.793,262.032 peripherals_i/apb_gpio_i/r_status_reg[18]
0.835 0.04384 0.02114 0.9 VDD 104.503,263.760 peripherals_i/apb_gpio_i/r_status_reg[19]
0.8401 0.04325 0.01662 0.9 VDD 98.473,262.608 peripherals_i/apb_gpio_i/r_status_reg[20]
0.8373 0.04448 0.01824 0.9 VDD 100.903,262.608 peripherals_i/apb_gpio_i/r_status_reg[21]
0.8363 0.04589 0.01785 0.9 VDD 98.923,256.848 peripherals_i/apb_gpio_i/r_status_reg[22]
0.8316 0.04773 0.02067 0.9 VDD 102.973,256.848 peripherals_i/apb_gpio_i/r_status_reg[23]
0.8342 0.04385 0.02191 0.9 VDD 106.753,263.760 peripherals_i/apb_gpio_i/r_status_reg[24]
0.8332 0.04483 0.02192 0.9 VDD 106.483,264.912 peripherals_i/apb_gpio_i/r_status_reg[25]
0.8369 0.04367 0.01945 0.9 VDD 103.063,263.184 peripherals_i/apb_gpio_i/r_status_reg[26]
0.8462 0.03869 0.0151 0.9 VDD 93.073,263.760 peripherals_i/apb_gpio_i/r_status_reg[27]
0.8345 0.04535 0.02018 0.9 VDD 104.683,262.608 peripherals_i/apb_gpio_i/r_status_reg[28]
0.83 0.04697 0.023 0.9 VDD 106.393,260.304 peripherals_i/apb_gpio_i/r_status_reg[29]
0.8296 0.04817 0.02227 0.9 VDD 106.843,256.848 peripherals_i/apb_gpio_i/r_status_reg[30]
0.8303 0.04813 0.02157 0.9 VDD 104.863,256.848 peripherals_i/apb_gpio_i/r_status_reg[31]
0.8312 0.04674 0.02208 0.9 VDD 104.413,260.304 peripherals_i/apb_gpio_i/r_gpio_out_reg[31]
0.8305 0.04697 0.02255 0.9 VDD 106.393,259.728 peripherals_i/apb_gpio_i/r_gpio_out_reg[30]
0.8352 0.04483 0.02001 0.9 VDD 107.203,261.456 peripherals_i/apb_gpio_i/r_gpio_out_reg[29]
0.8356 0.04311 0.02125 0.9 VDD 106.033,270.672 peripherals_i/apb_gpio_i/r_gpio_out_reg[28]
0.8476 0.03903 0.01332 0.9 VDD 95.863,267.216 peripherals_i/apb_gpio_i/r_gpio_out_reg[27]
0.8451 0.03855 0.01638 0.9 VDD 101.713,269.520 peripherals_i/apb_gpio_i/r_gpio_out_reg[26]
0.8346 0.04327 0.02212 0.9 VDD 108.103,270.672 peripherals_i/apb_gpio_i/r_gpio_out_reg[25]
0.8383 0.04327 0.0184 0.9 VDD 108.193,270.096 peripherals_i/apb_gpio_i/r_gpio_out_reg[24]
0.8336 0.04446 0.02193 0.9 VDD 104.143,260.880 peripherals_i/apb_gpio_i/r_gpio_out_reg[23]
0.8372 0.04448 0.01828 0.9 VDD 100.903,262.032 peripherals_i/apb_gpio_i/r_gpio_out_reg[22]
0.8474 0.03779 0.01481 0.9 VDD 100.093,268.368 peripherals_i/apb_gpio_i/r_gpio_out_reg[21]
0.8478 0.03744 0.01473 0.9 VDD 97.753,267.792 peripherals_i/apb_gpio_i/r_gpio_out_reg[20]
0.8389 0.04311 0.018 0.9 VDD 106.033,270.096 peripherals_i/apb_gpio_i/r_gpio_out_reg[19]
0.8437 0.03895 0.0174 0.9 VDD 103.963,269.520 peripherals_i/apb_gpio_i/r_gpio_out_reg[18]
0.8424 0.03922 0.0184 0.9 VDD 108.193,269.520 peripherals_i/apb_gpio_i/r_gpio_out_reg[17]
0.8432 0.03923 0.01756 0.9 VDD 108.103,268.944 peripherals_i/apb_gpio_i/r_gpio_out_reg[16]
0.8301 0.04677 0.02316 0.9 VDD 108.463,259.728 peripherals_i/apb_gpio_i/r_gpio_out_reg[15]
0.8379 0.04363 0.01845 0.9 VDD 101.263,261.456 peripherals_i/apb_gpio_i/r_gpio_out_reg[14]
0.8476 0.03801 0.01435 0.9 VDD 93.883,265.488 peripherals_i/apb_gpio_i/r_gpio_out_reg[13]
0.8482 0.0362 0.0156 0.9 VDD 92.263,266.640 peripherals_i/apb_gpio_i/r_gpio_out_reg[12]
0.8469 0.03588 0.01721 0.9 VDD 90.553,266.064 peripherals_i/apb_gpio_i/r_gpio_out_reg[11]
0.8453 0.03686 0.01782 0.9 VDD 89.833,266.640 peripherals_i/apb_gpio_i/r_gpio_out_reg[10]
0.8466 0.03662 0.01678 0.9 VDD 90.013,267.216 peripherals_i/apb_gpio_i/r_gpio_out_reg[9]
0.8415 0.03987 0.01863 0.9 VDD 87.403,267.216 peripherals_i/apb_gpio_i/r_gpio_out_reg[8]
0.8328 0.04494 0.02223 0.9 VDD 83.623,260.304 peripherals_i/apb_gpio_i/r_gpio_out_reg[7]
0.8342 0.04452 0.02129 0.9 VDD 85.423,260.880 peripherals_i/apb_gpio_i/r_gpio_out_reg[6]
0.8406 0.03987 0.01956 0.9 VDD 87.403,266.640 peripherals_i/apb_gpio_i/r_gpio_out_reg[5]
0.8436 0.03751 0.01885 0.9 VDD 87.043,267.792 peripherals_i/apb_gpio_i/r_gpio_out_reg[4]
0.8452 0.03793 0.01689 0.9 VDD 86.323,268.368 peripherals_i/apb_gpio_i/r_gpio_out_reg[3]
0.8434 0.03868 0.01792 0.9 VDD 86.323,269.520 peripherals_i/apb_gpio_i/r_gpio_out_reg[2]
0.8425 0.04011 0.01739 0.9 VDD 84.433,268.944 peripherals_i/apb_gpio_i/r_gpio_out_reg[1]
0.8408 0.04022 0.019 0.9 VDD 84.253,269.520 peripherals_i/apb_gpio_i/r_gpio_out_reg[0]
0.8305 0.0475 0.02198 0.9 VDD 105.043,259.152 peripherals_i/apb_gpio_i/r_gpio_dir_reg[31]
0.8292 0.04772 0.02309 0.9 VDD 108.103,259.152 peripherals_i/apb_gpio_i/r_gpio_dir_reg[30]
0.8345 0.04304 0.0225 0.9 VDD 109.993,270.672 peripherals_i/apb_gpio_i/r_gpio_dir_reg[29]
0.8432 0.03915 0.01762 0.9 VDD 105.583,272.400 peripherals_i/apb_gpio_i/r_gpio_dir_reg[28]
0.8494 0.03825 0.01237 0.9 VDD 95.863,270.096 peripherals_i/apb_gpio_i/r_gpio_dir_reg[27]
0.8452 0.0387 0.01613 0.9 VDD 101.263,272.400 peripherals_i/apb_gpio_i/r_gpio_dir_reg[26]
0.8403 0.04193 0.01773 0.9 VDD 106.303,271.824 peripherals_i/apb_gpio_i/r_gpio_dir_reg[25]
0.8361 0.04191 0.022 0.9 VDD 107.743,271.248 peripherals_i/apb_gpio_i/r_gpio_dir_reg[24]
0.8324 0.0465 0.02108 0.9 VDD 103.333,259.728 peripherals_i/apb_gpio_i/r_gpio_dir_reg[23]
0.8398 0.04284 0.01737 0.9 VDD 99.373,261.456 peripherals_i/apb_gpio_i/r_gpio_dir_reg[22]
0.8467 0.03838 0.01492 0.9 VDD 100.093,272.976 peripherals_i/apb_gpio_i/r_gpio_dir_reg[21]
0.8457 0.0397 0.01459 0.9 VDD 98.563,271.824 peripherals_i/apb_gpio_i/r_gpio_dir_reg[20]
0.8371 0.04186 0.02101 0.9 VDD 105.583,271.248 peripherals_i/apb_gpio_i/r_gpio_dir_reg[19]
0.8438 0.0391 0.01711 0.9 VDD 103.603,272.400 peripherals_i/apb_gpio_i/r_gpio_dir_reg[18]
0.8359 0.04168 0.02246 0.9 VDD 109.633,271.248 peripherals_i/apb_gpio_i/r_gpio_dir_reg[17]
0.8405 0.04168 0.01785 0.9 VDD 109.633,271.824 peripherals_i/apb_gpio_i/r_gpio_dir_reg[16]
0.8291 0.04753 0.02333 0.9 VDD 110.083,259.152 peripherals_i/apb_gpio_i/r_gpio_dir_reg[15]
0.8332 0.04615 0.02065 0.9 VDD 102.253,260.304 peripherals_i/apb_gpio_i/r_gpio_dir_reg[14]
0.8513 0.03589 0.01282 0.9 VDD 93.613,268.368 peripherals_i/apb_gpio_i/r_gpio_dir_reg[13]
0.8508 0.03447 0.01469 0.9 VDD 90.913,268.944 peripherals_i/apb_gpio_i/r_gpio_dir_reg[12]
0.849 0.03481 0.0162 0.9 VDD 90.733,267.792 peripherals_i/apb_gpio_i/r_gpio_dir_reg[11]
0.8478 0.03629 0.0159 0.9 VDD 88.843,268.368 peripherals_i/apb_gpio_i/r_gpio_dir_reg[10]
0.8471 0.03682 0.01607 0.9 VDD 88.483,268.944 peripherals_i/apb_gpio_i/r_gpio_dir_reg[9]
0.8446 0.03797 0.01742 0.9 VDD 87.133,270.096 peripherals_i/apb_gpio_i/r_gpio_dir_reg[8]
0.8309 0.04622 0.02293 0.9 VDD 81.463,260.304 peripherals_i/apb_gpio_i/r_gpio_dir_reg[7]
0.8295 0.04751 0.02295 0.9 VDD 81.373,260.880 peripherals_i/apb_gpio_i/r_gpio_dir_reg[6]
0.8437 0.03894 0.01737 0.9 VDD 85.963,270.672 peripherals_i/apb_gpio_i/r_gpio_dir_reg[5]
0.8416 0.04032 0.01808 0.9 VDD 84.073,270.672 peripherals_i/apb_gpio_i/r_gpio_dir_reg[4]
0.8386 0.04144 0.01991 0.9 VDD 82.003,269.520 peripherals_i/apb_gpio_i/r_gpio_dir_reg[3]
0.8461 0.03799 0.01592 0.9 VDD 82.003,271.824 peripherals_i/apb_gpio_i/r_gpio_dir_reg[2]
0.8398 0.04159 0.01861 0.9 VDD 82.003,270.672 peripherals_i/apb_gpio_i/r_gpio_dir_reg[1]
0.8496 0.03587 0.01454 0.9 VDD 84.613,272.976 peripherals_i/apb_gpio_i/r_gpio_dir_reg[0]
0.8325 0.04819 0.01928 0.9 VDD 105.583,256.272 peripherals_i/apb_gpio_i/r_powerevent_reg[31]
0.8321 0.04804 0.01982 0.9 VDD 107.833,256.272 peripherals_i/apb_gpio_i/r_powerevent_reg[30]
0.8319 0.04753 0.02058 0.9 VDD 110.083,258.576 peripherals_i/apb_gpio_i/r_powerevent_reg[29]
0.8423 0.03804 0.01967 0.9 VDD 109.543,267.792 peripherals_i/apb_gpio_i/r_powerevent_reg[28]
0.845 0.03989 0.01511 0.9 VDD 97.123,266.640 peripherals_i/apb_gpio_i/r_powerevent_reg[27]
0.8392 0.04215 0.01864 0.9 VDD 101.803,266.640 peripherals_i/apb_gpio_i/r_powerevent_reg[26]
0.8374 0.04301 0.01959 0.9 VDD 109.093,267.216 peripherals_i/apb_gpio_i/r_powerevent_reg[25]
0.8356 0.04364 0.02072 0.9 VDD 109.543,266.064 peripherals_i/apb_gpio_i/r_powerevent_reg[24]
0.8336 0.04786 0.0185 0.9 VDD 103.423,256.272 peripherals_i/apb_gpio_i/r_powerevent_reg[23]
0.8398 0.04385 0.01631 0.9 VDD 98.743,255.696 peripherals_i/apb_gpio_i/r_powerevent_reg[22]
0.8401 0.04253 0.01733 0.9 VDD 99.913,266.064 peripherals_i/apb_gpio_i/r_powerevent_reg[21]
0.845 0.04025 0.01473 0.9 VDD 97.753,267.216 peripherals_i/apb_gpio_i/r_powerevent_reg[20]
0.8385 0.04304 0.01842 0.9 VDD 105.223,267.216 peripherals_i/apb_gpio_i/r_powerevent_reg[19]
0.8397 0.04266 0.01761 0.9 VDD 103.243,267.216 peripherals_i/apb_gpio_i/r_powerevent_reg[18]
0.8318 0.04442 0.0238 0.9 VDD 110.353,260.880 peripherals_i/apb_gpio_i/r_powerevent_reg[17]
0.8334 0.045 0.02156 0.9 VDD 110.713,262.608 peripherals_i/apb_gpio_i/r_powerevent_reg[16]
0.8323 0.04756 0.0201 0.9 VDD 109.903,256.272 peripherals_i/apb_gpio_i/r_powerevent_reg[15]
0.8335 0.04698 0.01956 0.9 VDD 101.083,256.848 peripherals_i/apb_gpio_i/r_powerevent_reg[14]
0.8425 0.04211 0.01544 0.9 VDD 93.883,258.576 peripherals_i/apb_gpio_i/r_powerevent_reg[13]
0.842 0.04179 0.01625 0.9 VDD 93.163,258.000 peripherals_i/apb_gpio_i/r_powerevent_reg[12]
0.8408 0.04059 0.01863 0.9 VDD 90.823,258.000 peripherals_i/apb_gpio_i/r_powerevent_reg[11]
0.837 0.04275 0.02027 0.9 VDD 89.023,258.576 peripherals_i/apb_gpio_i/r_powerevent_reg[10]
0.8317 0.04592 0.02236 0.9 VDD 86.413,258.576 peripherals_i/apb_gpio_i/r_powerevent_reg[9]
0.8286 0.04897 0.02242 0.9 VDD 83.263,259.152 peripherals_i/apb_gpio_i/r_powerevent_reg[8]
0.8262 0.04927 0.02457 0.9 VDD 82.903,258.576 peripherals_i/apb_gpio_i/r_powerevent_reg[7]
0.8289 0.04653 0.02457 0.9 VDD 82.903,258.000 peripherals_i/apb_gpio_i/r_powerevent_reg[6]
0.8289 0.04778 0.02335 0.9 VDD 80.833,261.456 peripherals_i/apb_gpio_i/r_powerevent_reg[5]
0.833 0.04452 0.02246 0.9 VDD 81.463,262.608 peripherals_i/apb_gpio_i/r_powerevent_reg[4]
0.8347 0.04406 0.02128 0.9 VDD 81.643,263.760 peripherals_i/apb_gpio_i/r_powerevent_reg[3]
0.8351 0.04282 0.02209 0.9 VDD 81.643,265.488 peripherals_i/apb_gpio_i/r_powerevent_reg[2]
0.8357 0.04355 0.02076 0.9 VDD 82.723,267.216 peripherals_i/apb_gpio_i/r_powerevent_reg[1]
0.8345 0.04365 0.02184 0.9 VDD 82.543,266.640 peripherals_i/apb_gpio_i/r_powerevent_reg[0]
0.8528 0.03303 0.01419 0.9 VDD 86.413,277.008 peripherals_i/apb_gpio_i/gpio_padcfg_reg[25][1]
0.85 0.03495 0.01509 0.9 VDD 111.433,278.736 peripherals_i/apb_gpio_i/gpio_padcfg_reg[10][1]
0.8495 0.03572 0.01477 0.9 VDD 82.723,273.552 peripherals_i/apb_gpio_i/gpio_padcfg_reg[0][1]
0.8453 0.03751 0.01719 0.9 VDD 114.493,272.400 peripherals_i/apb_gpio_i/gpio_padcfg_reg[31][1]
0.8439 0.03757 0.01849 0.9 VDD 114.313,272.976 peripherals_i/apb_gpio_i/gpio_padcfg_reg[30][1]
0.8519 0.03433 0.01374 0.9 VDD 87.673,273.552 peripherals_i/apb_gpio_i/gpio_padcfg_reg[29][1]
0.8429 0.03832 0.01882 0.9 VDD 80.653,271.248 peripherals_i/apb_gpio_i/gpio_padcfg_reg[28][1]
0.8513 0.03421 0.0145 0.9 VDD 113.773,276.432 peripherals_i/apb_gpio_i/gpio_padcfg_reg[27][1]
0.852 0.03416 0.01381 0.9 VDD 113.773,278.160 peripherals_i/apb_gpio_i/gpio_padcfg_reg[26][1]
0.8514 0.03489 0.01367 0.9 VDD 73.903,278.160 peripherals_i/apb_gpio_i/gpio_padcfg_reg[24][1]
0.8535 0.03249 0.01402 0.9 VDD 115.843,277.008 peripherals_i/apb_gpio_i/gpio_padcfg_reg[23][1]
0.8534 0.03329 0.01334 0.9 VDD 115.753,278.160 peripherals_i/apb_gpio_i/gpio_padcfg_reg[22][1]
0.8531 0.0333 0.01358 0.9 VDD 87.943,275.856 peripherals_i/apb_gpio_i/gpio_padcfg_reg[21][1]
0.8524 0.03397 0.01364 0.9 VDD 73.723,277.584 peripherals_i/apb_gpio_i/gpio_padcfg_reg[20][1]
0.8543 0.03239 0.01331 0.9 VDD 118.273,276.432 peripherals_i/apb_gpio_i/gpio_padcfg_reg[19][1]
0.8548 0.03188 0.0133 0.9 VDD 118.543,278.736 peripherals_i/apb_gpio_i/gpio_padcfg_reg[18][1]
0.8546 0.03132 0.01408 0.9 VDD 87.133,279.312 peripherals_i/apb_gpio_i/gpio_padcfg_reg[17][1]
0.8527 0.03235 0.01497 0.9 VDD 80.293,279.312 peripherals_i/apb_gpio_i/gpio_padcfg_reg[16][1]
0.8537 0.03248 0.01378 0.9 VDD 118.093,275.856 peripherals_i/apb_gpio_i/gpio_padcfg_reg[15][1]
0.8551 0.03218 0.01269 0.9 VDD 118.003,278.160 peripherals_i/apb_gpio_i/gpio_padcfg_reg[14][1]
0.8524 0.03329 0.01435 0.9 VDD 86.053,278.736 peripherals_i/apb_gpio_i/gpio_padcfg_reg[13][1]
0.853 0.0321 0.01485 0.9 VDD 82.723,279.312 peripherals_i/apb_gpio_i/gpio_padcfg_reg[12][1]
0.8507 0.03425 0.015 0.9 VDD 110.893,277.008 peripherals_i/apb_gpio_i/gpio_padcfg_reg[11][1]
0.85 0.03497 0.015 0.9 VDD 85.693,274.128 peripherals_i/apb_gpio_i/gpio_padcfg_reg[9][1]
0.8505 0.035 0.01448 0.9 VDD 74.983,278.736 peripherals_i/apb_gpio_i/gpio_padcfg_reg[8][1]
0.8502 0.03486 0.01489 0.9 VDD 111.703,276.432 peripherals_i/apb_gpio_i/gpio_padcfg_reg[7][1]
0.851 0.03482 0.01416 0.9 VDD 111.883,278.160 peripherals_i/apb_gpio_i/gpio_padcfg_reg[6][1]
0.8497 0.03514 0.01513 0.9 VDD 84.973,274.704 peripherals_i/apb_gpio_i/gpio_padcfg_reg[5][1]
0.853 0.03252 0.01448 0.9 VDD 74.983,279.312 peripherals_i/apb_gpio_i/gpio_padcfg_reg[4][1]
0.844 0.03849 0.01747 0.9 VDD 106.123,273.552 peripherals_i/apb_gpio_i/gpio_padcfg_reg[3][1]
0.846 0.03842 0.01559 0.9 VDD 108.103,274.128 peripherals_i/apb_gpio_i/gpio_padcfg_reg[2][1]
0.8479 0.03564 0.01643 0.9 VDD 87.763,271.248 peripherals_i/apb_gpio_i/gpio_padcfg_reg[1][1]
0.8424 0.04436 0.01328 0.9 VDD 98.158,247.056 peripherals_i/apb_gpio_i/U29
0.8381 0.04448 0.01746 0.9 VDD 86.098,255.120 peripherals_i/apb_gpio_i/U31
0.8374 0.04497 0.01766 0.9 VDD 85.468,254.544 peripherals_i/apb_gpio_i/U32
0.8379 0.04466 0.01744 0.9 VDD 86.188,254.544 peripherals_i/apb_gpio_i/U33
0.8386 0.04425 0.01719 0.9 VDD 86.953,254.544 peripherals_i/apb_gpio_i/U34
0.8385 0.04416 0.01729 0.9 VDD 86.638,255.120 peripherals_i/apb_gpio_i/U35
0.8391 0.04377 0.01709 0.9 VDD 87.268,255.120 peripherals_i/apb_gpio_i/U36
0.8401 0.04331 0.01663 0.9 VDD 88.708,254.544 peripherals_i/apb_gpio_i/U39
0.8365 0.04375 0.0198 0.9 VDD 87.898,253.968 peripherals_i/apb_gpio_i/U40
0.8391 0.04389 0.01698 0.9 VDD 87.628,254.544 peripherals_i/apb_gpio_i/U41
0.8407 0.04271 0.01656 0.9 VDD 88.933,255.120 peripherals_i/apb_gpio_i/U42
0.84 0.04319 0.0168 0.9 VDD 88.168,255.120 peripherals_i/apb_gpio_i/U43
0.8387 0.04325 0.01804 0.9 VDD 88.078,255.696 peripherals_i/apb_gpio_i/U44
0.8355 0.04601 0.01848 0.9 VDD 82.858,254.544 peripherals_i/apb_gpio_i/U47
0.8361 0.04571 0.01823 0.9 VDD 83.668,254.544 peripherals_i/apb_gpio_i/U48
0.8357 0.04594 0.01834 0.9 VDD 83.308,255.120 peripherals_i/apb_gpio_i/U49
0.837 0.04512 0.01785 0.9 VDD 84.883,255.120 peripherals_i/apb_gpio_i/U50
0.8349 0.04571 0.01943 0.9 VDD 83.758,255.696 peripherals_i/apb_gpio_i/U51
0.8365 0.04543 0.01803 0.9 VDD 84.298,255.120 peripherals_i/apb_gpio_i/U52
0.8338 0.04435 0.02187 0.9 VDD 84.478,259.728 peripherals_i/apb_gpio_i/U55
0.8349 0.04378 0.02136 0.9 VDD 85.288,260.304 peripherals_i/apb_gpio_i/U56
0.8349 0.04365 0.0214 0.9 VDD 85.468,259.728 peripherals_i/apb_gpio_i/U57
0.836 0.04318 0.02084 0.9 VDD 86.143,260.304 peripherals_i/apb_gpio_i/U58
0.8343 0.04403 0.02167 0.9 VDD 84.928,259.728 peripherals_i/apb_gpio_i/U59
0.8356 0.04328 0.0211 0.9 VDD 86.008,259.728 peripherals_i/apb_gpio_i/U60
0.8367 0.04253 0.02081 0.9 VDD 88.348,258.000 peripherals_i/apb_gpio_i/U62
0.8448 0.03872 0.01652 0.9 VDD 91.588,261.456 peripherals_i/apb_gpio_i/U64
0.8455 0.03835 0.01618 0.9 VDD 91.858,262.608 peripherals_i/apb_gpio_i/U65
0.8453 0.03776 0.0169 0.9 VDD 91.138,262.032 peripherals_i/apb_gpio_i/U66
0.8454 0.03948 0.01513 0.9 VDD 93.253,262.032 peripherals_i/apb_gpio_i/U67
0.8451 0.03925 0.01569 0.9 VDD 92.578,261.456 peripherals_i/apb_gpio_i/U68
0.8454 0.03857 0.01607 0.9 VDD 92.128,262.032 peripherals_i/apb_gpio_i/U69
0.8395 0.04469 0.01576 0.9 VDD 99.688,254.544 peripherals_i/apb_gpio_i/U72
0.8391 0.04483 0.01607 0.9 VDD 100.498,254.544 peripherals_i/apb_gpio_i/U73
0.8393 0.04476 0.0159 0.9 VDD 100.048,254.544 peripherals_i/apb_gpio_i/U74
0.8391 0.04435 0.01657 0.9 VDD 101.803,255.120 peripherals_i/apb_gpio_i/U75
0.8385 0.04499 0.01655 0.9 VDD 101.758,254.544 peripherals_i/apb_gpio_i/U76
0.8387 0.04497 0.01638 0.9 VDD 101.308,254.544 peripherals_i/apb_gpio_i/U77
0.8421 0.04297 0.01489 0.9 VDD 92.128,251.664 peripherals_i/apb_gpio_i/U80
0.8425 0.04315 0.01433 0.9 VDD 92.038,250.512 peripherals_i/apb_gpio_i/U81
0.842 0.04315 0.01489 0.9 VDD 92.128,251.088 peripherals_i/apb_gpio_i/U82
0.8405 0.043 0.01653 0.9 VDD 90.733,252.816 peripherals_i/apb_gpio_i/U83
0.8413 0.04295 0.01571 0.9 VDD 92.038,252.240 peripherals_i/apb_gpio_i/U84
0.8409 0.04334 0.01577 0.9 VDD 91.948,252.816 peripherals_i/apb_gpio_i/U85
0.8423 0.04361 0.01414 0.9 VDD 95.548,254.544 peripherals_i/apb_gpio_i/U88
0.8402 0.04555 0.01425 0.9 VDD 95.008,253.392 peripherals_i/apb_gpio_i/U89
0.8424 0.04342 0.01418 0.9 VDD 94.918,253.968 peripherals_i/apb_gpio_i/U90
0.8424 0.04305 0.01452 0.9 VDD 93.613,254.544 peripherals_i/apb_gpio_i/U91
0.8426 0.04329 0.01406 0.9 VDD 94.468,254.544 peripherals_i/apb_gpio_i/U92
0.8433 0.04267 0.01406 0.9 VDD 94.468,255.120 peripherals_i/apb_gpio_i/U93
0.8431 0.04222 0.0147 0.9 VDD 93.928,257.424 peripherals_i/apb_gpio_i/U95
0.8386 0.04025 0.02116 0.9 VDD 81.328,267.792 peripherals_i/apb_gpio_i/U97
0.8372 0.04119 0.02157 0.9 VDD 79.258,267.792 peripherals_i/apb_gpio_i/U98
0.8376 0.04094 0.02148 0.9 VDD 79.798,267.792 peripherals_i/apb_gpio_i/U99
0.8413 0.04068 0.01803 0.9 VDD 80.383,268.368 peripherals_i/apb_gpio_i/U100
0.8416 0.04045 0.01796 0.9 VDD 80.878,268.368 peripherals_i/apb_gpio_i/U101
0.8383 0.04045 0.02128 0.9 VDD 80.878,267.792 peripherals_i/apb_gpio_i/U102
0.842 0.04012 0.01785 0.9 VDD 81.598,268.368 peripherals_i/apb_gpio_i/U105
0.8402 0.04185 0.01793 0.9 VDD 81.058,268.944 peripherals_i/apb_gpio_i/U106
0.8405 0.04166 0.01786 0.9 VDD 81.508,268.944 peripherals_i/apb_gpio_i/U107
0.8411 0.0412 0.01771 0.9 VDD 82.453,268.944 peripherals_i/apb_gpio_i/U108
0.8424 0.03983 0.01775 0.9 VDD 82.228,268.368 peripherals_i/apb_gpio_i/U109
0.8414 0.04098 0.01765 0.9 VDD 82.858,268.944 peripherals_i/apb_gpio_i/U110
0.8334 0.04402 0.02261 0.9 VDD 78.718,266.064 peripherals_i/apb_gpio_i/U113
0.8335 0.04492 0.02161 0.9 VDD 78.988,267.216 peripherals_i/apb_gpio_i/U114
0.8325 0.04492 0.02258 0.9 VDD 78.988,266.640 peripherals_i/apb_gpio_i/U115
0.8338 0.04473 0.02148 0.9 VDD 79.753,267.216 peripherals_i/apb_gpio_i/U116
0.8336 0.04386 0.02257 0.9 VDD 79.168,266.064 peripherals_i/apb_gpio_i/U117
0.8326 0.04481 0.02254 0.9 VDD 79.438,266.640 peripherals_i/apb_gpio_i/U118
0.8352 0.04627 0.01854 0.9 VDD 82.678,255.120 peripherals_i/apb_gpio_i/U121
0.8337 0.0465 0.01978 0.9 VDD 82.228,255.696 peripherals_i/apb_gpio_i/U122
0.8341 0.04622 0.01965 0.9 VDD 82.768,255.696 peripherals_i/apb_gpio_i/U123
0.8338 0.04659 0.01956 0.9 VDD 83.173,256.272 peripherals_i/apb_gpio_i/U124
0.8318 0.04704 0.02111 0.9 VDD 82.408,256.848 peripherals_i/apb_gpio_i/U125
0.8325 0.04667 0.0208 0.9 VDD 83.038,256.848 peripherals_i/apb_gpio_i/U126
0.8399 0.04024 0.01987 0.9 VDD 86.728,264.912 peripherals_i/apb_gpio_i/U128
0.8326 0.04461 0.02274 0.9 VDD 80.248,263.184 peripherals_i/apb_gpio_i/U130
0.8333 0.04497 0.02169 0.9 VDD 79.348,263.760 peripherals_i/apb_gpio_i/U131
0.8336 0.04475 0.0216 0.9 VDD 79.888,263.760 peripherals_i/apb_gpio_i/U132
0.8321 0.04507 0.02279 0.9 VDD 80.023,262.608 peripherals_i/apb_gpio_i/U133
0.8329 0.04443 0.02264 0.9 VDD 80.698,263.184 peripherals_i/apb_gpio_i/U134
0.8333 0.04418 0.02249 0.9 VDD 81.328,263.184 peripherals_i/apb_gpio_i/U135
0.8302 0.04674 0.02306 0.9 VDD 80.248,260.304 peripherals_i/apb_gpio_i/U138
0.8273 0.04887 0.02382 0.9 VDD 77.818,261.456 peripherals_i/apb_gpio_i/U139
0.8284 0.04842 0.02316 0.9 VDD 79.258,260.880 peripherals_i/apb_gpio_i/U140
0.8312 0.04519 0.02358 0.9 VDD 79.663,262.032 peripherals_i/apb_gpio_i/U141
0.8289 0.04806 0.02307 0.9 VDD 80.158,260.880 peripherals_i/apb_gpio_i/U142
0.8286 0.04824 0.02311 0.9 VDD 79.708,260.880 peripherals_i/apb_gpio_i/U143
0.833 0.04467 0.02235 0.9 VDD 79.528,264.912 peripherals_i/apb_gpio_i/U146
0.8331 0.04505 0.0218 0.9 VDD 78.718,264.336 peripherals_i/apb_gpio_i/U147
0.8336 0.04475 0.02169 0.9 VDD 79.348,264.336 peripherals_i/apb_gpio_i/U148
0.834 0.04364 0.02233 0.9 VDD 79.753,265.488 peripherals_i/apb_gpio_i/U149
0.8339 0.0445 0.0216 0.9 VDD 79.888,264.336 peripherals_i/apb_gpio_i/U150
0.8343 0.04424 0.0215 0.9 VDD 80.428,264.336 peripherals_i/apb_gpio_i/U151
0.8485 0.03716 0.01432 0.9 VDD 93.478,266.640 peripherals_i/apb_gpio_i/U154
0.8506 0.03591 0.0135 0.9 VDD 93.658,267.792 peripherals_i/apb_gpio_i/U155
0.849 0.03624 0.01474 0.9 VDD 92.308,267.216 peripherals_i/apb_gpio_i/U156
0.8481 0.03891 0.013 0.9 VDD 94.963,266.064 peripherals_i/apb_gpio_i/U157
0.8481 0.0378 0.01414 0.9 VDD 93.658,266.064 peripherals_i/apb_gpio_i/U158
0.8478 0.03661 0.01563 0.9 VDD 92.398,265.488 peripherals_i/apb_gpio_i/U159
0.8437 0.03862 0.01764 0.9 VDD 89.968,262.608 peripherals_i/apb_gpio_i/U161
0.8396 0.04171 0.01865 0.9 VDD 89.788,259.152 peripherals_i/apb_gpio_i/U162
0.8424 0.03777 0.01982 0.9 VDD 112.018,267.792 peripherals_i/apb_gpio_i/U164
0.8439 0.03762 0.01849 0.9 VDD 113.008,268.368 peripherals_i/apb_gpio_i/U165
0.8425 0.03769 0.01982 0.9 VDD 112.558,267.792 peripherals_i/apb_gpio_i/U166
0.8383 0.04186 0.0198 0.9 VDD 113.323,267.216 peripherals_i/apb_gpio_i/U167
0.8381 0.04209 0.01981 0.9 VDD 112.738,267.216 peripherals_i/apb_gpio_i/U168
0.837 0.04254 0.02043 0.9 VDD 112.558,266.064 peripherals_i/apb_gpio_i/U169
0.8457 0.03783 0.01651 0.9 VDD 101.128,267.792 peripherals_i/apb_gpio_i/U172
0.846 0.03856 0.01539 0.9 VDD 101.758,268.944 peripherals_i/apb_gpio_i/U173
0.8468 0.03785 0.01536 0.9 VDD 101.668,268.368 peripherals_i/apb_gpio_i/U174
0.8456 0.03869 0.01566 0.9 VDD 102.523,268.944 peripherals_i/apb_gpio_i/U175
0.8465 0.03788 0.01558 0.9 VDD 102.298,268.368 peripherals_i/apb_gpio_i/U176
0.8455 0.03785 0.0167 0.9 VDD 101.488,267.792 peripherals_i/apb_gpio_i/U177
0.837 0.04485 0.01815 0.9 VDD 106.438,254.544 peripherals_i/apb_gpio_i/U180
0.8356 0.04479 0.01959 0.9 VDD 106.888,253.968 peripherals_i/apb_gpio_i/U181
0.8355 0.04488 0.01957 0.9 VDD 106.258,253.968 peripherals_i/apb_gpio_i/U182
0.837 0.04497 0.01803 0.9 VDD 105.943,255.120 peripherals_i/apb_gpio_i/U183
0.8368 0.04504 0.01815 0.9 VDD 106.438,255.120 peripherals_i/apb_gpio_i/U184
0.8354 0.04506 0.01954 0.9 VDD 106.618,255.696 peripherals_i/apb_gpio_i/U185
0.8377 0.04198 0.02036 0.9 VDD 113.008,266.640 peripherals_i/apb_gpio_i/U188
0.8377 0.04203 0.02024 0.9 VDD 113.728,266.064 peripherals_i/apb_gpio_i/U189
0.8374 0.04227 0.02033 0.9 VDD 113.188,266.064 peripherals_i/apb_gpio_i/U190
0.8348 0.04329 0.02193 0.9 VDD 113.143,264.912 peripherals_i/apb_gpio_i/U191
0.8355 0.0425 0.02204 0.9 VDD 112.648,265.488 peripherals_i/apb_gpio_i/U192
0.8344 0.04356 0.02206 0.9 VDD 112.558,264.912 peripherals_i/apb_gpio_i/U193
0.8357 0.04384 0.02042 0.9 VDD 105.358,263.184 peripherals_i/apb_gpio_i/U195
0.8323 0.04718 0.02055 0.9 VDD 111.208,258.576 peripherals_i/apb_gpio_i/U197
0.8298 0.04687 0.02331 0.9 VDD 112.198,259.152 peripherals_i/apb_gpio_i/U198
0.8296 0.04703 0.02332 0.9 VDD 111.658,259.152 peripherals_i/apb_gpio_i/U199
0.8307 0.04595 0.02331 0.9 VDD 111.973,259.728 peripherals_i/apb_gpio_i/U200
0.8305 0.0462 0.02332 0.9 VDD 111.208,259.728 peripherals_i/apb_gpio_i/U201
0.8304 0.04629 0.02332 0.9 VDD 110.758,259.728 peripherals_i/apb_gpio_i/U202
0.8369 0.04453 0.01861 0.9 VDD 108.508,254.544 peripherals_i/apb_gpio_i/U205
0.8361 0.04441 0.01951 0.9 VDD 109.318,253.968 peripherals_i/apb_gpio_i/U206
0.8359 0.04451 0.01956 0.9 VDD 108.688,253.968 peripherals_i/apb_gpio_i/U207
0.8357 0.0447 0.0196 0.9 VDD 107.473,253.968 peripherals_i/apb_gpio_i/U208
0.8369 0.0446 0.01854 0.9 VDD 108.058,254.544 peripherals_i/apb_gpio_i/U209
0.8369 0.04474 0.01834 0.9 VDD 107.158,254.544 peripherals_i/apb_gpio_i/U210
0.844 0.0391 0.01691 0.9 VDD 106.168,268.944 peripherals_i/apb_gpio_i/U213
0.8427 0.03914 0.01812 0.9 VDD 106.708,269.520 peripherals_i/apb_gpio_i/U214
0.8429 0.03909 0.01799 0.9 VDD 105.988,269.520 peripherals_i/apb_gpio_i/U215
0.8443 0.03905 0.01665 0.9 VDD 105.403,268.944 peripherals_i/apb_gpio_i/U216
0.845 0.03799 0.01697 0.9 VDD 106.348,268.368 peripherals_i/apb_gpio_i/U217
0.8453 0.03797 0.01676 0.9 VDD 105.718,268.368 peripherals_i/apb_gpio_i/U218
0.843 0.03882 0.01819 0.9 VDD 110.938,268.944 peripherals_i/apb_gpio_i/U221
0.843 0.03888 0.01809 0.9 VDD 110.488,268.944 peripherals_i/apb_gpio_i/U222
0.8428 0.0389 0.01833 0.9 VDD 110.398,269.520 peripherals_i/apb_gpio_i/U223
0.8426 0.03903 0.01836 0.9 VDD 109.543,269.520 peripherals_i/apb_gpio_i/U224
0.8431 0.03895 0.01799 0.9 VDD 110.038,268.944 peripherals_i/apb_gpio_i/U225
0.8431 0.03903 0.01787 0.9 VDD 109.498,268.944 peripherals_i/apb_gpio_i/U226
0.8357 0.04465 0.01964 0.9 VDD 105.448,261.456 peripherals_i/apb_gpio_i/U228
0.8363 0.04227 0.02145 0.9 VDD 113.188,263.184 peripherals_i/apb_gpio_i/U230
0.8341 0.04339 0.02249 0.9 VDD 112.918,264.336 peripherals_i/apb_gpio_i/U231
0.8352 0.04231 0.02247 0.9 VDD 113.098,263.760 peripherals_i/apb_gpio_i/U232
0.8366 0.04199 0.02139 0.9 VDD 113.863,263.184 peripherals_i/apb_gpio_i/U233
0.8361 0.04246 0.02148 0.9 VDD 112.738,263.184 peripherals_i/apb_gpio_i/U234
0.834 0.04451 0.02149 0.9 VDD 112.648,262.608 peripherals_i/apb_gpio_i/U235
0.8365 0.0436 0.01991 0.9 VDD 112.828,261.456 peripherals_i/apb_gpio_i/U238
0.8371 0.04311 0.01976 0.9 VDD 114.088,261.456 peripherals_i/apb_gpio_i/U239
0.8368 0.04336 0.01984 0.9 VDD 113.458,261.456 peripherals_i/apb_gpio_i/U240
0.8328 0.04355 0.02369 0.9 VDD 112.963,260.880 peripherals_i/apb_gpio_i/U241
0.8325 0.04374 0.02374 0.9 VDD 112.468,260.880 peripherals_i/apb_gpio_i/U242
0.8323 0.04395 0.02378 0.9 VDD 111.928,260.880 peripherals_i/apb_gpio_i/U243
0.8351 0.04492 0.01997 0.9 VDD 111.748,255.696 peripherals_i/apb_gpio_i/U246
0.8332 0.04682 0.01994 0.9 VDD 112.108,256.272 peripherals_i/apb_gpio_i/U247
0.833 0.047 0.01998 0.9 VDD 111.568,256.272 peripherals_i/apb_gpio_i/U248
0.8298 0.04732 0.02286 0.9 VDD 110.623,256.848 peripherals_i/apb_gpio_i/U249
0.8301 0.04688 0.02299 0.9 VDD 111.928,256.848 peripherals_i/apb_gpio_i/U250
0.8299 0.04709 0.02296 0.9 VDD 111.298,256.848 peripherals_i/apb_gpio_i/U251
0.8389 0.0444 0.01669 0.9 VDD 102.118,255.120 peripherals_i/apb_gpio_i/U254
0.8382 0.04503 0.01679 0.9 VDD 102.388,254.544 peripherals_i/apb_gpio_i/U255
0.8387 0.04445 0.01682 0.9 VDD 102.478,255.120 peripherals_i/apb_gpio_i/U256
0.8378 0.04509 0.01714 0.9 VDD 103.333,254.544 peripherals_i/apb_gpio_i/U257
0.8376 0.04509 0.01735 0.9 VDD 103.918,254.544 peripherals_i/apb_gpio_i/U258
0.8382 0.0446 0.01719 0.9 VDD 103.468,255.120 peripherals_i/apb_gpio_i/U259
0.8359 0.04456 0.0195 0.9 VDD 104.818,261.456 peripherals_i/apb_gpio_i/U261
0.8483 0.03759 0.01414 0.9 VDD 98.788,268.368 peripherals_i/apb_gpio_i/U263
0.8467 0.03769 0.01561 0.9 VDD 99.418,267.792 peripherals_i/apb_gpio_i/U264
0.8464 0.03776 0.01585 0.9 VDD 99.868,267.792 peripherals_i/apb_gpio_i/U265
0.8461 0.0378 0.01606 0.9 VDD 100.273,267.792 peripherals_i/apb_gpio_i/U266
0.847 0.03762 0.01537 0.9 VDD 98.968,267.792 peripherals_i/apb_gpio_i/U267
0.8425 0.04146 0.01609 0.9 VDD 100.318,267.216 peripherals_i/apb_gpio_i/U268
0.8415 0.04354 0.01496 0.9 VDD 97.618,255.120 peripherals_i/apb_gpio_i/U271
0.8409 0.04379 0.01531 0.9 VDD 98.518,255.120 peripherals_i/apb_gpio_i/U272
0.8402 0.04445 0.01531 0.9 VDD 98.518,254.544 peripherals_i/apb_gpio_i/U273
0.8397 0.04464 0.01564 0.9 VDD 99.373,254.544 peripherals_i/apb_gpio_i/U274
0.8399 0.04457 0.01549 0.9 VDD 98.968,254.544 peripherals_i/apb_gpio_i/U275
0.8406 0.04389 0.01549 0.9 VDD 98.968,255.120 peripherals_i/apb_gpio_i/U276
0.8459 0.03793 0.0162 0.9 VDD 104.098,268.368 peripherals_i/apb_gpio_i/U279
0.8448 0.03896 0.0162 0.9 VDD 104.098,268.944 peripherals_i/apb_gpio_i/U280
0.8457 0.03794 0.01633 0.9 VDD 104.458,268.368 peripherals_i/apb_gpio_i/U281
0.845 0.0389 0.01607 0.9 VDD 103.693,268.944 peripherals_i/apb_gpio_i/U282
0.8461 0.03791 0.01599 0.9 VDD 103.468,268.368 peripherals_i/apb_gpio_i/U283
0.8463 0.0379 0.0158 0.9 VDD 102.928,268.368 peripherals_i/apb_gpio_i/U284
0.8382 0.04346 0.01832 0.9 VDD 99.508,264.912 peripherals_i/apb_gpio_i/U287
0.84 0.04285 0.01713 0.9 VDD 97.978,264.912 peripherals_i/apb_gpio_i/U288
0.8409 0.04278 0.01634 0.9 VDD 97.798,264.336 peripherals_i/apb_gpio_i/U289
0.8393 0.04326 0.01749 0.9 VDD 99.013,264.336 peripherals_i/apb_gpio_i/U290
0.8398 0.0431 0.01713 0.9 VDD 98.608,264.336 peripherals_i/apb_gpio_i/U291
0.8389 0.04321 0.01785 0.9 VDD 98.878,264.912 peripherals_i/apb_gpio_i/U292
0.8385 0.04312 0.01837 0.9 VDD 101.128,263.184 peripherals_i/apb_gpio_i/U294
0.8353 0.04528 0.01938 0.9 VDD 104.278,262.032 peripherals_i/apb_gpio_i/U295
0.8348 0.04662 0.01855 0.9 VDD 102.478,258.576 peripherals_i/apb_gpio_i/U296
0.8327 0.04611 0.02118 0.9 VDD 104.053,257.424 peripherals_i/apb_gpio_i/U298
0.8298 0.04764 0.02251 0.9 VDD 106.303,259.152 peripherals_i/apb_gpio_i/U299
0.8339 0.04636 0.01974 0.9 VDD 105.583,258.000 peripherals_i/apb_gpio_i/U300
0.847 0.03631 0.0167 0.9 VDD 91.003,264.336 peripherals_i/apb_gpio_i/U301
0.842 0.03866 0.01929 0.9 VDD 87.673,265.488 peripherals_i/apb_gpio_i/U302
0.8324 0.0462 0.02144 0.9 VDD 104.593,257.424 peripherals_i/apb_gpio_i/U303
0.8351 0.04537 0.01953 0.9 VDD 104.953,262.032 peripherals_i/apb_gpio_i/U304
0.8384 0.04394 0.01764 0.9 VDD 99.823,262.032 peripherals_i/apb_gpio_i/U305
0.8354 0.04508 0.01949 0.9 VDD 103.153,262.608 peripherals_i/apb_gpio_i/U306
0.8379 0.04494 0.01713 0.9 VDD 99.733,258.000 peripherals_i/apb_gpio_i/U307
0.8336 0.04479 0.0216 0.9 VDD 105.853,264.336 peripherals_i/apb_gpio_i/U308
0.8355 0.04385 0.02068 0.9 VDD 106.123,263.184 peripherals_i/apb_gpio_i/U309
0.8381 0.04328 0.01864 0.9 VDD 101.623,263.184 peripherals_i/apb_gpio_i/U310
0.8413 0.03909 0.01963 0.9 VDD 87.133,265.488 peripherals_i/apb_gpio_i/U311
0.842 0.03928 0.01871 0.9 VDD 88.573,263.184 peripherals_i/apb_gpio_i/U312
0.8411 0.03983 0.01904 0.9 VDD 88.573,262.032 peripherals_i/apb_gpio_i/U313
0.8362 0.04464 0.01911 0.9 VDD 86.413,256.848 peripherals_i/apb_gpio_i/U314
0.8369 0.04404 0.01911 0.9 VDD 86.413,257.424 peripherals_i/apb_gpio_i/U315
0.8367 0.04365 0.01969 0.9 VDD 88.303,259.152 peripherals_i/apb_gpio_i/U316
0.8393 0.04256 0.01815 0.9 VDD 88.303,257.424 peripherals_i/apb_gpio_i/U317
0.8437 0.03836 0.01795 0.9 VDD 89.563,263.184 peripherals_i/apb_gpio_i/U318
0.8359 0.04384 0.02021 0.9 VDD 104.773,263.184 peripherals_i/apb_gpio_i/U319
0.8405 0.04221 0.01732 0.9 VDD 89.653,256.848 peripherals_i/apb_gpio_i/U320
0.8378 0.0434 0.01885 0.9 VDD 101.983,263.184 peripherals_i/apb_gpio_i/U321
0.8355 0.04473 0.01974 0.9 VDD 105.943,261.456 peripherals_i/apb_gpio_i/U322
0.8337 0.04642 0.01985 0.9 VDD 105.943,258.000 peripherals_i/apb_gpio_i/U323
0.8424 0.04213 0.01545 0.9 VDD 92.893,256.272 peripherals_i/apb_gpio_i/U324
0.8422 0.04355 0.01422 0.9 VDD 95.143,256.272 peripherals_i/apb_gpio_i/U325
0.842 0.04355 0.01441 0.9 VDD 95.143,256.848 peripherals_i/apb_gpio_i/U326
0.8375 0.04511 0.01736 0.9 VDD 100.183,258.000 peripherals_i/apb_gpio_i/U327
0.8462 0.037 0.01677 0.9 VDD 91.093,263.184 peripherals_i/apb_gpio_i/U328
0.8348 0.04544 0.01974 0.9 VDD 105.943,262.032 peripherals_i/apb_gpio_i/U329
0.8379 0.04691 0.01521 0.9 VDD 96.988,252.816 peripherals_i/apb_gpio_i/U330
0.8422 0.04383 0.014 0.9 VDD 97.078,251.664 peripherals_i/apb_gpio_i/U331
0.8417 0.04384 0.01446 0.9 VDD 96.358,254.544 peripherals_i/apb_gpio_i/U333
0.8408 0.04419 0.01496 0.9 VDD 97.618,254.544 peripherals_i/apb_gpio_i/U334
0.8412 0.04403 0.01473 0.9 VDD 97.033,254.544 peripherals_i/apb_gpio_i/U335
0.8416 0.04499 0.01342 0.9 VDD 99.058,246.480 peripherals_i/apb_gpio_i/U336
0.8413 0.04364 0.0151 0.9 VDD 97.978,255.120 peripherals_i/apb_gpio_i/U337
0.8498 0.03712 0.0131 0.9 VDD 97.078,272.976 peripherals_i/apb_gpio_i/U341
0.8478 0.03899 0.01321 0.9 VDD 96.943,270.096 peripherals_i/apb_gpio_i/U344
0.8467 0.03908 0.0142 0.9 VDD 97.078,270.672 peripherals_i/apb_gpio_i/U345
0.8535 0.03526 0.01125 0.9 VDD 94.738,274.128 peripherals_i/apb_gpio_i/U347
0.8516 0.03619 0.01218 0.9 VDD 96.268,274.128 peripherals_i/apb_gpio_i/U350
0.8509 0.03661 0.01248 0.9 VDD 96.268,272.976 peripherals_i/apb_gpio_i/U353
0.8524 0.03581 0.01174 0.9 VDD 95.638,274.128 peripherals_i/apb_gpio_i/U355
0.8502 0.03681 0.01302 0.9 VDD 96.583,272.400 peripherals_i/apb_gpio_i/U356
0.8486 0.03764 0.01376 0.9 VDD 98.158,272.976 peripherals_i/apb_gpio_i/U357
0.8524 0.03596 0.01163 0.9 VDD 95.278,272.976 peripherals_i/apb_gpio_i/U359
0.8423 0.04273 0.01501 0.9 VDD 95.818,259.728 peripherals_i/apb_gpio_i/U362
0.8399 0.04387 0.01624 0.9 VDD 97.123,257.424 peripherals_i/apb_gpio_i/U363
0.8417 0.04182 0.01651 0.9 VDD 97.438,260.880 peripherals_i/apb_gpio_i/U364
0.8403 0.04377 0.01593 0.9 VDD 96.898,259.152 peripherals_i/apb_gpio_i/U366
0.8417 0.04326 0.01502 0.9 VDD 95.953,258.576 peripherals_i/apb_gpio_i/U367
0.8431 0.0413 0.01557 0.9 VDD 96.448,260.880 peripherals_i/apb_gpio_i/U368
0.8413 0.04339 0.01535 0.9 VDD 97.078,255.696 peripherals_i/apb_gpio_i/U369
0.8406 0.0438 0.01561 0.9 VDD 96.988,258.000 peripherals_i/apb_gpio_i/U371
0.8387 0.0449 0.0164 0.9 VDD 97.303,256.848 peripherals_i/apb_gpio_i/U372
0.8419 0.04239 0.01569 0.9 VDD 97.258,262.608 peripherals_i/apb_gpio_i/U373
0.8309 0.0466 0.02247 0.9 VDD 108.103,257.424 peripherals_i/apb_gpio_i/U375
0.8332 0.04656 0.02021 0.9 VDD 107.293,258.000 peripherals_i/apb_gpio_i/U376
0.8349 0.04522 0.01986 0.9 VDD 108.103,255.696 peripherals_i/apb_gpio_i/U377
0.8352 0.04512 0.01965 0.9 VDD 107.113,255.696 peripherals_i/apb_gpio_i/U379
0.8296 0.04795 0.02249 0.9 VDD 108.238,256.848 peripherals_i/apb_gpio_i/U380
0.8459 0.03782 0.0163 0.9 VDD 100.723,267.792 peripherals_i/apb_gpio_i/U381
0.845 0.03892 0.01609 0.9 VDD 102.523,272.976 peripherals_i/apb_gpio_i/U382
0.841 0.04215 0.01686 0.9 VDD 101.803,267.216 peripherals_i/apb_gpio_i/U383
0.8357 0.04434 0.01999 0.9 VDD 102.343,264.336 peripherals_i/apb_gpio_i/U384
0.8452 0.03787 0.01698 0.9 VDD 102.028,267.792 peripherals_i/apb_gpio_i/U385
0.8503 0.03545 0.01425 0.9 VDD 101.983,277.008 peripherals_i/apb_gpio_i/U386
0.8479 0.03724 0.01484 0.9 VDD 102.613,274.704 peripherals_i/apb_gpio_i/U387
0.8494 0.03618 0.01441 0.9 VDD 102.613,276.432 peripherals_i/apb_gpio_i/U388
0.8495 0.03589 0.01464 0.9 VDD 102.973,278.736 peripherals_i/apb_gpio_i/U389
0.85 0.03547 0.01455 0.9 VDD 103.198,277.008 peripherals_i/apb_gpio_i/U390
0.8431 0.038 0.01891 0.9 VDD 106.843,267.792 peripherals_i/apb_gpio_i/U392
0.8434 0.03908 0.01752 0.9 VDD 106.303,272.976 peripherals_i/apb_gpio_i/U393
0.8441 0.03804 0.01784 0.9 VDD 109.363,268.368 peripherals_i/apb_gpio_i/U394
0.8339 0.04384 0.02224 0.9 VDD 108.643,265.488 peripherals_i/apb_gpio_i/U395
0.8443 0.03803 0.01769 0.9 VDD 108.688,268.368 peripherals_i/apb_gpio_i/U396
0.8507 0.03482 0.01448 0.9 VDD 108.643,277.584 peripherals_i/apb_gpio_i/U397
0.8481 0.03641 0.01547 0.9 VDD 110.713,274.704 peripherals_i/apb_gpio_i/U398
0.8493 0.03547 0.01522 0.9 VDD 109.093,275.856 peripherals_i/apb_gpio_i/U399
0.8505 0.0352 0.01435 0.9 VDD 110.443,278.160 peripherals_i/apb_gpio_i/U400
0.8497 0.03525 0.01507 0.9 VDD 110.128,276.432 peripherals_i/apb_gpio_i/U401
0.8429 0.03801 0.0191 0.9 VDD 107.473,267.792 peripherals_i/apb_gpio_i/U403
0.8433 0.03898 0.01776 0.9 VDD 107.293,272.400 peripherals_i/apb_gpio_i/U404
0.8444 0.03802 0.01756 0.9 VDD 108.103,268.368 peripherals_i/apb_gpio_i/U405
0.834 0.04372 0.02229 0.9 VDD 109.183,265.488 peripherals_i/apb_gpio_i/U406
0.8427 0.03802 0.01928 0.9 VDD 108.058,267.792 peripherals_i/apb_gpio_i/U407
0.8532 0.03308 0.0137 0.9 VDD 114.223,277.584 peripherals_i/apb_gpio_i/U408
0.8447 0.03787 0.01743 0.9 VDD 113.233,272.400 peripherals_i/apb_gpio_i/U409
0.8514 0.03378 0.01479 0.9 VDD 112.243,277.008 peripherals_i/apb_gpio_i/U410
0.853 0.03316 0.01384 0.9 VDD 116.473,276.432 peripherals_i/apb_gpio_i/U411
0.8506 0.03445 0.01497 0.9 VDD 113.008,275.856 peripherals_i/apb_gpio_i/U412
0.8373 0.04449 0.01816 0.9 VDD 102.703,255.696 peripherals_i/apb_gpio_i/U414
0.8342 0.04695 0.0189 0.9 VDD 103.333,258.576 peripherals_i/apb_gpio_i/U415
0.8365 0.0447 0.01876 0.9 VDD 104.143,255.696 peripherals_i/apb_gpio_i/U416
0.8385 0.04453 0.017 0.9 VDD 102.973,255.120 peripherals_i/apb_gpio_i/U417
0.8379 0.04468 0.01739 0.9 VDD 104.008,255.120 peripherals_i/apb_gpio_i/U418
0.8354 0.04392 0.02064 0.9 VDD 108.283,266.064 peripherals_i/apb_gpio_i/U419
0.8433 0.0389 0.01779 0.9 VDD 108.103,272.400 peripherals_i/apb_gpio_i/U420
0.8364 0.04293 0.02072 0.9 VDD 109.543,266.640 peripherals_i/apb_gpio_i/U421
0.8342 0.04345 0.02238 0.9 VDD 109.363,263.760 peripherals_i/apb_gpio_i/U422
0.8363 0.04303 0.02067 0.9 VDD 108.778,266.640 peripherals_i/apb_gpio_i/U423
0.8492 0.03559 0.01519 0.9 VDD 113.503,274.704 peripherals_i/apb_gpio_i/U424
0.8426 0.04005 0.01731 0.9 VDD 113.863,271.824 peripherals_i/apb_gpio_i/U425
0.8487 0.03596 0.01533 0.9 VDD 112.333,274.704 peripherals_i/apb_gpio_i/U426
0.8489 0.03633 0.01476 0.9 VDD 116.293,274.128 peripherals_i/apb_gpio_i/U427
0.848 0.03697 0.01507 0.9 VDD 114.538,274.128 peripherals_i/apb_gpio_i/U428
0.836 0.04486 0.01915 0.9 VDD 105.223,255.696 peripherals_i/apb_gpio_i/U430
0.8342 0.04626 0.01955 0.9 VDD 104.953,258.000 peripherals_i/apb_gpio_i/U431
0.8357 0.04494 0.01932 0.9 VDD 105.763,255.696 peripherals_i/apb_gpio_i/U432
0.8376 0.04477 0.0176 0.9 VDD 104.593,255.120 peripherals_i/apb_gpio_i/U433
0.8372 0.04488 0.01787 0.9 VDD 105.358,255.120 peripherals_i/apb_gpio_i/U434
0.8458 0.04063 0.01356 0.9 VDD 94.963,264.336 peripherals_i/apb_gpio_i/U435
0.8517 0.03632 0.01197 0.9 VDD 95.413,269.520 peripherals_i/apb_gpio_i/U436
0.8435 0.04039 0.01611 0.9 VDD 96.763,265.488 peripherals_i/apb_gpio_i/U437
0.8448 0.04064 0.01454 0.9 VDD 95.953,263.760 peripherals_i/apb_gpio_i/U438
0.8428 0.04221 0.01502 0.9 VDD 96.448,264.336 peripherals_i/apb_gpio_i/U439
0.8545 0.03434 0.01114 0.9 VDD 94.963,275.856 peripherals_i/apb_gpio_i/U440
0.852 0.03605 0.01192 0.9 VDD 95.413,272.400 peripherals_i/apb_gpio_i/U441
0.8526 0.03547 0.0119 0.9 VDD 95.953,275.280 peripherals_i/apb_gpio_i/U442
0.8541 0.03426 0.01163 0.9 VDD 96.043,278.160 peripherals_i/apb_gpio_i/U443
0.8535 0.03509 0.01139 0.9 VDD 95.278,275.280 peripherals_i/apb_gpio_i/U444
0.8353 0.0447 0.02003 0.9 VDD 108.733,261.456 peripherals_i/apb_gpio_i/U446
0.8431 0.03867 0.01825 0.9 VDD 109.543,272.976 peripherals_i/apb_gpio_i/U447
0.8303 0.04642 0.02333 0.9 VDD 110.173,259.728 peripherals_i/apb_gpio_i/U448
0.8297 0.04662 0.02363 0.9 VDD 109.183,260.304 peripherals_i/apb_gpio_i/U449
0.8298 0.04648 0.02373 0.9 VDD 109.858,260.304 peripherals_i/apb_gpio_i/U450
0.8509 0.03424 0.01488 0.9 VDD 113.683,275.856 peripherals_i/apb_gpio_i/U451
0.8422 0.04037 0.01745 0.9 VDD 113.143,271.824 peripherals_i/apb_gpio_i/U452
0.8502 0.03472 0.01507 0.9 VDD 112.153,275.856 peripherals_i/apb_gpio_i/U453
0.8506 0.03459 0.01481 0.9 VDD 116.023,274.704 peripherals_i/apb_gpio_i/U454
0.8473 0.03745 0.01525 0.9 VDD 113.008,274.128 peripherals_i/apb_gpio_i/U455
0.8417 0.03847 0.01979 0.9 VDD 85.153,267.792 peripherals_i/apb_gpio_i/U457
0.8484 0.03598 0.01561 0.9 VDD 83.983,272.400 peripherals_i/apb_gpio_i/U458
0.8391 0.03994 0.02097 0.9 VDD 82.003,267.792 peripherals_i/apb_gpio_i/U459
0.8387 0.04061 0.02073 0.9 VDD 85.153,266.064 peripherals_i/apb_gpio_i/U460
0.8406 0.03908 0.02033 0.9 VDD 83.848,267.792 peripherals_i/apb_gpio_i/U461
0.8519 0.03399 0.01411 0.9 VDD 78.133,277.584 peripherals_i/apb_gpio_i/U462
0.8487 0.03653 0.01479 0.9 VDD 79.393,272.976 peripherals_i/apb_gpio_i/U463
0.8519 0.034 0.01407 0.9 VDD 77.503,277.584 peripherals_i/apb_gpio_i/U464
0.8519 0.0339 0.01416 0.9 VDD 80.743,277.584 peripherals_i/apb_gpio_i/U465
0.8519 0.03395 0.01416 0.9 VDD 79.348,277.584 peripherals_i/apb_gpio_i/U466
0.8438 0.0408 0.01535 0.9 VDD 98.923,267.216 peripherals_i/apb_gpio_i/U468
0.8469 0.03807 0.015 0.9 VDD 99.283,272.400 peripherals_i/apb_gpio_i/U469
0.843 0.04124 0.01576 0.9 VDD 97.933,266.064 peripherals_i/apb_gpio_i/U470
0.8426 0.0415 0.01586 0.9 VDD 97.483,263.184 peripherals_i/apb_gpio_i/U471
0.842 0.04172 0.01629 0.9 VDD 98.608,266.064 peripherals_i/apb_gpio_i/U472
0.8517 0.0351 0.01318 0.9 VDD 98.473,277.008 peripherals_i/apb_gpio_i/U473
0.8482 0.03734 0.01444 0.9 VDD 99.283,273.552 peripherals_i/apb_gpio_i/U474
0.8513 0.03524 0.01351 0.9 VDD 99.373,277.008 peripherals_i/apb_gpio_i/U475
0.8517 0.03517 0.0131 0.9 VDD 98.923,277.584 peripherals_i/apb_gpio_i/U476
0.8494 0.03677 0.0138 0.9 VDD 99.328,274.704 peripherals_i/apb_gpio_i/U477
0.8446 0.0379 0.01747 0.9 VDD 102.973,267.792 peripherals_i/apb_gpio_i/U479
0.8447 0.03901 0.01633 0.9 VDD 103.063,272.976 peripherals_i/apb_gpio_i/U480
0.8441 0.03793 0.01798 0.9 VDD 104.143,267.792 peripherals_i/apb_gpio_i/U481
0.8346 0.04457 0.02083 0.9 VDD 103.603,264.912 peripherals_i/apb_gpio_i/U482
0.8443 0.03792 0.01774 0.9 VDD 103.558,267.792 peripherals_i/apb_gpio_i/U483
0.8497 0.03528 0.01504 0.9 VDD 105.853,277.008 peripherals_i/apb_gpio_i/U484
0.8465 0.03835 0.01519 0.9 VDD 104.233,274.128 peripherals_i/apb_gpio_i/U485
0.849 0.03612 0.01486 0.9 VDD 104.053,275.856 peripherals_i/apb_gpio_i/U486
0.8493 0.03591 0.01478 0.9 VDD 103.783,278.736 peripherals_i/apb_gpio_i/U487
0.8478 0.03728 0.01496 0.9 VDD 104.908,275.280 peripherals_i/apb_gpio_i/U488
0.842 0.04169 0.01635 0.9 VDD 100.813,267.216 peripherals_i/apb_gpio_i/U490
0.8445 0.04023 0.01531 0.9 VDD 99.823,271.824 peripherals_i/apb_gpio_i/U491
0.8412 0.04135 0.01746 0.9 VDD 100.093,266.640 peripherals_i/apb_gpio_i/U492
0.8377 0.04365 0.01868 0.9 VDD 100.003,264.912 peripherals_i/apb_gpio_i/U493
0.843 0.0412 0.0158 0.9 VDD 99.778,267.216 peripherals_i/apb_gpio_i/U494
0.8508 0.03562 0.01353 0.9 VDD 100.273,278.160 peripherals_i/apb_gpio_i/U495
0.8491 0.03689 0.01402 0.9 VDD 99.913,274.704 peripherals_i/apb_gpio_i/U496
0.8497 0.03616 0.01412 0.9 VDD 101.443,276.432 peripherals_i/apb_gpio_i/U497
0.8506 0.0357 0.01367 0.9 VDD 100.813,278.160 peripherals_i/apb_gpio_i/U498
0.8499 0.03615 0.01397 0.9 VDD 100.858,276.432 peripherals_i/apb_gpio_i/U499
0.8437 0.03796 0.01838 0.9 VDD 105.133,267.792 peripherals_i/apb_gpio_i/U501
0.8436 0.03915 0.01729 0.9 VDD 105.583,272.976 peripherals_i/apb_gpio_i/U502
0.8434 0.03798 0.01867 0.9 VDD 106.033,267.792 peripherals_i/apb_gpio_i/U503
0.8339 0.04471 0.02135 0.9 VDD 104.863,264.912 peripherals_i/apb_gpio_i/U504
0.8455 0.03796 0.01657 0.9 VDD 105.178,268.368 peripherals_i/apb_gpio_i/U505
0.8505 0.03501 0.01451 0.9 VDD 107.653,277.584 peripherals_i/apb_gpio_i/U506
0.8463 0.03821 0.01553 0.9 VDD 109.723,274.128 peripherals_i/apb_gpio_i/U507
0.849 0.03596 0.01506 0.9 VDD 105.943,275.856 peripherals_i/apb_gpio_i/U508
0.8503 0.03517 0.01451 0.9 VDD 106.663,277.584 peripherals_i/apb_gpio_i/U509
0.8491 0.03574 0.01517 0.9 VDD 107.518,275.856 peripherals_i/apb_gpio_i/U510
0.8439 0.03873 0.01735 0.9 VDD 84.613,268.368 peripherals_i/apb_gpio_i/U512
0.8437 0.0378 0.01847 0.9 VDD 82.543,271.248 peripherals_i/apb_gpio_i/U513
0.8396 0.0396 0.02076 0.9 VDD 82.723,267.792 peripherals_i/apb_gpio_i/U514
0.8379 0.04104 0.02103 0.9 VDD 84.523,266.064 peripherals_i/apb_gpio_i/U515
0.8432 0.03925 0.01755 0.9 VDD 83.488,268.368 peripherals_i/apb_gpio_i/U516
0.8521 0.03403 0.01388 0.9 VDD 75.613,277.584 peripherals_i/apb_gpio_i/U517
0.8455 0.03849 0.01598 0.9 VDD 79.753,271.824 peripherals_i/apb_gpio_i/U518
0.852 0.03402 0.014 0.9 VDD 76.693,277.584 peripherals_i/apb_gpio_i/U519
0.8504 0.03463 0.01492 0.9 VDD 81.283,278.736 peripherals_i/apb_gpio_i/U520
0.8519 0.03393 0.01416 0.9 VDD 79.978,277.584 peripherals_i/apb_gpio_i/U521
0.8341 0.04362 0.02227 0.9 VDD 108.553,263.760 peripherals_i/apb_gpio_i/U523
0.8431 0.03857 0.01834 0.9 VDD 110.173,272.976 peripherals_i/apb_gpio_i/U524
0.8352 0.04329 0.02149 0.9 VDD 110.173,263.184 peripherals_i/apb_gpio_i/U525
0.8352 0.04342 0.02141 0.9 VDD 109.543,263.184 peripherals_i/apb_gpio_i/U526
0.8342 0.04333 0.02245 0.9 VDD 109.948,263.760 peripherals_i/apb_gpio_i/U527
0.8537 0.03282 0.01353 0.9 VDD 114.943,277.584 peripherals_i/apb_gpio_i/U528
0.8476 0.03722 0.01516 0.9 VDD 113.773,274.128 peripherals_i/apb_gpio_i/U529
0.8519 0.03397 0.01418 0.9 VDD 111.703,277.584 peripherals_i/apb_gpio_i/U530
0.8532 0.03285 0.01391 0.9 VDD 116.653,278.736 peripherals_i/apb_gpio_i/U531
0.854 0.03261 0.01339 0.9 VDD 115.528,277.584 peripherals_i/apb_gpio_i/U532
0.8347 0.04525 0.02003 0.9 VDD 108.913,262.032 peripherals_i/apb_gpio_i/U534
0.8436 0.03855 0.0178 0.9 VDD 110.263,272.400 peripherals_i/apb_gpio_i/U535
0.8349 0.0451 0.02003 0.9 VDD 109.993,262.032 peripherals_i/apb_gpio_i/U536
0.8354 0.04459 0.02003 0.9 VDD 109.363,261.456 peripherals_i/apb_gpio_i/U537
0.8334 0.04518 0.02139 0.9 VDD 109.408,262.608 peripherals_i/apb_gpio_i/U538
0.8529 0.03327 0.01382 0.9 VDD 113.683,277.584 peripherals_i/apb_gpio_i/U539
0.849 0.03576 0.01526 0.9 VDD 112.963,274.704 peripherals_i/apb_gpio_i/U540
0.8523 0.03368 0.01404 0.9 VDD 112.513,277.584 peripherals_i/apb_gpio_i/U541
0.8545 0.03231 0.01318 0.9 VDD 116.293,277.584 peripherals_i/apb_gpio_i/U542
0.8526 0.03348 0.01393 0.9 VDD 113.098,277.584 peripherals_i/apb_gpio_i/U543
0.8367 0.04643 0.0169 0.9 VDD 100.003,256.272 peripherals_i/apb_gpio_i/U545
0.8369 0.04565 0.01746 0.9 VDD 100.363,258.576 peripherals_i/apb_gpio_i/U546
0.8373 0.04611 0.0166 0.9 VDD 99.373,256.272 peripherals_i/apb_gpio_i/U547
0.8402 0.04403 0.01582 0.9 VDD 99.823,255.120 peripherals_i/apb_gpio_i/U548
0.8391 0.04405 0.01688 0.9 VDD 99.958,255.696 peripherals_i/apb_gpio_i/U549
0.8394 0.04017 0.02041 0.9 VDD 85.783,266.064 peripherals_i/apb_gpio_i/U550
0.8481 0.03614 0.01575 0.9 VDD 83.083,272.400 peripherals_i/apb_gpio_i/U551
0.8355 0.04251 0.02195 0.9 VDD 82.183,266.064 peripherals_i/apb_gpio_i/U552
0.8372 0.04147 0.02129 0.9 VDD 83.893,266.064 peripherals_i/apb_gpio_i/U553
0.8363 0.04206 0.02168 0.9 VDD 82.948,266.064 peripherals_i/apb_gpio_i/U554
0.8486 0.03638 0.01506 0.9 VDD 78.853,275.280 peripherals_i/apb_gpio_i/U555
0.8487 0.03658 0.01476 0.9 VDD 78.673,272.976 peripherals_i/apb_gpio_i/U556
0.8484 0.03624 0.01533 0.9 VDD 77.953,274.128 peripherals_i/apb_gpio_i/U557
0.85 0.0351 0.01485 0.9 VDD 82.093,275.856 peripherals_i/apb_gpio_i/U558
0.8482 0.03636 0.01543 0.9 VDD 79.168,274.704 peripherals_i/apb_gpio_i/U559
0.8382 0.04142 0.02043 0.9 VDD 85.873,263.184 peripherals_i/apb_gpio_i/U561
0.841 0.04005 0.0189 0.9 VDD 84.433,270.096 peripherals_i/apb_gpio_i/U562
0.8338 0.04392 0.0223 0.9 VDD 81.913,263.184 peripherals_i/apb_gpio_i/U563
0.837 0.04206 0.02093 0.9 VDD 84.973,263.184 peripherals_i/apb_gpio_i/U564
0.8376 0.04216 0.02023 0.9 VDD 84.838,263.760 peripherals_i/apb_gpio_i/U565
0.8487 0.03642 0.01483 0.9 VDD 75.973,275.280 peripherals_i/apb_gpio_i/U566
0.8475 0.03657 0.01598 0.9 VDD 78.763,272.400 peripherals_i/apb_gpio_i/U567
0.8474 0.03666 0.01596 0.9 VDD 77.233,272.400 peripherals_i/apb_gpio_i/U568
0.8486 0.03597 0.01547 0.9 VDD 81.193,274.128 peripherals_i/apb_gpio_i/U569
0.8486 0.03662 0.01473 0.9 VDD 77.998,272.976 peripherals_i/apb_gpio_i/U570
0.8332 0.04632 0.02051 0.9 VDD 83.623,256.848 peripherals_i/apb_gpio_i/U572
0.8284 0.04788 0.02367 0.9 VDD 84.433,258.576 peripherals_i/apb_gpio_i/U573
0.8335 0.04599 0.02046 0.9 VDD 83.713,257.424 peripherals_i/apb_gpio_i/U574
0.8353 0.04557 0.01916 0.9 VDD 84.883,256.272 peripherals_i/apb_gpio_i/U575
0.834 0.04587 0.02013 0.9 VDD 84.388,256.848 peripherals_i/apb_gpio_i/U576
0.8386 0.04139 0.02003 0.9 VDD 86.593,262.608 peripherals_i/apb_gpio_i/U577
0.8424 0.03927 0.01834 0.9 VDD 85.513,270.096 peripherals_i/apb_gpio_i/U578
0.8333 0.04399 0.02268 0.9 VDD 82.453,262.032 peripherals_i/apb_gpio_i/U579
0.8372 0.04215 0.02068 0.9 VDD 85.423,262.608 peripherals_i/apb_gpio_i/U580
0.8364 0.0423 0.0213 0.9 VDD 85.198,262.032 peripherals_i/apb_gpio_i/U581
0.8495 0.03569 0.01477 0.9 VDD 75.523,275.856 peripherals_i/apb_gpio_i/U582
0.8454 0.03867 0.01598 0.9 VDD 78.853,271.824 peripherals_i/apb_gpio_i/U583
0.8482 0.0364 0.01538 0.9 VDD 78.583,274.704 peripherals_i/apb_gpio_i/U584
0.8498 0.03525 0.01492 0.9 VDD 81.283,275.856 peripherals_i/apb_gpio_i/U585
0.8484 0.03621 0.01538 0.9 VDD 78.628,274.128 peripherals_i/apb_gpio_i/U586
0.8348 0.0459 0.01929 0.9 VDD 84.343,256.272 peripherals_i/apb_gpio_i/U588
0.8296 0.04721 0.02324 0.9 VDD 85.153,258.576 peripherals_i/apb_gpio_i/U589
0.8343 0.04627 0.01944 0.9 VDD 83.713,256.272 peripherals_i/apb_gpio_i/U590
0.8357 0.04512 0.01916 0.9 VDD 84.883,255.696 peripherals_i/apb_gpio_i/U591
0.8353 0.04543 0.0193 0.9 VDD 84.298,255.696 peripherals_i/apb_gpio_i/U592
0.8387 0.0409 0.02039 0.9 VDD 85.873,264.912 peripherals_i/apb_gpio_i/U593
0.8402 0.04054 0.01922 0.9 VDD 83.713,270.096 peripherals_i/apb_gpio_i/U594
0.8357 0.04321 0.0211 0.9 VDD 82.273,264.336 peripherals_i/apb_gpio_i/U595
0.8381 0.04164 0.02025 0.9 VDD 84.793,264.336 peripherals_i/apb_gpio_i/U596
0.8368 0.04245 0.02072 0.9 VDD 83.578,264.336 peripherals_i/apb_gpio_i/U597
0.8519 0.03397 0.01414 0.9 VDD 78.763,277.584 peripherals_i/apb_gpio_i/U598
0.849 0.0362 0.01477 0.9 VDD 78.943,273.552 peripherals_i/apb_gpio_i/U599
0.8513 0.03397 0.01472 0.9 VDD 78.583,277.008 peripherals_i/apb_gpio_i/U600
0.8521 0.03382 0.01412 0.9 VDD 81.643,277.584 peripherals_i/apb_gpio_i/U601
0.8513 0.03395 0.01477 0.9 VDD 79.258,277.008 peripherals_i/apb_gpio_i/U602
0.8382 0.04207 0.01975 0.9 VDD 87.853,260.880 peripherals_i/apb_gpio_i/U604
0.8458 0.03763 0.01657 0.9 VDD 87.493,270.672 peripherals_i/apb_gpio_i/U605
0.8328 0.04494 0.02226 0.9 VDD 83.623,259.728 peripherals_i/apb_gpio_i/U606
0.8367 0.0428 0.0205 0.9 VDD 86.683,260.304 peripherals_i/apb_gpio_i/U607
0.8366 0.04306 0.02035 0.9 VDD 86.908,260.880 peripherals_i/apb_gpio_i/U608
0.853 0.03323 0.01375 0.9 VDD 88.123,276.432 peripherals_i/apb_gpio_i/U609
0.8509 0.03488 0.01423 0.9 VDD 85.963,273.552 peripherals_i/apb_gpio_i/U610
0.8523 0.03404 0.01365 0.9 VDD 87.673,275.280 peripherals_i/apb_gpio_i/U611
0.8546 0.03238 0.013 0.9 VDD 88.573,277.584 peripherals_i/apb_gpio_i/U612
0.853 0.03365 0.0134 0.9 VDD 88.528,275.280 peripherals_i/apb_gpio_i/U613
0.8342 0.04443 0.02136 0.9 VDD 87.673,258.576 peripherals_i/apb_gpio_i/U615
0.8457 0.03736 0.01689 0.9 VDD 87.853,269.520 peripherals_i/apb_gpio_i/U616
0.8375 0.04362 0.01884 0.9 VDD 86.953,257.424 peripherals_i/apb_gpio_i/U617
0.8381 0.04369 0.01818 0.9 VDD 87.763,256.272 peripherals_i/apb_gpio_i/U618
0.8354 0.04316 0.02146 0.9 VDD 87.538,258.000 peripherals_i/apb_gpio_i/U619
0.8523 0.03366 0.01405 0.9 VDD 86.953,276.432 peripherals_i/apb_gpio_i/U620
0.8508 0.03518 0.01402 0.9 VDD 86.683,272.976 peripherals_i/apb_gpio_i/U621
0.851 0.03483 0.01414 0.9 VDD 85.783,275.280 peripherals_i/apb_gpio_i/U622
0.8532 0.03326 0.01355 0.9 VDD 86.143,278.160 peripherals_i/apb_gpio_i/U623
0.8516 0.03445 0.0139 0.9 VDD 86.728,275.280 peripherals_i/apb_gpio_i/U624
0.8455 0.04044 0.01407 0.9 VDD 94.513,262.032 peripherals_i/apb_gpio_i/U626
0.8516 0.03534 0.01307 0.9 VDD 93.253,268.944 peripherals_i/apb_gpio_i/U627
0.8435 0.04227 0.01425 0.9 VDD 95.053,260.304 peripherals_i/apb_gpio_i/U628
0.8424 0.04296 0.01466 0.9 VDD 95.413,259.152 peripherals_i/apb_gpio_i/U629
0.8454 0.04059 0.01399 0.9 VDD 95.098,261.456 peripherals_i/apb_gpio_i/U630
0.8548 0.03357 0.01158 0.9 VDD 93.613,275.856 peripherals_i/apb_gpio_i/U631
0.8532 0.03429 0.0125 0.9 VDD 92.713,272.400 peripherals_i/apb_gpio_i/U632
0.8536 0.0344 0.01205 0.9 VDD 93.343,274.128 peripherals_i/apb_gpio_i/U633
0.8554 0.03304 0.01158 0.9 VDD 93.703,277.008 peripherals_i/apb_gpio_i/U634
0.8533 0.03503 0.01165 0.9 VDD 93.838,272.976 peripherals_i/apb_gpio_i/U635
0.8415 0.04003 0.01849 0.9 VDD 89.653,260.880 peripherals_i/apb_gpio_i/U637
0.8483 0.03595 0.01577 0.9 VDD 89.383,269.520 peripherals_i/apb_gpio_i/U638
0.8383 0.04172 0.01994 0.9 VDD 89.383,258.000 peripherals_i/apb_gpio_i/U639
0.8401 0.04242 0.01745 0.9 VDD 89.383,255.696 peripherals_i/apb_gpio_i/U640
0.8427 0.03901 0.01825 0.9 VDD 89.518,262.032 peripherals_i/apb_gpio_i/U641
0.853 0.03331 0.01373 0.9 VDD 85.063,277.584 peripherals_i/apb_gpio_i/U642
0.8515 0.03479 0.01374 0.9 VDD 87.673,272.976 peripherals_i/apb_gpio_i/U643
0.8511 0.03446 0.01444 0.9 VDD 84.613,275.856 peripherals_i/apb_gpio_i/U644
0.8527 0.03359 0.01372 0.9 VDD 85.153,278.160 peripherals_i/apb_gpio_i/U645
0.8517 0.0341 0.01415 0.9 VDD 85.738,275.856 peripherals_i/apb_gpio_i/U646
0.8433 0.04159 0.01509 0.9 VDD 93.973,259.728 peripherals_i/apb_gpio_i/U648
0.8518 0.03525 0.01294 0.9 VDD 93.073,269.520 peripherals_i/apb_gpio_i/U649
0.8425 0.04219 0.01528 0.9 VDD 92.983,256.848 peripherals_i/apb_gpio_i/U650
0.843 0.0422 0.01481 0.9 VDD 93.073,255.120 peripherals_i/apb_gpio_i/U651
0.842 0.04118 0.01685 0.9 VDD 92.578,258.576 peripherals_i/apb_gpio_i/U652
0.8553 0.0324 0.0123 0.9 VDD 91.723,275.856 peripherals_i/apb_gpio_i/U653
0.8517 0.03442 0.01388 0.9 VDD 91.813,271.248 peripherals_i/apb_gpio_i/U654
0.8545 0.03299 0.01254 0.9 VDD 91.273,273.552 peripherals_i/apb_gpio_i/U655
0.8561 0.03187 0.01204 0.9 VDD 91.723,277.584 peripherals_i/apb_gpio_i/U656
0.8539 0.03367 0.01238 0.9 VDD 91.768,272.976 peripherals_i/apb_gpio_i/U657
0.8329 0.04656 0.02056 0.9 VDD 109.813,258.000 peripherals_i/apb_gpio_i/U659
0.8319 0.04769 0.02043 0.9 VDD 108.463,258.576 peripherals_i/apb_gpio_i/U660
0.8297 0.04753 0.02277 0.9 VDD 109.993,256.848 peripherals_i/apb_gpio_i/U661
0.8296 0.04777 0.02262 0.9 VDD 109.003,256.848 peripherals_i/apb_gpio_i/U662
0.8307 0.04659 0.02268 0.9 VDD 109.408,257.424 peripherals_i/apb_gpio_i/U663
0.8358 0.04689 0.01732 0.9 VDD 100.903,256.272 peripherals_i/apb_gpio_i/U664
0.8361 0.04606 0.01787 0.9 VDD 101.173,258.576 peripherals_i/apb_gpio_i/U665
0.838 0.04433 0.0177 0.9 VDD 101.713,255.696 peripherals_i/apb_gpio_i/U666
0.8394 0.04426 0.01636 0.9 VDD 101.263,255.120 peripherals_i/apb_gpio_i/U667
0.8397 0.04417 0.01614 0.9 VDD 100.678,255.120 peripherals_i/apb_gpio_i/U668
0.8442 0.03851 0.0173 0.9 VDD 91.183,260.880 peripherals_i/apb_gpio_i/U669
0.8509 0.03447 0.01464 0.9 VDD 90.913,269.520 peripherals_i/apb_gpio_i/U670
0.8431 0.04043 0.01649 0.9 VDD 91.003,257.424 peripherals_i/apb_gpio_i/U671
0.8428 0.04139 0.01576 0.9 VDD 91.003,255.120 peripherals_i/apb_gpio_i/U672
0.8416 0.04007 0.01831 0.9 VDD 91.138,258.576 peripherals_i/apb_gpio_i/U673
0.8544 0.03256 0.01302 0.9 VDD 89.743,275.856 peripherals_i/apb_gpio_i/U674
0.8512 0.03478 0.01405 0.9 VDD 89.293,271.824 peripherals_i/apb_gpio_i/U675
0.8531 0.03313 0.01377 0.9 VDD 89.653,274.704 peripherals_i/apb_gpio_i/U676
0.8556 0.03172 0.01267 0.9 VDD 89.743,278.160 peripherals_i/apb_gpio_i/U677
0.8528 0.034 0.01316 0.9 VDD 89.428,272.976 peripherals_i/apb_gpio_i/U678
0.8292 0.05231 0.01853 0.9 VDD 139.513,228.624 peripherals_i/apb_spi_master_i/CTS_cfo_buf_00183
0.8298 0.05234 0.01789 0.9 VDD 138.478,228.624 peripherals_i/apb_spi_master_i/CTS_ccl_a_buf_00030
0.8381 0.04514 0.01673 0.9 VDD 115.843,245.904 peripherals_i/apb_spi_master_i/CTS_cdb_buf_00370
0.8361 0.04713 0.01674 0.9 VDD 114.763,245.328 peripherals_i/apb_spi_master_i/CTS_ccl_a_buf_00028
0.8339 0.04979 0.01633 0.9 VDD 118.723,238.416 peripherals_i/apb_spi_master_i/CTS_ccl_a_buf_00018
0.831 0.05331 0.01571 0.9 VDD 120.838,228.048 peripherals_i/apb_spi_master_i/CTS_ccl_a_buf_00026
0.8382 0.04249 0.01927 0.9 VDD 137.578,255.696 peripherals_i/apb_spi_master_i/FE_OFC244_n1
0.8426 0.0388 0.01862 0.9 VDD 147.703,253.968 peripherals_i/apb_spi_master_i/FE_OFC75_n1
0.8451 0.04164 0.01326 0.9 VDD 152.158,241.872 peripherals_i/apb_spi_master_i/FE_OFC74_n1
0.8299 0.0519 0.01821 0.9 VDD 142.573,226.896 peripherals_i/apb_spi_master_i/FE_OFC72_n1
0.8343 0.05272 0.01296 0.9 VDD 134.158,224.592 peripherals_i/apb_spi_master_i/FE_OFC70_n1
0.8316 0.05375 0.01465 0.9 VDD 121.198,224.592 peripherals_i/apb_spi_master_i/FE_OFC68_n1
0.8441 0.04138 0.01447 0.9 VDD 127.678,251.664 peripherals_i/apb_spi_master_i/FE_OFC18_n1
0.8404 0.047 0.01264 0.9 VDD 123.043,236.688 peripherals_i/apb_spi_master_i/FE_OFC15_n1
0.8338 0.05325 0.01298 0.9 VDD 134.428,234.384 peripherals_i/apb_spi_master_i/u_axiregs/FE_OFC71_n1
0.8345 0.04933 0.01612 0.9 VDD 120.208,238.416 peripherals_i/apb_spi_master_i/u_axiregs/clk_gate_spi_int_en_reg/latch
0.839 0.0479 0.01313 0.9 VDD 121.333,236.112 peripherals_i/apb_spi_master_i/u_axiregs/clk_gate_spi_addr_reg/latch
0.838 0.04596 0.01602 0.9 VDD 121.063,245.328 peripherals_i/apb_spi_master_i/u_axiregs/clk_gate_spi_cmd_len_reg/latch
0.8397 0.04539 0.01489 0.9 VDD 122.953,243.600 peripherals_i/apb_spi_master_i/u_axiregs/clk_gate_spi_dummy_rd_reg/latch
0.8413 0.0437 0.01499 0.9 VDD 139.333,244.176 peripherals_i/apb_spi_master_i/u_axiregs/clk_gate_spi_csreg_reg/latch
0.8339 0.04998 0.01614 0.9 VDD 115.303,238.416 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_en_reg
0.8352 0.04792 0.01688 0.9 VDD 142.393,238.992 peripherals_i/apb_spi_master_i/u_axiregs/spi_swrst_reg
0.8349 0.04788 0.01719 0.9 VDD 142.663,239.568 peripherals_i/apb_spi_master_i/u_axiregs/spi_rd_reg
0.8357 0.04811 0.01621 0.9 VDD 140.323,238.992 peripherals_i/apb_spi_master_i/u_axiregs/spi_wr_reg
0.8355 0.0481 0.01642 0.9 VDD 140.593,239.568 peripherals_i/apb_spi_master_i/u_axiregs/spi_qrd_reg
0.8346 0.04936 0.01607 0.9 VDD 139.963,238.416 peripherals_i/apb_spi_master_i/u_axiregs/spi_qwr_reg
0.8338 0.04914 0.01701 0.9 VDD 142.843,238.416 peripherals_i/apb_spi_master_i/u_axiregs/spi_clk_div_valid_reg
0.8317 0.05738 0.01092 0.9 VDD 141.223,234.960 peripherals_i/apb_spi_master_i/u_axiregs/spi_clk_div_reg[7]
0.8323 0.04887 0.01886 0.9 VDD 140.863,236.112 peripherals_i/apb_spi_master_i/u_axiregs/spi_clk_div_reg[6]
0.8363 0.04936 0.01435 0.9 VDD 139.963,237.840 peripherals_i/apb_spi_master_i/u_axiregs/spi_clk_div_reg[5]
0.8214 0.05919 0.01941 0.9 VDD 141.763,236.688 peripherals_i/apb_spi_master_i/u_axiregs/spi_clk_div_reg[4]
0.8242 0.05787 0.01796 0.9 VDD 139.603,236.688 peripherals_i/apb_spi_master_i/u_axiregs/spi_clk_div_reg[3]
0.8314 0.04871 0.01991 0.9 VDD 142.753,236.112 peripherals_i/apb_spi_master_i/u_axiregs/spi_clk_div_reg[2]
0.8258 0.05942 0.01476 0.9 VDD 142.213,237.264 peripherals_i/apb_spi_master_i/u_axiregs/spi_clk_div_reg[1]
0.836 0.04927 0.01475 0.9 VDD 142.033,237.840 peripherals_i/apb_spi_master_i/u_axiregs/spi_clk_div_reg[0]
0.8359 0.04983 0.01427 0.9 VDD 118.453,237.840 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[31]
0.8365 0.04732 0.01619 0.9 VDD 119.893,238.992 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[30]
0.8426 0.04591 0.0115 0.9 VDD 127.003,237.840 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[29]
0.8424 0.0473 0.01025 0.9 VDD 123.043,235.536 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[28]
0.8361 0.0497 0.0142 0.9 VDD 120.523,232.080 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[27]
0.8382 0.0488 0.01299 0.9 VDD 122.413,232.656 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[26]
0.837 0.04943 0.01361 0.9 VDD 122.143,231.504 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[25]
0.8368 0.0497 0.01353 0.9 VDD 120.523,232.656 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[24]
0.8417 0.04596 0.01238 0.9 VDD 127.093,238.416 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[23]
0.8389 0.04779 0.01328 0.9 VDD 122.863,237.840 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[22]
0.8404 0.04916 0.01048 0.9 VDD 128.893,237.264 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[21]
0.8396 0.04921 0.01119 0.9 VDD 116.563,233.808 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[20]
0.8347 0.05048 0.01482 0.9 VDD 117.373,232.080 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[19]
0.8358 0.05032 0.01388 0.9 VDD 118.273,232.656 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[18]
0.837 0.04916 0.01386 0.9 VDD 117.013,233.232 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[17]
0.8374 0.04876 0.01383 0.9 VDD 118.903,233.232 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[16]
0.8367 0.0502 0.01313 0.9 VDD 135.553,232.656 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[15]
0.8389 0.04891 0.01222 0.9 VDD 133.933,233.232 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[14]
0.8388 0.04953 0.01163 0.9 VDD 133.033,232.656 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[13]
0.8401 0.04731 0.01261 0.9 VDD 123.403,233.232 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[12]
0.8377 0.05147 0.01079 0.9 VDD 131.233,237.264 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[11]
0.8407 0.04916 0.01014 0.9 VDD 128.893,236.688 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[10]
0.8399 0.04856 0.01156 0.9 VDD 132.583,233.808 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[9]
0.8361 0.05207 0.01179 0.9 VDD 132.853,234.384 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[8]
0.8389 0.04847 0.01264 0.9 VDD 135.193,231.504 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[7]
0.835 0.05055 0.01443 0.9 VDD 139.513,232.080 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[6]
0.8352 0.04936 0.01545 0.9 VDD 138.163,233.808 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[5]
0.8355 0.05052 0.01403 0.9 VDD 137.623,232.656 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[4]
0.8348 0.05055 0.01462 0.9 VDD 139.513,232.656 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[3]
0.836 0.04929 0.01468 0.9 VDD 139.783,233.232 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[2]
0.827 0.05669 0.01632 0.9 VDD 139.873,234.384 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[1]
0.8404 0.04883 0.01078 0.9 VDD 139.063,235.536 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[0]
0.8385 0.04789 0.01361 0.9 VDD 116.293,239.568 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[31]
0.8359 0.04788 0.01624 0.9 VDD 116.473,238.992 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[30]
0.8421 0.04496 0.0129 0.9 VDD 126.283,238.992 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[29]
0.8417 0.04587 0.01244 0.9 VDD 123.853,239.568 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[28]
0.8372 0.04898 0.01385 0.9 VDD 120.883,237.840 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[27]
0.8362 0.04841 0.01539 0.9 VDD 121.873,238.416 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[26]
0.8381 0.04661 0.0153 0.9 VDD 122.053,238.992 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[25]
0.8391 0.04749 0.01339 0.9 VDD 119.083,239.568 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[24]
0.8432 0.04535 0.01144 0.9 VDD 127.183,239.568 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[23]
0.8392 0.04674 0.01408 0.9 VDD 124.303,238.416 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[22]
0.8422 0.04787 0.009958 0.9 VDD 128.893,232.080 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[21]
0.8397 0.04669 0.01359 0.9 VDD 116.743,240.144 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[20]
0.8382 0.04782 0.01396 0.9 VDD 120.343,237.264 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[19]
0.8399 0.04699 0.01313 0.9 VDD 120.973,239.568 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[18]
0.8388 0.04805 0.01315 0.9 VDD 119.353,236.688 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[17]
0.8412 0.04576 0.01306 0.9 VDD 121.333,240.144 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[16]
0.8405 0.04828 0.01123 0.9 VDD 135.013,230.352 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[15]
0.8408 0.04825 0.01091 0.9 VDD 133.933,229.776 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[14]
0.8414 0.04816 0.01047 0.9 VDD 132.673,230.352 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[13]
0.8404 0.0471 0.0125 0.9 VDD 123.493,236.112 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[12]
0.8423 0.04866 0.009049 0.9 VDD 128.893,234.960 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[11]
0.8428 0.04634 0.01084 0.9 VDD 127.453,236.112 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[10]
0.8407 0.04889 0.01036 0.9 VDD 131.323,232.080 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[9]
0.8408 0.04806 0.01115 0.9 VDD 132.583,231.504 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[8]
0.8405 0.04825 0.01128 0.9 VDD 136.003,229.776 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[7]
0.8372 0.04927 0.01351 0.9 VDD 136.363,233.232 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[6]
0.84 0.04815 0.01183 0.9 VDD 137.263,230.352 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[5]
0.8367 0.04923 0.01411 0.9 VDD 136.003,233.808 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[4]
0.8397 0.04857 0.01175 0.9 VDD 136.903,230.928 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[3]
0.8361 0.05044 0.01349 0.9 VDD 136.993,232.080 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[2]
0.8377 0.04858 0.01367 0.9 VDD 137.443,231.504 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[1]
0.8313 0.05443 0.01423 0.9 VDD 136.183,234.384 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[0]
0.8369 0.04806 0.015 0.9 VDD 137.263,239.568 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_len_reg[5]
0.8385 0.04869 0.01277 0.9 VDD 135.103,237.840 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_len_reg[4]
0.8322 0.0549 0.01292 0.9 VDD 135.463,237.264 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_len_reg[3]
0.8367 0.04809 0.01517 0.9 VDD 137.893,238.992 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_len_reg[2]
0.8375 0.04905 0.0135 0.9 VDD 137.083,237.840 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_len_reg[1]
0.8369 0.04886 0.01421 0.9 VDD 135.913,238.416 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_len_reg[0]
0.8405 0.04798 0.01151 0.9 VDD 132.493,237.840 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_len_reg[5]
0.8428 0.04441 0.01279 0.9 VDD 124.033,242.448 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_len_reg[4]
0.8435 0.04526 0.01127 0.9 VDD 130.873,240.144 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_len_reg[3]
0.8422 0.04675 0.01109 0.9 VDD 130.873,238.992 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_len_reg[2]
0.8395 0.04807 0.01241 0.9 VDD 132.763,238.416 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_len_reg[1]
0.8402 0.04735 0.01241 0.9 VDD 132.763,238.992 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_len_reg[0]
0.8395 0.04602 0.01449 0.9 VDD 121.153,244.176 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[15]
0.8397 0.04581 0.01446 0.9 VDD 121.333,244.752 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[14]
0.8441 0.04362 0.01232 0.9 VDD 125.923,242.448 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[13]
0.8433 0.04281 0.01386 0.9 VDD 123.493,247.056 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[12]
0.843 0.04313 0.01391 0.9 VDD 121.513,248.784 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[11]
0.8427 0.04286 0.01444 0.9 VDD 122.413,248.208 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[10]
0.8441 0.04203 0.01391 0.9 VDD 124.663,248.208 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[9]
0.8418 0.04344 0.01473 0.9 VDD 120.253,248.208 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[8]
0.844 0.04419 0.01185 0.9 VDD 127.453,241.872 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[7]
0.8415 0.04424 0.01423 0.9 VDD 124.483,243.024 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[6]
0.8446 0.0444 0.01101 0.9 VDD 128.893,241.296 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[5]
0.8417 0.04531 0.01303 0.9 VDD 120.433,241.296 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[4]
0.8415 0.04566 0.01284 0.9 VDD 121.693,240.720 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[3]
0.8418 0.04502 0.01317 0.9 VDD 122.143,242.448 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[2]
0.8388 0.046 0.01516 0.9 VDD 121.243,243.600 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[1]
0.8412 0.04471 0.01406 0.9 VDD 123.223,244.752 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[0]
0.8442 0.04458 0.0112 0.9 VDD 130.873,241.872 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[15]
0.8439 0.04459 0.01156 0.9 VDD 131.323,241.296 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[14]
0.8432 0.04531 0.01151 0.9 VDD 131.233,240.720 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[13]
0.8427 0.0436 0.01366 0.9 VDD 125.653,243.600 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[12]
0.8447 0.0437 0.01162 0.9 VDD 131.683,243.600 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[11]
0.8451 0.04352 0.01141 0.9 VDD 131.773,242.448 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[10]
0.8436 0.04265 0.01373 0.9 VDD 132.943,245.904 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[9]
0.8432 0.04324 0.01358 0.9 VDD 132.673,245.328 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[8]
0.842 0.04545 0.01258 0.9 VDD 132.763,240.144 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[7]
0.8437 0.04456 0.01172 0.9 VDD 133.483,241.872 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[6]
0.8403 0.04728 0.01241 0.9 VDD 132.493,239.568 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[5]
0.8429 0.04456 0.01258 0.9 VDD 133.483,241.296 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[4]
0.8416 0.04551 0.01288 0.9 VDD 134.203,240.720 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[3]
0.8408 0.0455 0.01372 0.9 VDD 134.653,240.144 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[2]
0.8387 0.04776 0.01353 0.9 VDD 134.653,238.992 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[1]
0.8385 0.04776 0.01372 0.9 VDD 134.653,239.568 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[0]
0.8372 0.04647 0.01635 0.9 VDD 119.263,245.328 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[15]
0.8389 0.04645 0.01467 0.9 VDD 119.353,244.752 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[14]
0.8429 0.04373 0.01334 0.9 VDD 125.473,244.176 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[13]
0.8427 0.0428 0.01452 0.9 VDD 124.483,245.904 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[12]
0.8422 0.04338 0.0144 0.9 VDD 121.333,247.056 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[11]
0.8424 0.04315 0.01446 0.9 VDD 122.323,247.632 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[10]
0.8436 0.04248 0.01396 0.9 VDD 124.483,247.632 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[9]
0.8416 0.04361 0.01474 0.9 VDD 120.073,247.632 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[8]
0.8434 0.04362 0.01303 0.9 VDD 126.823,243.024 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[7]
0.843 0.04349 0.01347 0.9 VDD 125.113,244.752 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[6]
0.8448 0.04365 0.01156 0.9 VDD 128.263,242.448 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[5]
0.8411 0.04544 0.01344 0.9 VDD 120.253,242.448 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[4]
0.8424 0.04489 0.01269 0.9 VDD 122.413,241.296 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[3]
0.8398 0.04514 0.01511 0.9 VDD 121.693,243.024 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[2]
0.8382 0.04647 0.01528 0.9 VDD 119.353,243.600 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[1]
0.8409 0.04511 0.01401 0.9 VDD 123.403,244.176 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[0]
0.8424 0.04175 0.01583 0.9 VDD 137.173,248.784 peripherals_i/apb_spi_master_i/u_axiregs/spi_csreg_reg[3]
0.8427 0.04157 0.01575 0.9 VDD 136.993,249.360 peripherals_i/apb_spi_master_i/u_axiregs/spi_csreg_reg[2]
0.8425 0.04176 0.01575 0.9 VDD 136.993,248.208 peripherals_i/apb_spi_master_i/u_axiregs/spi_csreg_reg[1]
0.8397 0.04344 0.01686 0.9 VDD 139.513,247.632 peripherals_i/apb_spi_master_i/u_axiregs/spi_csreg_reg[0]
0.8369 0.05316 0.009979 0.9 VDD 134.293,234.960 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_th_tx_reg[4]
0.8392 0.04804 0.0128 0.9 VDD 133.303,236.112 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_th_tx_reg[3]
0.8368 0.05186 0.01137 0.9 VDD 131.683,236.688 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_th_tx_reg[2]
0.8346 0.05336 0.01202 0.9 VDD 133.483,237.264 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_th_tx_reg[1]
0.8418 0.04821 0.009959 0.9 VDD 134.203,235.536 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_th_tx_reg[0]
0.8392 0.04728 0.01349 0.9 VDD 122.233,237.264 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_th_rx_reg[4]
0.8439 0.04624 0.009884 0.9 VDD 125.203,235.536 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_th_rx_reg[3]
0.8413 0.04653 0.01219 0.9 VDD 124.303,236.688 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_th_rx_reg[2]
0.8441 0.04684 0.009049 0.9 VDD 128.893,235.536 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_th_rx_reg[1]
0.8414 0.04756 0.01104 0.9 VDD 131.323,236.112 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_th_rx_reg[0]
0.8407 0.04592 0.01339 0.9 VDD 116.383,241.296 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_cnt_tx_reg[4]
0.8404 0.0459 0.01374 0.9 VDD 116.653,241.872 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_cnt_tx_reg[3]
0.8403 0.04597 0.01374 0.9 VDD 116.833,242.448 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_cnt_tx_reg[2]
0.8378 0.04687 0.0153 0.9 VDD 117.283,243.600 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_cnt_tx_reg[1]
0.8383 0.04693 0.01479 0.9 VDD 116.833,244.176 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_cnt_tx_reg[0]
0.842 0.04386 0.0141 0.9 VDD 118.093,248.784 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_cnt_rx_reg[4]
0.8401 0.04479 0.01512 0.9 VDD 117.463,246.480 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_cnt_rx_reg[3]
0.8413 0.0439 0.01479 0.9 VDD 117.823,248.208 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_cnt_rx_reg[2]
0.841 0.04389 0.01507 0.9 VDD 117.823,247.056 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_cnt_rx_reg[1]
0.8366 0.04682 0.01662 0.9 VDD 117.283,245.328 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_cnt_rx_reg[0]
0.8398 0.04682 0.01341 0.9 VDD 115.843,240.720 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_cnt_en_reg
0.8416 0.04795 0.01042 0.9 VDD 120.478,235.536 peripherals_i/apb_spi_master_i/u_axiregs/U5
0.8415 0.04802 0.01048 0.9 VDD 119.443,235.536 peripherals_i/apb_spi_master_i/u_axiregs/U6
0.8393 0.04758 0.01313 0.9 VDD 121.198,236.688 peripherals_i/apb_spi_master_i/u_axiregs/U7
0.8414 0.04809 0.01053 0.9 VDD 118.318,235.536 peripherals_i/apb_spi_master_i/u_axiregs/U9
0.8425 0.04537 0.01212 0.9 VDD 124.933,239.568 peripherals_i/apb_spi_master_i/u_axiregs/U10
0.8388 0.04807 0.01312 0.9 VDD 118.588,236.112 peripherals_i/apb_spi_master_i/u_axiregs/U11
0.8388 0.04806 0.01313 0.9 VDD 118.858,236.112 peripherals_i/apb_spi_master_i/u_axiregs/U12
0.8416 0.04797 0.01044 0.9 VDD 120.163,235.536 peripherals_i/apb_spi_master_i/u_axiregs/U13
0.8388 0.04804 0.01314 0.9 VDD 119.218,236.112 peripherals_i/apb_spi_master_i/u_axiregs/U14
0.8322 0.05406 0.01369 0.9 VDD 134.383,236.688 peripherals_i/apb_spi_master_i/u_axiregs/U15
0.8417 0.0479 0.01038 0.9 VDD 121.243,235.536 peripherals_i/apb_spi_master_i/u_axiregs/U17
0.831 0.05572 0.01332 0.9 VDD 136.588,237.264 peripherals_i/apb_spi_master_i/u_axiregs/U18
0.8391 0.04773 0.01314 0.9 VDD 120.658,236.688 peripherals_i/apb_spi_master_i/u_axiregs/U19
0.8388 0.04801 0.01315 0.9 VDD 119.668,236.112 peripherals_i/apb_spi_master_i/u_axiregs/U21
0.8408 0.04644 0.01278 0.9 VDD 122.458,239.568 peripherals_i/apb_spi_master_i/u_axiregs/U22
0.8428 0.04518 0.012 0.9 VDD 125.338,239.568 peripherals_i/apb_spi_master_i/u_axiregs/U24
0.8417 0.04793 0.0104 0.9 VDD 120.838,235.536 peripherals_i/apb_spi_master_i/u_axiregs/U26
0.8422 0.04586 0.01199 0.9 VDD 125.878,237.264 peripherals_i/apb_spi_master_i/u_axiregs/U27
0.8428 0.04672 0.01043 0.9 VDD 120.298,234.960 peripherals_i/apb_spi_master_i/u_axiregs/U28
0.8416 0.04613 0.01227 0.9 VDD 125.248,237.264 peripherals_i/apb_spi_master_i/u_axiregs/U29
0.8388 0.04811 0.01309 0.9 VDD 117.958,236.112 peripherals_i/apb_spi_master_i/u_axiregs/U31
0.8388 0.04813 0.01306 0.9 VDD 117.418,236.112 peripherals_i/apb_spi_master_i/u_axiregs/U33
0.842 0.04769 0.01033 0.9 VDD 121.918,235.536 peripherals_i/apb_spi_master_i/u_axiregs/U35
0.8405 0.04677 0.0127 0.9 VDD 124.258,237.840 peripherals_i/apb_spi_master_i/u_axiregs/U36
0.8413 0.04551 0.01314 0.9 VDD 119.173,241.296 peripherals_i/apb_spi_master_i/u_axiregs/U37
0.8402 0.04651 0.01328 0.9 VDD 117.643,240.720 peripherals_i/apb_spi_master_i/u_axiregs/U38
0.8412 0.04414 0.0147 0.9 VDD 119.803,246.480 peripherals_i/apb_spi_master_i/u_axiregs/U39
0.8409 0.04553 0.01355 0.9 VDD 119.038,241.872 peripherals_i/apb_spi_master_i/u_axiregs/U40
0.8413 0.04658 0.0121 0.9 VDD 124.528,236.112 peripherals_i/apb_spi_master_i/u_axiregs/U41
0.8435 0.0464 0.01015 0.9 VDD 123.133,234.384 peripherals_i/apb_spi_master_i/u_axiregs/U42
0.839 0.04539 0.01559 0.9 VDD 122.053,245.328 peripherals_i/apb_spi_master_i/u_axiregs/U43
0.8407 0.04444 0.01491 0.9 VDD 118.723,246.480 peripherals_i/apb_spi_master_i/u_axiregs/U44
0.8408 0.04355 0.01564 0.9 VDD 121.918,245.904 peripherals_i/apb_spi_master_i/u_axiregs/U45
0.8422 0.04356 0.01427 0.9 VDD 121.873,246.480 peripherals_i/apb_spi_master_i/u_axiregs/U46
0.8437 0.04628 0.00998 0.9 VDD 124.123,234.384 peripherals_i/apb_spi_master_i/u_axiregs/U47
0.841 0.04424 0.01476 0.9 VDD 123.943,245.328 peripherals_i/apb_spi_master_i/u_axiregs/U48
0.8415 0.0437 0.01479 0.9 VDD 119.353,247.056 peripherals_i/apb_spi_master_i/u_axiregs/U49
0.8403 0.04468 0.01505 0.9 VDD 123.268,245.328 peripherals_i/apb_spi_master_i/u_axiregs/U50
0.843 0.04312 0.01388 0.9 VDD 123.403,246.480 peripherals_i/apb_spi_master_i/u_axiregs/U51
0.8425 0.0474 0.01015 0.9 VDD 123.133,233.808 peripherals_i/apb_spi_master_i/u_axiregs/U52
0.8398 0.04497 0.01527 0.9 VDD 122.773,245.328 peripherals_i/apb_spi_master_i/u_axiregs/U53
0.8417 0.04361 0.01465 0.9 VDD 120.073,247.056 peripherals_i/apb_spi_master_i/u_axiregs/U54
0.8413 0.04334 0.01533 0.9 VDD 122.638,245.904 peripherals_i/apb_spi_master_i/u_axiregs/U55
0.8425 0.0434 0.01413 0.9 VDD 122.413,246.480 peripherals_i/apb_spi_master_i/u_axiregs/U56
0.8449 0.04231 0.01279 0.9 VDD 126.913,246.480 peripherals_i/apb_spi_master_i/u_axiregs/U58
0.844 0.04464 0.01132 0.9 VDD 127.723,240.720 peripherals_i/apb_spi_master_i/u_axiregs/U59
0.844 0.04449 0.01151 0.9 VDD 126.958,240.144 peripherals_i/apb_spi_master_i/u_axiregs/U60
0.841 0.04836 0.01065 0.9 VDD 120.163,233.808 peripherals_i/apb_spi_master_i/u_axiregs/U61
0.8401 0.04384 0.01605 0.9 VDD 120.883,245.904 peripherals_i/apb_spi_master_i/u_axiregs/U62
0.8388 0.04469 0.01655 0.9 VDD 117.823,245.904 peripherals_i/apb_spi_master_i/u_axiregs/U63
0.8399 0.04398 0.01614 0.9 VDD 120.388,245.904 peripherals_i/apb_spi_master_i/u_axiregs/U64
0.8414 0.04399 0.0146 0.9 VDD 120.343,246.480 peripherals_i/apb_spi_master_i/u_axiregs/U65
0.8406 0.04607 0.01329 0.9 VDD 119.803,240.144 peripherals_i/apb_spi_master_i/u_axiregs/U66
0.8388 0.0477 0.01351 0.9 VDD 117.643,239.568 peripherals_i/apb_spi_master_i/u_axiregs/U67
0.8393 0.04434 0.01638 0.9 VDD 119.083,245.904 peripherals_i/apb_spi_master_i/u_axiregs/U68
0.8402 0.04636 0.01345 0.9 VDD 118.408,240.144 peripherals_i/apb_spi_master_i/u_axiregs/U69
0.8429 0.0466 0.01046 0.9 VDD 121.333,234.384 peripherals_i/apb_spi_master_i/u_axiregs/U70
0.8405 0.04369 0.01586 0.9 VDD 121.423,245.904 peripherals_i/apb_spi_master_i/u_axiregs/U71
0.8409 0.04429 0.0148 0.9 VDD 119.263,246.480 peripherals_i/apb_spi_master_i/u_axiregs/U72
0.8419 0.0437 0.01439 0.9 VDD 121.378,246.480 peripherals_i/apb_spi_master_i/u_axiregs/U73
0.8417 0.04384 0.01449 0.9 VDD 120.883,246.480 peripherals_i/apb_spi_master_i/u_axiregs/U74
0.8445 0.04216 0.0133 0.9 VDD 125.293,247.056 peripherals_i/apb_spi_master_i/u_axiregs/U76
0.8444 0.04408 0.01153 0.9 VDD 126.913,241.296 peripherals_i/apb_spi_master_i/u_axiregs/U77
0.8436 0.04403 0.0124 0.9 VDD 125.608,241.872 peripherals_i/apb_spi_master_i/u_axiregs/U78
0.8407 0.04868 0.01058 0.9 VDD 137.803,235.536 peripherals_i/apb_spi_master_i/u_axiregs/U79
0.8349 0.05471 0.01038 0.9 VDD 136.633,234.960 peripherals_i/apb_spi_master_i/u_axiregs/U80
0.8365 0.04846 0.01503 0.9 VDD 136.003,236.112 peripherals_i/apb_spi_master_i/u_axiregs/U81
0.8422 0.04427 0.01351 0.9 VDD 135.913,241.296 peripherals_i/apb_spi_master_i/u_axiregs/U82
0.8411 0.04852 0.01036 0.9 VDD 136.498,235.536 peripherals_i/apb_spi_master_i/u_axiregs/U83
0.8386 0.04827 0.01309 0.9 VDD 118.093,236.688 peripherals_i/apb_spi_master_i/u_axiregs/U84
0.8407 0.04618 0.01313 0.9 VDD 119.263,240.720 peripherals_i/apb_spi_master_i/u_axiregs/U85
0.841 0.04572 0.01326 0.9 VDD 117.823,241.296 peripherals_i/apb_spi_master_i/u_axiregs/U86
0.8404 0.04641 0.01324 0.9 VDD 118.138,240.720 peripherals_i/apb_spi_master_i/u_axiregs/U87
0.8408 0.04562 0.0136 0.9 VDD 118.453,241.872 peripherals_i/apb_spi_master_i/u_axiregs/U88
0.8426 0.04687 0.01051 0.9 VDD 118.813,234.960 peripherals_i/apb_spi_master_i/u_axiregs/U89
0.8393 0.04544 0.01522 0.9 VDD 120.253,243.024 peripherals_i/apb_spi_master_i/u_axiregs/U90
0.8389 0.04584 0.0153 0.9 VDD 117.733,243.024 peripherals_i/apb_spi_master_i/u_axiregs/U91
0.8407 0.04573 0.0136 0.9 VDD 118.408,242.448 peripherals_i/apb_spi_master_i/u_axiregs/U92
0.839 0.04574 0.01529 0.9 VDD 118.363,243.024 peripherals_i/apb_spi_master_i/u_axiregs/U93
0.8449 0.04353 0.01158 0.9 VDD 129.253,243.600 peripherals_i/apb_spi_master_i/u_axiregs/U95
0.8432 0.046 0.01083 0.9 VDD 128.893,239.568 peripherals_i/apb_spi_master_i/u_axiregs/U96
0.8442 0.04497 0.01085 0.9 VDD 129.388,240.720 peripherals_i/apb_spi_master_i/u_axiregs/U97
0.8377 0.04813 0.0142 0.9 VDD 118.903,237.264 peripherals_i/apb_spi_master_i/u_axiregs/U98
0.841 0.046 0.01305 0.9 VDD 120.163,240.720 peripherals_i/apb_spi_master_i/u_axiregs/U99
0.8406 0.04571 0.01364 0.9 VDD 117.913,241.872 peripherals_i/apb_spi_master_i/u_axiregs/U100
0.8405 0.0463 0.01319 0.9 VDD 118.678,240.720 peripherals_i/apb_spi_master_i/u_axiregs/U101
0.8412 0.04562 0.01321 0.9 VDD 118.453,241.296 peripherals_i/apb_spi_master_i/u_axiregs/U102
0.8283 0.05755 0.01411 0.9 VDD 139.153,237.264 peripherals_i/apb_spi_master_i/u_axiregs/U103
0.8275 0.05633 0.01621 0.9 VDD 137.443,236.688 peripherals_i/apb_spi_master_i/u_axiregs/U104
0.8288 0.05568 0.01547 0.9 VDD 136.543,236.688 peripherals_i/apb_spi_master_i/u_axiregs/U105
0.8419 0.04409 0.014 0.9 VDD 137.263,241.296 peripherals_i/apb_spi_master_i/u_axiregs/U106
0.8305 0.05604 0.01348 0.9 VDD 137.038,237.264 peripherals_i/apb_spi_master_i/u_axiregs/U107
0.8424 0.04682 0.01077 0.9 VDD 119.353,234.384 peripherals_i/apb_spi_master_i/u_axiregs/U108
0.8405 0.0447 0.01481 0.9 VDD 123.133,243.024 peripherals_i/apb_spi_master_i/u_axiregs/U109
0.8386 0.04671 0.01474 0.9 VDD 117.913,244.752 peripherals_i/apb_spi_master_i/u_axiregs/U110
0.8392 0.04554 0.01526 0.9 VDD 119.668,243.024 peripherals_i/apb_spi_master_i/u_axiregs/U111
0.8389 0.04647 0.01467 0.9 VDD 119.353,244.176 peripherals_i/apb_spi_master_i/u_axiregs/U112
0.8425 0.04694 0.01054 0.9 VDD 118.183,234.960 peripherals_i/apb_spi_master_i/u_axiregs/U113
0.8408 0.04564 0.01355 0.9 VDD 118.993,242.448 peripherals_i/apb_spi_master_i/u_axiregs/U114
0.8386 0.04671 0.01473 0.9 VDD 118.093,244.176 peripherals_i/apb_spi_master_i/u_axiregs/U115
0.8391 0.04565 0.01529 0.9 VDD 118.948,243.024 peripherals_i/apb_spi_master_i/u_axiregs/U116
0.8387 0.04661 0.01471 0.9 VDD 118.633,244.176 peripherals_i/apb_spi_master_i/u_axiregs/U117
0.8441 0.04258 0.01335 0.9 VDD 125.113,246.480 peripherals_i/apb_spi_master_i/u_axiregs/U119
0.8435 0.04433 0.01216 0.9 VDD 124.483,241.296 peripherals_i/apb_spi_master_i/u_axiregs/U120
0.843 0.04459 0.01241 0.9 VDD 123.538,241.296 peripherals_i/apb_spi_master_i/u_axiregs/U121
0.8343 0.04874 0.01694 0.9 VDD 138.343,236.112 peripherals_i/apb_spi_master_i/u_axiregs/U122
0.8409 0.04861 0.01049 0.9 VDD 137.263,235.536 peripherals_i/apb_spi_master_i/u_axiregs/U123
0.836 0.04852 0.01547 0.9 VDD 136.543,236.112 peripherals_i/apb_spi_master_i/u_axiregs/U124
0.8437 0.04413 0.01215 0.9 VDD 136.993,241.872 peripherals_i/apb_spi_master_i/u_axiregs/U125
0.8355 0.0486 0.01595 0.9 VDD 137.128,236.112 peripherals_i/apb_spi_master_i/u_axiregs/U126
0.8348 0.04868 0.0165 0.9 VDD 137.803,236.112 peripherals_i/apb_spi_master_i/u_axiregs/U127
0.8298 0.05523 0.01495 0.9 VDD 135.913,236.688 peripherals_i/apb_spi_master_i/u_axiregs/U128
0.8376 0.0483 0.01407 0.9 VDD 134.833,236.112 peripherals_i/apb_spi_master_i/u_axiregs/U129
0.8425 0.04441 0.01308 0.9 VDD 134.743,241.296 peripherals_i/apb_spi_master_i/u_axiregs/U130
0.8371 0.04838 0.01455 0.9 VDD 135.418,236.112 peripherals_i/apb_spi_master_i/u_axiregs/U131
0.8449 0.04338 0.01167 0.9 VDD 133.213,242.448 peripherals_i/apb_spi_master_i/u_axiregs/U133
0.8372 0.05013 0.01268 0.9 VDD 135.283,232.080 peripherals_i/apb_spi_master_i/u_axiregs/U134
0.8377 0.04904 0.01324 0.9 VDD 134.788,233.808 peripherals_i/apb_spi_master_i/u_axiregs/U135
0.8289 0.05717 0.01395 0.9 VDD 138.613,237.264 peripherals_i/apb_spi_master_i/u_axiregs/U136
0.8299 0.05646 0.01366 0.9 VDD 137.623,237.264 peripherals_i/apb_spi_master_i/u_axiregs/U137
0.8369 0.04919 0.01387 0.9 VDD 138.343,237.840 peripherals_i/apb_spi_master_i/u_axiregs/U138
0.8294 0.05681 0.01381 0.9 VDD 138.118,237.264 peripherals_i/apb_spi_master_i/u_axiregs/U139
0.8395 0.04836 0.01219 0.9 VDD 133.843,237.840 peripherals_i/apb_spi_master_i/u_axiregs/U140
0.8327 0.05647 0.01081 0.9 VDD 139.513,234.960 peripherals_i/apb_spi_master_i/u_axiregs/U141
0.8343 0.0552 0.01052 0.9 VDD 137.443,234.960 peripherals_i/apb_spi_master_i/u_axiregs/U142
0.8437 0.0442 0.01209 0.9 VDD 136.453,241.872 peripherals_i/apb_spi_master_i/u_axiregs/U143
0.8297 0.05523 0.01504 0.9 VDD 137.488,234.384 peripherals_i/apb_spi_master_i/u_axiregs/U144
0.8403 0.04886 0.01086 0.9 VDD 140.323,235.536 peripherals_i/apb_spi_master_i/u_axiregs/U145
0.8355 0.05425 0.01026 0.9 VDD 135.913,234.960 peripherals_i/apb_spi_master_i/u_axiregs/U146
0.8311 0.05462 0.01429 0.9 VDD 135.103,236.688 peripherals_i/apb_spi_master_i/u_axiregs/U147
0.8421 0.04419 0.01374 0.9 VDD 136.543,241.296 peripherals_i/apb_spi_master_i/u_axiregs/U148
0.8413 0.04844 0.01025 0.9 VDD 135.868,235.536 peripherals_i/apb_spi_master_i/u_axiregs/U149
0.8426 0.04789 0.009533 0.9 VDD 132.673,235.536 peripherals_i/apb_spi_master_i/u_axiregs/U150
0.8392 0.05145 0.009382 0.9 VDD 132.133,234.960 peripherals_i/apb_spi_master_i/u_axiregs/U151
0.8439 0.04324 0.01291 0.9 VDD 133.573,244.752 peripherals_i/apb_spi_master_i/u_axiregs/U152
0.843 0.04771 0.009319 0.9 VDD 131.908,235.536 peripherals_i/apb_spi_master_i/u_axiregs/U153
0.8383 0.05214 0.009609 0.9 VDD 132.943,234.960 peripherals_i/apb_spi_master_i/u_axiregs/U154
0.8407 0.05029 0.008999 0.9 VDD 130.783,234.960 peripherals_i/apb_spi_master_i/u_axiregs/U155
0.8446 0.04318 0.01219 0.9 VDD 131.683,244.752 peripherals_i/apb_spi_master_i/u_axiregs/U156
0.8391 0.05064 0.01023 0.9 VDD 131.188,234.384 peripherals_i/apb_spi_master_i/u_axiregs/U157
0.8448 0.04348 0.01171 0.9 VDD 132.223,243.024 peripherals_i/apb_spi_master_i/u_axiregs/U159
0.8385 0.04891 0.01261 0.9 VDD 133.933,233.808 peripherals_i/apb_spi_master_i/u_axiregs/U160
0.8414 0.04815 0.01049 0.9 VDD 131.458,233.808 peripherals_i/apb_spi_master_i/u_axiregs/U161
0.8424 0.04707 0.01048 0.9 VDD 130.063,238.416 peripherals_i/apb_spi_master_i/u_axiregs/U162
0.8417 0.04745 0.01084 0.9 VDD 127.453,236.688 peripherals_i/apb_spi_master_i/u_axiregs/U163
0.8438 0.04371 0.01247 0.9 VDD 132.403,244.176 peripherals_i/apb_spi_master_i/u_axiregs/U164
0.8428 0.04582 0.01141 0.9 VDD 128.398,238.992 peripherals_i/apb_spi_master_i/u_axiregs/U165
0.8409 0.04646 0.0126 0.9 VDD 124.483,237.264 peripherals_i/apb_spi_master_i/u_axiregs/U166
0.8401 0.04684 0.01302 0.9 VDD 123.493,237.264 peripherals_i/apb_spi_master_i/u_axiregs/U167
0.8441 0.04227 0.01363 0.9 VDD 126.283,245.904 peripherals_i/apb_spi_master_i/u_axiregs/U168
0.8405 0.04665 0.01281 0.9 VDD 123.988,237.264 peripherals_i/apb_spi_master_i/u_axiregs/U169
0.8455 0.04359 0.01094 0.9 VDD 129.973,242.448 peripherals_i/apb_spi_master_i/u_axiregs/U170
0.8379 0.04989 0.01218 0.9 VDD 134.383,232.080 peripherals_i/apb_spi_master_i/u_axiregs/U171
0.8449 0.04354 0.01152 0.9 VDD 131.233,243.024 peripherals_i/apb_spi_master_i/u_axiregs/U173
0.8384 0.04975 0.01187 0.9 VDD 133.843,232.080 peripherals_i/apb_spi_master_i/u_axiregs/U174
0.8422 0.04734 0.01049 0.9 VDD 130.783,237.840 peripherals_i/apb_spi_master_i/u_axiregs/U176
0.843 0.04678 0.01023 0.9 VDD 128.713,236.112 peripherals_i/apb_spi_master_i/u_axiregs/U177
0.844 0.04371 0.01226 0.9 VDD 131.863,244.176 peripherals_i/apb_spi_master_i/u_axiregs/U178
0.8398 0.05036 0.009839 0.9 VDD 130.108,236.688 peripherals_i/apb_spi_master_i/u_axiregs/U179
0.8352 0.04924 0.01558 0.9 VDD 138.838,238.416 peripherals_i/apb_spi_master_i/u_axiregs/U180
0.8362 0.0481 0.01574 0.9 VDD 139.198,238.992 peripherals_i/apb_spi_master_i/u_axiregs/U181
0.8367 0.04924 0.01402 0.9 VDD 138.838,237.840 peripherals_i/apb_spi_master_i/u_axiregs/U182
0.8342 0.04931 0.01646 0.9 VDD 141.088,238.416 peripherals_i/apb_spi_master_i/u_axiregs/U183
0.8341 0.04929 0.01661 0.9 VDD 141.538,238.416 peripherals_i/apb_spi_master_i/u_axiregs/U184
0.8328 0.05184 0.0154 0.9 VDD 141.268,224.592 peripherals_i/apb_spi_master_i/u_txfifo/FE_OFC226_n155
0.8349 0.05174 0.01333 0.9 VDD 141.628,224.016 peripherals_i/apb_spi_master_i/u_txfifo/FE_OFC225_n154
0.8325 0.05325 0.01428 0.9 VDD 122.458,224.016 peripherals_i/apb_spi_master_i/u_txfifo/FE_OFC69_n1
0.8413 0.04675 0.01197 0.9 VDD 124.708,233.232 peripherals_i/apb_spi_master_i/u_txfifo/FE_DBTC5_spi_status_28
0.8395 0.04786 0.01263 0.9 VDD 125.293,230.352 peripherals_i/apb_spi_master_i/u_txfifo/clk_gate_elements_reg/latch
0.8331 0.05289 0.01401 0.9 VDD 123.313,224.016 peripherals_i/apb_spi_master_i/u_txfifo/clk_gate_buffer_reg[4]/latch
0.8331 0.05341 0.0135 0.9 VDD 123.313,222.864 peripherals_i/apb_spi_master_i/u_txfifo/clk_gate_buffer_reg[1]/latch
0.829 0.05411 0.01688 0.9 VDD 138.703,227.472 peripherals_i/apb_spi_master_i/u_txfifo/clk_gate_pointer_in_reg/latch
0.8329 0.05236 0.01474 0.9 VDD 140.953,226.320 peripherals_i/apb_spi_master_i/u_txfifo/clk_gate_pointer_out_reg/latch
0.8388 0.0484 0.01283 0.9 VDD 124.483,229.776 peripherals_i/apb_spi_master_i/u_txfifo/elements_reg[0]
0.8395 0.04782 0.01269 0.9 VDD 124.123,232.080 peripherals_i/apb_spi_master_i/u_txfifo/elements_reg[3]
0.8402 0.04765 0.01213 0.9 VDD 124.393,232.656 peripherals_i/apb_spi_master_i/u_txfifo/elements_reg[4]
0.8393 0.04806 0.01265 0.9 VDD 124.213,231.504 peripherals_i/apb_spi_master_i/u_txfifo/elements_reg[2]
0.8391 0.0478 0.01307 0.9 VDD 124.573,230.928 peripherals_i/apb_spi_master_i/u_txfifo/elements_reg[1]
0.831 0.05217 0.01681 0.9 VDD 136.993,228.624 peripherals_i/apb_spi_master_i/u_txfifo/pointer_in_reg[0]
0.8361 0.05232 0.01156 0.9 VDD 138.253,229.200 peripherals_i/apb_spi_master_i/u_txfifo/pointer_in_reg[1]
0.8275 0.05408 0.01838 0.9 VDD 139.243,228.048 peripherals_i/apb_spi_master_i/u_txfifo/pointer_in_reg[2]
0.8289 0.05503 0.01603 0.9 VDD 115.033,227.472 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][31]
0.8316 0.05332 0.01512 0.9 VDD 115.123,226.320 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][30]
0.8383 0.05045 0.01126 0.9 VDD 128.173,226.896 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][29]
0.8315 0.05436 0.01416 0.9 VDD 123.403,221.136 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][28]
0.8273 0.05682 0.0159 0.9 VDD 116.293,221.712 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][27]
0.8278 0.05639 0.01579 0.9 VDD 118.543,221.712 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][26]
0.8289 0.05573 0.01542 0.9 VDD 120.433,221.712 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][25]
0.8287 0.05654 0.01477 0.9 VDD 118.813,225.744 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][24]
0.8353 0.05343 0.01132 0.9 VDD 125.743,219.984 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][23]
0.8322 0.05372 0.01403 0.9 VDD 122.953,225.168 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][22]
0.8353 0.0544 0.01034 0.9 VDD 127.633,218.832 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][21]
0.8277 0.05726 0.01504 0.9 VDD 116.923,225.744 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][20]
0.8302 0.05547 0.01431 0.9 VDD 120.703,225.744 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][19]
0.827 0.05726 0.01577 0.9 VDD 115.033,221.136 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][18]
0.8271 0.0576 0.0153 0.9 VDD 115.123,225.168 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][17]
0.8301 0.05522 0.01469 0.9 VDD 121.063,225.168 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][16]
0.833 0.05623 0.01075 0.9 VDD 133.033,218.256 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][15]
0.8358 0.05261 0.01155 0.9 VDD 131.413,227.472 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][14]
0.8347 0.05582 0.009472 0.9 VDD 131.053,218.256 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][13]
0.8305 0.05481 0.01469 0.9 VDD 122.323,221.712 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][12]
0.8344 0.05576 0.009835 0.9 VDD 130.873,218.832 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][11]
0.8351 0.05187 0.01308 0.9 VDD 124.843,225.168 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][10]
0.8351 0.05483 0.0101 0.9 VDD 131.233,219.408 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][9]
0.833 0.05353 0.01345 0.9 VDD 133.573,227.472 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][8]
0.8317 0.0548 0.01354 0.9 VDD 141.223,217.680 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][7]
0.8316 0.05395 0.0145 0.9 VDD 143.023,219.408 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][6]
0.8342 0.05248 0.01332 0.9 VDD 135.553,226.320 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][5]
0.8316 0.05466 0.0137 0.9 VDD 142.843,218.256 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][4]
0.8283 0.05384 0.01788 0.9 VDD 141.223,227.472 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][3]
0.8316 0.05375 0.01469 0.9 VDD 141.853,221.712 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][2]
0.8297 0.05335 0.01694 0.9 VDD 142.573,222.864 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][1]
0.8314 0.05416 0.01446 0.9 VDD 142.843,220.560 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][0]
0.8321 0.05258 0.0153 0.9 VDD 115.303,229.200 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][31]
0.8307 0.05339 0.01593 0.9 VDD 114.043,226.896 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][30]
0.8377 0.05098 0.01136 0.9 VDD 127.273,225.744 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][29]
0.8311 0.05506 0.01385 0.9 VDD 121.873,222.288 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][28]
0.8287 0.05777 0.01353 0.9 VDD 114.943,219.984 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][27]
0.83 0.05676 0.01325 0.9 VDD 119.173,219.984 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][26]
0.8289 0.05575 0.01537 0.9 VDD 120.613,221.136 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][25]
0.8285 0.05641 0.0151 0.9 VDD 119.083,225.168 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][24]
0.8352 0.05355 0.01124 0.9 VDD 125.563,219.408 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][23]
0.8324 0.05396 0.01363 0.9 VDD 122.683,225.744 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][22]
0.8357 0.05394 0.01037 0.9 VDD 127.723,219.984 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][21]
0.8275 0.05724 0.01531 0.9 VDD 117.013,225.168 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][20]
0.832 0.0523 0.01572 0.9 VDD 119.623,226.896 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][19]
0.8292 0.05726 0.01353 0.9 VDD 115.033,220.560 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][18]
0.8273 0.05763 0.0151 0.9 VDD 114.853,225.744 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][17]
0.8338 0.05136 0.01486 0.9 VDD 122.143,226.896 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][16]
0.8337 0.05569 0.01065 0.9 VDD 132.853,217.680 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][15]
0.8368 0.05106 0.01217 0.9 VDD 131.773,228.624 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][14]
0.8344 0.05561 0.00995 0.9 VDD 132.043,217.104 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][13]
0.8324 0.05501 0.01256 0.9 VDD 122.233,220.560 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][12]
0.8358 0.05403 0.01014 0.9 VDD 127.993,219.408 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][11]
0.8353 0.05196 0.01272 0.9 VDD 124.753,225.744 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][10]
0.8327 0.05619 0.0111 0.9 VDD 132.763,218.832 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][9]
0.8359 0.05176 0.01231 0.9 VDD 132.223,226.896 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][8]
0.8309 0.05529 0.01382 0.9 VDD 142.483,216.528 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][7]
0.8313 0.05433 0.01437 0.9 VDD 141.943,219.984 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][6]
0.8309 0.05271 0.01644 0.9 VDD 137.893,226.896 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][5]
0.8319 0.05429 0.01384 0.9 VDD 142.663,217.104 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][4]
0.83 0.05252 0.01748 0.9 VDD 140.053,226.896 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][3]
0.8296 0.05347 0.01695 0.9 VDD 142.663,222.288 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][2]
0.8331 0.05347 0.01339 0.9 VDD 142.213,223.440 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][1]
0.831 0.05419 0.01478 0.9 VDD 142.753,221.136 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][0]
0.8304 0.05559 0.01401 0.9 VDD 114.403,222.864 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][31]
0.8294 0.05534 0.01528 0.9 VDD 114.493,224.016 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][30]
0.8366 0.05173 0.01163 0.9 VDD 126.643,222.864 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][29]
0.8333 0.05464 0.0121 0.9 VDD 123.673,219.984 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][28]
0.8295 0.0583 0.01216 0.9 VDD 116.383,217.680 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][27]
0.8303 0.05772 0.01195 0.9 VDD 118.543,217.680 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][26]
0.8311 0.05623 0.01269 0.9 VDD 120.433,219.408 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][25]
0.8295 0.05525 0.01527 0.9 VDD 117.013,223.440 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][24]
0.8342 0.05295 0.01281 0.9 VDD 125.563,221.136 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][23]
0.8328 0.05329 0.01391 0.9 VDD 123.493,223.440 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][22]
0.8354 0.05216 0.01244 0.9 VDD 126.103,221.712 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][21]
0.8302 0.05477 0.01506 0.9 VDD 119.173,223.440 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][20]
0.8306 0.05433 0.01505 0.9 VDD 119.263,224.016 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][19]
0.8307 0.05704 0.01222 0.9 VDD 114.853,218.256 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][18]
0.8297 0.05501 0.0153 0.9 VDD 116.383,224.016 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][17]
0.8316 0.05376 0.01466 0.9 VDD 121.153,224.016 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][16]
0.8328 0.05515 0.01204 0.9 VDD 134.473,219.408 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][15]
0.8361 0.05315 0.01077 0.9 VDD 131.233,222.864 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][14]
0.835 0.05436 0.0106 0.9 VDD 131.593,221.136 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][13]
0.8325 0.0553 0.01223 0.9 VDD 122.413,219.408 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][12]
0.8351 0.05485 0.01005 0.9 VDD 131.323,219.984 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][11]
0.8341 0.05314 0.01274 0.9 VDD 124.753,222.288 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][10]
0.8341 0.05467 0.0112 0.9 VDD 133.393,220.560 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][9]
0.8358 0.05345 0.01072 0.9 VDD 132.403,223.440 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][8]
0.8319 0.05625 0.01187 0.9 VDD 135.553,218.256 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][7]
0.8327 0.05569 0.01158 0.9 VDD 135.283,217.104 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][6]
0.8346 0.05381 0.01158 0.9 VDD 134.473,223.440 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][5]
0.8328 0.05571 0.01154 0.9 VDD 134.743,217.680 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][4]
0.8353 0.05284 0.01185 0.9 VDD 135.193,224.016 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][3]
0.8326 0.05492 0.01246 0.9 VDD 135.913,220.560 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][2]
0.8316 0.05398 0.01446 0.9 VDD 136.183,222.864 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][1]
0.8315 0.05627 0.01222 0.9 VDD 134.833,218.832 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][0]
0.8346 0.05064 0.01476 0.9 VDD 115.213,232.080 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][31]
0.8338 0.05144 0.01475 0.9 VDD 115.123,231.504 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][30]
0.8369 0.05099 0.01216 0.9 VDD 126.373,224.592 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][29]
0.8328 0.05517 0.01207 0.9 VDD 124.303,217.104 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][28]
0.8299 0.05702 0.01307 0.9 VDD 118.363,219.408 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][27]
0.8273 0.05956 0.01315 0.9 VDD 118.723,215.952 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][26]
0.8297 0.05696 0.01332 0.9 VDD 120.793,217.104 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][25]
0.8294 0.05448 0.01613 0.9 VDD 117.643,228.048 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][24]
0.833 0.05545 0.01157 0.9 VDD 125.293,216.528 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][23]
0.8367 0.04933 0.01395 0.9 VDD 122.953,230.352 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][22]
0.8349 0.05548 0.009625 0.9 VDD 127.543,215.952 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][21]
0.8333 0.05151 0.01523 0.9 VDD 117.463,229.776 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][20]
0.8342 0.05097 0.01483 0.9 VDD 119.443,229.776 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][19]
0.8296 0.05691 0.01348 0.9 VDD 117.283,220.560 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][18]
0.8335 0.05144 0.01509 0.9 VDD 115.123,230.928 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][17]
0.835 0.0503 0.01465 0.9 VDD 121.063,230.352 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][16]
0.8337 0.0561 0.0102 0.9 VDD 133.303,215.376 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][15]
0.8359 0.05245 0.01169 0.9 VDD 132.313,224.592 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][14]
0.8351 0.05594 0.008973 0.9 VDD 131.053,215.376 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][13]
0.8321 0.05648 0.01137 0.9 VDD 121.873,217.680 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][12]
0.8346 0.05651 0.008857 0.9 VDD 130.873,215.952 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][11]
0.8354 0.05082 0.01383 0.9 VDD 124.213,227.472 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][10]
0.8364 0.05331 0.01028 0.9 VDD 128.893,221.712 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][9]
0.8345 0.053 0.01247 0.9 VDD 133.933,225.744 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][8]
0.8329 0.05507 0.01204 0.9 VDD 140.233,214.800 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][7]
0.831 0.05562 0.01336 0.9 VDD 140.323,218.256 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][6]
0.8335 0.05306 0.01344 0.9 VDD 135.823,225.744 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][5]
0.8327 0.05504 0.01228 0.9 VDD 140.323,215.376 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][4]
0.8324 0.05262 0.01494 0.9 VDD 138.433,224.592 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][3]
0.8294 0.05413 0.0165 0.9 VDD 140.323,222.288 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][2]
0.8329 0.05399 0.01316 0.9 VDD 140.053,223.440 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][1]
0.831 0.05482 0.0142 0.9 VDD 140.053,219.408 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][0]
0.8329 0.052 0.01509 0.9 VDD 112.693,229.776 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][31]
0.8333 0.052 0.01473 0.9 VDD 112.783,230.352 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][30]
0.8399 0.0493 0.01084 0.9 VDD 127.903,229.200 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][29]
0.8313 0.05604 0.01266 0.9 VDD 124.213,214.800 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][28]
0.8233 0.06156 0.01512 0.9 VDD 116.653,214.224 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][27]
0.8263 0.05868 0.01503 0.9 VDD 117.823,214.800 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][26]
0.8275 0.05793 0.01453 0.9 VDD 120.163,214.800 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][25]
0.8293 0.05557 0.01514 0.9 VDD 112.513,224.016 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][24]
0.8324 0.05596 0.01165 0.9 VDD 125.653,214.224 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][23]
0.8347 0.05032 0.01497 0.9 VDD 122.773,228.624 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][22]
0.8346 0.05534 0.01007 0.9 VDD 127.633,214.800 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][21]
0.829 0.05514 0.01588 0.9 VDD 112.693,228.048 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][20]
0.8322 0.05179 0.01601 0.9 VDD 119.173,228.624 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][19]
0.8273 0.0592 0.01353 0.9 VDD 115.483,215.376 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][18]
0.8276 0.05761 0.01475 0.9 VDD 112.603,225.744 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][17]
0.8349 0.05091 0.01415 0.9 VDD 121.513,229.200 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][16]
0.8332 0.05757 0.009268 0.9 VDD 135.373,213.648 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][15]
0.8393 0.05072 0.009946 0.9 VDD 130.873,229.200 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][14]
0.8345 0.05743 0.008116 0.9 VDD 131.593,213.648 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][13]
0.8292 0.05707 0.01371 0.9 VDD 122.233,214.800 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][12]
0.8354 0.05676 0.007792 0.9 VDD 128.893,213.648 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][11]
0.8385 0.04833 0.01316 0.9 VDD 125.923,228.624 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][10]
0.8321 0.0576 0.01029 0.9 VDD 133.753,214.224 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][9]
0.8376 0.05157 0.01083 0.9 VDD 133.573,229.200 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][8]
0.8312 0.05748 0.01132 0.9 VDD 136.093,214.224 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][7]
0.8314 0.0567 0.01187 0.9 VDD 138.253,215.952 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][6]
0.8303 0.05399 0.01569 0.9 VDD 135.553,228.048 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][5]
0.8333 0.05707 0.009653 0.9 VDD 137.983,213.648 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][4]
0.8333 0.0527 0.01396 0.9 VDD 137.443,226.320 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][3]
0.8313 0.05497 0.01374 0.9 VDD 138.253,221.136 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][2]
0.8346 0.05273 0.01267 0.9 VDD 137.803,224.016 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][1]
0.8315 0.05511 0.0134 0.9 VDD 138.253,219.984 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][0]
0.8274 0.05694 0.01561 0.9 VDD 114.223,221.712 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][31]
0.829 0.05694 0.01401 0.9 VDD 114.403,222.288 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][30]
0.8364 0.05176 0.0118 0.9 VDD 126.733,223.440 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][29]
0.8336 0.05456 0.01182 0.9 VDD 123.853,218.832 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][28]
0.8274 0.05857 0.01404 0.9 VDD 114.943,217.104 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][27]
0.828 0.05809 0.01391 0.9 VDD 117.283,217.104 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][26]
0.8325 0.05583 0.01168 0.9 VDD 120.343,218.256 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][25]
0.8292 0.05666 0.01417 0.9 VDD 117.283,222.288 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][24]
0.8328 0.05354 0.01368 0.9 VDD 124.213,221.712 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][23]
0.8329 0.05305 0.01403 0.9 VDD 122.953,224.592 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][22]
0.8354 0.05316 0.01143 0.9 VDD 127.453,221.136 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][21]
0.8297 0.05619 0.01411 0.9 VDD 119.173,222.288 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][20]
0.8318 0.05428 0.01397 0.9 VDD 120.973,222.864 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][19]
0.8299 0.05706 0.01299 0.9 VDD 114.673,218.832 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][18]
0.8305 0.05535 0.01415 0.9 VDD 116.383,222.864 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][17]
0.8313 0.05413 0.01459 0.9 VDD 121.423,223.440 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][16]
0.8329 0.05484 0.01227 0.9 VDD 134.743,221.136 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][15]
0.8356 0.05392 0.01047 0.9 VDD 130.873,222.288 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][14]
0.8367 0.05364 0.009698 0.9 VDD 128.893,220.560 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][13]
0.8337 0.05509 0.01118 0.9 VDD 122.503,218.256 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][12]
0.836 0.05419 0.009774 0.9 VDD 130.873,220.560 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][11]
0.836 0.05132 0.01266 0.9 VDD 125.473,224.016 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][10]
0.8341 0.05434 0.01155 0.9 VDD 133.303,221.712 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][9]
0.8339 0.05363 0.01242 0.9 VDD 133.303,222.864 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][8]
0.8322 0.05556 0.01225 0.9 VDD 136.633,217.680 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][7]
0.8312 0.05692 0.01186 0.9 VDD 135.913,216.528 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][6]
0.831 0.05453 0.01446 0.9 VDD 136.183,222.288 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][5]
0.8318 0.0569 0.01131 0.9 VDD 136.363,215.952 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][4]
0.8326 0.05442 0.01303 0.9 VDD 134.113,222.288 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][3]
0.8322 0.05521 0.01254 0.9 VDD 136.093,219.984 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][2]
0.8326 0.05453 0.01288 0.9 VDD 136.093,221.712 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][1]
0.8318 0.05521 0.01303 0.9 VDD 136.633,219.408 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][0]
0.8336 0.05124 0.01518 0.9 VDD 117.283,230.928 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][31]
0.8339 0.05124 0.01482 0.9 VDD 117.283,231.504 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][30]
0.8378 0.04964 0.01258 0.9 VDD 126.283,226.896 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][29]
0.8316 0.0568 0.01163 0.9 VDD 123.583,215.952 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][28]
0.8305 0.0564 0.01307 0.9 VDD 118.363,218.832 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][27]
0.8267 0.05956 0.01375 0.9 VDD 118.723,216.528 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][26]
0.8289 0.0585 0.0126 0.9 VDD 120.883,215.952 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][25]
0.831 0.05298 0.01604 0.9 VDD 117.103,226.896 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][24]
0.8341 0.05521 0.01073 0.9 VDD 125.563,215.952 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][23]
0.8367 0.04917 0.01412 0.9 VDD 122.593,230.928 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][22]
0.8343 0.05544 0.01026 0.9 VDD 127.453,216.528 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][21]
0.8327 0.05213 0.01517 0.9 VDD 117.913,229.200 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][20]
0.8349 0.0506 0.01446 0.9 VDD 119.533,231.504 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][19]
0.8272 0.05686 0.0159 0.9 VDD 117.463,221.136 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][18]
0.8336 0.05131 0.01512 0.9 VDD 118.363,230.352 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][17]
0.835 0.05021 0.01479 0.9 VDD 120.523,230.928 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][16]
0.8327 0.0569 0.0104 0.9 VDD 133.753,215.952 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][15]
0.8362 0.05254 0.01123 0.9 VDD 131.953,225.744 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][14]
0.8337 0.05666 0.009678 0.9 VDD 131.593,216.528 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][13]
0.8297 0.05754 0.0128 0.9 VDD 122.503,216.528 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][12]
0.8358 0.05493 0.009299 0.9 VDD 128.803,217.104 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][11]
0.8373 0.0496 0.01307 0.9 VDD 124.033,229.200 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][10]
0.8357 0.05399 0.01033 0.9 VDD 131.143,221.712 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][9]
0.8342 0.053 0.01282 0.9 VDD 133.933,225.168 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][8]
0.8317 0.05603 0.01231 0.9 VDD 140.593,215.952 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][7]
0.8301 0.05567 0.01421 0.9 VDD 140.143,218.832 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][6]
0.8334 0.05285 0.0137 0.9 VDD 135.463,224.592 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][5]
0.8316 0.055 0.01341 0.9 VDD 140.413,217.104 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][4]
0.8322 0.05266 0.01513 0.9 VDD 139.243,225.168 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][3]
0.8308 0.05478 0.01444 0.9 VDD 140.593,221.136 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][2]
0.8296 0.05395 0.0165 0.9 VDD 140.323,222.864 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][1]
0.8311 0.05477 0.01412 0.9 VDD 140.683,220.560 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][0]
0.8314 0.05278 0.01586 0.9 VDD 112.603,228.624 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][31]
0.8322 0.05278 0.01506 0.9 VDD 112.513,229.200 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][30]
0.8379 0.05053 0.01158 0.9 VDD 127.993,228.048 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][29]
0.8292 0.05772 0.01303 0.9 VDD 123.583,214.224 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][28]
0.8264 0.06012 0.01345 0.9 VDD 116.833,215.952 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][27]
0.8284 0.06039 0.01116 0.9 VDD 119.533,213.648 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][26]
0.825 0.0603 0.01467 0.9 VDD 119.713,214.224 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][25]
0.8291 0.0557 0.01517 0.9 VDD 112.693,223.440 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][24]
0.8342 0.0563 0.009475 0.9 VDD 125.293,213.648 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][23]
0.8327 0.05217 0.0151 0.9 VDD 122.503,228.048 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][22]
0.8336 0.05626 0.01015 0.9 VDD 127.543,214.224 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][21]
0.8293 0.05511 0.01561 0.9 VDD 112.423,227.472 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][20]
0.8301 0.05406 0.01584 0.9 VDD 118.993,227.472 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][19]
0.826 0.06049 0.01351 0.9 VDD 114.943,215.952 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][18]
0.8274 0.05761 0.01502 0.9 VDD 112.603,225.168 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][17]
0.8315 0.05317 0.01529 0.9 VDD 121.063,227.472 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][16]
0.8331 0.05606 0.01082 0.9 VDD 134.833,214.800 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][15]
0.8365 0.05233 0.01119 0.9 VDD 130.873,228.048 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][14]
0.8372 0.05495 0.007796 0.9 VDD 130.873,213.072 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][13]
0.8302 0.05908 0.01068 0.9 VDD 121.693,213.648 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][12]
0.8341 0.05731 0.008581 0.9 VDD 130.873,214.224 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][11]
0.8369 0.0497 0.01345 0.9 VDD 125.473,228.048 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][10]
0.8367 0.05436 0.008891 0.9 VDD 133.843,213.072 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][9]
0.8324 0.05356 0.01402 0.9 VDD 133.663,228.048 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][8]
0.8326 0.05576 0.01164 0.9 VDD 137.173,214.800 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][7]
0.8306 0.05675 0.01269 0.9 VDD 137.983,216.528 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][6]
0.8309 0.05403 0.01512 0.9 VDD 135.823,227.472 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][5]
0.8312 0.05701 0.01184 0.9 VDD 138.163,214.224 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][4]
0.8325 0.05296 0.01457 0.9 VDD 137.353,225.168 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][3]
0.8299 0.05443 0.01569 0.9 VDD 138.253,222.288 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][2]
0.8302 0.05408 0.01569 0.9 VDD 138.253,222.864 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][1]
0.8303 0.05604 0.01363 0.9 VDD 138.163,218.832 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][0]
0.8332 0.05119 0.01563 0.9 VDD 143.383,224.592 peripherals_i/apb_spi_master_i/u_txfifo/pointer_out_reg[0]
0.8334 0.0517 0.01492 0.9 VDD 142.663,225.744 peripherals_i/apb_spi_master_i/u_txfifo/pointer_out_reg[1]
0.8329 0.05143 0.01563 0.9 VDD 143.473,225.168 peripherals_i/apb_spi_master_i/u_txfifo/pointer_out_reg[2]
0.8361 0.05218 0.01171 0.9 VDD 140.548,229.200 peripherals_i/apb_spi_master_i/u_txfifo/U12
0.8354 0.05212 0.01244 0.9 VDD 133.888,226.320 peripherals_i/apb_spi_master_i/u_txfifo/U13
0.8368 0.05198 0.01125 0.9 VDD 135.868,229.200 peripherals_i/apb_spi_master_i/u_txfifo/U15
0.8342 0.05161 0.01414 0.9 VDD 133.798,228.624 peripherals_i/apb_spi_master_i/u_txfifo/U16
0.8369 0.0519 0.01118 0.9 VDD 135.463,229.200 peripherals_i/apb_spi_master_i/u_txfifo/U18
0.833 0.0524 0.01458 0.9 VDD 140.188,225.744 peripherals_i/apb_spi_master_i/u_txfifo/U19
0.833 0.05214 0.01482 0.9 VDD 141.718,226.320 peripherals_i/apb_spi_master_i/u_txfifo/U21
0.8331 0.05209 0.01484 0.9 VDD 141.898,226.320 peripherals_i/apb_spi_master_i/u_txfifo/U22
0.8331 0.05219 0.01474 0.9 VDD 140.953,225.744 peripherals_i/apb_spi_master_i/u_txfifo/U24
0.8332 0.05205 0.01479 0.9 VDD 141.448,225.744 peripherals_i/apb_spi_master_i/u_txfifo/U25
0.8326 0.05188 0.01548 0.9 VDD 142.033,225.168 peripherals_i/apb_spi_master_i/u_txfifo/U26
0.8424 0.04705 0.0105 0.9 VDD 127.948,231.504 peripherals_i/apb_spi_master_i/u_txfifo/U27
0.844 0.04628 0.009685 0.9 VDD 125.788,233.808 peripherals_i/apb_spi_master_i/u_txfifo/U29
0.8345 0.05294 0.01257 0.9 VDD 132.178,228.048 peripherals_i/apb_spi_master_i/u_txfifo/U31
0.8384 0.05128 0.01035 0.9 VDD 130.738,226.320 peripherals_i/apb_spi_master_i/u_txfifo/U33
0.8376 0.05265 0.0097 0.9 VDD 129.613,222.864 peripherals_i/apb_spi_master_i/u_txfifo/U35
0.8382 0.05161 0.01021 0.9 VDD 128.893,224.016 peripherals_i/apb_spi_master_i/u_txfifo/U37
0.8384 0.05117 0.01047 0.9 VDD 130.378,226.896 peripherals_i/apb_spi_master_i/u_txfifo/U38
0.8388 0.05081 0.01036 0.9 VDD 129.298,226.896 peripherals_i/apb_spi_master_i/u_txfifo/U39
0.8378 0.05272 0.009515 0.9 VDD 129.838,223.440 peripherals_i/apb_spi_master_i/u_txfifo/U40
0.8364 0.05244 0.01115 0.9 VDD 131.638,225.168 peripherals_i/apb_spi_master_i/u_txfifo/U41
0.8382 0.05163 0.01017 0.9 VDD 129.208,225.168 peripherals_i/apb_spi_master_i/u_txfifo/U42
0.8379 0.05199 0.01007 0.9 VDD 130.288,225.168 peripherals_i/apb_spi_master_i/u_txfifo/U43
0.8326 0.05202 0.01543 0.9 VDD 141.538,225.168 peripherals_i/apb_spi_master_i/u_txfifo/U44
0.8329 0.0516 0.01549 0.9 VDD 142.078,224.592 peripherals_i/apb_spi_master_i/u_txfifo/U45
0.8318 0.0537 0.01446 0.9 VDD 143.563,219.984 peripherals_i/apb_spi_master_i/u_txfifo/U46
0.8324 0.05225 0.01533 0.9 VDD 140.728,225.168 peripherals_i/apb_spi_master_i/u_txfifo/U47
0.8326 0.05209 0.01529 0.9 VDD 140.413,224.592 peripherals_i/apb_spi_master_i/u_txfifo/U48
0.8308 0.05617 0.01299 0.9 VDD 136.543,218.832 peripherals_i/apb_spi_master_i/u_txfifo/U49
0.833 0.05249 0.01451 0.9 VDD 139.873,225.744 peripherals_i/apb_spi_master_i/u_txfifo/U52
0.8315 0.05491 0.01364 0.9 VDD 139.063,220.560 peripherals_i/apb_spi_master_i/u_txfifo/U53
0.8312 0.05511 0.01366 0.9 VDD 138.253,219.408 peripherals_i/apb_spi_master_i/u_txfifo/U56
0.8316 0.05497 0.01338 0.9 VDD 138.208,220.560 peripherals_i/apb_spi_master_i/u_txfifo/U57
0.844 0.0465 0.009474 0.9 VDD 126.958,233.808 peripherals_i/apb_spi_master_i/u_txfifo/U58
0.8441 0.0463 0.009588 0.9 VDD 126.328,234.384 peripherals_i/apb_spi_master_i/u_txfifo/U59
0.8419 0.04799 0.01009 0.9 VDD 131.323,229.776 peripherals_i/apb_spi_master_i/u_txfifo/U63
0.8424 0.04786 0.009714 0.9 VDD 130.333,229.776 peripherals_i/apb_spi_master_i/u_txfifo/U64
0.8423 0.04768 0.01002 0.9 VDD 130.828,231.504 peripherals_i/apb_spi_master_i/u_txfifo/U65
0.8423 0.04793 0.009786 0.9 VDD 130.873,230.352 peripherals_i/apb_spi_master_i/u_txfifo/U66
0.8425 0.04771 0.00982 0.9 VDD 130.963,230.928 peripherals_i/apb_spi_master_i/u_txfifo/U67
0.8429 0.04752 0.009533 0.9 VDD 130.108,231.504 peripherals_i/apb_spi_master_i/u_txfifo/U68
0.8426 0.04775 0.009626 0.9 VDD 129.523,230.352 peripherals_i/apb_spi_master_i/u_txfifo/U69
0.8416 0.04751 0.01092 0.9 VDD 127.768,229.776 peripherals_i/apb_spi_master_i/u_txfifo/U70
0.8423 0.04771 0.009944 0.9 VDD 129.208,229.776 peripherals_i/apb_spi_master_i/u_txfifo/U71
0.8412 0.0474 0.01139 0.9 VDD 126.958,229.776 peripherals_i/apb_spi_master_i/u_txfifo/U72
0.8337 0.05295 0.01339 0.9 VDD 143.473,223.440 peripherals_i/apb_spi_master_i/u_txfifo/U73
0.8336 0.05402 0.01239 0.9 VDD 136.903,223.440 peripherals_i/apb_spi_master_i/u_txfifo/U74
0.8347 0.05211 0.01319 0.9 VDD 140.323,224.016 peripherals_i/apb_spi_master_i/u_txfifo/U75
0.8332 0.05406 0.01269 0.9 VDD 137.893,223.440 peripherals_i/apb_spi_master_i/u_txfifo/U76
0.8331 0.05406 0.01288 0.9 VDD 138.748,223.440 peripherals_i/apb_spi_master_i/u_txfifo/U77
0.833 0.05258 0.01441 0.9 VDD 139.423,226.320 peripherals_i/apb_spi_master_i/u_txfifo/U78
0.8339 0.05396 0.01211 0.9 VDD 136.003,223.440 peripherals_i/apb_spi_master_i/u_txfifo/U79
0.833 0.05261 0.01441 0.9 VDD 139.423,225.744 peripherals_i/apb_spi_master_i/u_txfifo/U80
0.833 0.05285 0.01411 0.9 VDD 138.073,225.744 peripherals_i/apb_spi_master_i/u_txfifo/U81
0.833 0.05272 0.01428 0.9 VDD 138.838,225.744 peripherals_i/apb_spi_master_i/u_txfifo/U82
0.8322 0.05307 0.01478 0.9 VDD 143.563,221.712 peripherals_i/apb_spi_master_i/u_txfifo/U83
0.832 0.05493 0.01303 0.9 VDD 136.453,221.136 peripherals_i/apb_spi_master_i/u_txfifo/U84
0.8316 0.05421 0.0142 0.9 VDD 139.783,221.712 peripherals_i/apb_spi_master_i/u_txfifo/U85
0.8319 0.05445 0.01364 0.9 VDD 137.983,221.712 peripherals_i/apb_spi_master_i/u_txfifo/U86
0.8317 0.05433 0.01394 0.9 VDD 138.928,221.712 peripherals_i/apb_spi_master_i/u_txfifo/U87
0.842 0.04761 0.01044 0.9 VDD 128.488,229.776 peripherals_i/apb_spi_master_i/u_txfifo/U88
0.8305 0.05514 0.01436 0.9 VDD 141.583,218.832 peripherals_i/apb_spi_master_i/u_txfifo/U89
0.8323 0.05555 0.01219 0.9 VDD 136.723,217.104 peripherals_i/apb_spi_master_i/u_txfifo/U90
0.8318 0.05516 0.01306 0.9 VDD 139.333,217.680 peripherals_i/apb_spi_master_i/u_txfifo/U91
0.8319 0.05534 0.01274 0.9 VDD 138.163,217.104 peripherals_i/apb_spi_master_i/u_txfifo/U92
0.8312 0.05596 0.01284 0.9 VDD 138.568,218.256 peripherals_i/apb_spi_master_i/u_txfifo/U93
0.8314 0.05571 0.01291 0.9 VDD 120.703,220.560 peripherals_i/apb_spi_master_i/u_txfifo/U94
0.8315 0.0558 0.01269 0.9 VDD 120.433,218.832 peripherals_i/apb_spi_master_i/u_txfifo/U95
0.8312 0.05714 0.0117 0.9 VDD 120.253,217.680 peripherals_i/apb_spi_master_i/u_txfifo/U96
0.8295 0.05782 0.01271 0.9 VDD 120.433,215.376 peripherals_i/apb_spi_master_i/u_txfifo/U97
0.831 0.05613 0.01292 0.9 VDD 120.658,219.984 peripherals_i/apb_spi_master_i/u_txfifo/U98
0.8388 0.05048 0.01072 0.9 VDD 128.263,226.320 peripherals_i/apb_spi_master_i/u_txfifo/U99
0.8371 0.05108 0.0118 0.9 VDD 126.733,224.016 peripherals_i/apb_spi_master_i/u_txfifo/U100
0.8375 0.05049 0.01204 0.9 VDD 126.013,225.744 peripherals_i/apb_spi_master_i/u_txfifo/U101
0.8381 0.05014 0.01177 0.9 VDD 127.453,227.472 peripherals_i/apb_spi_master_i/u_txfifo/U102
0.8387 0.05024 0.0111 0.9 VDD 127.678,226.320 peripherals_i/apb_spi_master_i/u_txfifo/U103
0.8363 0.05368 0.01 0.9 VDD 125.833,218.256 peripherals_i/apb_spi_master_i/u_txfifo/U104
0.8356 0.05301 0.01142 0.9 VDD 125.473,220.560 peripherals_i/apb_spi_master_i/u_txfifo/U105
0.8348 0.05408 0.01113 0.9 VDD 126.013,217.104 peripherals_i/apb_spi_master_i/u_txfifo/U106
0.8342 0.05514 0.01068 0.9 VDD 125.653,215.376 peripherals_i/apb_spi_master_i/u_txfifo/U107
0.8358 0.05422 0.01002 0.9 VDD 125.788,217.680 peripherals_i/apb_spi_master_i/u_txfifo/U108
0.8293 0.05726 0.01348 0.9 VDD 117.283,219.984 peripherals_i/apb_spi_master_i/u_txfifo/U109
0.8312 0.05666 0.01211 0.9 VDD 116.923,218.256 peripherals_i/apb_spi_master_i/u_txfifo/U110
0.8315 0.0565 0.01202 0.9 VDD 117.823,218.256 peripherals_i/apb_spi_master_i/u_txfifo/U111
0.8259 0.06012 0.01393 0.9 VDD 116.833,216.528 peripherals_i/apb_spi_master_i/u_txfifo/U112
0.8303 0.05666 0.01304 0.9 VDD 116.968,218.832 peripherals_i/apb_spi_master_i/u_txfifo/U113
0.8363 0.05436 0.009393 0.9 VDD 127.543,218.256 peripherals_i/apb_spi_master_i/u_txfifo/U114
0.8363 0.05305 0.01063 0.9 VDD 127.183,220.560 peripherals_i/apb_spi_master_i/u_txfifo/U115
0.8361 0.05482 0.009069 0.9 VDD 128.443,217.680 peripherals_i/apb_spi_master_i/u_txfifo/U116
0.8354 0.05545 0.009148 0.9 VDD 128.263,215.376 peripherals_i/apb_spi_master_i/u_txfifo/U117
0.8361 0.05455 0.009377 0.9 VDD 127.588,217.680 peripherals_i/apb_spi_master_i/u_txfifo/U118
0.8335 0.05227 0.01418 0.9 VDD 134.563,226.896 peripherals_i/apb_spi_master_i/u_txfifo/U119
0.8363 0.05259 0.01109 0.9 VDD 133.303,224.016 peripherals_i/apb_spi_master_i/u_txfifo/U120
0.8351 0.05221 0.01266 0.9 VDD 134.293,226.320 peripherals_i/apb_spi_master_i/u_txfifo/U121
0.8337 0.0517 0.01458 0.9 VDD 134.293,228.624 peripherals_i/apb_spi_master_i/u_txfifo/U122
0.8343 0.05211 0.01361 0.9 VDD 133.798,226.896 peripherals_i/apb_spi_master_i/u_txfifo/U123
0.834 0.05401 0.012 0.9 VDD 123.943,220.560 peripherals_i/apb_spi_master_i/u_txfifo/U124
0.8338 0.05443 0.01176 0.9 VDD 124.033,219.408 peripherals_i/apb_spi_master_i/u_txfifo/U125
0.8312 0.05659 0.01225 0.9 VDD 123.853,216.528 peripherals_i/apb_spi_master_i/u_txfifo/U126
0.8322 0.05627 0.01155 0.9 VDD 123.763,215.376 peripherals_i/apb_spi_master_i/u_txfifo/U127
0.834 0.05534 0.01066 0.9 VDD 123.988,217.680 peripherals_i/apb_spi_master_i/u_txfifo/U128
0.8292 0.05477 0.01604 0.9 VDD 116.293,227.472 peripherals_i/apb_spi_master_i/u_txfifo/U129
0.8292 0.05556 0.01528 0.9 VDD 114.673,223.440 peripherals_i/apb_spi_master_i/u_txfifo/U130
0.8332 0.05162 0.01515 0.9 VDD 116.473,230.352 peripherals_i/apb_spi_master_i/u_txfifo/U131
0.8321 0.05268 0.0152 0.9 VDD 114.043,229.200 peripherals_i/apb_spi_master_i/u_txfifo/U132
0.833 0.0517 0.01528 0.9 VDD 115.798,229.776 peripherals_i/apb_spi_master_i/u_txfifo/U133
0.8331 0.05264 0.01425 0.9 VDD 138.703,226.320 peripherals_i/apb_spi_master_i/u_txfifo/U134
0.8349 0.05281 0.01228 0.9 VDD 136.543,224.016 peripherals_i/apb_spi_master_i/u_txfifo/U135
0.8324 0.05251 0.01512 0.9 VDD 135.823,226.896 peripherals_i/apb_spi_master_i/u_txfifo/U136
0.8329 0.05243 0.01472 0.9 VDD 135.283,226.896 peripherals_i/apb_spi_master_i/u_txfifo/U137
0.8319 0.05258 0.01549 0.9 VDD 136.408,226.896 peripherals_i/apb_spi_master_i/u_txfifo/U138
0.8293 0.05769 0.01301 0.9 VDD 115.303,219.408 peripherals_i/apb_spi_master_i/u_txfifo/U139
0.8302 0.0568 0.01303 0.9 VDD 116.203,218.832 peripherals_i/apb_spi_master_i/u_txfifo/U140
0.829 0.05746 0.0135 0.9 VDD 116.383,219.984 peripherals_i/apb_spi_master_i/u_txfifo/U141
0.8257 0.06031 0.01399 0.9 VDD 115.843,216.528 peripherals_i/apb_spi_master_i/u_txfifo/U142
0.8295 0.05747 0.01303 0.9 VDD 116.338,219.408 peripherals_i/apb_spi_master_i/u_txfifo/U143
0.8318 0.05311 0.01506 0.9 VDD 116.383,226.320 peripherals_i/apb_spi_master_i/u_txfifo/U144
0.8298 0.05491 0.01531 0.9 VDD 116.833,224.592 peripherals_i/apb_spi_master_i/u_txfifo/U145
0.8324 0.05237 0.01526 0.9 VDD 116.563,229.200 peripherals_i/apb_spi_master_i/u_txfifo/U146
0.8318 0.05336 0.01483 0.9 VDD 113.143,226.320 peripherals_i/apb_spi_master_i/u_txfifo/U147
0.8308 0.05319 0.01604 0.9 VDD 115.888,226.896 peripherals_i/apb_spi_master_i/u_txfifo/U148
0.8307 0.05329 0.01603 0.9 VDD 115.303,226.896 peripherals_i/apb_spi_master_i/u_txfifo/U149
0.8295 0.05525 0.01529 0.9 VDD 115.033,224.592 peripherals_i/apb_spi_master_i/u_txfifo/U150
0.8332 0.05171 0.01512 0.9 VDD 115.753,230.352 peripherals_i/apb_spi_master_i/u_txfifo/U151
0.8329 0.05186 0.01522 0.9 VDD 114.313,229.776 peripherals_i/apb_spi_master_i/u_txfifo/U152
0.8329 0.05178 0.01529 0.9 VDD 115.168,229.776 peripherals_i/apb_spi_master_i/u_txfifo/U153
0.8367 0.05 0.01334 0.9 VDD 125.023,226.896 peripherals_i/apb_spi_master_i/u_txfifo/U154
0.8354 0.05165 0.01297 0.9 VDD 125.023,224.592 peripherals_i/apb_spi_master_i/u_txfifo/U155
0.835 0.05082 0.01417 0.9 VDD 124.213,228.048 peripherals_i/apb_spi_master_i/u_txfifo/U156
0.8378 0.04962 0.01254 0.9 VDD 126.733,228.048 peripherals_i/apb_spi_master_i/u_txfifo/U157
0.836 0.05028 0.01369 0.9 VDD 124.438,226.896 peripherals_i/apb_spi_master_i/u_txfifo/U158
0.8376 0.05153 0.01091 0.9 VDD 131.503,226.320 peripherals_i/apb_spi_master_i/u_txfifo/U159
0.837 0.05304 0.009993 0.9 VDD 130.873,223.440 peripherals_i/apb_spi_master_i/u_txfifo/U160
0.8366 0.05182 0.01157 0.9 VDD 132.493,226.320 peripherals_i/apb_spi_master_i/u_txfifo/U161
0.8397 0.05025 0.01002 0.9 VDD 129.883,228.624 peripherals_i/apb_spi_master_i/u_txfifo/U162
0.8386 0.05057 0.01082 0.9 VDD 130.558,228.624 peripherals_i/apb_spi_master_i/u_txfifo/U163
0.8347 0.05551 0.009827 0.9 VDD 131.593,217.680 peripherals_i/apb_spi_master_i/u_txfifo/U164
0.8351 0.05445 0.0105 0.9 VDD 132.133,220.560 peripherals_i/apb_spi_master_i/u_txfifo/U165
0.8355 0.05533 0.0092 0.9 VDD 130.693,217.680 peripherals_i/apb_spi_master_i/u_txfifo/U166
0.8351 0.05596 0.008901 0.9 VDD 131.413,214.800 peripherals_i/apb_spi_master_i/u_txfifo/U167
0.8355 0.05536 0.009142 0.9 VDD 130.828,217.104 peripherals_i/apb_spi_master_i/u_txfifo/U168
0.8319 0.05551 0.01262 0.9 VDD 121.963,219.984 peripherals_i/apb_spi_master_i/u_txfifo/U169
0.8322 0.0554 0.01242 0.9 VDD 121.603,218.832 peripherals_i/apb_spi_master_i/u_txfifo/U170
0.8315 0.0559 0.01261 0.9 VDD 122.953,217.104 peripherals_i/apb_spi_master_i/u_txfifo/U171
0.8309 0.05702 0.01208 0.9 VDD 122.323,215.376 peripherals_i/apb_spi_master_i/u_txfifo/U172
0.8326 0.05514 0.01224 0.9 VDD 122.368,218.832 peripherals_i/apb_spi_master_i/u_txfifo/U173
0.8361 0.05504 0.008809 0.9 VDD 129.163,218.256 peripherals_i/apb_spi_master_i/u_txfifo/U174
0.8363 0.05441 0.009303 0.9 VDD 129.523,219.984 peripherals_i/apb_spi_master_i/u_txfifo/U175
0.8362 0.0552 0.008605 0.9 VDD 130.063,217.104 peripherals_i/apb_spi_master_i/u_txfifo/U176
0.8361 0.05566 0.008283 0.9 VDD 129.433,214.800 peripherals_i/apb_spi_master_i/u_txfifo/U177
0.8363 0.05513 0.008597 0.9 VDD 129.748,217.680 peripherals_i/apb_spi_master_i/u_txfifo/U178
0.8314 0.05264 0.01591 0.9 VDD 118.363,226.896 peripherals_i/apb_spi_master_i/u_txfifo/U179
0.8301 0.05472 0.01521 0.9 VDD 117.643,224.016 peripherals_i/apb_spi_master_i/u_txfifo/U180
0.8293 0.05466 0.01604 0.9 VDD 116.833,227.472 peripherals_i/apb_spi_master_i/u_txfifo/U181
0.8294 0.05547 0.01511 0.9 VDD 113.323,224.592 peripherals_i/apb_spi_master_i/u_txfifo/U182
0.8322 0.05283 0.01493 0.9 VDD 117.688,226.320 peripherals_i/apb_spi_master_i/u_txfifo/U183
0.8338 0.055 0.0112 0.9 VDD 132.943,219.408 peripherals_i/apb_spi_master_i/u_txfifo/U184
0.8337 0.05505 0.01124 0.9 VDD 133.483,219.984 peripherals_i/apb_spi_master_i/u_txfifo/U185
0.8341 0.05419 0.01171 0.9 VDD 132.403,222.288 peripherals_i/apb_spi_master_i/u_txfifo/U186
0.834 0.05609 0.009916 0.9 VDD 133.123,214.800 peripherals_i/apb_spi_master_i/u_txfifo/U187
0.8343 0.05496 0.01072 0.9 VDD 132.538,219.984 peripherals_i/apb_spi_master_i/u_txfifo/U188
0.8328 0.05183 0.01534 0.9 VDD 120.883,226.896 peripherals_i/apb_spi_master_i/u_txfifo/U189
0.832 0.05355 0.01448 0.9 VDD 121.693,224.592 peripherals_i/apb_spi_master_i/u_txfifo/U190
0.8351 0.05045 0.01441 0.9 VDD 120.703,229.776 peripherals_i/apb_spi_master_i/u_txfifo/U191
0.8306 0.05355 0.01581 0.9 VDD 120.253,228.048 peripherals_i/apb_spi_master_i/u_txfifo/U192
0.8336 0.05093 0.01548 0.9 VDD 121.468,228.624 peripherals_i/apb_spi_master_i/u_txfifo/U193
0.8321 0.05421 0.0137 0.9 VDD 142.843,217.680 peripherals_i/apb_spi_master_i/u_txfifo/U194
0.8314 0.0561 0.01247 0.9 VDD 137.353,218.256 peripherals_i/apb_spi_master_i/u_txfifo/U195
0.8305 0.05618 0.0133 0.9 VDD 140.053,216.528 peripherals_i/apb_spi_master_i/u_txfifo/U196
0.8326 0.05558 0.01179 0.9 VDD 137.983,215.376 peripherals_i/apb_spi_master_i/u_txfifo/U197
0.8313 0.05606 0.01265 0.9 VDD 137.938,218.256 peripherals_i/apb_spi_master_i/u_txfifo/U198
0.8325 0.05381 0.0137 0.9 VDD 143.743,217.680 peripherals_i/apb_spi_master_i/u_txfifo/U199
0.8321 0.05546 0.01244 0.9 VDD 137.353,217.104 peripherals_i/apb_spi_master_i/u_txfifo/U200
0.8317 0.05508 0.01323 0.9 VDD 139.873,217.680 peripherals_i/apb_spi_master_i/u_txfifo/U201
0.8327 0.05538 0.01191 0.9 VDD 138.883,214.800 peripherals_i/apb_spi_master_i/u_txfifo/U202
0.8318 0.0552 0.01302 0.9 VDD 139.108,217.104 peripherals_i/apb_spi_master_i/u_txfifo/U203
0.8352 0.05068 0.01414 0.9 VDD 123.583,226.896 peripherals_i/apb_spi_master_i/u_txfifo/U204
0.8344 0.05224 0.0134 0.9 VDD 124.213,224.592 peripherals_i/apb_spi_master_i/u_txfifo/U205
0.8371 0.04933 0.01353 0.9 VDD 122.953,229.776 peripherals_i/apb_spi_master_i/u_txfifo/U206
0.8361 0.0496 0.01427 0.9 VDD 124.033,228.624 peripherals_i/apb_spi_master_i/u_txfifo/U207
0.8338 0.05178 0.01443 0.9 VDD 122.998,227.472 peripherals_i/apb_spi_master_i/u_txfifo/U208
0.832 0.053 0.01503 0.9 VDD 117.013,226.320 peripherals_i/apb_spi_master_i/u_txfifo/U209
0.8303 0.05455 0.01517 0.9 VDD 118.363,224.592 peripherals_i/apb_spi_master_i/u_txfifo/U210
0.8316 0.05224 0.01612 0.9 VDD 117.283,228.624 peripherals_i/apb_spi_master_i/u_txfifo/U211
0.8289 0.05509 0.01606 0.9 VDD 114.403,228.048 peripherals_i/apb_spi_master_i/u_txfifo/U212
0.8295 0.05453 0.016 0.9 VDD 117.418,227.472 peripherals_i/apb_spi_master_i/u_txfifo/U213
0.8304 0.05632 0.01327 0.9 VDD 118.993,220.560 peripherals_i/apb_spi_master_i/u_txfifo/U214
0.8317 0.05637 0.01196 0.9 VDD 118.453,218.256 peripherals_i/apb_spi_master_i/u_txfifo/U215
0.8288 0.05754 0.01367 0.9 VDD 119.083,217.104 peripherals_i/apb_spi_master_i/u_txfifo/U216
0.829 0.05808 0.0129 0.9 VDD 119.713,215.376 peripherals_i/apb_spi_master_i/u_txfifo/U217
0.8319 0.0562 0.01188 0.9 VDD 119.038,218.256 peripherals_i/apb_spi_master_i/u_txfifo/U218
0.8337 0.0557 0.01058 0.9 VDD 133.303,217.104 peripherals_i/apb_spi_master_i/u_txfifo/U219
0.8332 0.05514 0.01169 0.9 VDD 134.383,219.984 peripherals_i/apb_spi_master_i/u_txfifo/U220
0.8323 0.0569 0.01081 0.9 VDD 133.753,216.528 peripherals_i/apb_spi_master_i/u_txfifo/U221
0.8331 0.05601 0.01091 0.9 VDD 135.193,215.376 peripherals_i/apb_spi_master_i/u_txfifo/U222
0.8324 0.05626 0.01131 0.9 VDD 134.248,218.256 peripherals_i/apb_spi_master_i/u_txfifo/U223
0.8334 0.05213 0.01446 0.9 VDD 120.073,226.320 peripherals_i/apb_spi_master_i/u_txfifo/U224
0.8311 0.05401 0.01484 0.9 VDD 120.343,224.592 peripherals_i/apb_spi_master_i/u_txfifo/U225
0.8341 0.05139 0.01456 0.9 VDD 120.253,229.200 peripherals_i/apb_spi_master_i/u_txfifo/U226
0.8303 0.05377 0.01591 0.9 VDD 119.713,228.048 peripherals_i/apb_spi_master_i/u_txfifo/U227
0.8335 0.0517 0.01484 0.9 VDD 119.398,229.200 peripherals_i/apb_spi_master_i/u_txfifo/U228
0.8421 0.04681 0.01113 0.9 VDD 126.868,231.504 peripherals_i/apb_spi_master_i/u_txfifo/U231
0.8412 0.04741 0.01142 0.9 VDD 127.003,230.352 peripherals_i/apb_spi_master_i/u_txfifo/U233
0.8426 0.0463 0.01105 0.9 VDD 126.418,233.232 peripherals_i/apb_spi_master_i/u_txfifo/U234
0.8423 0.04671 0.01102 0.9 VDD 126.463,232.656 peripherals_i/apb_spi_master_i/u_txfifo/U235
0.8428 0.04729 0.009873 0.9 VDD 129.028,231.504 peripherals_i/apb_spi_master_i/u_txfifo/U236
0.8429 0.04735 0.009786 0.9 VDD 129.298,230.928 peripherals_i/apb_spi_master_i/u_txfifo/U237
0.8422 0.04704 0.01078 0.9 VDD 127.903,230.928 peripherals_i/apb_spi_master_i/u_txfifo/U238
0.8415 0.04671 0.01183 0.9 VDD 126.418,230.928 peripherals_i/apb_spi_master_i/u_txfifo/U239
0.8427 0.0465 0.01076 0.9 VDD 126.958,233.232 peripherals_i/apb_spi_master_i/u_txfifo/U240
0.8417 0.0466 0.01167 0.9 VDD 125.923,232.080 peripherals_i/apb_spi_master_i/u_txfifo/U242
0.8298 0.05223 0.01793 0.9 VDD 141.403,226.896 peripherals_i/apb_spi_master_i/u_txfifo/U244
0.832 0.05198 0.01597 0.9 VDD 135.913,228.624 peripherals_i/apb_spi_master_i/u_txfifo/U245
0.8286 0.05399 0.01746 0.9 VDD 140.008,227.472 peripherals_i/apb_spi_master_i/u_txfifo/U246
0.8287 0.05404 0.01726 0.9 VDD 139.558,227.472 peripherals_i/apb_spi_master_i/u_txfifo/U247
0.8387 0.04252 0.01882 0.9 VDD 117.238,254.544 peripherals_i/apb_spi_master_i/u_rxfifo/FE_OFC229_n166
0.8363 0.04547 0.01822 0.9 VDD 116.788,253.392 peripherals_i/apb_spi_master_i/u_rxfifo/FE_OFC228_n165
0.8386 0.0484 0.013 0.9 VDD 116.338,236.688 peripherals_i/apb_spi_master_i/u_rxfifo/FE_DBTC4_spi_status_19
0.8421 0.04696 0.01099 0.9 VDD 117.958,234.384 peripherals_i/apb_spi_master_i/u_rxfifo/FE_DBTC3_spi_status_17
0.842 0.04697 0.01101 0.9 VDD 117.778,234.384 peripherals_i/apb_spi_master_i/u_rxfifo/FE_DBTC2_spi_status_16
0.8374 0.04829 0.0143 0.9 VDD 118.003,237.264 peripherals_i/apb_spi_master_i/u_rxfifo/clk_gate_elements_reg/latch
0.8431 0.04261 0.01424 0.9 VDD 122.053,250.512 peripherals_i/apb_spi_master_i/u_rxfifo/clk_gate_pointer_in_reg/latch
0.8417 0.04361 0.01471 0.9 VDD 115.933,250.512 peripherals_i/apb_spi_master_i/u_rxfifo/clk_gate_pointer_out_reg/latch
0.8414 0.04733 0.01128 0.9 VDD 113.773,234.384 peripherals_i/apb_spi_master_i/u_rxfifo/elements_reg[0]
0.8374 0.04852 0.01408 0.9 VDD 114.493,237.264 peripherals_i/apb_spi_master_i/u_rxfifo/elements_reg[3]
0.8359 0.04998 0.01417 0.9 VDD 115.303,237.840 peripherals_i/apb_spi_master_i/u_rxfifo/elements_reg[4]
0.8395 0.04924 0.01128 0.9 VDD 114.403,233.808 peripherals_i/apb_spi_master_i/u_rxfifo/elements_reg[2]
0.8357 0.05064 0.01362 0.9 VDD 114.943,232.656 peripherals_i/apb_spi_master_i/u_rxfifo/elements_reg[1]
0.845 0.04121 0.01379 0.9 VDD 124.393,249.936 peripherals_i/apb_spi_master_i/u_rxfifo/pointer_in_reg[0]
0.8442 0.04229 0.01352 0.9 VDD 124.033,248.784 peripherals_i/apb_spi_master_i/u_rxfifo/pointer_in_reg[1]
0.8445 0.04161 0.01386 0.9 VDD 121.963,249.360 peripherals_i/apb_spi_master_i/u_rxfifo/pointer_in_reg[2]
0.8384 0.04436 0.01728 0.9 VDD 119.443,252.816 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][31]
0.8401 0.04279 0.01716 0.9 VDD 120.253,252.240 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][30]
0.8409 0.04215 0.01697 0.9 VDD 122.143,251.664 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][29]
0.8368 0.04111 0.02214 0.9 VDD 115.933,263.760 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][28]
0.8371 0.04345 0.01944 0.9 VDD 116.023,262.032 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][27]
0.8346 0.04555 0.01985 0.9 VDD 115.933,258.576 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][26]
0.8383 0.04072 0.02099 0.9 VDD 116.473,265.488 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][25]
0.845 0.03675 0.01824 0.9 VDD 116.563,272.976 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][24]
0.8452 0.04042 0.01435 0.9 VDD 127.543,252.816 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][23]
0.8431 0.04111 0.01579 0.9 VDD 124.483,252.240 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][22]
0.8472 0.03908 0.01376 0.9 VDD 130.873,259.152 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][21]
0.8443 0.03702 0.01873 0.9 VDD 116.293,268.368 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][20]
0.8374 0.04073 0.02187 0.9 VDD 116.203,270.672 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][19]
0.84 0.04044 0.01952 0.9 VDD 116.473,267.216 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][18]
0.8325 0.0443 0.02323 0.9 VDD 115.933,260.304 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][17]
0.8467 0.03549 0.0178 0.9 VDD 118.273,273.552 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][16]
0.8442 0.04217 0.01366 0.9 VDD 128.893,251.664 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][15]
0.8419 0.04341 0.01469 0.9 VDD 131.683,251.664 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][14]
0.8429 0.03928 0.01779 0.9 VDD 135.553,260.304 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][13]
0.8469 0.03914 0.01392 0.9 VDD 128.533,258.000 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][12]
0.8399 0.04273 0.01742 0.9 VDD 135.283,251.088 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][11]
0.8435 0.03913 0.01734 0.9 VDD 135.553,262.032 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][10]
0.8516 0.03557 0.01284 0.9 VDD 130.873,264.336 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][9]
0.8404 0.04387 0.01569 0.9 VDD 133.663,252.240 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][8]
0.8547 0.03369 0.01164 0.9 VDD 131.683,267.792 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][7]
0.8524 0.0342 0.01336 0.9 VDD 135.013,268.368 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][6]
0.8469 0.03776 0.01533 0.9 VDD 134.743,263.760 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][5]
0.8521 0.03542 0.01246 0.9 VDD 133.663,267.216 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][4]
0.8508 0.03757 0.01159 0.9 VDD 135.823,269.520 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][3]
0.8561 0.03161 0.0123 0.9 VDD 135.463,271.248 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][2]
0.8567 0.03206 0.01123 0.9 VDD 135.553,272.976 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][1]
0.8391 0.04392 0.01697 0.9 VDD 135.913,252.240 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][0]
0.8397 0.04298 0.01736 0.9 VDD 119.443,251.664 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][31]
0.8396 0.04308 0.01731 0.9 VDD 120.163,251.088 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][30]
0.8404 0.04261 0.017 0.9 VDD 122.053,251.088 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][29]
0.8356 0.04332 0.02108 0.9 VDD 116.293,262.608 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][28]
0.8343 0.04243 0.02325 0.9 VDD 115.843,260.880 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][27]
0.8321 0.04503 0.0229 0.9 VDD 115.843,257.424 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][26]
0.8363 0.04164 0.02205 0.9 VDD 116.293,264.336 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][25]
0.8392 0.03895 0.0219 0.9 VDD 116.113,271.248 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][24]
0.8443 0.0411 0.01461 0.9 VDD 127.453,251.088 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][23]
0.8432 0.04107 0.01572 0.9 VDD 125.293,251.088 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][22]
0.8459 0.0403 0.01382 0.9 VDD 130.873,258.000 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][21]
0.844 0.03726 0.01872 0.9 VDD 116.383,268.944 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][20]
0.842 0.04068 0.01732 0.9 VDD 116.293,270.096 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][19]
0.84 0.04033 0.01965 0.9 VDD 116.653,266.640 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][18]
0.8314 0.04559 0.02303 0.9 VDD 115.843,259.152 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][17]
0.8473 0.03623 0.01645 0.9 VDD 117.643,272.400 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][16]
0.8443 0.04217 0.01357 0.9 VDD 128.893,252.240 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][15]
0.8422 0.04341 0.01435 0.9 VDD 131.683,252.240 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][14]
0.8453 0.03864 0.01604 0.9 VDD 133.573,262.032 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][13]
0.848 0.0372 0.01477 0.9 VDD 128.443,259.728 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][12]
0.8414 0.04249 0.01616 0.9 VDD 133.393,251.088 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][11]
0.8443 0.03913 0.0166 0.9 VDD 135.553,262.608 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][10]
0.851 0.03562 0.01337 0.9 VDD 128.893,263.184 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][9]
0.8397 0.04388 0.01643 0.9 VDD 133.753,251.664 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][8]
0.8555 0.03344 0.01103 0.9 VDD 130.873,268.368 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][7]
0.8502 0.03681 0.01294 0.9 VDD 134.023,268.944 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][6]
0.8457 0.03781 0.01645 0.9 VDD 135.283,263.184 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][5]
0.8535 0.034 0.01247 0.9 VDD 133.123,268.368 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][4]
0.8549 0.03378 0.01135 0.9 VDD 134.563,270.096 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][3]
0.8541 0.03379 0.01211 0.9 VDD 134.743,270.672 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][2]
0.8562 0.03206 0.01173 0.9 VDD 135.463,272.400 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][1]
0.8384 0.04393 0.01772 0.9 VDD 135.823,251.664 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][0]
0.8398 0.04312 0.01708 0.9 VDD 121.783,253.392 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][31]
0.8404 0.04295 0.01669 0.9 VDD 122.053,252.816 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][30]
0.8421 0.04155 0.01633 0.9 VDD 123.943,253.392 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][29]
0.8445 0.03677 0.01875 0.9 VDD 122.503,264.336 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][28]
0.8443 0.03861 0.01707 0.9 VDD 122.323,261.456 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][27]
0.8396 0.03984 0.02058 0.9 VDD 122.233,259.728 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][26]
0.8481 0.03518 0.01675 0.9 VDD 123.133,266.064 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][25]
0.8478 0.03468 0.01747 0.9 VDD 123.043,270.672 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][24]
0.8459 0.03988 0.01425 0.9 VDD 128.083,253.968 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][23]
0.8448 0.03981 0.0154 0.9 VDD 126.013,253.392 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][22]
0.85 0.03666 0.01338 0.9 VDD 128.533,261.456 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][21]
0.8498 0.03351 0.01666 0.9 VDD 123.493,267.792 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][20]
0.8515 0.03281 0.01564 0.9 VDD 123.853,268.944 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][19]
0.8486 0.03479 0.01663 0.9 VDD 123.313,266.640 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][18]
0.8426 0.03817 0.01919 0.9 VDD 122.863,260.880 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][17]
0.8521 0.03362 0.01428 0.9 VDD 123.133,271.824 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][16]
0.8454 0.04086 0.01372 0.9 VDD 128.893,253.392 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][15]
0.843 0.0412 0.01576 0.9 VDD 132.853,254.544 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][14]
0.8448 0.03895 0.01624 0.9 VDD 133.483,260.304 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][13]
0.8493 0.0367 0.014 0.9 VDD 128.623,260.880 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][12]
0.8404 0.04156 0.01802 0.9 VDD 136.363,254.544 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][11]
0.8456 0.03828 0.01617 0.9 VDD 133.393,260.880 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][10]
0.8528 0.03465 0.01256 0.9 VDD 128.893,264.912 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][9]
0.842 0.04186 0.01613 0.9 VDD 134.923,253.392 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][8]
0.8544 0.03345 0.01212 0.9 VDD 128.893,266.640 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][7]
0.8522 0.034 0.01379 0.9 VDD 139.153,267.792 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][6]
0.8508 0.03563 0.01353 0.9 VDD 139.243,266.640 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][5]
0.8508 0.03578 0.01343 0.9 VDD 135.283,266.640 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][4]
0.8515 0.03397 0.01451 0.9 VDD 139.333,268.368 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][3]
0.8539 0.03339 0.01271 0.9 VDD 139.243,270.672 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][2]
0.8562 0.03112 0.01271 0.9 VDD 139.333,271.248 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][1]
0.8409 0.04186 0.01723 0.9 VDD 137.803,253.392 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][0]
0.8359 0.04461 0.01948 0.9 VDD 117.823,256.272 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][31]
0.838 0.04329 0.01875 0.9 VDD 119.353,255.120 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][30]
0.8409 0.04129 0.01781 0.9 VDD 123.133,255.120 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][29]
0.8373 0.04212 0.02057 0.9 VDD 118.363,262.608 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][28]
0.8389 0.04224 0.01885 0.9 VDD 118.183,262.032 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][27]
0.8328 0.04465 0.02257 0.9 VDD 117.733,256.848 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][26]
0.8385 0.04024 0.0213 0.9 VDD 118.363,264.336 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][25]
0.8411 0.0378 0.02112 0.9 VDD 118.003,271.248 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][24]
0.8439 0.03934 0.01677 0.9 VDD 124.933,256.272 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][23]
0.8434 0.03976 0.01688 0.9 VDD 125.023,255.120 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][22]
0.8454 0.03967 0.01497 0.9 VDD 132.763,259.152 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][21]
0.8454 0.03622 0.01835 0.9 VDD 118.543,268.944 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][20]
0.8397 0.03934 0.02098 0.9 VDD 118.273,270.672 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][19]
0.8411 0.03975 0.01919 0.9 VDD 118.093,266.064 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][18]
0.8345 0.04307 0.02243 0.9 VDD 118.093,260.304 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][17]
0.8472 0.03535 0.01746 0.9 VDD 119.173,272.976 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][16]
0.844 0.04135 0.01467 0.9 VDD 131.143,256.272 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][15]
0.8416 0.04219 0.01626 0.9 VDD 132.853,255.696 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][14]
0.8424 0.03952 0.0181 0.9 VDD 138.433,258.576 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][13]
0.8449 0.03731 0.01779 0.9 VDD 125.653,259.152 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][12]
0.8387 0.04204 0.01929 0.9 VDD 137.623,256.272 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][11]
0.8418 0.03887 0.01928 0.9 VDD 139.603,262.032 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][10]
0.85 0.03664 0.01332 0.9 VDD 130.873,263.184 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][9]
0.8409 0.04244 0.01666 0.9 VDD 134.113,255.120 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][8]
0.8514 0.03574 0.01283 0.9 VDD 131.323,264.912 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][7]
0.8485 0.03357 0.01797 0.9 VDD 141.223,265.488 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][6]
0.8462 0.03658 0.01721 0.9 VDD 139.783,264.336 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][5]
0.8477 0.03663 0.01569 0.9 VDD 135.463,264.912 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][4]
0.8529 0.03335 0.01376 0.9 VDD 141.313,267.792 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][3]
0.8493 0.03908 0.01157 0.9 VDD 141.313,269.520 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][2]
0.857 0.03083 0.01213 0.9 VDD 141.223,272.400 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][1]
0.8394 0.04264 0.01798 0.9 VDD 136.273,255.120 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][0]
0.8358 0.04266 0.02158 0.9 VDD 120.253,257.424 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][31]
0.8399 0.04191 0.01816 0.9 VDD 121.333,258.000 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][30]
0.8412 0.0394 0.01942 0.9 VDD 123.763,259.152 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][29]
0.8411 0.03869 0.02019 0.9 VDD 120.343,264.336 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][28]
0.8414 0.04058 0.01803 0.9 VDD 120.343,262.032 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][27]
0.8387 0.04274 0.01859 0.9 VDD 120.253,258.576 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][26]
0.8439 0.0379 0.01819 0.9 VDD 120.433,266.064 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][25]
0.8517 0.03282 0.0155 0.9 VDD 122.863,272.976 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][24]
0.8455 0.0403 0.0142 0.9 VDD 130.873,257.424 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][23]
0.8455 0.03833 0.01615 0.9 VDD 127.183,257.424 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][22]
0.8474 0.03791 0.01466 0.9 VDD 131.953,261.456 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][21]
0.848 0.03469 0.01728 0.9 VDD 121.153,268.944 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][20]
0.848 0.03675 0.01528 0.9 VDD 121.153,270.096 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][19]
0.8442 0.03747 0.01837 0.9 VDD 120.433,267.216 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][18]
0.8372 0.04159 0.02117 0.9 VDD 120.253,260.304 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][17]
0.8524 0.03223 0.01537 0.9 VDD 123.043,273.552 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][16]
0.8416 0.04196 0.01641 0.9 VDD 133.033,256.272 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][15]
0.8453 0.03961 0.01506 0.9 VDD 132.493,258.576 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][14]
0.8423 0.03852 0.01921 0.9 VDD 137.803,260.880 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][13]
0.8465 0.03764 0.01583 0.9 VDD 127.543,259.152 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][12]
0.8433 0.0399 0.01676 0.9 VDD 135.283,258.576 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][11]
0.8424 0.03922 0.01839 0.9 VDD 137.533,262.032 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][10]
0.8488 0.03638 0.01485 0.9 VDD 133.843,264.336 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][9]
0.8428 0.04111 0.01607 0.9 VDD 134.023,258.000 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][8]
0.8512 0.0343 0.01449 0.9 VDD 133.573,265.488 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][7]
0.8505 0.03584 0.01368 0.9 VDD 137.173,266.640 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][6]
0.8448 0.03777 0.0174 0.9 VDD 137.353,263.184 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][5]
0.8466 0.03672 0.01669 0.9 VDD 137.353,264.912 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][4]
0.8537 0.03369 0.01259 0.9 VDD 137.173,270.672 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][3]
0.8571 0.03152 0.01142 0.9 VDD 139.243,272.976 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][2]
0.8594 0.02923 0.01141 0.9 VDD 139.333,273.552 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][1]
0.8435 0.03969 0.01682 0.9 VDD 137.533,259.152 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][0]
0.8391 0.04245 0.01847 0.9 VDD 121.243,255.120 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][31]
0.8404 0.04122 0.01842 0.9 VDD 121.423,254.544 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][30]
0.8429 0.03991 0.01718 0.9 VDD 124.483,254.544 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][29]
0.8444 0.03694 0.01868 0.9 VDD 122.503,263.184 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][28]
0.8429 0.03844 0.01868 0.9 VDD 122.503,262.608 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][27]
0.8379 0.04129 0.02081 0.9 VDD 121.873,259.152 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][26]
0.8458 0.0366 0.01761 0.9 VDD 122.683,264.912 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][25]
0.8504 0.03288 0.01671 0.9 VDD 123.853,271.248 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][24]
0.8455 0.04053 0.014 0.9 VDD 128.893,255.120 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][23]
0.8448 0.03923 0.01597 0.9 VDD 126.373,254.544 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][22]
0.8491 0.03759 0.01332 0.9 VDD 130.873,262.608 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][21]
0.8501 0.03378 0.01614 0.9 VDD 123.133,268.368 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][20]
0.8523 0.03393 0.01382 0.9 VDD 123.673,270.096 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][19]
0.8478 0.03516 0.01701 0.9 VDD 122.953,267.216 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][18]
0.8398 0.03957 0.02068 0.9 VDD 120.973,260.880 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][17]
0.8532 0.03253 0.01423 0.9 VDD 123.223,272.400 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][16]
0.8441 0.04163 0.01428 0.9 VDD 131.053,255.120 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][15]
0.8441 0.04152 0.01439 0.9 VDD 131.863,253.392 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][14]
0.8443 0.03989 0.01583 0.9 VDD 134.653,259.152 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][13]
0.8502 0.03646 0.01337 0.9 VDD 128.893,262.608 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][12]
0.8402 0.04183 0.01797 0.9 VDD 138.073,252.816 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][11]
0.8454 0.03835 0.01624 0.9 VDD 133.843,261.456 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][10]
0.8548 0.03313 0.01212 0.9 VDD 128.893,266.064 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][9]
0.8428 0.04142 0.01578 0.9 VDD 134.203,253.968 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][8]
0.8548 0.03345 0.01177 0.9 VDD 128.893,267.216 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][7]
0.8506 0.03565 0.01379 0.9 VDD 139.153,267.216 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][6]
0.8485 0.0341 0.01737 0.9 VDD 138.973,265.488 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][5]
0.8511 0.03582 0.01308 0.9 VDD 135.643,267.216 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][4]
0.8495 0.03863 0.01185 0.9 VDD 139.153,269.520 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][3]
0.8548 0.03339 0.01185 0.9 VDD 139.243,270.096 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][2]
0.8562 0.03159 0.01221 0.9 VDD 138.973,272.400 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][1]
0.8412 0.04146 0.01737 0.9 VDD 138.343,253.968 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][0]
0.8368 0.04375 0.01948 0.9 VDD 117.823,255.696 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][31]
0.8384 0.04286 0.01872 0.9 VDD 120.433,255.696 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][30]
0.8414 0.04109 0.01754 0.9 VDD 123.403,255.696 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][29]
0.8386 0.03997 0.02142 0.9 VDD 118.093,263.760 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][28]
0.8363 0.04131 0.02243 0.9 VDD 118.093,260.880 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][27]
0.8335 0.04399 0.0225 0.9 VDD 118.003,257.424 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][26]
0.8404 0.0395 0.02012 0.9 VDD 118.453,265.488 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][25]
0.845 0.03571 0.01928 0.9 VDD 120.883,271.248 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][24]
0.8416 0.03975 0.0186 0.9 VDD 124.483,256.848 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][23]
0.8442 0.03935 0.01644 0.9 VDD 125.473,255.696 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][22]
0.8466 0.03867 0.01477 0.9 VDD 132.403,259.728 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][21]
0.8451 0.03643 0.01844 0.9 VDD 118.183,268.368 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][20]
0.8445 0.03906 0.01647 0.9 VDD 118.633,270.096 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][19]
0.8419 0.03907 0.01905 0.9 VDD 118.453,267.216 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][18]
0.833 0.04445 0.02257 0.9 VDD 117.823,259.152 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][17]
0.8486 0.03593 0.01543 0.9 VDD 120.613,271.824 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][16]
0.8441 0.04156 0.01439 0.9 VDD 130.873,255.696 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][15]
0.8422 0.04196 0.01584 0.9 VDD 133.033,256.848 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][14]
0.8435 0.0393 0.01719 0.9 VDD 139.063,259.728 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][13]
0.8449 0.03879 0.01631 0.9 VDD 124.843,258.000 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][12]
0.8409 0.04114 0.01795 0.9 VDD 137.623,257.424 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][11]
0.8408 0.03923 0.01995 0.9 VDD 139.513,260.304 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][10]
0.8493 0.03708 0.01364 0.9 VDD 131.953,263.760 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][9]
0.84 0.04219 0.01778 0.9 VDD 134.923,256.272 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][8]
0.8539 0.03395 0.01213 0.9 VDD 131.683,266.064 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][7]
0.8512 0.03502 0.01377 0.9 VDD 141.223,267.216 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][6]
0.8457 0.03651 0.01776 0.9 VDD 140.233,264.912 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][5]
0.8523 0.0344 0.0133 0.9 VDD 134.743,266.064 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][4]
0.8462 0.03908 0.01472 0.9 VDD 141.313,268.944 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][3]
0.8549 0.03265 0.01241 0.9 VDD 141.313,270.672 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][2]
0.8573 0.03059 0.01214 0.9 VDD 141.133,271.824 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][1]
0.8389 0.04264 0.01851 0.9 VDD 136.093,255.696 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][0]
0.8347 0.04346 0.02185 0.9 VDD 119.713,256.848 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][31]
0.8371 0.04211 0.02079 0.9 VDD 121.603,256.848 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][30]
0.8391 0.04082 0.02004 0.9 VDD 122.683,257.424 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][29]
0.8417 0.03848 0.01984 0.9 VDD 120.433,263.184 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][28]
0.8395 0.04058 0.01988 0.9 VDD 120.343,262.608 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][27]
0.835 0.04309 0.02191 0.9 VDD 119.803,259.152 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][26]
0.8434 0.03766 0.0189 0.9 VDD 120.703,265.488 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][25]
0.8492 0.03408 0.01674 0.9 VDD 120.703,273.552 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][24]
0.8458 0.04016 0.014 0.9 VDD 128.893,256.272 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][23]
0.8449 0.03924 0.01588 0.9 VDD 127.453,256.848 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][22]
0.8476 0.03796 0.0144 0.9 VDD 131.683,262.032 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][21]
0.8466 0.03563 0.01779 0.9 VDD 120.073,268.368 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][20]
0.8428 0.03755 0.01968 0.9 VDD 120.343,270.672 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][19]
0.8465 0.03525 0.01821 0.9 VDD 120.793,267.792 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][18]
0.8366 0.04167 0.02175 0.9 VDD 120.163,259.728 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][17]
0.8522 0.03414 0.01368 0.9 VDD 120.613,274.128 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][16]
0.8445 0.04127 0.01428 0.9 VDD 130.963,256.848 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][15]
0.8431 0.04097 0.01596 0.9 VDD 133.213,257.424 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][14]
0.8416 0.03938 0.01906 0.9 VDD 137.533,260.304 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][13]
0.8466 0.03617 0.01718 0.9 VDD 126.283,259.728 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][12]
0.8404 0.0422 0.01738 0.9 VDD 135.913,256.848 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][11]
0.8433 0.03921 0.01749 0.9 VDD 137.623,262.608 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][10]
0.8475 0.03743 0.01503 0.9 VDD 133.123,263.184 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][9]
0.8417 0.04121 0.01714 0.9 VDD 135.373,257.424 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][8]
0.8523 0.03513 0.01261 0.9 VDD 132.763,266.640 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][7]
0.8517 0.03421 0.01405 0.9 VDD 137.173,268.368 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][6]
0.8458 0.03778 0.01641 0.9 VDD 137.263,263.760 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][5]
0.852 0.03434 0.01368 0.9 VDD 137.173,266.064 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][4]
0.8564 0.03144 0.01212 0.9 VDD 137.623,271.824 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][3]
0.8588 0.02977 0.01141 0.9 VDD 137.173,273.552 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][2]
0.8609 0.02968 0.009453 0.9 VDD 137.713,274.128 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][1]
0.841 0.04112 0.01789 0.9 VDD 137.803,258.000 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][0]
0.8392 0.04349 0.01727 0.9 VDD 117.283,251.088 peripherals_i/apb_spi_master_i/u_rxfifo/pointer_out_reg[0]
0.8395 0.04327 0.01726 0.9 VDD 117.193,251.664 peripherals_i/apb_spi_master_i/u_rxfifo/pointer_out_reg[1]
0.8432 0.04212 0.01467 0.9 VDD 117.283,249.936 peripherals_i/apb_spi_master_i/u_rxfifo/pointer_out_reg[2]
0.8441 0.04188 0.01402 0.9 VDD 119.578,249.360 peripherals_i/apb_spi_master_i/u_rxfifo/U5
0.845 0.04131 0.01369 0.9 VDD 124.798,250.512 peripherals_i/apb_spi_master_i/u_rxfifo/U6
0.8444 0.04175 0.01389 0.9 VDD 123.898,250.512 peripherals_i/apb_spi_master_i/u_rxfifo/U8
0.8445 0.04167 0.01385 0.9 VDD 124.078,250.512 peripherals_i/apb_spi_master_i/u_rxfifo/U9
0.8441 0.04195 0.01397 0.9 VDD 123.493,250.512 peripherals_i/apb_spi_master_i/u_rxfifo/U11
0.8399 0.04221 0.01789 0.9 VDD 118.318,253.968 peripherals_i/apb_spi_master_i/u_rxfifo/U12
0.8394 0.04325 0.01739 0.9 VDD 117.328,252.240 peripherals_i/apb_spi_master_i/u_rxfifo/U14
0.8368 0.04513 0.01805 0.9 VDD 117.598,253.392 peripherals_i/apb_spi_master_i/u_rxfifo/U15
0.8378 0.04489 0.01735 0.9 VDD 118.183,252.816 peripherals_i/apb_spi_master_i/u_rxfifo/U17
0.8397 0.04303 0.0173 0.9 VDD 119.038,252.240 peripherals_i/apb_spi_master_i/u_rxfifo/U18
0.8393 0.04329 0.01741 0.9 VDD 116.923,252.240 peripherals_i/apb_spi_master_i/u_rxfifo/U19
0.8423 0.04711 0.01061 0.9 VDD 116.338,234.960 peripherals_i/apb_spi_master_i/u_rxfifo/U20
0.8358 0.04993 0.01423 0.9 VDD 116.428,237.840 peripherals_i/apb_spi_master_i/u_rxfifo/U21
0.8358 0.04991 0.01425 0.9 VDD 116.788,237.840 peripherals_i/apb_spi_master_i/u_rxfifo/U22
0.8424 0.04317 0.01447 0.9 VDD 119.578,250.512 peripherals_i/apb_spi_master_i/u_rxfifo/U24
0.843 0.03845 0.0185 0.9 VDD 123.628,260.304 peripherals_i/apb_spi_master_i/u_rxfifo/U26
0.8499 0.03498 0.0151 0.9 VDD 125.653,262.032 peripherals_i/apb_spi_master_i/u_rxfifo/U28
0.8486 0.03601 0.01537 0.9 VDD 125.203,261.456 peripherals_i/apb_spi_master_i/u_rxfifo/U30
0.8425 0.03818 0.01931 0.9 VDD 123.898,259.728 peripherals_i/apb_spi_master_i/u_rxfifo/U31
0.8461 0.03755 0.01635 0.9 VDD 123.538,261.456 peripherals_i/apb_spi_master_i/u_rxfifo/U32
0.8479 0.03632 0.01582 0.9 VDD 124.438,262.032 peripherals_i/apb_spi_master_i/u_rxfifo/U33
0.8437 0.03809 0.01818 0.9 VDD 123.988,260.304 peripherals_i/apb_spi_master_i/u_rxfifo/U34
0.8462 0.03639 0.01745 0.9 VDD 124.798,260.880 peripherals_i/apb_spi_master_i/u_rxfifo/U35
0.844 0.03737 0.01861 0.9 VDD 124.708,259.728 peripherals_i/apb_spi_master_i/u_rxfifo/U36
0.8374 0.04837 0.01425 0.9 VDD 116.878,237.264 peripherals_i/apb_spi_master_i/u_rxfifo/U38
0.8388 0.04595 0.01529 0.9 VDD 117.013,243.024 peripherals_i/apb_spi_master_i/u_rxfifo/U42
0.8438 0.04209 0.0141 0.9 VDD 117.553,249.360 peripherals_i/apb_spi_master_i/u_rxfifo/U43
0.8418 0.04706 0.01115 0.9 VDD 116.833,234.384 peripherals_i/apb_spi_master_i/u_rxfifo/U45
0.8423 0.04706 0.01059 0.9 VDD 116.833,234.960 peripherals_i/apb_spi_master_i/u_rxfifo/U46
0.8419 0.04701 0.01107 0.9 VDD 117.373,234.384 peripherals_i/apb_spi_master_i/u_rxfifo/U48
0.8421 0.04724 0.01065 0.9 VDD 114.808,234.960 peripherals_i/apb_spi_master_i/u_rxfifo/U49
0.8412 0.04819 0.01061 0.9 VDD 116.068,235.536 peripherals_i/apb_spi_master_i/u_rxfifo/U50
0.8421 0.04727 0.01066 0.9 VDD 114.448,234.960 peripherals_i/apb_spi_master_i/u_rxfifo/U51
0.8389 0.04824 0.01289 0.9 VDD 114.628,236.112 peripherals_i/apb_spi_master_i/u_rxfifo/U52
0.8421 0.04721 0.01064 0.9 VDD 115.168,234.960 peripherals_i/apb_spi_master_i/u_rxfifo/U55
0.8411 0.04821 0.01064 0.9 VDD 115.303,235.536 peripherals_i/apb_spi_master_i/u_rxfifo/U57
0.8389 0.04822 0.01292 0.9 VDD 115.078,236.112 peripherals_i/apb_spi_master_i/u_rxfifo/U58
0.8386 0.04848 0.01292 0.9 VDD 115.123,236.688 peripherals_i/apb_spi_master_i/u_rxfifo/U59
0.8417 0.04712 0.0112 0.9 VDD 116.248,234.384 peripherals_i/apb_spi_master_i/u_rxfifo/U60
0.8416 0.04717 0.01123 0.9 VDD 115.708,234.384 peripherals_i/apb_spi_master_i/u_rxfifo/U61
0.8422 0.04717 0.01063 0.9 VDD 115.663,234.960 peripherals_i/apb_spi_master_i/u_rxfifo/U62
0.8415 0.04723 0.01126 0.9 VDD 114.988,234.384 peripherals_i/apb_spi_master_i/u_rxfifo/U63
0.8386 0.04843 0.01297 0.9 VDD 115.888,236.688 peripherals_i/apb_spi_master_i/u_rxfifo/U64
0.8374 0.04842 0.01421 0.9 VDD 116.023,237.264 peripherals_i/apb_spi_master_i/u_rxfifo/U66
0.8393 0.04255 0.01814 0.9 VDD 117.148,253.968 peripherals_i/apb_spi_master_i/u_rxfifo/U67
0.8366 0.04528 0.01812 0.9 VDD 117.238,253.392 peripherals_i/apb_spi_master_i/u_rxfifo/U68
0.8393 0.04364 0.01701 0.9 VDD 120.793,252.816 peripherals_i/apb_spi_master_i/u_rxfifo/U69
0.8397 0.04232 0.01797 0.9 VDD 117.958,253.968 peripherals_i/apb_spi_master_i/u_rxfifo/U70
0.8401 0.04212 0.01782 0.9 VDD 118.633,253.968 peripherals_i/apb_spi_master_i/u_rxfifo/U71
0.8413 0.04069 0.01797 0.9 VDD 122.683,254.544 peripherals_i/apb_spi_master_i/u_rxfifo/U72
0.839 0.04223 0.01879 0.9 VDD 118.273,254.544 peripherals_i/apb_spi_master_i/u_rxfifo/U75
0.8407 0.04177 0.01757 0.9 VDD 119.713,253.968 peripherals_i/apb_spi_master_i/u_rxfifo/U76
0.8391 0.04243 0.01843 0.9 VDD 121.153,256.272 peripherals_i/apb_spi_master_i/u_rxfifo/U79
0.8385 0.04405 0.01749 0.9 VDD 120.028,253.392 peripherals_i/apb_spi_master_i/u_rxfifo/U80
0.8357 0.04464 0.01964 0.9 VDD 116.653,258.000 peripherals_i/apb_spi_master_i/u_rxfifo/U81
0.8429 0.03994 0.01719 0.9 VDD 123.223,258.576 peripherals_i/apb_spi_master_i/u_rxfifo/U82
0.8372 0.04367 0.01909 0.9 VDD 118.543,258.000 peripherals_i/apb_spi_master_i/u_rxfifo/U83
0.8382 0.04303 0.01878 0.9 VDD 119.623,258.000 peripherals_i/apb_spi_master_i/u_rxfifo/U84
0.8367 0.04405 0.01929 0.9 VDD 117.868,258.000 peripherals_i/apb_spi_master_i/u_rxfifo/U85
0.8384 0.04063 0.02094 0.9 VDD 116.833,263.184 peripherals_i/apb_spi_master_i/u_rxfifo/U86
0.8434 0.03741 0.01917 0.9 VDD 121.873,263.760 peripherals_i/apb_spi_master_i/u_rxfifo/U87
0.8397 0.03974 0.02054 0.9 VDD 118.453,263.184 peripherals_i/apb_spi_master_i/u_rxfifo/U88
0.8416 0.03834 0.02001 0.9 VDD 120.613,263.760 peripherals_i/apb_spi_master_i/u_rxfifo/U89
0.8402 0.03908 0.02067 0.9 VDD 119.488,263.760 peripherals_i/apb_spi_master_i/u_rxfifo/U90
0.8377 0.04139 0.02091 0.9 VDD 116.653,264.912 peripherals_i/apb_spi_master_i/u_rxfifo/U91
0.8458 0.03619 0.01796 0.9 VDD 122.143,265.488 peripherals_i/apb_spi_master_i/u_rxfifo/U92
0.8397 0.04017 0.02012 0.9 VDD 118.453,264.912 peripherals_i/apb_spi_master_i/u_rxfifo/U93
0.8429 0.03829 0.01884 0.9 VDD 120.793,264.912 peripherals_i/apb_spi_master_i/u_rxfifo/U94
0.8411 0.03936 0.01956 0.9 VDD 119.488,264.912 peripherals_i/apb_spi_master_i/u_rxfifo/U95
0.845 0.04045 0.0145 0.9 VDD 127.633,253.392 peripherals_i/apb_spi_master_i/u_rxfifo/U96
0.8456 0.03996 0.01443 0.9 VDD 128.353,254.544 peripherals_i/apb_spi_master_i/u_rxfifo/U97
0.8458 0.0383 0.01593 0.9 VDD 126.193,256.272 peripherals_i/apb_spi_master_i/u_rxfifo/U98
0.8455 0.04058 0.01392 0.9 VDD 128.983,255.696 peripherals_i/apb_spi_master_i/u_rxfifo/U99
0.8454 0.03977 0.01487 0.9 VDD 127.678,255.696 peripherals_i/apb_spi_master_i/u_rxfifo/U100
0.8444 0.03884 0.01677 0.9 VDD 116.293,271.824 peripherals_i/apb_spi_master_i/u_rxfifo/U101
0.8519 0.0324 0.01567 0.9 VDD 124.843,270.672 peripherals_i/apb_spi_master_i/u_rxfifo/U102
0.8427 0.0369 0.02036 0.9 VDD 119.263,271.248 peripherals_i/apb_spi_master_i/u_rxfifo/U103
0.8509 0.03393 0.01514 0.9 VDD 121.243,272.400 peripherals_i/apb_spi_master_i/u_rxfifo/U104
0.8462 0.03758 0.01622 0.9 VDD 118.318,271.824 peripherals_i/apb_spi_master_i/u_rxfifo/U105
0.838 0.04436 0.01763 0.9 VDD 119.443,253.392 peripherals_i/apb_spi_master_i/u_rxfifo/U106
0.8412 0.04148 0.01735 0.9 VDD 120.613,253.968 peripherals_i/apb_spi_master_i/u_rxfifo/U107
0.8375 0.04372 0.01881 0.9 VDD 117.913,255.120 peripherals_i/apb_spi_master_i/u_rxfifo/U108
0.8378 0.04333 0.01887 0.9 VDD 119.893,256.272 peripherals_i/apb_spi_master_i/u_rxfifo/U109
0.8403 0.04196 0.01771 0.9 VDD 119.128,253.968 peripherals_i/apb_spi_master_i/u_rxfifo/U110
0.8388 0.04198 0.01924 0.9 VDD 116.743,261.456 peripherals_i/apb_spi_master_i/u_rxfifo/U111
0.8436 0.03906 0.01729 0.9 VDD 121.873,262.032 peripherals_i/apb_spi_master_i/u_rxfifo/U112
0.8398 0.04131 0.01887 0.9 VDD 118.093,261.456 peripherals_i/apb_spi_master_i/u_rxfifo/U113
0.8417 0.04017 0.01817 0.9 VDD 119.983,261.456 peripherals_i/apb_spi_master_i/u_rxfifo/U114
0.8407 0.04074 0.01853 0.9 VDD 119.038,261.456 peripherals_i/apb_spi_master_i/u_rxfifo/U115
0.8421 0.04167 0.01626 0.9 VDD 123.223,252.240 peripherals_i/apb_spi_master_i/u_rxfifo/U116
0.8438 0.04003 0.01621 0.9 VDD 124.213,253.968 peripherals_i/apb_spi_master_i/u_rxfifo/U117
0.8418 0.04045 0.01777 0.9 VDD 123.223,254.544 peripherals_i/apb_spi_master_i/u_rxfifo/U118
0.8393 0.04093 0.01975 0.9 VDD 123.043,256.848 peripherals_i/apb_spi_master_i/u_rxfifo/U119
0.8431 0.0404 0.01654 0.9 VDD 123.358,253.968 peripherals_i/apb_spi_master_i/u_rxfifo/U120
0.8411 0.04186 0.01702 0.9 VDD 136.003,252.816 peripherals_i/apb_spi_master_i/u_rxfifo/U121
0.8421 0.04151 0.01641 0.9 VDD 135.643,253.968 peripherals_i/apb_spi_master_i/u_rxfifo/U122
0.8413 0.04148 0.01727 0.9 VDD 135.103,254.544 peripherals_i/apb_spi_master_i/u_rxfifo/U123
0.8427 0.03974 0.01757 0.9 VDD 137.083,258.576 peripherals_i/apb_spi_master_i/u_rxfifo/U124
0.8415 0.04186 0.01663 0.9 VDD 136.228,253.392 peripherals_i/apb_spi_master_i/u_rxfifo/U125
0.8436 0.0369 0.01947 0.9 VDD 116.653,267.792 peripherals_i/apb_spi_master_i/u_rxfifo/U126
0.8486 0.03457 0.01686 0.9 VDD 121.873,268.368 peripherals_i/apb_spi_master_i/u_rxfifo/U127
0.8453 0.03594 0.01874 0.9 VDD 119.353,267.792 peripherals_i/apb_spi_master_i/u_rxfifo/U128
0.8479 0.03491 0.01717 0.9 VDD 121.333,268.368 peripherals_i/apb_spi_master_i/u_rxfifo/U129
0.8447 0.03629 0.01903 0.9 VDD 118.498,267.792 peripherals_i/apb_spi_master_i/u_rxfifo/U130
0.8395 0.04077 0.01971 0.9 VDD 116.383,266.064 peripherals_i/apb_spi_master_i/u_rxfifo/U131
0.8464 0.03615 0.01742 0.9 VDD 121.873,266.640 peripherals_i/apb_spi_master_i/u_rxfifo/U132
0.842 0.039 0.019 0.9 VDD 118.543,266.640 peripherals_i/apb_spi_master_i/u_rxfifo/U133
0.8449 0.03714 0.018 0.9 VDD 120.793,266.640 peripherals_i/apb_spi_master_i/u_rxfifo/U134
0.8433 0.03816 0.01856 0.9 VDD 119.578,266.640 peripherals_i/apb_spi_master_i/u_rxfifo/U135
0.8486 0.03797 0.0134 0.9 VDD 130.513,260.304 peripherals_i/apb_spi_master_i/u_rxfifo/U136
0.8496 0.03736 0.01307 0.9 VDD 130.423,261.456 peripherals_i/apb_spi_master_i/u_rxfifo/U137
0.8468 0.03847 0.0147 0.9 VDD 131.863,260.304 peripherals_i/apb_spi_master_i/u_rxfifo/U138
0.8475 0.03785 0.01461 0.9 VDD 131.773,260.880 peripherals_i/apb_spi_master_i/u_rxfifo/U139
0.8486 0.03757 0.01388 0.9 VDD 131.008,260.880 peripherals_i/apb_spi_master_i/u_rxfifo/U140
0.8454 0.03726 0.01729 0.9 VDD 116.383,269.520 peripherals_i/apb_spi_master_i/u_rxfifo/U141
0.8514 0.03394 0.01465 0.9 VDD 122.233,269.520 peripherals_i/apb_spi_master_i/u_rxfifo/U142
0.8482 0.03569 0.01609 0.9 VDD 119.443,269.520 peripherals_i/apb_spi_master_i/u_rxfifo/U143
0.8494 0.03506 0.01558 0.9 VDD 120.523,269.520 peripherals_i/apb_spi_master_i/u_rxfifo/U144
0.8472 0.03624 0.01652 0.9 VDD 118.498,269.520 peripherals_i/apb_spi_master_i/u_rxfifo/U145
0.8566 0.03154 0.01189 0.9 VDD 136.363,271.824 peripherals_i/apb_spi_master_i/u_rxfifo/U146
0.8566 0.0312 0.01221 0.9 VDD 138.883,271.824 peripherals_i/apb_spi_master_i/u_rxfifo/U147
0.857 0.03059 0.01244 0.9 VDD 141.133,271.248 peripherals_i/apb_spi_master_i/u_rxfifo/U148
0.8568 0.03179 0.01141 0.9 VDD 137.533,272.976 peripherals_i/apb_spi_master_i/u_rxfifo/U149
0.8559 0.03145 0.01261 0.9 VDD 137.488,271.248 peripherals_i/apb_spi_master_i/u_rxfifo/U150
0.8455 0.03802 0.01645 0.9 VDD 117.643,271.824 peripherals_i/apb_spi_master_i/u_rxfifo/U151
0.8551 0.03175 0.01316 0.9 VDD 124.843,271.824 peripherals_i/apb_spi_master_i/u_rxfifo/U152
0.8491 0.0351 0.0158 0.9 VDD 119.533,272.400 peripherals_i/apb_spi_master_i/u_rxfifo/U153
0.849 0.0343 0.01674 0.9 VDD 120.703,272.976 peripherals_i/apb_spi_master_i/u_rxfifo/U154
0.8469 0.03713 0.016 0.9 VDD 118.948,271.824 peripherals_i/apb_spi_master_i/u_rxfifo/U155
0.8332 0.04394 0.02286 0.9 VDD 116.563,259.728 peripherals_i/apb_spi_master_i/u_rxfifo/U156
0.8423 0.03885 0.01886 0.9 VDD 123.223,260.304 peripherals_i/apb_spi_master_i/u_rxfifo/U157
0.835 0.0427 0.0223 0.9 VDD 118.633,259.728 peripherals_i/apb_spi_master_i/u_rxfifo/U158
0.8382 0.04033 0.02149 0.9 VDD 119.713,260.880 peripherals_i/apb_spi_master_i/u_rxfifo/U159
0.8342 0.04325 0.02258 0.9 VDD 117.778,259.728 peripherals_i/apb_spi_master_i/u_rxfifo/U160
0.8428 0.04111 0.01605 0.9 VDD 124.483,251.664 peripherals_i/apb_spi_master_i/u_rxfifo/U161
0.8454 0.03914 0.01544 0.9 VDD 125.923,253.968 peripherals_i/apb_spi_master_i/u_rxfifo/U162
0.8451 0.03918 0.01569 0.9 VDD 126.733,255.120 peripherals_i/apb_spi_master_i/u_rxfifo/U163
0.8457 0.03904 0.01522 0.9 VDD 127.183,256.272 peripherals_i/apb_spi_master_i/u_rxfifo/U164
0.8446 0.0405 0.01488 0.9 VDD 126.418,252.240 peripherals_i/apb_spi_master_i/u_rxfifo/U165
0.8546 0.03373 0.01162 0.9 VDD 136.183,270.096 peripherals_i/apb_spi_master_i/u_rxfifo/U166
0.8547 0.0336 0.01175 0.9 VDD 137.803,270.096 peripherals_i/apb_spi_master_i/u_rxfifo/U167
0.8556 0.03274 0.01161 0.9 VDD 141.043,270.096 peripherals_i/apb_spi_master_i/u_rxfifo/U168
0.8561 0.03186 0.01201 0.9 VDD 136.993,272.400 peripherals_i/apb_spi_master_i/u_rxfifo/U169
0.8502 0.03808 0.01172 0.9 VDD 137.398,269.520 peripherals_i/apb_spi_master_i/u_rxfifo/U170
0.8515 0.0355 0.01305 0.9 VDD 134.023,266.640 peripherals_i/apb_spi_master_i/u_rxfifo/U171
0.8529 0.0342 0.01288 0.9 VDD 135.013,267.792 peripherals_i/apb_spi_master_i/u_rxfifo/U172
0.8496 0.03437 0.01602 0.9 VDD 136.093,265.488 peripherals_i/apb_spi_master_i/u_rxfifo/U173
0.8492 0.03434 0.0165 0.9 VDD 136.993,265.488 peripherals_i/apb_spi_master_i/u_rxfifo/U174
0.8501 0.03439 0.01555 0.9 VDD 135.238,265.488 peripherals_i/apb_spi_master_i/u_rxfifo/U175
0.8534 0.03482 0.01179 0.9 VDD 132.043,267.216 peripherals_i/apb_spi_master_i/u_rxfifo/U176
0.8539 0.03435 0.01172 0.9 VDD 130.963,266.640 peripherals_i/apb_spi_master_i/u_rxfifo/U177
0.8528 0.03398 0.01323 0.9 VDD 131.863,265.488 peripherals_i/apb_spi_master_i/u_rxfifo/U178
0.853 0.03422 0.01274 0.9 VDD 133.123,266.064 peripherals_i/apb_spi_master_i/u_rxfifo/U179
0.8533 0.0346 0.01205 0.9 VDD 131.548,266.640 peripherals_i/apb_spi_master_i/u_rxfifo/U180
0.8463 0.0378 0.01587 0.9 VDD 136.003,263.760 peripherals_i/apb_spi_master_i/u_rxfifo/U181
0.8461 0.03664 0.01725 0.9 VDD 138.703,264.912 peripherals_i/apb_spi_master_i/u_rxfifo/U182
0.8458 0.0368 0.01735 0.9 VDD 141.043,263.760 peripherals_i/apb_spi_master_i/u_rxfifo/U183
0.8467 0.03669 0.01661 0.9 VDD 137.893,264.336 peripherals_i/apb_spi_master_i/u_rxfifo/U184
0.8457 0.03753 0.0168 0.9 VDD 138.478,263.760 peripherals_i/apb_spi_master_i/u_rxfifo/U185
0.8527 0.03421 0.01305 0.9 VDD 135.553,267.792 peripherals_i/apb_spi_master_i/u_rxfifo/U186
0.8507 0.03578 0.01352 0.9 VDD 137.803,267.216 peripherals_i/apb_spi_master_i/u_rxfifo/U187
0.8531 0.03363 0.01323 0.9 VDD 140.953,266.064 peripherals_i/apb_spi_master_i/u_rxfifo/U188
0.8524 0.03421 0.01339 0.9 VDD 137.173,267.792 peripherals_i/apb_spi_master_i/u_rxfifo/U189
0.8508 0.03583 0.01336 0.9 VDD 137.038,267.216 peripherals_i/apb_spi_master_i/u_rxfifo/U190
0.8487 0.03763 0.01368 0.9 VDD 136.003,268.944 peripherals_i/apb_spi_master_i/u_rxfifo/U191
0.8477 0.03818 0.01417 0.9 VDD 137.713,268.944 peripherals_i/apb_spi_master_i/u_rxfifo/U192
0.8519 0.0334 0.0147 0.9 VDD 141.133,268.368 peripherals_i/apb_spi_master_i/u_rxfifo/U193
0.8546 0.03371 0.01167 0.9 VDD 136.813,270.096 peripherals_i/apb_spi_master_i/u_rxfifo/U194
0.8481 0.03791 0.01395 0.9 VDD 136.858,268.944 peripherals_i/apb_spi_master_i/u_rxfifo/U195
0.8432 0.04166 0.01514 0.9 VDD 133.123,253.392 peripherals_i/apb_spi_master_i/u_rxfifo/U196
0.8421 0.0418 0.0161 0.9 VDD 134.383,252.816 peripherals_i/apb_spi_master_i/u_rxfifo/U197
0.8417 0.04144 0.01688 0.9 VDD 134.473,254.544 peripherals_i/apb_spi_master_i/u_rxfifo/U198
0.8413 0.04211 0.01655 0.9 VDD 134.293,256.848 peripherals_i/apb_spi_master_i/u_rxfifo/U199
0.8428 0.04172 0.01549 0.9 VDD 133.708,253.392 peripherals_i/apb_spi_master_i/u_rxfifo/U200
0.8515 0.03627 0.01223 0.9 VDD 130.153,263.760 peripherals_i/apb_spi_master_i/u_rxfifo/U201
0.8547 0.0335 0.01184 0.9 VDD 130.153,265.488 peripherals_i/apb_spi_master_i/u_rxfifo/U202
0.8474 0.03819 0.01442 0.9 VDD 132.313,262.608 peripherals_i/apb_spi_master_i/u_rxfifo/U203
0.8464 0.03851 0.01509 0.9 VDD 133.213,262.608 peripherals_i/apb_spi_master_i/u_rxfifo/U204
0.8507 0.03657 0.01272 0.9 VDD 130.738,263.760 peripherals_i/apb_spi_master_i/u_rxfifo/U205
0.8447 0.03925 0.01608 0.9 VDD 135.373,259.728 peripherals_i/apb_spi_master_i/u_rxfifo/U206
0.845 0.03914 0.01583 0.9 VDD 134.653,259.728 peripherals_i/apb_spi_master_i/u_rxfifo/U207
0.8435 0.03935 0.01717 0.9 VDD 138.973,259.152 peripherals_i/apb_spi_master_i/u_rxfifo/U208
0.8442 0.03933 0.01648 0.9 VDD 136.543,259.728 peripherals_i/apb_spi_master_i/u_rxfifo/U209
0.8444 0.0393 0.01628 0.9 VDD 135.958,259.728 peripherals_i/apb_spi_master_i/u_rxfifo/U210
0.8443 0.03842 0.01728 0.9 VDD 135.463,261.456 peripherals_i/apb_spi_master_i/u_rxfifo/U211
0.8443 0.0384 0.01732 0.9 VDD 134.923,260.880 peripherals_i/apb_spi_master_i/u_rxfifo/U212
0.8425 0.03844 0.01909 0.9 VDD 139.153,261.456 peripherals_i/apb_spi_master_i/u_rxfifo/U213
0.8437 0.03846 0.01782 0.9 VDD 136.453,261.456 peripherals_i/apb_spi_master_i/u_rxfifo/U214
0.8436 0.03844 0.01799 0.9 VDD 135.868,260.880 peripherals_i/apb_spi_master_i/u_rxfifo/U215
0.8475 0.03818 0.01431 0.9 VDD 128.803,259.152 peripherals_i/apb_spi_master_i/u_rxfifo/U216
0.8489 0.03737 0.01373 0.9 VDD 128.893,260.304 peripherals_i/apb_spi_master_i/u_rxfifo/U217
0.8469 0.03757 0.0155 0.9 VDD 126.103,258.000 peripherals_i/apb_spi_master_i/u_rxfifo/U218
0.8469 0.03838 0.01474 0.9 VDD 127.273,258.000 peripherals_i/apb_spi_master_i/u_rxfifo/U219
0.8469 0.03798 0.01512 0.9 VDD 126.688,258.000 peripherals_i/apb_spi_master_i/u_rxfifo/U220
0.8458 0.04096 0.01326 0.9 VDD 129.343,252.816 peripherals_i/apb_spi_master_i/u_rxfifo/U221
0.8461 0.04053 0.01339 0.9 VDD 130.423,253.968 peripherals_i/apb_spi_master_i/u_rxfifo/U222
0.8448 0.04075 0.01443 0.9 VDD 131.233,254.544 peripherals_i/apb_spi_master_i/u_rxfifo/U223
0.8446 0.04063 0.01472 0.9 VDD 132.043,258.000 peripherals_i/apb_spi_master_i/u_rxfifo/U224
0.8451 0.04127 0.01361 0.9 VDD 130.738,252.816 peripherals_i/apb_spi_master_i/u_rxfifo/U225
0.8442 0.04148 0.01435 0.9 VDD 131.683,252.816 peripherals_i/apb_spi_master_i/u_rxfifo/U226
0.8441 0.0411 0.01477 0.9 VDD 132.493,253.968 peripherals_i/apb_spi_master_i/u_rxfifo/U227
0.8422 0.04216 0.01568 0.9 VDD 132.763,255.120 peripherals_i/apb_spi_master_i/u_rxfifo/U228
0.8439 0.04084 0.01524 0.9 VDD 132.763,258.000 peripherals_i/apb_spi_master_i/u_rxfifo/U229
0.8435 0.04159 0.01493 0.9 VDD 132.538,252.816 peripherals_i/apb_spi_master_i/u_rxfifo/U230
0.8416 0.04186 0.01656 0.9 VDD 135.193,252.816 peripherals_i/apb_spi_master_i/u_rxfifo/U231
0.839 0.0425 0.01849 0.9 VDD 137.533,255.120 peripherals_i/apb_spi_master_i/u_rxfifo/U232
0.8388 0.04242 0.01875 0.9 VDD 138.163,255.120 peripherals_i/apb_spi_master_i/u_rxfifo/U233
0.8429 0.03979 0.01733 0.9 VDD 136.543,258.576 peripherals_i/apb_spi_master_i/u_rxfifo/U234
0.8418 0.04155 0.01663 0.9 VDD 136.228,253.968 peripherals_i/apb_spi_master_i/u_rxfifo/U235
0.8394 0.0432 0.01737 0.9 VDD 117.733,252.240 peripherals_i/apb_spi_master_i/u_rxfifo/U237
0.8442 0.04157 0.01421 0.9 VDD 122.233,249.936 peripherals_i/apb_spi_master_i/u_rxfifo/U238
0.8441 0.04163 0.01426 0.9 VDD 121.828,249.936 peripherals_i/apb_spi_master_i/u_rxfifo/U239
0.844 0.04168 0.01431 0.9 VDD 121.378,249.936 peripherals_i/apb_spi_master_i/u_rxfifo/U240
0.8297 0.05984 0.01044 0.9 VDD 148.153,234.960 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_trgt_reg[7]
0.8208 0.06001 0.01924 0.9 VDD 148.963,234.384 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_trgt_reg[6]
0.8307 0.04755 0.02175 0.9 VDD 147.973,236.112 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_trgt_reg[5]
0.8245 0.06087 0.01463 0.9 VDD 146.263,237.264 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_trgt_reg[4]
0.8371 0.04831 0.01457 0.9 VDD 146.623,237.840 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_trgt_reg[3]
0.8246 0.06131 0.0141 0.9 VDD 148.423,237.264 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_trgt_reg[2]
0.8168 0.06132 0.02186 0.9 VDD 148.513,236.688 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_trgt_reg[1]
0.8343 0.04783 0.01785 0.9 VDD 147.973,238.416 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_trgt_reg[0]
0.8398 0.04158 0.01859 0.9 VDD 152.383,241.296 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/spi_clk_reg
0.845 0.0412 0.01383 0.9 VDD 149.683,243.024 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/running_reg
0.8382 0.0438 0.01796 0.9 VDD 149.593,240.720 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_reg[0]
0.835 0.04586 0.01913 0.9 VDD 150.043,239.568 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_reg[1]
0.8385 0.04287 0.0186 0.9 VDD 152.473,240.720 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_reg[2]
0.8359 0.04474 0.0194 0.9 VDD 152.383,239.568 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_reg[3]
0.8416 0.04579 0.01265 0.9 VDD 152.113,237.840 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_reg[4]
0.8302 0.06032 0.009482 0.9 VDD 151.753,234.960 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_reg[5]
0.8338 0.04675 0.01944 0.9 VDD 150.853,233.808 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_reg[6]
0.8319 0.0459 0.02224 0.9 VDD 151.933,236.112 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_reg[7]
0.845 0.04182 0.01323 0.9 VDD 151.258,241.872 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U4
0.8205 0.06015 0.01937 0.9 VDD 150.268,234.384 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U5
0.8263 0.06135 0.01234 0.9 VDD 152.698,237.264 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U6
0.8376 0.04307 0.01935 0.9 VDD 151.888,240.144 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U7
0.8356 0.0465 0.01787 0.9 VDD 150.763,238.416 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U9
0.8164 0.06135 0.02224 0.9 VDD 152.743,236.688 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U11
0.83 0.06019 0.00979 0.9 VDD 150.673,234.960 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U13
0.8351 0.04703 0.01787 0.9 VDD 149.728,238.416 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U14
0.8382 0.04766 0.01412 0.9 VDD 148.333,237.840 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U15
0.839 0.04723 0.01379 0.9 VDD 149.278,237.840 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U16
0.8447 0.04587 0.009392 0.9 VDD 151.978,235.536 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U17
0.8299 0.06009 0.01004 0.9 VDD 149.773,234.960 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U18
0.843 0.04694 0.01009 0.9 VDD 149.548,235.536 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U19
0.8314 0.04649 0.02209 0.9 VDD 150.628,236.112 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U20
0.8311 0.04696 0.02196 0.9 VDD 149.503,236.112 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U21
0.8313 0.04669 0.02203 0.9 VDD 150.178,236.112 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U22
0.8359 0.04619 0.01788 0.9 VDD 151.348,238.416 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U23
0.835 0.04711 0.01787 0.9 VDD 149.548,238.416 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U24
0.8357 0.04649 0.01785 0.9 VDD 148.063,238.992 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U25
0.8359 0.04622 0.01786 0.9 VDD 148.918,238.992 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U26
0.8251 0.06133 0.01353 0.9 VDD 149.998,237.264 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U27
0.8255 0.06134 0.01319 0.9 VDD 150.808,237.264 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U28
0.8165 0.06134 0.02213 0.9 VDD 150.988,236.688 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U29
0.8363 0.04584 0.01787 0.9 VDD 150.088,238.992 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U30
0.8361 0.04605 0.01787 0.9 VDD 149.458,238.992 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U31
0.8374 0.04336 0.01924 0.9 VDD 150.988,240.144 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U32
0.8325 0.04521 0.02224 0.9 VDD 153.148,236.112 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U33
0.8445 0.04602 0.009507 0.9 VDD 151.663,235.536 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U34
0.8375 0.04466 0.01788 0.9 VDD 152.518,238.992 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U35
0.8371 0.045 0.01788 0.9 VDD 151.843,238.992 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U36
0.8399 0.04211 0.018 0.9 VDD 149.773,241.296 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U37
0.8368 0.04537 0.01787 0.9 VDD 151.078,238.992 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U38
0.8259 0.06134 0.01278 0.9 VDD 151.798,237.264 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U39
0.8438 0.04644 0.009777 0.9 VDD 150.718,235.536 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U40
0.8459 0.04093 0.01321 0.9 VDD 150.763,242.448 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U41
0.8399 0.04192 0.01822 0.9 VDD 150.763,241.296 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U42
0.8456 0.0413 0.01312 0.9 VDD 149.098,242.448 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U43
0.8457 0.04116 0.01316 0.9 VDD 149.863,242.448 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U44
0.8453 0.04082 0.01385 0.9 VDD 151.168,243.024 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/FE_DBTC10_tx_done
0.8372 0.04167 0.02116 0.9 VDD 150.898,245.328 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/clk_gate_counter_reg/latch
0.8381 0.04318 0.01875 0.9 VDD 145.048,247.632 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/clk_gate_counter_trgt_reg/latch
0.8281 0.05182 0.02013 0.9 VDD 143.113,228.624 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/clk_gate_data_int_reg/latch
0.8376 0.041 0.02136 0.9 VDD 152.563,245.328 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[0]
0.8372 0.0441 0.01871 0.9 VDD 147.973,240.144 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/tx_CS_reg[0]
0.8419 0.03878 0.0193 0.9 VDD 153.013,248.784 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[15]
0.8434 0.03837 0.01818 0.9 VDD 152.923,249.936 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[14]
0.8389 0.03923 0.02189 0.9 VDD 151.123,251.664 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[13]
0.8393 0.03867 0.022 0.9 VDD 152.833,251.088 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[12]
0.841 0.03814 0.02084 0.9 VDD 150.853,252.816 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[11]
0.8431 0.03823 0.01872 0.9 VDD 149.233,253.968 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[10]
0.8392 0.0401 0.02065 0.9 VDD 149.233,252.240 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[9]
0.8417 0.03734 0.02096 0.9 VDD 152.743,252.816 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[8]
0.8413 0.0395 0.01917 0.9 VDD 150.943,248.784 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[7]
0.8407 0.04008 0.01926 0.9 VDD 152.923,247.632 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[6]
0.8429 0.04009 0.01702 0.9 VDD 152.833,246.480 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[5]
0.8385 0.04013 0.02137 0.9 VDD 152.743,245.904 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[4]
0.8382 0.04113 0.02072 0.9 VDD 149.413,245.904 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[3]
0.8414 0.04176 0.01682 0.9 VDD 150.223,244.176 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[2]
0.842 0.041 0.01696 0.9 VDD 152.473,244.176 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[1]
0.8403 0.04097 0.01876 0.9 VDD 145.093,248.208 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[15]
0.8407 0.04074 0.01859 0.9 VDD 145.723,249.360 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[14]
0.8415 0.04134 0.01718 0.9 VDD 142.573,249.936 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[13]
0.8403 0.04206 0.01762 0.9 VDD 144.823,250.512 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[12]
0.8414 0.041 0.0176 0.9 VDD 144.643,249.936 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[11]
0.8368 0.04206 0.02113 0.9 VDD 144.823,251.088 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[10]
0.8401 0.04261 0.01727 0.9 VDD 142.933,250.512 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[9]
0.841 0.0414 0.01763 0.9 VDD 141.943,249.360 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[8]
0.8406 0.04116 0.0182 0.9 VDD 143.833,249.360 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[7]
0.8405 0.0409 0.01855 0.9 VDD 145.453,248.784 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[6]
0.8408 0.04126 0.01798 0.9 VDD 143.023,248.784 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[5]
0.8383 0.04344 0.01827 0.9 VDD 143.383,247.632 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[4]
0.8414 0.04206 0.01652 0.9 VDD 145.003,246.480 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[2]
0.8403 0.04343 0.01627 0.9 VDD 143.473,247.056 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[1]
0.8387 0.04211 0.01918 0.9 VDD 144.733,245.904 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[0]
0.8349 0.0502 0.01487 0.9 VDD 141.403,232.656 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[0]
0.8366 0.04837 0.01501 0.9 VDD 141.673,231.504 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[1]
0.8391 0.04819 0.01274 0.9 VDD 143.383,230.928 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[2]
0.8399 0.04755 0.01256 0.9 VDD 141.673,230.352 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[3]
0.8269 0.05385 0.0193 0.9 VDD 141.133,228.048 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[4]
0.8284 0.05332 0.01832 0.9 VDD 143.113,227.472 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[5]
0.8266 0.05314 0.02021 0.9 VDD 143.653,228.048 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[6]
0.8302 0.05129 0.01853 0.9 VDD 144.463,226.896 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[7]
0.8288 0.05264 0.01859 0.9 VDD 145.003,227.472 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[8]
0.8343 0.05055 0.01512 0.9 VDD 146.443,226.320 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[9]
0.8277 0.05169 0.02058 0.9 VDD 147.163,228.048 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[10]
0.8295 0.05182 0.01869 0.9 VDD 146.893,227.472 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[11]
0.8294 0.05004 0.0206 0.9 VDD 147.523,228.624 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[12]
0.8416 0.04623 0.01215 0.9 VDD 148.423,229.776 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[13]
0.8398 0.04715 0.01302 0.9 VDD 148.513,230.928 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[14]
0.8369 0.04711 0.01598 0.9 VDD 148.693,231.504 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[15]
0.8358 0.0482 0.01598 0.9 VDD 148.693,232.080 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[16]
0.8365 0.04823 0.01527 0.9 VDD 148.603,232.656 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[17]
0.8333 0.04752 0.01915 0.9 VDD 148.513,233.808 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[18]
0.8333 0.04807 0.01863 0.9 VDD 146.443,233.808 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[19]
0.8349 0.04967 0.01542 0.9 VDD 143.653,232.080 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[20]
0.8364 0.04806 0.01551 0.9 VDD 144.193,231.504 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[21]
0.83 0.05927 0.01071 0.9 VDD 146.263,234.960 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[22]
0.8243 0.05812 0.01759 0.9 VDD 143.023,234.384 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[23]
0.8337 0.04889 0.0174 0.9 VDD 142.483,233.808 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[24]
0.8412 0.04808 0.01072 0.9 VDD 146.173,235.536 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[25]
0.8307 0.0481 0.02117 0.9 VDD 146.083,236.112 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[26]
0.8194 0.06016 0.02043 0.9 VDD 144.013,236.688 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[27]
0.825 0.06029 0.01475 0.9 VDD 144.373,237.264 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[28]
0.8338 0.04864 0.01755 0.9 VDD 145.363,238.416 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[29]
0.8351 0.04728 0.01758 0.9 VDD 145.543,238.992 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[30]
0.8346 0.04728 0.01808 0.9 VDD 145.543,239.568 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[31]
0.8404 0.04308 0.01656 0.9 VDD 145.363,247.056 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[3]
0.844 0.0422 0.01376 0.9 VDD 148.468,243.600 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U14
0.8379 0.04261 0.01949 0.9 VDD 145.678,245.328 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U15
0.8416 0.04181 0.01662 0.9 VDD 146.218,246.480 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U16
0.8385 0.04261 0.01886 0.9 VDD 146.623,247.632 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U17
0.8384 0.04273 0.01884 0.9 VDD 146.308,247.632 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U18
0.8405 0.04068 0.01884 0.9 VDD 146.353,248.208 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U19
0.8416 0.04064 0.01772 0.9 VDD 146.038,249.936 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U20
0.8418 0.04046 0.01776 0.9 VDD 146.623,249.936 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U21
0.8407 0.04164 0.0177 0.9 VDD 145.858,250.512 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U22
0.8373 0.04144 0.02124 0.9 VDD 145.723,251.664 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U23
0.8374 0.04132 0.02128 0.9 VDD 146.038,251.664 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U24
0.8386 0.04127 0.02013 0.9 VDD 146.173,252.240 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U25
0.8375 0.04122 0.02132 0.9 VDD 146.308,251.664 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U26
0.8373 0.04137 0.02134 0.9 VDD 146.533,251.088 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U27
0.841 0.04121 0.01779 0.9 VDD 146.938,250.512 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U28
0.8419 0.04027 0.01781 0.9 VDD 147.253,249.936 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U29
0.8413 0.04087 0.01785 0.9 VDD 147.748,250.512 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U30
0.8385 0.03977 0.02176 0.9 VDD 149.998,251.664 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U31
0.8409 0.04128 0.01777 0.9 VDD 146.758,250.512 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U32
0.8382 0.04008 0.02172 0.9 VDD 149.683,251.088 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U33
0.8421 0.03989 0.018 0.9 VDD 150.133,250.512 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U34
0.8379 0.04045 0.02162 0.9 VDD 148.783,251.088 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U35
0.8416 0.04054 0.0179 0.9 VDD 148.558,250.512 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U36
0.8376 0.04098 0.02139 0.9 VDD 146.938,251.664 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U37
0.8406 0.04056 0.01888 0.9 VDD 146.848,248.208 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U38
0.8417 0.04056 0.01774 0.9 VDD 146.308,249.936 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U39
0.841 0.04028 0.01876 0.9 VDD 147.208,249.360 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U41
0.8407 0.04058 0.01871 0.9 VDD 146.758,248.784 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U43
0.8387 0.04243 0.01889 0.9 VDD 147.118,247.632 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U44
0.8393 0.04162 0.01903 0.9 VDD 149.278,247.632 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U45
0.8412 0.03978 0.01907 0.9 VDD 149.998,248.208 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U47
0.8391 0.04193 0.01898 0.9 VDD 148.468,247.632 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U49
0.8411 0.0426 0.01631 0.9 VDD 145.768,244.752 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U50
0.8385 0.04181 0.01967 0.9 VDD 146.218,245.904 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U51
0.8421 0.04104 0.01683 0.9 VDD 149.728,246.480 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U52
0.8409 0.04248 0.01667 0.9 VDD 146.983,247.056 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U53
0.8417 0.04167 0.01666 0.9 VDD 146.893,246.480 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U54
0.8411 0.04242 0.01643 0.9 VDD 146.758,244.752 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U56
0.8377 0.04238 0.01994 0.9 VDD 147.028,245.328 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U57
0.8412 0.04222 0.01656 0.9 VDD 147.928,244.752 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U58
0.8419 0.0388 0.01926 0.9 VDD 152.968,248.208 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U59
0.8415 0.04171 0.01679 0.9 VDD 149.053,247.056 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U60
0.8374 0.04203 0.02059 0.9 VDD 149.008,245.328 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U61
0.8413 0.04208 0.01665 0.9 VDD 148.738,244.752 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U62
0.8375 0.04219 0.02029 0.9 VDD 148.108,245.328 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U63
0.8383 0.04145 0.02023 0.9 VDD 147.928,245.904 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U64
0.8419 0.04141 0.01674 0.9 VDD 148.108,246.480 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U65
0.8411 0.04213 0.01673 0.9 VDD 147.928,247.056 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U66
0.8407 0.04034 0.01893 0.9 VDD 147.748,248.208 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U67
0.8409 0.04032 0.01883 0.9 VDD 147.838,248.784 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U68
0.8385 0.04149 0.02002 0.9 VDD 145.588,252.240 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U69
0.8408 0.04146 0.01774 0.9 VDD 146.308,250.512 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U70
0.8387 0.04108 0.02021 0.9 VDD 146.668,252.240 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U71
0.842 0.0395 0.01853 0.9 VDD 146.803,253.392 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U72
0.8403 0.03949 0.02024 0.9 VDD 146.848,252.816 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U73
0.8422 0.03913 0.01864 0.9 VDD 147.928,253.392 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U74
0.8404 0.03919 0.0204 0.9 VDD 147.748,252.816 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U75
0.8382 0.04014 0.02166 0.9 VDD 149.143,251.664 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U77
0.8389 0.04077 0.02035 0.9 VDD 147.478,252.240 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U78
0.8376 0.04099 0.02146 0.9 VDD 147.478,251.088 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U79
0.8379 0.04053 0.02154 0.9 VDD 148.108,251.664 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U80
0.8412 0.03991 0.01889 0.9 VDD 148.423,249.360 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U82
0.841 0.04002 0.01895 0.9 VDD 149.008,248.784 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U83
0.8415 0.0394 0.01906 0.9 VDD 150.043,249.360 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U84
0.8425 0.03956 0.01797 0.9 VDD 149.548,249.936 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U85
0.8421 0.04006 0.01786 0.9 VDD 147.928,249.936 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U86
0.8448 0.04152 0.01372 0.9 VDD 147.748,243.024 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U87
0.8413 0.04192 0.01675 0.9 VDD 149.638,244.752 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U88
0.8417 0.04144 0.01684 0.9 VDD 149.773,247.056 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U89
0.8424 0.04072 0.0169 0.9 VDD 150.808,246.480 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U91
0.8426 0.04049 0.01695 0.9 VDD 151.573,246.480 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U92
0.8429 0.03841 0.01872 0.9 VDD 150.088,253.392 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U93
0.8407 0.03859 0.02069 0.9 VDD 149.548,252.816 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U94
0.8427 0.03926 0.01803 0.9 VDD 150.448,249.936 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U95
0.8401 0.04077 0.01916 0.9 VDD 151.348,247.632 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U96
0.8399 0.04098 0.01913 0.9 VDD 150.853,247.632 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U97
0.8423 0.03961 0.01805 0.9 VDD 150.763,250.512 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U99
0.8424 0.03888 0.01869 0.9 VDD 148.693,253.392 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U101
0.8438 0.03746 0.01873 0.9 VDD 150.943,253.968 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U103
0.8426 0.03936 0.01808 0.9 VDD 151.303,250.512 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U105
0.8385 0.03967 0.02183 0.9 VDD 150.628,251.088 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U106
0.8428 0.0391 0.01806 0.9 VDD 150.898,249.936 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U107
0.842 0.0412 0.0168 0.9 VDD 149.098,246.480 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U108
0.8406 0.03889 0.02055 0.9 VDD 148.648,252.816 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U109
0.8433 0.038 0.01873 0.9 VDD 151.168,253.392 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U110
0.8423 0.04077 0.01693 0.9 VDD 151.348,247.056 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U111
0.8417 0.0414 0.0169 0.9 VDD 151.573,244.752 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U112
0.8416 0.03924 0.01919 0.9 VDD 151.708,248.208 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U114
0.8418 0.03899 0.01923 0.9 VDD 152.428,248.208 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U115
0.8428 0.0391 0.01812 0.9 VDD 151.888,250.512 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U116
0.8431 0.03869 0.01817 0.9 VDD 152.788,250.512 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U117
0.8404 0.03868 0.02092 0.9 VDD 152.158,252.240 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U118
0.8397 0.03834 0.022 0.9 VDD 152.788,251.664 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U119
0.841 0.03824 0.02073 0.9 VDD 149.188,254.544 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U120
0.8408 0.03848 0.02073 0.9 VDD 148.558,254.544 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U121
0.8443 0.03698 0.01873 0.9 VDD 151.978,253.968 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U122
0.8439 0.0374 0.01873 0.9 VDD 152.608,253.392 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U123
0.8456 0.04059 0.01385 0.9 VDD 151.978,243.024 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U124
0.8451 0.04105 0.01385 0.9 VDD 152.338,243.600 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U125
0.842 0.03874 0.01923 0.9 VDD 151.888,249.360 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U127
0.8423 0.03845 0.01928 0.9 VDD 152.698,249.360 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U128
0.8447 0.0415 0.01385 0.9 VDD 150.988,243.600 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U129
0.8414 0.04178 0.01682 0.9 VDD 150.358,244.752 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U130
0.8414 0.04171 0.01685 0.9 VDD 150.718,244.752 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U131
0.8372 0.04168 0.02116 0.9 VDD 145.093,251.664 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U132
0.8415 0.04153 0.017 0.9 VDD 139.873,248.208 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U133
0.8412 0.04147 0.01728 0.9 VDD 140.593,248.208 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U134
0.842 0.04151 0.01652 0.9 VDD 138.973,249.360 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U135
0.8423 0.0415 0.01622 0.9 VDD 139.513,249.936 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U136
0.8421 0.04249 0.01545 0.9 VDD 140.323,246.480 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U137
0.8416 0.04148 0.01689 0.9 VDD 139.963,249.360 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U138
0.8422 0.04153 0.01624 0.9 VDD 138.253,249.360 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U139
0.8405 0.04269 0.01686 0.9 VDD 141.493,250.512 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U140
0.8418 0.04143 0.0168 0.9 VDD 141.313,249.936 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U141
0.8414 0.04145 0.01716 0.9 VDD 140.683,249.360 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U142
0.841 0.04141 0.01758 0.9 VDD 141.358,248.208 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U143
0.841 0.04136 0.01762 0.9 VDD 141.898,248.784 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U144
0.8401 0.04247 0.01739 0.9 VDD 140.593,245.904 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U145
0.8405 0.04251 0.01703 0.9 VDD 139.783,245.904 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U146
0.8423 0.04252 0.01519 0.9 VDD 139.513,246.480 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U147
0.8425 0.04255 0.01496 0.9 VDD 138.793,246.480 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U148
0.8454 0.04163 0.01302 0.9 VDD 147.118,242.448 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U150
0.8445 0.04249 0.01305 0.9 VDD 147.568,241.872 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U151
0.839 0.04452 0.01649 0.9 VDD 144.778,240.720 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U152
0.8412 0.04217 0.01663 0.9 VDD 148.558,244.176 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U153
0.8401 0.04241 0.0175 0.9 VDD 148.063,241.296 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U155
0.8386 0.04426 0.0171 0.9 VDD 146.758,240.720 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U157
0.8448 0.04144 0.01375 0.9 VDD 148.243,243.024 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U158
0.8454 0.04157 0.01304 0.9 VDD 147.433,242.448 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U159
0.8404 0.04282 0.01677 0.9 VDD 145.678,241.296 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U160
0.8446 0.04171 0.01364 0.9 VDD 146.578,243.024 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U161
0.8453 0.04171 0.01299 0.9 VDD 146.578,242.448 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U162
0.8385 0.04413 0.0174 0.9 VDD 147.748,240.720 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U164
0.8349 0.05027 0.01484 0.9 VDD 141.043,232.080 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U165
0.8406 0.04762 0.01175 0.9 VDD 141.223,229.776 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U166
0.8391 0.04839 0.0125 0.9 VDD 141.313,230.928 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U167
0.8408 0.04741 0.01183 0.9 VDD 142.438,229.776 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U169
0.8266 0.05346 0.01992 0.9 VDD 142.618,228.048 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U170
0.8335 0.04858 0.01788 0.9 VDD 143.968,233.808 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U171
0.8303 0.05891 0.01076 0.9 VDD 145.228,234.960 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U172
0.8364 0.0489 0.01475 0.9 VDD 144.058,237.840 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U173
0.8367 0.04864 0.01469 0.9 VDD 145.318,237.840 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U174
0.8305 0.05872 0.01078 0.9 VDD 144.688,234.960 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U175
0.8236 0.05849 0.0179 0.9 VDD 144.058,234.384 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U176
0.8308 0.05839 0.01082 0.9 VDD 143.788,234.960 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U177
0.8406 0.04855 0.01083 0.9 VDD 143.608,235.536 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U178
0.8365 0.04849 0.01504 0.9 VDD 144.418,233.232 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U179
0.8351 0.04934 0.01557 0.9 VDD 144.778,232.080 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U180
0.8363 0.05186 0.01185 0.9 VDD 142.798,229.200 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U181
0.8267 0.05353 0.01981 0.9 VDD 142.348,228.048 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U182
0.831 0.04844 0.02051 0.9 VDD 144.238,236.112 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U183
0.8311 0.04852 0.02034 0.9 VDD 143.788,236.112 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U184
0.8377 0.04455 0.01776 0.9 VDD 144.508,240.144 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U185
0.8378 0.04465 0.01751 0.9 VDD 143.698,240.144 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U186
0.8284 0.05198 0.01966 0.9 VDD 141.988,228.624 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U187
0.8267 0.05358 0.01973 0.9 VDD 142.168,228.048 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U188
0.8368 0.04798 0.01517 0.9 VDD 146.758,233.232 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U189
0.8369 0.04787 0.0152 0.9 VDD 147.208,233.232 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U190
0.8354 0.04893 0.01572 0.9 VDD 146.218,232.080 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U191
0.8363 0.04853 0.01522 0.9 VDD 147.568,232.656 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U192
0.8351 0.04755 0.01731 0.9 VDD 144.238,238.992 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U193
0.8366 0.0487 0.01471 0.9 VDD 145.048,237.840 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U194
0.8368 0.05122 0.01195 0.9 VDD 144.598,229.200 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U195
0.827 0.05262 0.02036 0.9 VDD 145.048,228.048 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U196
0.8405 0.04656 0.01293 0.9 VDD 146.758,230.352 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U197
0.8407 0.04628 0.013 0.9 VDD 148.198,230.352 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U198
0.8375 0.05049 0.01204 0.9 VDD 146.398,229.200 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U199
0.838 0.04985 0.01212 0.9 VDD 147.928,229.200 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U200
0.8412 0.04686 0.01198 0.9 VDD 145.228,229.776 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U201
0.8414 0.04654 0.01207 0.9 VDD 146.848,229.776 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U202
0.8402 0.04695 0.01282 0.9 VDD 144.778,230.352 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U203
0.8288 0.05079 0.02042 0.9 VDD 145.678,228.624 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U204
0.8363 0.04875 0.01497 0.9 VDD 143.158,233.232 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U205
0.8362 0.04886 0.01494 0.9 VDD 142.618,233.232 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U206
0.8409 0.04718 0.01189 0.9 VDD 143.608,229.776 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U207
0.8338 0.05121 0.01502 0.9 VDD 144.688,226.320 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U208
0.8366 0.04766 0.01571 0.9 VDD 146.128,231.504 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U209
0.8356 0.04859 0.01584 0.9 VDD 147.388,232.080 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U210
0.8366 0.05155 0.0119 0.9 VDD 143.788,229.200 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U211
0.8284 0.05137 0.02027 0.9 VDD 144.238,228.624 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U212
0.8362 0.05201 0.01178 0.9 VDD 141.718,229.200 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U213
0.8286 0.0521 0.01928 0.9 VDD 141.088,228.624 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U214
0.8335 0.0484 0.01815 0.9 VDD 144.868,233.808 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U215
0.8228 0.05891 0.01826 0.9 VDD 145.228,234.384 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U216
0.8358 0.04911 0.01511 0.9 VDD 145.588,232.656 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U217
0.8352 0.04921 0.01562 0.9 VDD 145.228,232.080 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U218
0.8408 0.04837 0.01079 0.9 VDD 144.598,235.536 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U219
0.8309 0.04829 0.0208 0.9 VDD 145.048,236.112 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U220
0.8394 0.04768 0.01289 0.9 VDD 146.038,230.928 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U221
0.8396 0.04743 0.01295 0.9 VDD 147.208,230.928 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U222
0.8367 0.04817 0.01513 0.9 VDD 145.948,233.232 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U223
0.8366 0.04826 0.0151 0.9 VDD 145.498,233.232 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U224
0.8402 0.04261 0.01714 0.9 VDD 146.893,241.296 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U225
0.8388 0.04441 0.01674 0.9 VDD 145.588,240.720 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U226
0.8361 0.04895 0.01491 0.9 VDD 142.078,233.232 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U227
0.8652 0.02684 0.007937 0.9 VDD 140.233,276.432 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/FE_PHC70_spi_master_sdi0_i
0.8626 0.02792 0.009455 0.9 VDD 137.623,274.704 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/FE_PHC44_spi_master_sdi1_i
0.8609 0.02866 0.01046 0.9 VDD 134.743,275.280 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/FE_PHC43_spi_master_sdi3_i
0.8448 0.0372 0.01801 0.9 VDD 139.873,263.184 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/FE_PHC36_spi_master_sdi0_i
0.862 0.02764 0.01037 0.9 VDD 137.533,275.856 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/FE_PHC2_net20308
0.8384 0.04074 0.02086 0.9 VDD 142.888,256.272 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/FE_DBTC9_rx_done
0.8438 0.04152 0.01469 0.9 VDD 135.373,249.936 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/clk_gate_counter_reg/CTS_cdb_buf_00341
0.8366 0.0426 0.02077 0.9 VDD 142.978,251.088 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/clk_gate_counter_trgt_reg/latch
0.842 0.03792 0.02009 0.9 VDD 147.523,258.000 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[0]
0.8408 0.04277 0.01642 0.9 VDD 140.053,250.512 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/rx_CS_reg[1]
0.8414 0.03667 0.02189 0.9 VDD 146.623,260.880 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[15]
0.8454 0.0356 0.01897 0.9 VDD 144.553,263.184 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[14]
0.8438 0.03729 0.01894 0.9 VDD 144.193,262.608 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[13]
0.8465 0.03602 0.01746 0.9 VDD 142.033,264.336 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[12]
0.8459 0.03599 0.01807 0.9 VDD 142.123,264.912 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[11]
0.8419 0.03831 0.01982 0.9 VDD 141.583,262.032 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[10]
0.8421 0.03834 0.01961 0.9 VDD 140.593,261.456 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[9]
0.8421 0.03799 0.01994 0.9 VDD 142.663,261.456 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[8]
0.841 0.0374 0.02163 0.9 VDD 144.733,260.880 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[7]
0.8406 0.03764 0.02176 0.9 VDD 145.363,260.304 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[6]
0.8449 0.03699 0.01813 0.9 VDD 147.073,259.728 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[5]
0.8432 0.03671 0.02006 0.9 VDD 147.253,258.576 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[4]
0.8413 0.0392 0.01946 0.9 VDD 147.703,256.848 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[3]
0.8394 0.0392 0.02141 0.9 VDD 147.703,256.272 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[2]
0.8398 0.03945 0.02073 0.9 VDD 147.883,255.120 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[1]
0.8381 0.04295 0.01898 0.9 VDD 140.953,252.240 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/rx_CS_reg[0]
0.8378 0.04129 0.02094 0.9 VDD 143.383,255.696 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[15]
0.8412 0.03998 0.01882 0.9 VDD 141.943,257.424 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[14]
0.8375 0.04186 0.0206 0.9 VDD 141.493,255.696 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[13]
0.8383 0.04166 0.02004 0.9 VDD 139.513,256.272 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[12]
0.8397 0.04144 0.01889 0.9 VDD 138.523,254.544 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[11]
0.8409 0.04069 0.01841 0.9 VDD 139.603,257.424 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[10]
0.8377 0.04224 0.02004 0.9 VDD 139.513,255.696 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[9]
0.8394 0.04105 0.01954 0.9 VDD 140.413,254.544 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[8]
0.8382 0.04112 0.02064 0.9 VDD 141.673,256.272 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[7]
0.8383 0.04193 0.01977 0.9 VDD 141.223,255.120 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[6]
0.8384 0.04139 0.0202 0.9 VDD 143.113,255.120 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[5]
0.8395 0.04037 0.02016 0.9 VDD 142.933,254.544 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[4]
0.8397 0.04086 0.01945 0.9 VDD 142.573,252.816 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[2]
0.838 0.04237 0.0196 0.9 VDD 143.203,252.240 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[1]
0.8368 0.04234 0.02085 0.9 VDD 143.293,251.664 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[0]
0.8456 0.03723 0.01721 0.9 VDD 139.783,263.760 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[0]
0.8612 0.0283 0.01054 0.9 VDD 136.453,275.280 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[1]
0.8615 0.02796 0.01054 0.9 VDD 136.453,275.856 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[2]
0.8612 0.02834 0.01044 0.9 VDD 134.473,275.856 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[3]
0.8608 0.02912 0.01013 0.9 VDD 132.493,275.280 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[4]
0.8614 0.02852 0.01013 0.9 VDD 132.493,275.856 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[5]
0.8613 0.02914 0.009508 0.9 VDD 132.223,274.704 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[6]
0.8578 0.03177 0.01042 0.9 VDD 132.043,272.976 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[7]
0.8574 0.0318 0.01076 0.9 VDD 132.223,272.400 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[8]
0.8576 0.03153 0.01091 0.9 VDD 132.583,271.824 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[9]
0.853 0.03614 0.01083 0.9 VDD 132.763,269.520 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[10]
0.8552 0.03348 0.01136 0.9 VDD 132.763,270.672 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[11]
0.8599 0.0301 0.01001 0.9 VDD 130.873,273.552 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[12]
0.8566 0.03294 0.01043 0.9 VDD 130.873,270.672 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[13]
0.855 0.03493 0.01007 0.9 VDD 130.873,269.520 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[14]
0.8601 0.02998 0.009943 0.9 VDD 128.893,274.128 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[15]
0.8604 0.02911 0.01049 0.9 VDD 127.993,274.704 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[16]
0.8561 0.03186 0.01205 0.9 VDD 128.083,270.672 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[17]
0.858 0.03083 0.01117 0.9 VDD 127.813,271.824 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[18]
0.8562 0.03043 0.01339 0.9 VDD 125.563,272.976 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[19]
0.8583 0.02998 0.01171 0.9 VDD 125.563,274.128 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[20]
0.8552 0.03289 0.01195 0.9 VDD 128.173,268.944 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[21]
0.8536 0.03192 0.01444 0.9 VDD 125.383,268.368 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[22]
0.8534 0.03167 0.01495 0.9 VDD 125.653,267.792 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[23]
0.8551 0.03042 0.01445 0.9 VDD 126.013,271.248 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[24]
0.8518 0.03276 0.01542 0.9 VDD 125.113,267.216 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[25]
0.8516 0.03388 0.0145 0.9 VDD 127.543,264.336 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[26]
0.8529 0.03225 0.01482 0.9 VDD 125.743,266.064 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[27]
0.8516 0.03313 0.01522 0.9 VDD 125.833,264.912 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[28]
0.8507 0.03467 0.01468 0.9 VDD 127.363,263.760 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[29]
0.8496 0.03414 0.01625 0.9 VDD 125.653,263.184 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[30]
0.8475 0.03526 0.01722 0.9 VDD 124.483,263.760 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[31]
0.8411 0.04076 0.01811 0.9 VDD 142.933,253.392 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[3]
0.8378 0.04277 0.01941 0.9 VDD 139.738,251.088 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U10
0.8448 0.03728 0.01794 0.9 VDD 139.558,263.184 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U12
0.841 0.04035 0.01864 0.9 VDD 140.728,258.000 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U13
0.8436 0.03908 0.0173 0.9 VDD 139.873,259.152 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U14
0.8432 0.03895 0.01786 0.9 VDD 139.198,262.608 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U15
0.8448 0.03744 0.01779 0.9 VDD 138.883,263.184 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U16
0.8398 0.04045 0.01972 0.9 VDD 143.878,252.816 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U17
0.8387 0.04095 0.02033 0.9 VDD 144.238,255.120 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U18
0.8385 0.04047 0.02098 0.9 VDD 143.743,256.272 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U19
0.8417 0.03925 0.01906 0.9 VDD 143.968,257.424 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U20
0.8385 0.04062 0.02093 0.9 VDD 143.293,256.272 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U21
0.8411 0.04005 0.01887 0.9 VDD 141.718,258.000 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U22
0.841 0.04034 0.01861 0.9 VDD 140.773,257.424 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U23
0.841 0.04043 0.01858 0.9 VDD 140.458,258.000 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U24
0.8409 0.04069 0.01838 0.9 VDD 139.603,258.000 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U25
0.8409 0.04085 0.01822 0.9 VDD 138.928,258.000 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U26
0.8409 0.04078 0.0183 0.9 VDD 139.243,258.000 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U27
0.8425 0.03896 0.01854 0.9 VDD 140.278,258.576 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U28
0.8425 0.03886 0.01861 0.9 VDD 140.593,258.576 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U29
0.8426 0.03862 0.01879 0.9 VDD 141.358,258.576 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U30
0.8439 0.03863 0.01748 0.9 VDD 141.313,259.152 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U31
0.8438 0.03876 0.01748 0.9 VDD 141.268,259.728 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U32
0.841 0.03798 0.02099 0.9 VDD 142.708,260.880 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U33
0.8411 0.03997 0.01893 0.9 VDD 141.988,258.000 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U34
0.8439 0.03851 0.01759 0.9 VDD 142.213,259.728 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U35
0.8406 0.03839 0.02097 0.9 VDD 142.663,260.304 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U36
0.8407 0.03861 0.02071 0.9 VDD 141.853,260.304 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U37
0.8438 0.03864 0.01753 0.9 VDD 141.718,259.728 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U38
0.8426 0.03873 0.0187 0.9 VDD 140.998,258.576 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U39
0.8404 0.04063 0.01898 0.9 VDD 143.248,256.848 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U40
0.8414 0.03961 0.01894 0.9 VDD 142.978,257.424 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U41
0.8427 0.03819 0.01908 0.9 VDD 142.708,258.576 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U43
0.8412 0.03971 0.01908 0.9 VDD 142.708,258.000 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U45
0.8405 0.04043 0.01905 0.9 VDD 143.878,256.848 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U46
0.8418 0.03915 0.01909 0.9 VDD 144.238,257.424 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U47
0.8429 0.03767 0.01944 0.9 VDD 144.328,258.576 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U49
0.8415 0.03902 0.01949 0.9 VDD 144.598,258.000 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U51
0.8384 0.04169 0.01993 0.9 VDD 145.048,252.240 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U52
0.8399 0.04025 0.01983 0.9 VDD 144.508,252.816 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U53
0.8406 0.04029 0.0191 0.9 VDD 144.328,256.848 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U54
0.8397 0.03996 0.02032 0.9 VDD 144.193,254.544 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U55
0.8418 0.03999 0.01824 0.9 VDD 144.103,253.968 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U56
0.8415 0.04016 0.01832 0.9 VDD 144.778,253.392 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U58
0.8419 0.0398 0.01831 0.9 VDD 144.688,253.968 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U59
0.8417 0.03987 0.01841 0.9 VDD 145.678,253.392 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U60
0.8433 0.03672 0.01996 0.9 VDD 146.488,261.456 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U61
0.8387 0.04027 0.02105 0.9 VDD 144.373,256.272 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U62
0.839 0.04058 0.02043 0.9 VDD 145.138,255.120 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U63
0.8401 0.03938 0.02052 0.9 VDD 145.948,254.544 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U64
0.842 0.03962 0.01836 0.9 VDD 145.228,253.968 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U65
0.8399 0.03971 0.02041 0.9 VDD 144.958,254.544 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U66
0.8407 0.04017 0.01914 0.9 VDD 144.688,256.848 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U67
0.8419 0.03892 0.01916 0.9 VDD 144.868,257.424 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U68
0.8416 0.03941 0.01901 0.9 VDD 143.518,257.424 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U69
0.8413 0.03945 0.01924 0.9 VDD 143.428,258.000 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U70
0.841 0.04057 0.01848 0.9 VDD 140.008,258.000 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U71
0.841 0.04022 0.01874 0.9 VDD 141.178,258.000 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U72
0.8436 0.0392 0.01724 0.9 VDD 139.468,259.152 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U73
0.8407 0.03887 0.02039 0.9 VDD 140.863,260.304 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U74
0.8437 0.03893 0.0174 0.9 VDD 140.638,259.728 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U75
0.8437 0.03896 0.01735 0.9 VDD 140.278,259.152 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U76
0.8438 0.03879 0.01742 0.9 VDD 140.818,259.152 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U77
0.844 0.03826 0.0177 0.9 VDD 143.113,259.728 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U79
0.8441 0.03834 0.0176 0.9 VDD 142.258,259.152 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U80
0.8427 0.03836 0.01897 0.9 VDD 142.168,258.576 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U81
0.8426 0.03851 0.01887 0.9 VDD 141.718,258.576 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U82
0.8441 0.03821 0.01765 0.9 VDD 142.663,259.152 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U84
0.8442 0.03808 0.01769 0.9 VDD 143.068,259.152 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U85
0.8442 0.03804 0.01779 0.9 VDD 143.923,259.728 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U86
0.8444 0.03787 0.01776 0.9 VDD 143.698,259.152 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U87
0.844 0.03848 0.01754 0.9 VDD 141.808,259.152 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U88
0.842 0.03878 0.0192 0.9 VDD 145.228,257.424 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U89
0.8385 0.04021 0.02124 0.9 VDD 146.038,255.696 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U91
0.8383 0.04062 0.02113 0.9 VDD 145.048,255.696 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U92
0.841 0.04122 0.0178 0.9 VDD 140.908,253.392 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U93
0.8412 0.04106 0.01771 0.9 VDD 140.368,253.968 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U94
0.8377 0.04277 0.01957 0.9 VDD 140.098,251.088 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U95
0.8421 0.04148 0.01642 0.9 VDD 140.053,249.936 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U96
0.8394 0.04066 0.01992 0.9 VDD 141.853,254.544 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U97
0.8423 0.0384 0.01931 0.9 VDD 146.263,257.424 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U98
0.8411 0.03809 0.02078 0.9 VDD 142.078,260.880 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U99
0.8445 0.03761 0.01786 0.9 VDD 144.508,259.152 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U100
0.8389 0.03993 0.02117 0.9 VDD 145.453,256.272 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U101
0.8421 0.03865 0.01924 0.9 VDD 145.588,257.424 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U102
0.8416 0.03877 0.01964 0.9 VDD 145.273,258.000 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U103
0.8446 0.03751 0.01789 0.9 VDD 144.823,259.152 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U105
0.8411 0.03803 0.02088 0.9 VDD 142.393,260.880 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U107
0.841 0.03782 0.02116 0.9 VDD 143.248,260.880 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U108
0.8461 0.03642 0.01746 0.9 VDD 142.168,263.760 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U109
0.8449 0.03688 0.01822 0.9 VDD 140.818,263.184 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U110
0.845 0.03674 0.01831 0.9 VDD 141.223,263.184 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U112
0.8452 0.03616 0.01867 0.9 VDD 142.933,263.184 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U114
0.8463 0.03624 0.01746 0.9 VDD 142.708,263.760 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U115
0.8443 0.03776 0.0179 0.9 VDD 144.958,259.728 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U116
0.8433 0.03835 0.01835 0.9 VDD 141.448,262.608 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U117
0.8417 0.03851 0.01978 0.9 VDD 145.948,258.000 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U118
0.8452 0.03599 0.01878 0.9 VDD 143.428,263.184 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U119
0.8422 0.03782 0.01995 0.9 VDD 142.843,262.032 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U120
0.8424 0.03763 0.01995 0.9 VDD 143.338,262.032 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U121
0.8409 0.03986 0.01925 0.9 VDD 145.678,256.848 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U122
0.8506 0.03461 0.01481 0.9 VDD 127.273,263.184 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U125
0.8469 0.03607 0.01702 0.9 VDD 124.663,262.608 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U126
0.8542 0.03258 0.01321 0.9 VDD 127.633,266.064 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U127
0.848 0.03472 0.01729 0.9 VDD 124.393,264.336 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U128
0.8622 0.02836 0.009483 0.9 VDD 136.183,274.704 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U129
0.8589 0.02988 0.01124 0.9 VDD 135.643,273.552 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U130
0.8584 0.03052 0.0111 0.9 VDD 127.903,272.400 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U131
0.8562 0.03084 0.01298 0.9 VDD 125.113,272.400 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U132
0.8578 0.03242 0.00977 0.9 VDD 129.523,270.096 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U133
0.8571 0.03122 0.01166 0.9 VDD 126.823,270.096 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U134
0.8589 0.03083 0.01032 0.9 VDD 128.893,272.400 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U135
0.8574 0.03186 0.01078 0.9 VDD 128.083,270.096 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U136
0.8583 0.03058 0.01114 0.9 VDD 128.083,272.976 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U137
0.8583 0.02968 0.01203 0.9 VDD 127.093,273.552 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U138
0.8587 0.03109 0.01023 0.9 VDD 129.523,271.248 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U139
0.8592 0.03107 0.009684 0.9 VDD 129.703,272.976 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U140
0.8569 0.03297 0.0101 0.9 VDD 130.963,270.096 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U141
0.8553 0.03432 0.01043 0.9 VDD 130.063,268.944 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U142
0.858 0.03134 0.01061 0.9 VDD 131.233,271.248 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U143
0.8533 0.03528 0.01138 0.9 VDD 131.413,268.944 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U144
0.8584 0.03145 0.01013 0.9 VDD 130.963,272.400 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U145
0.859 0.03121 0.009818 0.9 VDD 130.333,271.824 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U146
0.8562 0.03327 0.01054 0.9 VDD 132.043,270.096 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U147
0.8557 0.03349 0.01086 0.9 VDD 132.853,270.096 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U148
0.8576 0.03144 0.01097 0.9 VDD 131.953,271.248 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U149
0.8518 0.03603 0.01213 0.9 VDD 132.583,268.944 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U150
0.8569 0.03191 0.01117 0.9 VDD 133.483,272.400 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U151
0.8571 0.03153 0.01132 0.9 VDD 132.673,271.248 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U152
0.8572 0.03196 0.01088 0.9 VDD 134.023,272.976 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U153
0.8574 0.0319 0.01072 0.9 VDD 133.303,272.976 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U154
0.8605 0.02999 0.009506 0.9 VDD 133.573,274.128 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U155
0.8567 0.03156 0.0117 0.9 VDD 133.663,271.248 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U156
0.862 0.02855 0.009495 0.9 VDD 135.283,274.704 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U157
0.859 0.02993 0.01105 0.9 VDD 134.743,273.552 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U158
0.861 0.02856 0.01048 0.9 VDD 135.193,275.280 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U159
0.8606 0.02992 0.0095 0.9 VDD 134.833,274.128 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U160
0.8625 0.02807 0.009464 0.9 VDD 137.173,274.704 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U161
0.8607 0.02985 0.009486 0.9 VDD 136.003,274.128 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U162
0.8537 0.0325 0.01382 0.9 VDD 127.453,265.488 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U163
0.8496 0.03483 0.01553 0.9 VDD 126.463,262.608 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U164
0.8618 0.02871 0.009502 0.9 VDD 134.473,274.704 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U165
0.8567 0.03197 0.01137 0.9 VDD 134.203,272.400 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U166
0.8579 0.0301 0.01202 0.9 VDD 126.553,272.400 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U167
0.8572 0.03042 0.01238 0.9 VDD 126.013,271.824 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U168
0.8538 0.03165 0.01459 0.9 VDD 126.013,266.640 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U169
0.8487 0.03448 0.0168 0.9 VDD 123.763,265.488 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U170
0.8564 0.03123 0.01234 0.9 VDD 125.833,269.520 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U171
0.854 0.03205 0.0139 0.9 VDD 126.733,267.216 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U172
0.8565 0.03211 0.01134 0.9 VDD 127.273,269.520 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U173
0.8553 0.03176 0.01292 0.9 VDD 127.093,268.368 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U174
0.8548 0.03184 0.01338 0.9 VDD 127.273,267.792 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U175
0.8518 0.03286 0.01536 0.9 VDD 125.023,266.640 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U176
0.8564 0.03323 0.0104 0.9 VDD 128.623,269.520 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U177
0.856 0.03248 0.0115 0.9 VDD 128.623,268.368 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U178
0.8564 0.03123 0.0124 0.9 VDD 125.743,270.096 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U179
0.8545 0.03099 0.01454 0.9 VDD 125.923,270.672 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U180
0.8542 0.03264 0.01321 0.9 VDD 127.633,266.640 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U181
0.8504 0.03375 0.01587 0.9 VDD 126.013,263.760 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U182
0.8608 0.02877 0.0104 0.9 VDD 134.203,275.280 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U183
0.8592 0.02997 0.01086 0.9 VDD 133.933,273.552 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U184
0.8507 0.03323 0.01611 0.9 VDD 125.743,264.336 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U185
0.8469 0.03564 0.01751 0.9 VDD 124.033,263.184 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U186
0.8406 0.03798 0.02144 0.9 VDD 144.148,260.304 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U188
0.8406 0.0381 0.0213 0.9 VDD 143.698,260.304 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U189
0.8451 0.03678 0.01813 0.9 VDD 147.028,259.152 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U190
0.8448 0.03717 0.018 0.9 VDD 145.858,259.152 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U191
0.8424 0.03762 0.01995 0.9 VDD 143.968,261.456 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U192
0.8428 0.03727 0.01995 0.9 VDD 144.238,262.032 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U193
0.8412 0.03815 0.02067 0.9 VDD 141.718,260.880 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U194
0.8414 0.03834 0.02031 0.9 VDD 140.638,260.880 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U195
0.8434 0.03808 0.01851 0.9 VDD 142.168,262.608 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U196
0.846 0.03654 0.01743 0.9 VDD 141.808,263.760 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U197
0.8403 0.03911 0.02061 0.9 VDD 146.758,254.544 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U198
0.8405 0.03884 0.0207 0.9 VDD 147.568,254.544 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U199
0.8429 0.03714 0.01996 0.9 VDD 145.408,261.456 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U201
0.8438 0.03624 0.01996 0.9 VDD 146.308,262.032 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U202
0.8394 0.04003 0.02058 0.9 VDD 146.488,255.120 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U203
0.8391 0.03965 0.02126 0.9 VDD 146.308,256.272 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U204
0.8389 0.03973 0.02136 0.9 VDD 147.208,255.696 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U205
0.8373 0.04311 0.01958 0.9 VDD 140.143,251.664 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U206
0.8375 0.04275 0.01976 0.9 VDD 140.548,251.088 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U207
0.8373 0.04272 0.01998 0.9 VDD 141.088,251.088 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U208
0.837 0.04269 0.02034 0.9 VDD 141.943,251.664 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U209
0.8372 0.04298 0.01987 0.9 VDD 140.818,251.664 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U210
0.8371 0.04284 0.0201 0.9 VDD 141.358,251.664 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U211
0.8383 0.04324 0.01848 0.9 VDD 139.513,252.240 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U212
0.84 0.04154 0.01845 0.9 VDD 139.423,252.816 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U213
0.8426 0.04153 0.01586 0.9 VDD 138.523,249.936 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U214
0.8416 0.04277 0.0156 0.9 VDD 137.803,250.512 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U215
0.8378 0.04353 0.01866 0.9 VDD 137.983,251.664 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U216
0.8387 0.04365 0.01764 0.9 VDD 137.353,252.240 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U217
0.8407 0.04186 0.01739 0.9 VDD 136.813,252.816 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U218
0.8385 0.04352 0.01797 0.9 VDD 138.073,252.240 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U219
0.8409 0.04145 0.01763 0.9 VDD 139.873,253.392 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U220
0.8384 0.04338 0.01822 0.9 VDD 138.793,252.240 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U221
0.8385 0.04277 0.0187 0.9 VDD 138.073,251.088 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U222
0.8376 0.04338 0.01901 0.9 VDD 138.793,251.664 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U223
0.8409 0.04163 0.01749 0.9 VDD 139.018,253.392 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U224
0.8412 0.04119 0.01761 0.9 VDD 139.738,253.968 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U225
0.8429 0.04155 0.0156 0.9 VDD 137.803,249.936 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U226
0.8414 0.04277 0.01586 0.9 VDD 138.523,250.512 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U227
0.8394 0.04076 0.01983 0.9 VDD 141.493,254.544 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U228
0.841 0.04111 0.01788 0.9 VDD 141.448,253.392 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U229
0.8413 0.04094 0.01778 0.9 VDD 140.818,253.968 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U230
0.838 0.04277 0.01918 0.9 VDD 139.198,251.088 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U231
0.8417 0.04242 0.01591 0.9 VDD 141.763,246.480 peripherals_i/apb_spi_master_i/u_spictrl/do_rx_reg
0.8408 0.04304 0.01617 0.9 VDD 144.553,244.176 peripherals_i/apb_spi_master_i/u_spictrl/state_reg[1]
0.8437 0.04266 0.01364 0.9 VDD 146.533,243.600 peripherals_i/apb_spi_master_i/u_spictrl/en_quad_int_reg
0.841 0.04285 0.01613 0.9 VDD 144.283,244.752 peripherals_i/apb_spi_master_i/u_spictrl/state_reg[2]
0.8406 0.04353 0.01586 0.9 VDD 141.583,247.056 peripherals_i/apb_spi_master_i/u_spictrl/spi_mode_reg[0]
0.8388 0.04353 0.01763 0.9 VDD 141.493,247.632 peripherals_i/apb_spi_master_i/u_spictrl/spi_mode_reg[1]
0.8382 0.04288 0.0189 0.9 VDD 144.013,245.328 peripherals_i/apb_spi_master_i/u_spictrl/state_reg[0]
0.844 0.04316 0.0128 0.9 VDD 143.608,241.872 peripherals_i/apb_spi_master_i/u_spictrl/U3
0.8383 0.04491 0.01675 0.9 VDD 141.493,240.144 peripherals_i/apb_spi_master_i/u_spictrl/U4
0.8445 0.04275 0.01274 0.9 VDD 139.198,243.024 peripherals_i/apb_spi_master_i/u_spictrl/U5
0.8449 0.04265 0.01248 0.9 VDD 140.008,242.448 peripherals_i/apb_spi_master_i/u_spictrl/U6
0.844 0.04322 0.01277 0.9 VDD 143.248,241.872 peripherals_i/apb_spi_master_i/u_spictrl/U12
0.8441 0.0431 0.01283 0.9 VDD 143.968,241.872 peripherals_i/apb_spi_master_i/u_spictrl/U13
0.8395 0.04481 0.01573 0.9 VDD 142.393,240.720 peripherals_i/apb_spi_master_i/u_spictrl/U15
0.8392 0.04464 0.01618 0.9 VDD 143.788,240.720 peripherals_i/apb_spi_master_i/u_spictrl/U16
0.8452 0.04185 0.01295 0.9 VDD 145.768,242.448 peripherals_i/apb_spi_master_i/u_spictrl/U17
0.8398 0.04496 0.01526 0.9 VDD 140.953,240.720 peripherals_i/apb_spi_master_i/u_spictrl/U18
0.8451 0.04197 0.0129 0.9 VDD 145.003,242.448 peripherals_i/apb_spi_master_i/u_spictrl/U19
0.8451 0.04208 0.01285 0.9 VDD 144.238,242.448 peripherals_i/apb_spi_master_i/u_spictrl/U20
0.8407 0.04311 0.01622 0.9 VDD 143.923,241.296 peripherals_i/apb_spi_master_i/u_spictrl/U21
0.8403 0.04542 0.01431 0.9 VDD 135.868,240.144 peripherals_i/apb_spi_master_i/u_spictrl/U23
0.8399 0.04535 0.01475 0.9 VDD 136.768,240.144 peripherals_i/apb_spi_master_i/u_spictrl/U24
0.844 0.04341 0.01262 0.9 VDD 127.498,243.600 peripherals_i/apb_spi_master_i/u_spictrl/U25
0.8455 0.04139 0.01308 0.9 VDD 126.058,248.784 peripherals_i/apb_spi_master_i/u_spictrl/U26
0.8448 0.04304 0.01212 0.9 VDD 129.298,245.328 peripherals_i/apb_spi_master_i/u_spictrl/U27
0.8447 0.04362 0.01166 0.9 VDD 129.118,243.024 peripherals_i/apb_spi_master_i/u_spictrl/U28
0.8446 0.0435 0.01195 0.9 VDD 128.758,244.176 peripherals_i/apb_spi_master_i/u_spictrl/U29
0.8439 0.04353 0.01259 0.9 VDD 141.223,241.872 peripherals_i/apb_spi_master_i/u_spictrl/U31
0.8445 0.04258 0.01292 0.9 VDD 140.548,243.024 peripherals_i/apb_spi_master_i/u_spictrl/U32
0.8449 0.04251 0.01258 0.9 VDD 141.133,242.448 peripherals_i/apb_spi_master_i/u_spictrl/U35
0.8407 0.04254 0.01672 0.9 VDD 139.108,245.904 peripherals_i/apb_spi_master_i/u_spictrl/U37
0.8412 0.04362 0.01516 0.9 VDD 140.638,241.296 peripherals_i/apb_spi_master_i/u_spictrl/U39
0.8449 0.04273 0.01242 0.9 VDD 139.378,242.448 peripherals_i/apb_spi_master_i/u_spictrl/U40
0.8399 0.04504 0.01501 0.9 VDD 140.188,240.720 peripherals_i/apb_spi_master_i/u_spictrl/U41
0.8377 0.04791 0.01436 0.9 VDD 135.958,239.568 peripherals_i/apb_spi_master_i/u_spictrl/U42
0.8395 0.04528 0.01519 0.9 VDD 137.713,240.144 peripherals_i/apb_spi_master_i/u_spictrl/U43
0.8402 0.04516 0.01461 0.9 VDD 139.018,240.720 peripherals_i/apb_spi_master_i/u_spictrl/U44
0.8401 0.04511 0.01478 0.9 VDD 139.513,240.720 peripherals_i/apb_spi_master_i/u_spictrl/U45
0.8399 0.04501 0.01513 0.9 VDD 140.548,240.720 peripherals_i/apb_spi_master_i/u_spictrl/U46
0.8438 0.04363 0.01253 0.9 VDD 140.593,241.872 peripherals_i/apb_spi_master_i/u_spictrl/U47
0.8394 0.04306 0.01749 0.9 VDD 140.818,245.328 peripherals_i/apb_spi_master_i/u_spictrl/U48
0.8398 0.04243 0.01781 0.9 VDD 141.538,245.904 peripherals_i/apb_spi_master_i/u_spictrl/U49
0.845 0.04231 0.01271 0.9 VDD 142.573,242.448 peripherals_i/apb_spi_master_i/u_spictrl/U51
0.8396 0.04489 0.0155 0.9 VDD 141.673,240.720 peripherals_i/apb_spi_master_i/u_spictrl/U52
0.8445 0.04365 0.0119 0.9 VDD 130.918,244.176 peripherals_i/apb_spi_master_i/u_spictrl/U53
0.8442 0.04324 0.01259 0.9 VDD 132.718,244.752 peripherals_i/apb_spi_master_i/u_spictrl/U54
0.8444 0.04372 0.01187 0.9 VDD 133.258,243.600 peripherals_i/apb_spi_master_i/u_spictrl/U55
0.8424 0.04434 0.01329 0.9 VDD 135.328,241.296 peripherals_i/apb_spi_master_i/u_spictrl/U56
0.8435 0.04372 0.01276 0.9 VDD 133.168,244.176 peripherals_i/apb_spi_master_i/u_spictrl/U57
0.8449 0.04271 0.01243 0.9 VDD 139.558,242.448 peripherals_i/apb_spi_master_i/u_spictrl/U59
0.8438 0.04375 0.01245 0.9 VDD 139.738,241.872 peripherals_i/apb_spi_master_i/u_spictrl/U60
0.8413 0.04298 0.01572 0.9 VDD 142.438,244.752 peripherals_i/apb_spi_master_i/u_spictrl/U61
0.8396 0.04309 0.01727 0.9 VDD 140.323,245.328 peripherals_i/apb_spi_master_i/u_spictrl/U63
0.8435 0.0436 0.01287 0.9 VDD 140.188,243.600 peripherals_i/apb_spi_master_i/u_spictrl/U64
0.8448 0.0428 0.01235 0.9 VDD 138.748,242.448 peripherals_i/apb_spi_master_i/u_spictrl/U66
0.8437 0.04393 0.01232 0.9 VDD 138.478,241.872 peripherals_i/apb_spi_master_i/u_spictrl/U67
0.8419 0.04314 0.01494 0.9 VDD 139.198,244.752 peripherals_i/apb_spi_master_i/u_spictrl/U68
0.8414 0.043 0.01564 0.9 VDD 142.078,244.752 peripherals_i/apb_spi_master_i/u_spictrl/U69
0.8412 0.04358 0.01525 0.9 VDD 140.413,244.176 peripherals_i/apb_spi_master_i/u_spictrl/U70
0.8412 0.04361 0.01517 0.9 VDD 140.098,244.176 peripherals_i/apb_spi_master_i/u_spictrl/U71
0.8416 0.04308 0.01528 0.9 VDD 140.548,244.752 peripherals_i/apb_spi_master_i/u_spictrl/U72
0.8411 0.04353 0.01534 0.9 VDD 140.818,244.176 peripherals_i/apb_spi_master_i/u_spictrl/U73
0.8438 0.04382 0.0124 0.9 VDD 139.243,241.872 peripherals_i/apb_spi_master_i/u_spictrl/U74
0.8417 0.04399 0.01427 0.9 VDD 138.028,241.296 peripherals_i/apb_spi_master_i/u_spictrl/U76
0.8416 0.04387 0.01457 0.9 VDD 138.883,241.296 peripherals_i/apb_spi_master_i/u_spictrl/U78
0.8445 0.04279 0.0127 0.9 VDD 138.883,243.024 peripherals_i/apb_spi_master_i/u_spictrl/U80
0.8415 0.04305 0.01543 0.9 VDD 141.178,244.752 peripherals_i/apb_spi_master_i/u_spictrl/U81
0.8411 0.04346 0.01546 0.9 VDD 141.313,244.176 peripherals_i/apb_spi_master_i/u_spictrl/U82
0.8445 0.04245 0.01305 0.9 VDD 141.538,243.024 peripherals_i/apb_spi_master_i/u_spictrl/U83
0.8445 0.04253 0.01297 0.9 VDD 140.953,243.024 peripherals_i/apb_spi_master_i/u_spictrl/U84
0.8435 0.04353 0.01295 0.9 VDD 140.818,243.600 peripherals_i/apb_spi_master_i/u_spictrl/U85
0.8409 0.04335 0.01573 0.9 VDD 142.393,241.296 peripherals_i/apb_spi_master_i/u_spictrl/U86
0.844 0.04338 0.01264 0.9 VDD 127.138,244.176 peripherals_i/apb_spi_master_i/u_spictrl/U87
0.8427 0.04327 0.01405 0.9 VDD 125.428,245.328 peripherals_i/apb_spi_master_i/u_spictrl/U88
0.8452 0.04196 0.01283 0.9 VDD 126.778,247.056 peripherals_i/apb_spi_master_i/u_spictrl/U89
0.8446 0.04294 0.01241 0.9 VDD 127.678,244.752 peripherals_i/apb_spi_master_i/u_spictrl/U90
0.8438 0.04289 0.01334 0.9 VDD 126.868,245.328 peripherals_i/apb_spi_master_i/u_spictrl/U91
0.842 0.04315 0.01485 0.9 VDD 138.928,244.752 peripherals_i/apb_spi_master_i/u_spictrl/U93
0.8379 0.04472 0.01734 0.9 VDD 143.158,240.144 peripherals_i/apb_spi_master_i/u_spictrl/U94
0.8412 0.04295 0.01581 0.9 VDD 142.843,244.752 peripherals_i/apb_spi_master_i/u_spictrl/U95
0.845 0.04224 0.01275 0.9 VDD 143.068,242.448 peripherals_i/apb_spi_master_i/u_spictrl/U96
0.8388 0.04298 0.01821 0.9 VDD 142.438,245.328 peripherals_i/apb_spi_master_i/u_spictrl/U97
0.8403 0.04316 0.01651 0.9 VDD 138.658,245.328 peripherals_i/apb_spi_master_i/u_spictrl/U98
0.8409 0.04255 0.01658 0.9 VDD 138.793,245.904 peripherals_i/apb_spi_master_i/u_spictrl/U99
0.8411 0.04355 0.01532 0.9 VDD 141.133,241.296 peripherals_i/apb_spi_master_i/u_spictrl/U100
0.8438 0.04369 0.0125 0.9 VDD 140.188,241.872 peripherals_i/apb_spi_master_i/u_spictrl/U101
0.841 0.04342 0.0156 0.9 VDD 141.988,241.296 peripherals_i/apb_spi_master_i/u_spictrl/U102
0.8439 0.04347 0.01263 0.9 VDD 141.628,241.872 peripherals_i/apb_spi_master_i/u_spictrl/U103
0.8449 0.04258 0.01253 0.9 VDD 140.548,242.448 peripherals_i/apb_spi_master_i/u_spictrl/U104
0.8391 0.04302 0.01789 0.9 VDD 141.718,245.328 peripherals_i/apb_spi_master_i/u_spictrl/U105
0.8451 0.04212 0.01282 0.9 VDD 143.923,242.448 peripherals_i/apb_spi_master_i/u_spictrl/U106
0.8445 0.04226 0.01322 0.9 VDD 142.978,243.024 peripherals_i/apb_spi_master_i/u_spictrl/U107
0.8411 0.04348 0.01547 0.9 VDD 141.583,241.296 peripherals_i/apb_spi_master_i/u_spictrl/U108
0.8439 0.0434 0.01267 0.9 VDD 142.123,241.872 peripherals_i/apb_spi_master_i/u_spictrl/U110
0.8435 0.0433 0.01318 0.9 VDD 142.618,243.600 peripherals_i/apb_spi_master_i/u_spictrl/U111
0.8448 0.04284 0.01232 0.9 VDD 138.433,242.448 peripherals_i/apb_spi_master_i/u_spictrl/U112
0.8406 0.04318 0.01622 0.9 VDD 138.028,245.328 peripherals_i/apb_spi_master_i/u_spictrl/U113
0.841 0.04334 0.01568 0.9 VDD 142.258,244.176 peripherals_i/apb_spi_master_i/u_spictrl/U114
0.8449 0.04243 0.01263 0.9 VDD 141.673,242.448 peripherals_i/apb_spi_master_i/u_spictrl/U115
0.845 0.04237 0.01268 0.9 VDD 142.168,242.448 peripherals_i/apb_spi_master_i/u_spictrl/U116
0.8435 0.04366 0.01281 0.9 VDD 139.693,243.600 peripherals_i/apb_spi_master_i/u_spictrl/U117
0.841 0.0434 0.01557 0.9 VDD 141.808,244.176 peripherals_i/apb_spi_master_i/u_spictrl/U118
0.8435 0.04345 0.01303 0.9 VDD 141.448,243.600 peripherals_i/apb_spi_master_i/u_spictrl/U119
0.8445 0.04238 0.01311 0.9 VDD 142.078,243.024 peripherals_i/apb_spi_master_i/u_spictrl/U120
0.8409 0.04328 0.01578 0.9 VDD 142.708,244.176 peripherals_i/apb_spi_master_i/u_spictrl/U121
0.8446 0.0419 0.01351 0.9 VDD 145.408,243.024 peripherals_i/apb_spi_master_i/u_spictrl/U122
0.8445 0.04262 0.01288 0.9 VDD 140.278,243.024 peripherals_i/apb_spi_master_i/u_spictrl/U123
0.8435 0.04337 0.01311 0.9 VDD 142.078,243.600 peripherals_i/apb_spi_master_i/u_spictrl/U124
0.8436 0.04371 0.01269 0.9 VDD 138.838,243.600 peripherals_i/apb_spi_master_i/u_spictrl/U126
0.8435 0.04264 0.01386 0.9 VDD 135.508,246.480 peripherals_i/apb_spi_master_i/u_spictrl/U128
0.8441 0.04168 0.01424 0.9 VDD 133.978,248.208 peripherals_i/apb_spi_master_i/u_spictrl/U129
0.8421 0.043 0.01485 0.9 VDD 135.193,247.632 peripherals_i/apb_spi_master_i/u_spictrl/U131
0.8417 0.04261 0.01567 0.9 VDD 136.858,245.904 peripherals_i/apb_spi_master_i/u_spictrl/U132
0.8421 0.04324 0.01466 0.9 VDD 134.788,245.328 peripherals_i/apb_spi_master_i/u_spictrl/U133
0.8415 0.0426 0.01588 0.9 VDD 137.308,245.904 peripherals_i/apb_spi_master_i/u_spictrl/U134
0.8412 0.04322 0.01563 0.9 VDD 136.768,245.328 peripherals_i/apb_spi_master_i/u_spictrl/U135
0.8425 0.04293 0.01454 0.9 VDD 134.563,247.632 peripherals_i/apb_spi_master_i/u_spictrl/U136
0.8432 0.04172 0.01506 0.9 VDD 135.598,248.208 peripherals_i/apb_spi_master_i/u_spictrl/U137
0.8417 0.04309 0.01526 0.9 VDD 136.003,247.632 peripherals_i/apb_spi_master_i/u_spictrl/U138
0.8404 0.04317 0.01639 0.9 VDD 138.388,245.328 peripherals_i/apb_spi_master_i/u_spictrl/U139
0.8423 0.04264 0.01502 0.9 VDD 135.508,245.904 peripherals_i/apb_spi_master_i/u_spictrl/U141
0.8432 0.04262 0.0142 0.9 VDD 136.498,246.480 peripherals_i/apb_spi_master_i/u_spictrl/U143
0.8432 0.04172 0.0151 0.9 VDD 135.643,248.784 peripherals_i/apb_spi_master_i/u_spictrl/U144
0.8426 0.04265 0.01475 0.9 VDD 134.968,245.904 peripherals_i/apb_spi_master_i/u_spictrl/U146
0.8423 0.04319 0.0145 0.9 VDD 137.938,244.752 peripherals_i/apb_spi_master_i/u_spictrl/U147
0.8421 0.04264 0.01524 0.9 VDD 135.958,245.904 peripherals_i/apb_spi_master_i/u_spictrl/U148
0.8429 0.04286 0.01427 0.9 VDD 134.023,247.632 peripherals_i/apb_spi_master_i/u_spictrl/U149
0.8414 0.04314 0.0155 0.9 VDD 136.498,247.632 peripherals_i/apb_spi_master_i/u_spictrl/U150
0.8434 0.04296 0.01364 0.9 VDD 134.878,247.056 peripherals_i/apb_spi_master_i/u_spictrl/U151
0.8433 0.04264 0.01403 0.9 VDD 136.003,246.480 peripherals_i/apb_spi_master_i/u_spictrl/U152
0.8436 0.04292 0.0135 0.9 VDD 134.473,247.056 peripherals_i/apb_spi_master_i/u_spictrl/U153
0.8427 0.04314 0.0142 0.9 VDD 136.498,247.056 peripherals_i/apb_spi_master_i/u_spictrl/U154
0.8429 0.04308 0.014 0.9 VDD 135.913,247.056 peripherals_i/apb_spi_master_i/u_spictrl/U155
0.8437 0.04265 0.01369 0.9 VDD 135.013,246.480 peripherals_i/apb_spi_master_i/u_spictrl/U156
0.8439 0.04265 0.01347 0.9 VDD 134.383,246.480 peripherals_i/apb_spi_master_i/u_spictrl/U157
0.8432 0.04301 0.0138 0.9 VDD 135.328,247.056 peripherals_i/apb_spi_master_i/u_spictrl/U158
0.8438 0.04269 0.01351 0.9 VDD 132.538,247.632 peripherals_i/apb_spi_master_i/u_spictrl/U159
0.8442 0.04265 0.01319 0.9 VDD 133.573,246.480 peripherals_i/apb_spi_master_i/u_spictrl/U160
0.8444 0.04271 0.0129 0.9 VDD 132.763,247.056 peripherals_i/apb_spi_master_i/u_spictrl/U161
0.8441 0.04278 0.01311 0.9 VDD 133.348,247.056 peripherals_i/apb_spi_master_i/u_spictrl/U162
0.8438 0.04285 0.01331 0.9 VDD 133.933,247.056 peripherals_i/apb_spi_master_i/u_spictrl/U163
0.8447 0.04165 0.01367 0.9 VDD 132.853,248.208 peripherals_i/apb_spi_master_i/u_spictrl/U164
0.8445 0.04264 0.0129 0.9 VDD 132.763,246.480 peripherals_i/apb_spi_master_i/u_spictrl/U165
0.8432 0.0428 0.01397 0.9 VDD 133.438,247.632 peripherals_i/apb_spi_master_i/u_spictrl/U166
0.8425 0.04273 0.01474 0.9 VDD 135.508,250.512 peripherals_i/apb_spi_master_i/u_spictrl/U167
0.8435 0.04171 0.01476 0.9 VDD 135.013,248.208 peripherals_i/apb_spi_master_i/u_spictrl/U168
0.8438 0.04169 0.01452 0.9 VDD 134.473,248.784 peripherals_i/apb_spi_master_i/u_spictrl/U169
0.844 0.04149 0.01452 0.9 VDD 134.968,249.936 peripherals_i/apb_spi_master_i/u_spictrl/U170
0.8435 0.04154 0.01496 0.9 VDD 136.093,249.936 peripherals_i/apb_spi_master_i/u_spictrl/U171
0.8439 0.04169 0.01445 0.9 VDD 134.383,248.208 peripherals_i/apb_spi_master_i/u_spictrl/U172
0.8436 0.04151 0.01488 0.9 VDD 135.193,249.360 peripherals_i/apb_spi_master_i/u_spictrl/U173
0.8433 0.04153 0.01516 0.9 VDD 135.778,249.360 peripherals_i/apb_spi_master_i/u_spictrl/U174
0.8435 0.04252 0.01396 0.9 VDD 133.618,250.512 peripherals_i/apb_spi_master_i/u_spictrl/U175
0.8442 0.04167 0.01413 0.9 VDD 133.663,248.784 peripherals_i/apb_spi_master_i/u_spictrl/U176
0.8447 0.04138 0.01391 0.9 VDD 133.213,249.360 peripherals_i/apb_spi_master_i/u_spictrl/U177
0.8445 0.04142 0.01407 0.9 VDD 133.888,249.936 peripherals_i/apb_spi_master_i/u_spictrl/U178
0.8429 0.04266 0.01443 0.9 VDD 134.743,250.512 peripherals_i/apb_spi_master_i/u_spictrl/U179
0.8443 0.04167 0.01404 0.9 VDD 133.573,248.208 peripherals_i/apb_spi_master_i/u_spictrl/U180
0.8443 0.04143 0.0143 0.9 VDD 134.023,249.360 peripherals_i/apb_spi_master_i/u_spictrl/U181
0.8442 0.04146 0.01429 0.9 VDD 134.428,249.936 peripherals_i/apb_spi_master_i/u_spictrl/U182
0.846 0.04068 0.01331 0.9 VDD 126.238,250.512 peripherals_i/apb_spi_master_i/u_spictrl/U183
0.8448 0.04164 0.0136 0.9 VDD 132.583,248.784 peripherals_i/apb_spi_master_i/u_spictrl/U184
0.8465 0.04109 0.01237 0.9 VDD 129.253,249.360 peripherals_i/apb_spi_master_i/u_spictrl/U185
0.844 0.04236 0.01362 0.9 VDD 132.808,250.512 peripherals_i/apb_spi_master_i/u_spictrl/U186
0.8451 0.04135 0.0136 0.9 VDD 132.763,249.936 peripherals_i/apb_spi_master_i/u_spictrl/U187
0.8456 0.04159 0.01284 0.9 VDD 131.053,248.784 peripherals_i/apb_spi_master_i/u_spictrl/U188
0.8461 0.04085 0.01309 0.9 VDD 126.013,249.360 peripherals_i/apb_spi_master_i/u_spictrl/U189
0.8454 0.04129 0.01331 0.9 VDD 131.998,249.360 peripherals_i/apb_spi_master_i/u_spictrl/U190
0.8459 0.04122 0.01287 0.9 VDD 127.948,250.512 peripherals_i/apb_spi_master_i/u_spictrl/U191
0.8457 0.04158 0.0127 0.9 VDD 130.963,248.208 peripherals_i/apb_spi_master_i/u_spictrl/U192
0.8459 0.04148 0.01259 0.9 VDD 128.263,248.784 peripherals_i/apb_spi_master_i/u_spictrl/U193
0.8451 0.04173 0.01318 0.9 VDD 130.108,251.088 peripherals_i/apb_spi_master_i/u_spictrl/U194
0.8462 0.04119 0.01257 0.9 VDD 130.513,249.360 peripherals_i/apb_spi_master_i/u_spictrl/U195
0.8461 0.04152 0.01237 0.9 VDD 129.163,248.208 peripherals_i/apb_spi_master_i/u_spictrl/U196
0.8463 0.04096 0.01275 0.9 VDD 127.543,249.360 peripherals_i/apb_spi_master_i/u_spictrl/U197
0.8459 0.04147 0.01258 0.9 VDD 129.028,250.512 peripherals_i/apb_spi_master_i/u_spictrl/U198
0.8459 0.04099 0.01308 0.9 VDD 127.138,250.512 peripherals_i/apb_spi_master_i/u_spictrl/U199
0.8451 0.04162 0.01326 0.9 VDD 132.043,248.208 peripherals_i/apb_spi_master_i/u_spictrl/U200
0.8462 0.04104 0.01271 0.9 VDD 128.533,249.936 peripherals_i/apb_spi_master_i/u_spictrl/U201
0.845 0.04202 0.01301 0.9 VDD 131.368,250.512 peripherals_i/apb_spi_master_i/u_spictrl/U202
0.8458 0.04124 0.01299 0.9 VDD 131.323,249.936 peripherals_i/apb_spi_master_i/u_spictrl/U203
0.8462 0.04154 0.01226 0.9 VDD 129.883,248.784 peripherals_i/apb_spi_master_i/u_spictrl/U204
0.846 0.04092 0.01309 0.9 VDD 127.093,249.936 peripherals_i/apb_spi_master_i/u_spictrl/U205
0.8465 0.04113 0.01239 0.9 VDD 129.748,249.936 peripherals_i/apb_spi_master_i/u_spictrl/U206
0.8452 0.04238 0.01241 0.9 VDD 128.128,246.480 peripherals_i/apb_spi_master_i/u_spictrl/U207
0.8445 0.04313 0.01236 0.9 VDD 130.693,245.328 peripherals_i/apb_spi_master_i/u_spictrl/U208
0.8449 0.04239 0.01269 0.9 VDD 128.173,245.904 peripherals_i/apb_spi_master_i/u_spictrl/U209
0.8448 0.04256 0.01267 0.9 VDD 131.188,245.904 peripherals_i/apb_spi_master_i/u_spictrl/U210
0.8449 0.04258 0.01249 0.9 VDD 131.593,246.480 peripherals_i/apb_spi_master_i/u_spictrl/U211
0.8456 0.04249 0.01187 0.9 VDD 129.883,246.480 peripherals_i/apb_spi_master_i/u_spictrl/U212
0.8451 0.04208 0.01286 0.9 VDD 127.723,247.632 peripherals_i/apb_spi_master_i/u_spictrl/U213
0.8448 0.0426 0.01257 0.9 VDD 131.818,247.056 peripherals_i/apb_spi_master_i/u_spictrl/U214
0.8454 0.04211 0.01247 0.9 VDD 127.948,247.056 peripherals_i/apb_spi_master_i/u_spictrl/U215
0.8452 0.0431 0.01167 0.9 VDD 130.333,244.752 peripherals_i/apb_spi_master_i/u_spictrl/U216
0.8456 0.04222 0.01219 0.9 VDD 128.803,247.056 peripherals_i/apb_spi_master_i/u_spictrl/U217
0.8456 0.04241 0.01202 0.9 VDD 130.288,247.056 peripherals_i/apb_spi_master_i/u_spictrl/U218
0.8451 0.04244 0.01247 0.9 VDD 130.513,247.632 peripherals_i/apb_spi_master_i/u_spictrl/U219
0.8455 0.04246 0.01201 0.9 VDD 129.523,245.904 peripherals_i/apb_spi_master_i/u_spictrl/U220
0.8455 0.04143 0.01311 0.9 VDD 127.003,248.208 peripherals_i/apb_spi_master_i/u_spictrl/U221
0.8453 0.04225 0.01242 0.9 VDD 129.028,247.632 peripherals_i/apb_spi_master_i/u_spictrl/U222
0.8416 0.04323 0.01515 0.9 VDD 135.778,245.328 peripherals_i/apb_spi_master_i/u_spictrl/U223
0.8419 0.04263 0.01546 0.9 VDD 136.408,245.904 peripherals_i/apb_spi_master_i/u_spictrl/U224
0.8449 0.04322 0.0119 0.9 VDD 134.923,242.448 peripherals_i/apb_spi_master_i/u_spictrl/U225
0.8427 0.04322 0.01405 0.9 VDD 136.678,244.752 peripherals_i/apb_spi_master_i/u_spictrl/U226
0.8437 0.04427 0.01202 0.9 VDD 135.913,241.872 peripherals_i/apb_spi_master_i/u_spictrl/U227
0.8437 0.04406 0.01221 0.9 VDD 137.488,241.872 peripherals_i/apb_spi_master_i/u_spictrl/U228
0.8442 0.04373 0.01202 0.9 VDD 134.248,243.600 peripherals_i/apb_spi_master_i/u_spictrl/U229
0.8442 0.04373 0.01209 0.9 VDD 134.653,243.600 peripherals_i/apb_spi_master_i/u_spictrl/U230
0.8441 0.04373 0.01217 0.9 VDD 135.238,243.600 peripherals_i/apb_spi_master_i/u_spictrl/U231
0.8423 0.04324 0.01446 0.9 VDD 134.383,245.328 peripherals_i/apb_spi_master_i/u_spictrl/U232
0.8437 0.04433 0.01196 0.9 VDD 135.373,241.872 peripherals_i/apb_spi_master_i/u_spictrl/U233
0.8419 0.04324 0.01484 0.9 VDD 135.148,245.328 peripherals_i/apb_spi_master_i/u_spictrl/U234
0.8429 0.04322 0.01389 0.9 VDD 136.228,244.752 peripherals_i/apb_spi_master_i/u_spictrl/U235
0.8449 0.04328 0.01182 0.9 VDD 134.293,242.448 peripherals_i/apb_spi_master_i/u_spictrl/U236
0.8449 0.04315 0.01199 0.9 VDD 135.598,242.448 peripherals_i/apb_spi_master_i/u_spictrl/U237
0.8422 0.04318 0.0146 0.9 VDD 138.208,244.752 peripherals_i/apb_spi_master_i/u_spictrl/U238
0.8409 0.0432 0.01595 0.9 VDD 137.443,245.328 peripherals_i/apb_spi_master_i/u_spictrl/U239
0.8447 0.04334 0.01194 0.9 VDD 133.708,243.024 peripherals_i/apb_spi_master_i/u_spictrl/U240
0.8408 0.04535 0.0138 0.9 VDD 136.723,240.720 peripherals_i/apb_spi_master_i/u_spictrl/U242
0.8424 0.0432 0.01438 0.9 VDD 137.578,244.752 peripherals_i/apb_spi_master_i/u_spictrl/U243
0.8426 0.04321 0.01421 0.9 VDD 137.128,244.752 peripherals_i/apb_spi_master_i/u_spictrl/U244
0.8446 0.04298 0.01246 0.9 VDD 137.173,243.024 peripherals_i/apb_spi_master_i/u_spictrl/U245
0.8445 0.04292 0.01254 0.9 VDD 137.758,243.024 peripherals_i/apb_spi_master_i/u_spictrl/U246
0.8449 0.04307 0.01208 0.9 VDD 136.363,242.448 peripherals_i/apb_spi_master_i/u_spictrl/U247
0.8438 0.04373 0.01245 0.9 VDD 137.083,243.600 peripherals_i/apb_spi_master_i/u_spictrl/U248
0.8446 0.04304 0.01237 0.9 VDD 136.588,243.024 peripherals_i/apb_spi_master_i/u_spictrl/U249
0.8423 0.04373 0.01396 0.9 VDD 136.408,244.176 peripherals_i/apb_spi_master_i/u_spictrl/U250
0.8422 0.04373 0.0141 0.9 VDD 136.813,244.176 peripherals_i/apb_spi_master_i/u_spictrl/U251
0.8448 0.04301 0.01214 0.9 VDD 136.903,242.448 peripherals_i/apb_spi_master_i/u_spictrl/U252
0.8397 0.04532 0.01495 0.9 VDD 137.173,240.144 peripherals_i/apb_spi_master_i/u_spictrl/U253
0.8447 0.0433 0.012 0.9 VDD 134.113,243.024 peripherals_i/apb_spi_master_i/u_spictrl/U254
0.8448 0.04295 0.01221 0.9 VDD 137.488,242.448 peripherals_i/apb_spi_master_i/u_spictrl/U255
0.8425 0.04373 0.01381 0.9 VDD 136.003,244.176 peripherals_i/apb_spi_master_i/u_spictrl/U256
0.8435 0.04324 0.01329 0.9 VDD 134.608,244.752 peripherals_i/apb_spi_master_i/u_spictrl/U257
0.8429 0.04373 0.01338 0.9 VDD 134.833,244.176 peripherals_i/apb_spi_master_i/u_spictrl/U258
0.8433 0.04324 0.01343 0.9 VDD 134.968,244.752 peripherals_i/apb_spi_master_i/u_spictrl/U259
0.843 0.04265 0.01437 0.9 VDD 134.203,245.904 peripherals_i/apb_spi_master_i/u_spictrl/U260
0.8431 0.04323 0.01368 0.9 VDD 135.643,244.752 peripherals_i/apb_spi_master_i/u_spictrl/U261
0.8401 0.04538 0.01456 0.9 VDD 136.363,240.144 peripherals_i/apb_spi_master_i/u_spictrl/U262
0.8431 0.04373 0.01314 0.9 VDD 134.203,244.176 peripherals_i/apb_spi_master_i/u_spictrl/U263
0.8427 0.04373 0.01359 0.9 VDD 135.418,244.176 peripherals_i/apb_spi_master_i/u_spictrl/U264
0.8433 0.04373 0.01293 0.9 VDD 133.618,244.176 peripherals_i/apb_spi_master_i/u_spictrl/U265
0.8405 0.04527 0.01419 0.9 VDD 137.803,240.720 peripherals_i/apb_spi_master_i/u_spictrl/U266
0.842 0.04373 0.0143 0.9 VDD 137.353,244.176 peripherals_i/apb_spi_master_i/u_spictrl/U267
0.8437 0.04372 0.01258 0.9 VDD 138.028,243.600 peripherals_i/apb_spi_master_i/u_spictrl/U268
0.8447 0.04322 0.01211 0.9 VDD 134.833,243.024 peripherals_i/apb_spi_master_i/u_spictrl/U269
0.8411 0.04541 0.01354 0.9 VDD 136.003,240.720 peripherals_i/apb_spi_master_i/u_spictrl/U270
0.844 0.04373 0.01226 0.9 VDD 135.823,243.600 peripherals_i/apb_spi_master_i/u_spictrl/U271
0.8439 0.04373 0.01235 0.9 VDD 136.408,243.600 peripherals_i/apb_spi_master_i/u_spictrl/U272
0.8433 0.04373 0.01299 0.9 VDD 133.798,244.176 peripherals_i/apb_spi_master_i/u_spictrl/U273
0.8414 0.04322 0.01539 0.9 VDD 136.273,245.328 peripherals_i/apb_spi_master_i/u_spictrl/U274
0.8446 0.04311 0.01229 0.9 VDD 136.003,243.024 peripherals_i/apb_spi_master_i/u_spictrl/U275
0.8443 0.04373 0.01196 0.9 VDD 133.843,243.600 peripherals_i/apb_spi_master_i/u_spictrl/U276
0.8446 0.04317 0.0122 0.9 VDD 135.418,243.024 peripherals_i/apb_spi_master_i/u_spictrl/U277
0.8445 0.0427 0.0128 0.9 VDD 139.603,243.024 peripherals_i/apb_spi_master_i/u_spictrl/U278
0.8418 0.04311 0.01514 0.9 VDD 139.963,244.752 peripherals_i/apb_spi_master_i/u_spictrl/U279
0.8398 0.04311 0.01707 0.9 VDD 139.873,245.328 peripherals_i/apb_spi_master_i/u_spictrl/U280
0.8371 0.04268 0.02027 0.9 VDD 141.763,251.088 peripherals_i/apb_spi_master_i/u_spictrl/U282
0.84 0.04313 0.01687 0.9 VDD 139.423,245.328 peripherals_i/apb_spi_master_i/u_spictrl/U283
0.8418 0.04276 0.01543 0.9 VDD 137.353,250.512 peripherals_i/apb_spi_master_i/u_spictrl/U284
0.8424 0.04274 0.01486 0.9 VDD 135.823,250.512 peripherals_i/apb_spi_master_i/u_spictrl/U285
0.8393 0.04275 0.01795 0.9 VDD 136.363,251.088 peripherals_i/apb_spi_master_i/u_spictrl/U286
0.8389 0.04276 0.01839 0.9 VDD 137.353,251.088 peripherals_i/apb_spi_master_i/u_spictrl/U287
0.838 0.04365 0.01839 0.9 VDD 137.353,251.664 peripherals_i/apb_spi_master_i/u_spictrl/U288
0.8391 0.04275 0.01815 0.9 VDD 136.813,251.088 peripherals_i/apb_spi_master_i/u_spictrl/U289
0.843 0.04156 0.0154 0.9 VDD 137.263,249.936 peripherals_i/apb_spi_master_i/u_spictrl/U290
0.8422 0.04275 0.01503 0.9 VDD 136.273,250.512 peripherals_i/apb_spi_master_i/u_spictrl/U291
0.842 0.04275 0.01523 0.9 VDD 136.813,250.512 peripherals_i/apb_spi_master_i/u_spictrl/U292
0.8432 0.04156 0.01526 0.9 VDD 136.903,249.936 peripherals_i/apb_spi_master_i/u_spictrl/U293
0.8421 0.04328 0.01466 0.9 VDD 137.893,247.056 peripherals_i/apb_spi_master_i/u_spictrl/U294
0.841 0.0432 0.01577 0.9 VDD 137.038,247.632 peripherals_i/apb_spi_master_i/u_spictrl/U295
0.8429 0.0426 0.01445 0.9 VDD 137.263,246.480 peripherals_i/apb_spi_master_i/u_spictrl/U296
0.8424 0.04321 0.01441 0.9 VDD 137.128,247.056 peripherals_i/apb_spi_master_i/u_spictrl/U297
0.8445 0.04219 0.01328 0.9 VDD 143.473,243.024 peripherals_i/apb_spi_master_i/u_spictrl/U298
0.8435 0.04319 0.01327 0.9 VDD 143.383,243.600 peripherals_i/apb_spi_master_i/u_spictrl/U299
0.8446 0.04206 0.01338 0.9 VDD 144.328,243.024 peripherals_i/apb_spi_master_i/u_spictrl/U300
0.8409 0.04321 0.0159 0.9 VDD 143.248,244.176 peripherals_i/apb_spi_master_i/u_spictrl/U301
0.8436 0.04307 0.01338 0.9 VDD 144.328,243.600 peripherals_i/apb_spi_master_i/u_spictrl/U302
0.8445 0.04285 0.01263 0.9 VDD 138.388,243.024 peripherals_i/apb_spi_master_i/u_spictrl/U303
0.8404 0.04523 0.0144 0.9 VDD 138.388,240.720 peripherals_i/apb_spi_master_i/u_spictrl/U304
0.839 0.04512 0.01592 0.9 VDD 139.423,240.144 peripherals_i/apb_spi_master_i/u_spictrl/U305
0.8416 0.04393 0.01443 0.9 VDD 138.478,241.296 peripherals_i/apb_spi_master_i/u_spictrl/U306
0.8416 0.04372 0.01466 0.9 VDD 138.388,244.176 peripherals_i/apb_spi_master_i/u_spictrl/U307
0.8418 0.04372 0.01447 0.9 VDD 137.848,244.176 peripherals_i/apb_spi_master_i/u_spictrl/U308
0.8392 0.0452 0.0156 0.9 VDD 138.658,240.144 peripherals_i/apb_spi_master_i/u_spictrl/U310
0.8287 0.05578 0.01556 0.9 VDD 138.388,234.384 peripherals_i/apb_spi_master_i/u_spictrl/U312
0.8256 0.05744 0.01693 0.9 VDD 141.358,234.384 peripherals_i/apb_spi_master_i/u_spictrl/U313
0.8371 0.04849 0.01438 0.9 VDD 139.378,231.504 peripherals_i/apb_spi_master_i/u_spictrl/U314
0.8369 0.04845 0.01464 0.9 VDD 140.278,231.504 peripherals_i/apb_spi_master_i/u_spictrl/U315
0.8399 0.04787 0.01218 0.9 VDD 139.378,230.352 peripherals_i/apb_spi_master_i/u_spictrl/U316
0.8399 0.04776 0.01232 0.9 VDD 140.188,230.352 peripherals_i/apb_spi_master_i/u_spictrl/U317
0.8394 0.04853 0.01203 0.9 VDD 138.478,230.928 peripherals_i/apb_spi_master_i/u_spictrl/U318
0.837 0.04846 0.01457 0.9 VDD 140.008,231.504 peripherals_i/apb_spi_master_i/u_spictrl/U319
0.8393 0.04849 0.01218 0.9 VDD 139.378,230.928 peripherals_i/apb_spi_master_i/u_spictrl/U320
0.8399 0.04772 0.01236 0.9 VDD 140.458,230.352 peripherals_i/apb_spi_master_i/u_spictrl/U321
0.8421 0.04762 0.01027 0.9 VDD 122.458,233.808 peripherals_i/apb_spi_master_i/u_spictrl/U322
0.8363 0.04866 0.015 0.9 VDD 143.608,233.232 peripherals_i/apb_spi_master_i/u_spictrl/U323
0.8415 0.04708 0.01143 0.9 VDD 127.138,237.264 peripherals_i/apb_spi_master_i/u_spictrl/U324
0.8362 0.04908 0.01476 0.9 VDD 143.158,237.840 peripherals_i/apb_spi_master_i/u_spictrl/U325
0.8443 0.04632 0.009387 0.9 VDD 127.408,235.536 peripherals_i/apb_spi_master_i/u_spictrl/U326
0.831 0.05817 0.01085 0.9 VDD 143.158,234.960 peripherals_i/apb_spi_master_i/u_spictrl/U327
0.843 0.04665 0.0104 0.9 VDD 120.928,234.960 peripherals_i/apb_spi_master_i/u_spictrl/U328
0.8312 0.05796 0.01087 0.9 VDD 142.618,234.960 peripherals_i/apb_spi_master_i/u_spictrl/U329
0.8431 0.0473 0.00959 0.9 VDD 129.118,233.232 peripherals_i/apb_spi_master_i/u_spictrl/U330
0.8361 0.04914 0.0148 0.9 VDD 140.818,233.232 peripherals_i/apb_spi_master_i/u_spictrl/U331
0.8412 0.04815 0.01063 0.9 VDD 133.168,230.928 peripherals_i/apb_spi_master_i/u_spictrl/U332
0.8405 0.04777 0.01168 0.9 VDD 140.098,229.776 peripherals_i/apb_spi_master_i/u_spictrl/U333
0.8438 0.04623 0.01 0.9 VDD 124.528,234.960 peripherals_i/apb_spi_master_i/u_spictrl/U334
0.8228 0.0585 0.0187 0.9 VDD 140.638,236.688 peripherals_i/apb_spi_master_i/u_spictrl/U335
0.8361 0.04756 0.01633 0.9 VDD 118.588,238.992 peripherals_i/apb_spi_master_i/u_spictrl/U336
0.8348 0.04766 0.01751 0.9 VDD 143.698,239.568 peripherals_i/apb_spi_master_i/u_spictrl/U337
0.8404 0.04802 0.01155 0.9 VDD 138.208,229.776 peripherals_i/apb_spi_master_i/u_spictrl/U338
0.8406 0.04775 0.01169 0.9 VDD 140.278,229.776 peripherals_i/apb_spi_master_i/u_spictrl/U339
0.8381 0.04835 0.01359 0.9 VDD 120.208,233.232 peripherals_i/apb_spi_master_i/u_spictrl/U340
0.8361 0.04906 0.01486 0.9 VDD 141.358,233.232 peripherals_i/apb_spi_master_i/u_spictrl/U341
0.8403 0.04881 0.01088 0.9 VDD 118.678,233.808 peripherals_i/apb_spi_master_i/u_spictrl/U342
0.8349 0.05008 0.01505 0.9 VDD 141.898,232.080 peripherals_i/apb_spi_master_i/u_spictrl/U343
0.836 0.04768 0.0163 0.9 VDD 117.778,238.992 peripherals_i/apb_spi_master_i/u_spictrl/U344
0.8351 0.04772 0.01713 0.9 VDD 143.428,238.992 peripherals_i/apb_spi_master_i/u_spictrl/U345
0.8437 0.04707 0.009192 0.9 VDD 128.488,233.808 peripherals_i/apb_spi_master_i/u_spictrl/U346
0.8392 0.04844 0.01236 0.9 VDD 140.458,230.928 peripherals_i/apb_spi_master_i/u_spictrl/U347
0.8407 0.04832 0.01098 0.9 VDD 134.248,230.928 peripherals_i/apb_spi_master_i/u_spictrl/U348
0.8393 0.04846 0.01229 0.9 VDD 140.008,230.928 peripherals_i/apb_spi_master_i/u_spictrl/U349
0.8417 0.04797 0.01028 0.9 VDD 132.178,230.928 peripherals_i/apb_spi_master_i/u_spictrl/U350
0.84 0.04734 0.01268 0.9 VDD 142.798,230.352 peripherals_i/apb_spi_master_i/u_spictrl/U351
0.8378 0.04877 0.01347 0.9 VDD 122.458,232.080 peripherals_i/apb_spi_master_i/u_spictrl/U352
0.84 0.04721 0.01274 0.9 VDD 143.428,230.352 peripherals_i/apb_spi_master_i/u_spictrl/U353
0.842 0.04796 0.01001 0.9 VDD 130.918,233.232 peripherals_i/apb_spi_master_i/u_spictrl/U354
0.8368 0.04843 0.01473 0.9 VDD 140.638,231.504 peripherals_i/apb_spi_master_i/u_spictrl/U355
0.8413 0.04815 0.01054 0.9 VDD 120.838,233.808 peripherals_i/apb_spi_master_i/u_spictrl/U356
0.8352 0.04987 0.01495 0.9 VDD 142.798,232.656 peripherals_i/apb_spi_master_i/u_spictrl/U357
0.8392 0.04948 0.01133 0.9 VDD 132.898,232.080 peripherals_i/apb_spi_master_i/u_spictrl/U358
0.8365 0.04826 0.01522 0.9 VDD 142.708,231.504 peripherals_i/apb_spi_master_i/u_spictrl/U359
0.8417 0.04788 0.0104 0.9 VDD 121.648,233.808 peripherals_i/apb_spi_master_i/u_spictrl/U360
0.8361 0.049 0.01489 0.9 VDD 141.718,233.232 peripherals_i/apb_spi_master_i/u_spictrl/U361
0.8404 0.04813 0.01145 0.9 VDD 137.398,229.776 peripherals_i/apb_spi_master_i/u_spictrl/U362
0.8361 0.05222 0.01169 0.9 VDD 140.188,229.200 peripherals_i/apb_spi_master_i/u_spictrl/U363
0.8405 0.04789 0.01162 0.9 VDD 139.198,229.776 peripherals_i/apb_spi_master_i/u_spictrl/U364
0.8406 0.0477 0.01172 0.9 VDD 140.638,229.776 peripherals_i/apb_spi_master_i/u_spictrl/U365
0.8432 0.0469 0.009941 0.9 VDD 124.348,233.808 peripherals_i/apb_spi_master_i/u_spictrl/U366
0.8254 0.05755 0.01705 0.9 VDD 141.628,234.384 peripherals_i/apb_spi_master_i/u_spictrl/U367
0.84 0.04898 0.011 0.9 VDD 117.868,233.808 peripherals_i/apb_spi_master_i/u_spictrl/U368
0.8342 0.04918 0.0166 0.9 VDD 140.548,233.808 peripherals_i/apb_spi_master_i/u_spictrl/U369
0.8431 0.04656 0.01034 0.9 VDD 121.738,234.960 peripherals_i/apb_spi_master_i/u_spictrl/U370
0.8404 0.04872 0.01087 0.9 VDD 142.618,235.536 peripherals_i/apb_spi_master_i/u_spictrl/U371
0.8402 0.04848 0.01132 0.9 VDD 135.328,230.928 peripherals_i/apb_spi_master_i/u_spictrl/U372
0.8392 0.04845 0.01233 0.9 VDD 140.278,230.928 peripherals_i/apb_spi_master_i/u_spictrl/U373
0.8407 0.04858 0.01075 0.9 VDD 119.488,233.808 peripherals_i/apb_spi_master_i/u_spictrl/U374
0.8341 0.0491 0.01682 0.9 VDD 141.088,233.808 peripherals_i/apb_spi_master_i/u_spictrl/U375
0.8364 0.0481 0.01552 0.9 VDD 138.478,239.568 peripherals_i/apb_spi_master_i/u_spictrl/U376
0.8441 0.04305 0.01285 0.9 VDD 144.283,241.872 peripherals_i/apb_spi_master_i/u_spictrl/U378
0.8413 0.0437 0.01498 0.9 VDD 140.098,241.296 peripherals_i/apb_spi_master_i/u_spictrl/U379
0.8408 0.04328 0.01588 0.9 VDD 142.843,241.296 peripherals_i/apb_spi_master_i/u_spictrl/U380
0.8391 0.04458 0.01635 0.9 VDD 144.328,240.720 peripherals_i/apb_spi_master_i/u_spictrl/U381
0.8382 0.04484 0.01699 0.9 VDD 142.123,240.144 peripherals_i/apb_spi_master_i/u_spictrl/U383
0.838 0.04477 0.0172 0.9 VDD 142.708,240.144 peripherals_i/apb_spi_master_i/u_spictrl/U384
0.8418 0.04333 0.01482 0.9 VDD 138.388,247.056 peripherals_i/apb_spi_master_i/u_spictrl/U385
0.8407 0.04326 0.01605 0.9 VDD 137.668,247.632 peripherals_i/apb_spi_master_i/u_spictrl/U386
0.8394 0.04524 0.0154 0.9 VDD 138.208,240.144 peripherals_i/apb_spi_master_i/u_spictrl/U387
0.8392 0.04539 0.01539 0.9 VDD 114.133,246.480 peripherals_i/apb_spi_master_i/clk_gate_r_counter_rx_reg/latch
0.838 0.04728 0.01473 0.9 VDD 112.603,244.176 peripherals_i/apb_spi_master_i/clk_gate_r_counter_tx_reg/latch
0.8343 0.04985 0.01582 0.9 VDD 113.233,238.416 peripherals_i/apb_spi_master_i/r_state_rx_reg[0]
0.8361 0.04801 0.01589 0.9 VDD 113.593,238.992 peripherals_i/apb_spi_master_i/r_state_rx_reg[1]
0.841 0.04829 0.0107 0.9 VDD 112.693,235.536 peripherals_i/apb_spi_master_i/r_state_tx_reg[0]
0.8387 0.04853 0.01275 0.9 VDD 112.603,236.688 peripherals_i/apb_spi_master_i/r_state_tx_reg[1]
0.8404 0.04429 0.0153 0.9 VDD 111.703,247.056 peripherals_i/apb_spi_master_i/r_counter_rx_reg[4]
0.8417 0.04423 0.01409 0.9 VDD 114.043,248.784 peripherals_i/apb_spi_master_i/r_counter_rx_reg[3]
0.8411 0.04428 0.01459 0.9 VDD 112.423,248.208 peripherals_i/apb_spi_master_i/r_counter_rx_reg[2]
0.8392 0.04547 0.0153 0.9 VDD 111.703,246.480 peripherals_i/apb_spi_master_i/r_counter_rx_reg[1]
0.8365 0.04706 0.0164 0.9 VDD 112.513,245.328 peripherals_i/apb_spi_master_i/r_counter_rx_reg[0]
0.8394 0.0471 0.01347 0.9 VDD 112.153,240.144 peripherals_i/apb_spi_master_i/r_counter_tx_reg[4]
0.8396 0.04705 0.01335 0.9 VDD 113.323,240.720 peripherals_i/apb_spi_master_i/r_counter_tx_reg[3]
0.84 0.04642 0.01358 0.9 VDD 110.893,242.448 peripherals_i/apb_spi_master_i/r_counter_tx_reg[2]
0.8378 0.04726 0.01498 0.9 VDD 111.883,243.600 peripherals_i/apb_spi_master_i/r_counter_tx_reg[1]
0.8386 0.04637 0.01504 0.9 VDD 112.423,243.024 peripherals_i/apb_spi_master_i/r_counter_tx_reg[0]
0.8376 0.04853 0.01386 0.9 VDD 113.098,237.264 peripherals_i/apb_spi_master_i/U4
0.8361 0.0499 0.01402 0.9 VDD 114.088,237.840 peripherals_i/apb_spi_master_i/U5
0.8395 0.0476 0.01289 0.9 VDD 122.188,236.112 peripherals_i/apb_spi_master_i/U7
0.8413 0.04813 0.01056 0.9 VDD 117.553,235.536 peripherals_i/apb_spi_master_i/U10
0.8413 0.04815 0.01059 0.9 VDD 116.923,235.536 peripherals_i/apb_spi_master_i/U11
0.8388 0.04816 0.01303 0.9 VDD 116.833,236.112 peripherals_i/apb_spi_master_i/U12
0.8386 0.04837 0.01303 0.9 VDD 116.833,236.688 peripherals_i/apb_spi_master_i/U13
0.8378 0.04806 0.01413 0.9 VDD 119.308,237.264 peripherals_i/apb_spi_master_i/U14
0.8386 0.04833 0.01306 0.9 VDD 117.463,236.688 peripherals_i/apb_spi_master_i/U15
0.8362 0.04987 0.01395 0.9 VDD 113.638,237.840 peripherals_i/apb_spi_master_i/U16
0.8363 0.04984 0.01387 0.9 VDD 113.143,237.840 peripherals_i/apb_spi_master_i/U17
0.839 0.04829 0.01274 0.9 VDD 112.468,236.112 peripherals_i/apb_spi_master_i/U18
0.8389 0.04828 0.0128 0.9 VDD 113.278,236.112 peripherals_i/apb_spi_master_i/U19
0.8408 0.04986 0.009362 0.9 VDD 130.288,234.384 peripherals_i/apb_spi_master_i/U21
0.8427 0.04804 0.009242 0.9 VDD 128.218,234.384 peripherals_i/apb_spi_master_i/U22
0.8413 0.04819 0.01049 0.9 VDD 131.548,233.232 peripherals_i/apb_spi_master_i/U23
0.8346 0.05285 0.01257 0.9 VDD 133.888,234.384 peripherals_i/apb_spi_master_i/U24
0.8431 0.04768 0.009232 0.9 VDD 130.153,233.808 peripherals_i/apb_spi_master_i/U25
0.842 0.04889 0.009066 0.9 VDD 129.163,234.384 peripherals_i/apb_spi_master_i/U26
0.8433 0.04734 0.009383 0.9 VDD 127.453,234.384 peripherals_i/apb_spi_master_i/U27
0.8442 0.04607 0.009743 0.9 VDD 125.833,234.960 peripherals_i/apb_spi_master_i/U28
0.8389 0.04827 0.01282 0.9 VDD 113.638,236.112 peripherals_i/apb_spi_master_i/U29
0.8389 0.04825 0.01286 0.9 VDD 114.133,236.112 peripherals_i/apb_spi_master_i/U30
0.8403 0.04602 0.01369 0.9 VDD 114.223,241.872 peripherals_i/apb_spi_master_i/U31
0.8382 0.04702 0.01478 0.9 VDD 115.753,244.176 peripherals_i/apb_spi_master_i/U32
0.8403 0.04608 0.01364 0.9 VDD 112.738,241.872 peripherals_i/apb_spi_master_i/U33
0.8387 0.04606 0.01524 0.9 VDD 115.933,243.024 peripherals_i/apb_spi_master_i/U34
0.8387 0.04612 0.0152 0.9 VDD 115.258,243.024 peripherals_i/apb_spi_master_i/U35
0.8386 0.04626 0.01512 0.9 VDD 113.683,243.024 peripherals_i/apb_spi_master_i/U36
0.8382 0.04705 0.01477 0.9 VDD 115.348,244.176 peripherals_i/apb_spi_master_i/U37
0.8381 0.0471 0.01476 0.9 VDD 114.808,244.176 peripherals_i/apb_spi_master_i/U38
0.8402 0.04607 0.01372 0.9 VDD 115.798,242.448 peripherals_i/apb_spi_master_i/U39
0.8403 0.04597 0.01372 0.9 VDD 115.528,241.872 peripherals_i/apb_spi_master_i/U40
0.8406 0.04601 0.01338 0.9 VDD 114.583,241.296 peripherals_i/apb_spi_master_i/U41
0.8402 0.04611 0.01372 0.9 VDD 115.438,242.448 peripherals_i/apb_spi_master_i/U42
0.8401 0.04616 0.0137 0.9 VDD 114.853,242.448 peripherals_i/apb_spi_master_i/U43
0.8406 0.04599 0.01339 0.9 VDD 115.033,241.296 peripherals_i/apb_spi_master_i/U44
0.8403 0.04599 0.0137 0.9 VDD 114.898,241.872 peripherals_i/apb_spi_master_i/U45
0.8387 0.04618 0.01517 0.9 VDD 114.628,243.024 peripherals_i/apb_spi_master_i/U46
0.8386 0.04622 0.01515 0.9 VDD 114.223,243.024 peripherals_i/apb_spi_master_i/U47
0.8411 0.0442 0.01467 0.9 VDD 114.358,248.208 peripherals_i/apb_spi_master_i/U48
0.8405 0.04417 0.01537 0.9 VDD 113.728,247.056 peripherals_i/apb_spi_master_i/U49
0.8394 0.04528 0.01533 0.9 VDD 114.943,246.480 peripherals_i/apb_spi_master_i/U51
0.8405 0.04413 0.01537 0.9 VDD 114.358,247.056 peripherals_i/apb_spi_master_i/U52
0.8412 0.04413 0.01467 0.9 VDD 114.403,247.632 peripherals_i/apb_spi_master_i/U53
0.8412 0.0441 0.01469 0.9 VDD 114.853,247.632 peripherals_i/apb_spi_master_i/U54
0.8398 0.04502 0.01521 0.9 VDD 116.383,246.480 peripherals_i/apb_spi_master_i/U55
0.8406 0.04407 0.0153 0.9 VDD 115.303,247.056 peripherals_i/apb_spi_master_i/U56
0.8396 0.04516 0.01527 0.9 VDD 115.708,246.480 peripherals_i/apb_spi_master_i/U57
0.8383 0.04502 0.01669 0.9 VDD 116.383,245.904 peripherals_i/apb_spi_master_i/U58
0.8382 0.04702 0.01478 0.9 VDD 115.708,244.752 peripherals_i/apb_spi_master_i/U59
0.8363 0.04699 0.01672 0.9 VDD 115.978,245.328 peripherals_i/apb_spi_master_i/U60
0.8408 0.04401 0.01522 0.9 VDD 116.248,247.056 peripherals_i/apb_spi_master_i/U61
0.8413 0.04398 0.01475 0.9 VDD 116.608,247.632 peripherals_i/apb_spi_master_i/U62
0.8412 0.04402 0.01475 0.9 VDD 116.473,248.208 peripherals_i/apb_spi_master_i/U63
0.8407 0.04403 0.01525 0.9 VDD 115.888,247.056 peripherals_i/apb_spi_master_i/U64
0.8412 0.04406 0.01471 0.9 VDD 115.483,247.632 peripherals_i/apb_spi_master_i/U65
0.8412 0.04406 0.01473 0.9 VDD 116.023,248.208 peripherals_i/apb_spi_master_i/U66
0.8412 0.04411 0.01471 0.9 VDD 115.438,248.208 peripherals_i/apb_spi_master_i/U67
0.8362 0.04706 0.01673 0.9 VDD 115.348,245.328 peripherals_i/apb_spi_master_i/U68
0.8412 0.04417 0.01465 0.9 VDD 113.818,247.632 peripherals_i/apb_spi_master_i/U69
0.8382 0.0471 0.01475 0.9 VDD 113.503,244.752 peripherals_i/apb_spi_master_i/U70
0.8406 0.04603 0.01337 0.9 VDD 114.088,241.296 peripherals_i/apb_spi_master_i/U71
0.8401 0.04625 0.01368 0.9 VDD 113.863,242.448 peripherals_i/apb_spi_master_i/U73
0.8403 0.04604 0.01367 0.9 VDD 113.728,241.872 peripherals_i/apb_spi_master_i/U74
0.8406 0.04605 0.01336 0.9 VDD 113.593,241.296 peripherals_i/apb_spi_master_i/U75
0.8406 0.04607 0.01334 0.9 VDD 113.098,241.296 peripherals_i/apb_spi_master_i/U76
0.838 0.0454 0.0166 0.9 VDD 113.818,245.904 peripherals_i/apb_spi_master_i/U77
0.8403 0.04607 0.01365 0.9 VDD 113.098,241.872 peripherals_i/apb_spi_master_i/U78
0.8403 0.04605 0.01367 0.9 VDD 113.548,241.872 peripherals_i/apb_spi_master_i/U79
0.838 0.0472 0.01475 0.9 VDD 113.548,244.176 peripherals_i/apb_spi_master_i/U80
0.8382 0.04721 0.01456 0.9 VDD 111.298,244.176 peripherals_i/apb_spi_master_i/U81
0.8392 0.04542 0.01536 0.9 VDD 113.368,246.480 peripherals_i/apb_spi_master_i/U82
0.838 0.04536 0.01668 0.9 VDD 114.358,245.904 peripherals_i/apb_spi_master_i/U83
0.8394 0.04544 0.01515 0.9 VDD 110.668,246.480 peripherals_i/apb_spi_master_i/U84
0.84 0.04638 0.01362 0.9 VDD 112.108,242.448 peripherals_i/apb_spi_master_i/U85
0.8406 0.0461 0.01327 0.9 VDD 112.288,241.296 peripherals_i/apb_spi_master_i/U86
0.8404 0.04419 0.01536 0.9 VDD 113.368,247.056 peripherals_i/apb_spi_master_i/U87
0.8404 0.04422 0.01535 0.9 VDD 112.918,247.056 peripherals_i/apb_spi_master_i/U88
0.8401 0.04659 0.01332 0.9 VDD 117.238,240.720 peripherals_i/apb_spi_master_i/U89
0.8384 0.04685 0.01477 0.9 VDD 117.103,244.752 peripherals_i/apb_spi_master_i/U90
0.8395 0.04688 0.01358 0.9 VDD 115.168,240.144 peripherals_i/apb_spi_master_i/U91
0.8381 0.04714 0.01476 0.9 VDD 114.268,244.176 peripherals_i/apb_spi_master_i/U92
0.8385 0.04798 0.01357 0.9 VDD 114.313,239.568 peripherals_i/apb_spi_master_i/U93
0.8429 0.04485 0.01221 0.9 VDD 124.303,240.720 peripherals_i/apb_spi_master_i/U94
0.8385 0.04799 0.01352 0.9 VDD 112.918,239.568 peripherals_i/apb_spi_master_i/U95
0.8389 0.04829 0.01277 0.9 VDD 112.873,236.112 peripherals_i/apb_spi_master_i/U96
0.8377 0.04853 0.01377 0.9 VDD 112.513,237.264 peripherals_i/apb_spi_master_i/U97
0.8285 0.0641 0.007358 0.9 VDD 136.363,191.760 peripherals_i/apb_timer_i/CTS_ccl_a_buf_00015
0.8343 0.06164 0.004057 0.9 VDD 128.758,191.760 peripherals_i/apb_timer_i/CTS_cdb_buf_00340
0.8405 0.05378 0.005755 0.9 VDD 142.663,209.040 peripherals_i/apb_timer_i/FE_OFC73_n1
0.8332 0.06055 0.006201 0.9 VDD 138.793,186.000 peripherals_i/apb_timer_i/FE_OFC4_n1
0.8282 0.06452 0.007242 0.9 VDD 117.283,192.336 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/clk_gate_regs_q_reg[0]/latch
0.8284 0.06388 0.007752 0.9 VDD 119.803,191.760 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/clk_gate_regs_q_reg[2]/latch
0.8316 0.06075 0.007674 0.9 VDD 140.863,191.184 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[31]
0.8363 0.05789 0.005762 0.9 VDD 143.383,192.912 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[30]
0.8327 0.06156 0.005758 0.9 VDD 143.473,192.336 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[29]
0.8336 0.05912 0.007278 0.9 VDD 143.653,190.032 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[28]
0.8358 0.05871 0.005444 0.9 VDD 143.563,187.728 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[27]
0.8365 0.05873 0.004741 0.9 VDD 143.473,187.152 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[26]
0.8335 0.05996 0.006528 0.9 VDD 141.313,185.424 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[25]
0.8338 0.05952 0.006669 0.9 VDD 143.473,185.424 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[24]
0.8345 0.05996 0.005494 0.9 VDD 141.313,184.848 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[23]
0.8355 0.05913 0.005416 0.9 VDD 141.403,187.728 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[22]
0.8358 0.05958 0.004597 0.9 VDD 141.853,189.456 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[21]
0.8333 0.05968 0.007006 0.9 VDD 141.403,190.032 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[20]
0.8318 0.06245 0.00574 0.9 VDD 141.313,192.336 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[19]
0.8371 0.0581 0.004826 0.9 VDD 142.663,193.488 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[18]
0.8356 0.05957 0.004826 0.9 VDD 142.663,194.064 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[17]
0.8358 0.05957 0.004619 0.9 VDD 142.663,194.640 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[16]
0.8375 0.05856 0.003913 0.9 VDD 140.683,195.792 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[15]
0.8384 0.05778 0.003802 0.9 VDD 142.753,195.792 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[14]
0.8402 0.05657 0.003206 0.9 VDD 142.663,196.944 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[13]
0.8404 0.05635 0.003206 0.9 VDD 142.663,197.520 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[12]
0.8397 0.05675 0.003553 0.9 VDD 141.853,199.824 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[11]
0.8408 0.05566 0.003496 0.9 VDD 142.663,199.248 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[10]
0.8406 0.05607 0.003313 0.9 VDD 142.753,202.128 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[9]
0.8391 0.05586 0.005051 0.9 VDD 142.663,203.856 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[8]
0.84 0.05525 0.004768 0.9 VDD 142.573,205.008 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[7]
0.8394 0.0548 0.005807 0.9 VDD 142.663,206.160 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[6]
0.8402 0.05448 0.005355 0.9 VDD 142.483,207.888 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[5]
0.8405 0.0539 0.005627 0.9 VDD 142.303,209.616 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[4]
0.8394 0.05476 0.005862 0.9 VDD 139.783,210.192 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[3]
0.8366 0.05446 0.008922 0.9 VDD 140.683,210.768 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[2]
0.8387 0.05557 0.005707 0.9 VDD 139.423,207.888 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[1]
0.8361 0.05513 0.008803 0.9 VDD 138.433,210.768 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[0]
0.8307 0.06406 0.005234 0.9 VDD 135.823,192.336 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][31]
0.8333 0.06128 0.00544 0.9 VDD 124.303,192.336 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][30]
0.8329 0.06032 0.006731 0.9 VDD 123.583,191.184 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][29]
0.8349 0.0606 0.004512 0.9 VDD 135.373,188.880 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][28]
0.8358 0.05974 0.004453 0.9 VDD 125.383,186.576 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][27]
0.8359 0.05969 0.004448 0.9 VDD 125.653,186.000 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][26]
0.8344 0.0611 0.004536 0.9 VDD 135.553,186.576 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][25]
0.8357 0.05981 0.004514 0.9 VDD 125.203,185.424 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][24]
0.8335 0.0611 0.005425 0.9 VDD 135.553,186.000 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][23]
0.8358 0.05981 0.00436 0.9 VDD 125.203,184.848 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][22]
0.8345 0.0606 0.004857 0.9 VDD 135.373,188.304 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][21]
0.8357 0.05989 0.004452 0.9 VDD 124.573,188.880 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][20]
0.8327 0.06158 0.005727 0.9 VDD 135.463,190.608 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][19]
0.8318 0.06158 0.006629 0.9 VDD 123.853,191.760 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][18]
0.8344 0.06108 0.004482 0.9 VDD 135.373,194.640 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][17]
0.8359 0.06008 0.004017 0.9 VDD 124.663,193.488 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][16]
0.8354 0.06009 0.004496 0.9 VDD 135.463,195.216 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][15]
0.8373 0.05901 0.003708 0.9 VDD 135.013,196.368 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][14]
0.8392 0.0581 0.002685 0.9 VDD 135.193,198.672 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][13]
0.8389 0.0589 0.002165 0.9 VDD 125.833,199.248 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][12]
0.838 0.05876 0.003273 0.9 VDD 135.643,199.824 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][11]
0.8375 0.0586 0.003939 0.9 VDD 125.653,202.128 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][10]
0.8368 0.05889 0.004266 0.9 VDD 135.103,202.704 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][9]
0.8365 0.05829 0.005194 0.9 VDD 135.373,203.856 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][8]
0.8363 0.05796 0.005744 0.9 VDD 125.833,204.432 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][7]
0.836 0.05796 0.006042 0.9 VDD 125.833,205.008 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][6]
0.8377 0.05594 0.00633 0.9 VDD 135.103,209.040 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][5]
0.8374 0.05679 0.005797 0.9 VDD 135.283,207.888 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][4]
0.838 0.05594 0.00603 0.9 VDD 135.103,209.616 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][3]
0.8357 0.05576 0.008511 0.9 VDD 135.643,210.768 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][2]
0.8358 0.05743 0.006799 0.9 VDD 125.743,206.736 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][1]
0.8369 0.05679 0.006336 0.9 VDD 135.283,208.464 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][0]
0.8337 0.0611 0.00519 0.9 VDD 119.893,195.216 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][31]
0.8312 0.06103 0.007733 0.9 VDD 119.893,191.184 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][30]
0.8339 0.06113 0.004926 0.9 VDD 119.173,190.608 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][29]
0.8341 0.06099 0.004899 0.9 VDD 120.073,189.456 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][28]
0.8346 0.06027 0.005094 0.9 VDD 119.623,186.576 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][27]
0.8344 0.06089 0.004738 0.9 VDD 119.443,185.424 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][26]
0.8342 0.06086 0.004973 0.9 VDD 119.713,184.848 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][25]
0.8346 0.06038 0.004999 0.9 VDD 121.963,183.120 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][24]
0.8349 0.06027 0.004863 0.9 VDD 122.503,182.544 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][23]
0.8348 0.06013 0.005032 0.9 VDD 121.243,183.696 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][22]
0.8345 0.06044 0.005073 0.9 VDD 119.983,187.152 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][21]
0.8347 0.06044 0.004899 0.9 VDD 120.073,188.880 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][20]
0.834 0.0611 0.004916 0.9 VDD 119.353,190.032 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][19]
0.8295 0.06383 0.006676 0.9 VDD 119.893,192.336 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][18]
0.8336 0.06153 0.004856 0.9 VDD 119.893,193.488 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][17]
0.8332 0.06156 0.005252 0.9 VDD 119.533,194.640 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][16]
0.8345 0.06114 0.004318 0.9 VDD 119.713,195.792 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][15]
0.8332 0.0612 0.005648 0.9 VDD 119.443,198.672 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][14]
0.836 0.06114 0.002903 0.9 VDD 119.623,199.248 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][13]
0.8326 0.06078 0.006595 0.9 VDD 119.893,200.400 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][12]
0.8317 0.06183 0.006499 0.9 VDD 120.163,200.976 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][11]
0.8326 0.06178 0.005592 0.9 VDD 120.253,201.552 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][10]
0.8316 0.06149 0.006875 0.9 VDD 120.253,202.704 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][9]
0.8309 0.0615 0.00758 0.9 VDD 120.433,203.856 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][8]
0.8323 0.06013 0.007529 0.9 VDD 120.613,204.432 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][7]
0.8321 0.06026 0.007652 0.9 VDD 120.253,205.008 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][6]
0.8312 0.06012 0.008699 0.9 VDD 119.983,206.736 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][5]
0.8324 0.05977 0.007785 0.9 VDD 120.523,207.888 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][4]
0.8342 0.05802 0.007804 0.9 VDD 121.873,210.192 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][3]
0.8329 0.05806 0.009067 0.9 VDD 121.783,210.768 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][2]
0.8321 0.06002 0.007854 0.9 VDD 120.253,207.312 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][1]
0.8342 0.05788 0.00792 0.9 VDD 121.333,209.616 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][0]
0.8319 0.06245 0.005651 0.9 VDD 116.023,194.640 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][31]
0.8303 0.06247 0.007193 0.9 VDD 115.933,192.912 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][30]
0.8311 0.06138 0.007551 0.9 VDD 115.843,191.184 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][29]
0.8337 0.06143 0.004836 0.9 VDD 115.933,189.456 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][28]
0.8342 0.06071 0.005087 0.9 VDD 116.293,187.152 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][27]
0.8338 0.06109 0.005082 0.9 VDD 116.383,184.848 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][26]
0.8345 0.06041 0.005083 0.9 VDD 116.473,184.272 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][25]
0.8342 0.06078 0.004999 0.9 VDD 118.093,182.544 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][24]
0.8344 0.06061 0.004996 0.9 VDD 120.253,182.544 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][23]
0.8342 0.0608 0.004981 0.9 VDD 117.103,183.120 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][22]
0.8349 0.06071 0.004353 0.9 VDD 116.293,187.728 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][21]
0.835 0.06067 0.004351 0.9 VDD 116.203,188.304 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][20]
0.8336 0.06143 0.00492 0.9 VDD 115.843,190.032 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][19]
0.8279 0.06452 0.007561 0.9 VDD 115.933,191.760 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][18]
0.8322 0.06247 0.005302 0.9 VDD 115.933,193.488 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][17]
0.8322 0.06248 0.005307 0.9 VDD 115.843,194.064 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][16]
0.8339 0.06123 0.004829 0.9 VDD 116.203,196.368 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][15]
0.8341 0.06214 0.003733 0.9 VDD 116.383,197.520 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][14]
0.8314 0.06214 0.006507 0.9 VDD 116.383,198.096 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][13]
0.8351 0.06178 0.00308 0.9 VDD 116.383,199.824 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][12]
0.8289 0.06348 0.007591 0.9 VDD 116.563,200.976 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][11]
0.8307 0.06301 0.006313 0.9 VDD 116.743,202.128 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][10]
0.8292 0.06298 0.007824 0.9 VDD 116.833,202.704 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][9]
0.8287 0.06343 0.007824 0.9 VDD 116.833,203.280 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][8]
0.8302 0.06135 0.008446 0.9 VDD 116.653,204.432 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][7]
0.8303 0.06127 0.008441 0.9 VDD 116.743,205.584 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][6]
0.8294 0.06121 0.009417 0.9 VDD 116.923,206.160 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][5]
0.8303 0.06115 0.008545 0.9 VDD 116.833,207.312 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][4]
0.8326 0.0589 0.008486 0.9 VDD 117.103,209.616 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][3]
0.8316 0.05879 0.009589 0.9 VDD 119.623,210.768 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][2]
0.83 0.06144 0.00854 0.9 VDD 116.923,208.464 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][1]
0.8328 0.05892 0.008265 0.9 VDD 119.173,210.192 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][0]
0.829 0.0634 0.007561 0.9 VDD 138.658,191.760 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U11
0.8294 0.06303 0.007616 0.9 VDD 139.693,191.760 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U12
0.8315 0.06282 0.005674 0.9 VDD 140.278,192.336 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U13
0.836 0.05923 0.004729 0.9 VDD 140.728,187.152 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U14
0.8359 0.05865 0.005428 0.9 VDD 142.168,188.304 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U15
0.8353 0.05937 0.005297 0.9 VDD 139.693,187.728 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U16
0.8341 0.06027 0.005674 0.9 VDD 136.498,185.424 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U17
0.8334 0.0602 0.006404 0.9 VDD 140.278,186.000 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U18
0.8335 0.06012 0.006338 0.9 VDD 139.738,185.424 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U19
0.8349 0.0604 0.004714 0.9 VDD 139.423,186.576 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U20
0.8313 0.06118 0.007561 0.9 VDD 138.658,191.184 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U21
0.8356 0.0587 0.005668 0.9 VDD 140.188,192.912 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U22
0.8312 0.06314 0.005613 0.9 VDD 139.378,192.336 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U23
0.8314 0.06297 0.005647 0.9 VDD 139.873,192.336 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U24
0.8395 0.05565 0.004854 0.9 VDD 141.538,205.008 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U25
0.8388 0.05528 0.005931 0.9 VDD 141.358,206.160 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U26
0.8373 0.05644 0.006253 0.9 VDD 136.498,208.464 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U27
0.839 0.05503 0.005917 0.9 VDD 138.388,209.616 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U28
0.8384 0.05561 0.005992 0.9 VDD 136.318,210.192 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U29
0.8381 0.05561 0.006266 0.9 VDD 136.318,209.040 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U30
0.8385 0.05533 0.006192 0.9 VDD 137.353,209.040 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U31
0.8378 0.05651 0.005721 0.9 VDD 139.198,207.312 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U32
0.8383 0.05545 0.006224 0.9 VDD 136.903,209.040 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U33
0.8388 0.05526 0.005948 0.9 VDD 137.578,209.616 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U34
0.8384 0.05561 0.005992 0.9 VDD 136.318,209.616 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U35
0.8389 0.05517 0.005936 0.9 VDD 137.893,209.616 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U36
0.8386 0.05545 0.005967 0.9 VDD 137.038,210.192 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U37
0.8386 0.05541 0.005967 0.9 VDD 137.038,209.616 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U38
0.8387 0.05519 0.006155 0.9 VDD 137.848,209.040 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U39
0.8378 0.05636 0.005798 0.9 VDD 136.768,207.888 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U40
0.8394 0.05506 0.005544 0.9 VDD 140.863,207.888 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U41
0.8386 0.05583 0.005544 0.9 VDD 140.863,207.312 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U42
0.8388 0.05568 0.005502 0.9 VDD 141.223,207.312 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U43
0.8386 0.05542 0.005965 0.9 VDD 140.998,206.160 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U44
0.8396 0.0555 0.004917 0.9 VDD 140.773,205.584 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U45
0.8391 0.05686 0.004077 0.9 VDD 140.908,202.704 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U48
0.8366 0.05918 0.004206 0.9 VDD 124.798,201.552 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U49
0.8393 0.05668 0.004034 0.9 VDD 141.313,202.704 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U50
0.8391 0.05575 0.005184 0.9 VDD 141.268,204.432 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U51
0.8401 0.05655 0.003354 0.9 VDD 141.628,202.128 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U52
0.8419 0.05477 0.003361 0.9 VDD 141.403,201.552 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U54
0.8395 0.05712 0.003397 0.9 VDD 140.278,202.128 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U55
0.8389 0.05701 0.004115 0.9 VDD 140.548,202.704 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U56
0.8399 0.05672 0.003367 0.9 VDD 141.223,202.128 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U57
0.8417 0.05496 0.003379 0.9 VDD 140.863,201.552 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U58
0.8399 0.05715 0.002984 0.9 VDD 140.818,200.400 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U59
0.842 0.05504 0.002997 0.9 VDD 140.638,200.976 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U61
0.8386 0.0583 0.003118 0.9 VDD 137.308,200.400 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U62
0.8401 0.05632 0.003571 0.9 VDD 140.818,199.248 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U64
0.8399 0.0565 0.003579 0.9 VDD 140.323,199.248 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U65
0.8407 0.05697 0.002343 0.9 VDD 140.998,198.096 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U66
0.8408 0.05672 0.002431 0.9 VDD 139.693,198.672 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U67
0.8394 0.05741 0.003219 0.9 VDD 140.278,196.944 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U68
0.84 0.05739 0.002564 0.9 VDD 137.578,198.672 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U69
0.8389 0.05785 0.003218 0.9 VDD 139.018,196.944 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U70
0.8394 0.05741 0.003219 0.9 VDD 139.783,197.520 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U71
0.8392 0.05753 0.003219 0.9 VDD 139.918,196.944 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U72
0.8401 0.05743 0.002428 0.9 VDD 139.738,198.096 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U73
0.837 0.0591 0.003915 0.9 VDD 139.018,195.792 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U74
0.8391 0.05772 0.003219 0.9 VDD 139.378,196.944 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U75
0.8371 0.05897 0.003915 0.9 VDD 139.423,195.792 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U76
0.8366 0.05878 0.004642 0.9 VDD 140.008,195.216 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U77
0.8364 0.05892 0.004644 0.9 VDD 139.603,195.216 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U78
0.8352 0.06013 0.004641 0.9 VDD 140.278,194.640 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U79
0.8349 0.06048 0.004645 0.9 VDD 138.748,194.640 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U81
0.8352 0.06015 0.004656 0.9 VDD 140.188,194.064 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U82
0.8351 0.06028 0.004644 0.9 VDD 139.603,194.640 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U83
0.8366 0.05879 0.004631 0.9 VDD 139.828,193.488 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U84
0.8355 0.05888 0.005616 0.9 VDD 139.423,192.912 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U85
0.8351 0.06027 0.004618 0.9 VDD 139.648,194.064 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U86
0.8333 0.05991 0.006745 0.9 VDD 139.918,190.032 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U87
0.8323 0.06091 0.006769 0.9 VDD 140.053,190.608 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U88
0.8363 0.05915 0.004594 0.9 VDD 140.548,188.880 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U89
0.8353 0.05979 0.004912 0.9 VDD 135.778,187.728 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U91
0.8353 0.0594 0.0053 0.9 VDD 139.738,188.304 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U92
0.8361 0.05928 0.004591 0.9 VDD 140.143,188.880 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U93
0.835 0.0603 0.00472 0.9 VDD 139.828,186.576 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U94
0.8333 0.06032 0.006344 0.9 VDD 139.783,186.000 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U95
0.8334 0.05997 0.006665 0.9 VDD 139.468,190.032 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U96
0.836 0.05929 0.004725 0.9 VDD 140.278,187.152 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U97
0.8353 0.06011 0.004578 0.9 VDD 138.568,189.456 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U98
0.8357 0.05969 0.004581 0.9 VDD 138.793,188.880 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U99
0.8352 0.06006 0.00473 0.9 VDD 140.818,186.576 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U100
0.832 0.06038 0.007662 0.9 VDD 142.348,191.184 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U102
0.8351 0.05967 0.005234 0.9 VDD 138.838,188.304 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U104
0.8359 0.05948 0.004587 0.9 VDD 139.468,188.880 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U105
0.8353 0.06008 0.00458 0.9 VDD 138.748,189.456 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U106
0.8353 0.06018 0.004573 0.9 VDD 138.118,189.456 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U107
0.8347 0.0606 0.004701 0.9 VDD 138.568,186.576 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U109
0.8348 0.06052 0.004707 0.9 VDD 138.928,186.576 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U110
0.8351 0.06018 0.004725 0.9 VDD 140.323,186.576 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U111
0.8359 0.05935 0.004719 0.9 VDD 139.783,187.152 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U112
0.8352 0.05954 0.005267 0.9 VDD 139.288,188.304 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U115
0.8354 0.06002 0.004584 0.9 VDD 139.153,189.456 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U116
0.8334 0.06006 0.006561 0.9 VDD 138.883,190.032 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U117
0.8296 0.06276 0.007654 0.9 VDD 140.458,191.760 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U118
0.8292 0.06319 0.007592 0.9 VDD 139.243,191.760 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U119
0.8323 0.06103 0.006665 0.9 VDD 139.468,190.608 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U120
0.8313 0.06106 0.007595 0.9 VDD 139.288,191.184 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U121
0.8295 0.06289 0.007636 0.9 VDD 140.098,191.760 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U122
0.8318 0.06049 0.007669 0.9 VDD 141.898,191.184 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U123
0.8393 0.05531 0.005403 0.9 VDD 142.078,207.312 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U124
0.839 0.05493 0.006085 0.9 VDD 138.748,209.040 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U125
0.8392 0.05479 0.006045 0.9 VDD 139.243,209.040 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U126
0.8386 0.05538 0.005986 0.9 VDD 139.963,208.464 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U128
0.8402 0.05396 0.005803 0.9 VDD 142.123,209.040 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U130
0.8394 0.05549 0.00512 0.9 VDD 141.943,204.432 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U132
0.8423 0.05441 0.003326 0.9 VDD 142.393,201.552 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U134
0.8425 0.0546 0.00291 0.9 VDD 141.853,200.976 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U136
0.8416 0.05605 0.002302 0.9 VDD 141.583,198.672 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U138
0.8397 0.05705 0.003217 0.9 VDD 140.773,197.520 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U140
0.8353 0.06001 0.004638 0.9 VDD 140.773,194.640 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U142
0.8357 0.05863 0.005689 0.9 VDD 140.503,192.912 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U144
0.8356 0.05982 0.004594 0.9 VDD 140.503,189.456 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U146
0.8356 0.05896 0.0054 0.9 VDD 141.178,188.304 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U148
0.8358 0.05877 0.005421 0.9 VDD 141.763,188.304 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U149
0.8399 0.05426 0.005891 0.9 VDD 141.088,209.040 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U150
0.84 0.05411 0.005849 0.9 VDD 141.583,209.040 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U151
0.8395 0.05449 0.00596 0.9 VDD 140.278,209.040 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U152
0.8399 0.05435 0.00577 0.9 VDD 140.773,209.616 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U153
0.8394 0.05674 0.003833 0.9 VDD 142.168,196.368 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U154
0.8396 0.0566 0.003811 0.9 VDD 142.573,196.368 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U155
0.8371 0.05831 0.004633 0.9 VDD 141.358,195.216 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U156
0.8374 0.05802 0.004625 0.9 VDD 142.123,195.216 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U157
0.8421 0.05568 0.002227 0.9 VDD 142.618,198.672 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U158
0.8414 0.05635 0.002224 0.9 VDD 142.663,198.096 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U159
0.839 0.05519 0.005837 0.9 VDD 142.348,206.736 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U160
0.8392 0.05502 0.005794 0.9 VDD 142.753,206.736 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U161
0.8406 0.05649 0.002866 0.9 VDD 142.438,200.400 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U162
0.8409 0.05623 0.002822 0.9 VDD 143.023,200.400 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U163
0.8398 0.05626 0.003991 0.9 VDD 141.718,203.280 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U164
0.84 0.05609 0.003947 0.9 VDD 142.123,203.280 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U165
0.8323 0.06072 0.006935 0.9 VDD 140.998,190.608 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U166
0.8324 0.06057 0.007028 0.9 VDD 141.583,190.608 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U167
0.8354 0.0599 0.004731 0.9 VDD 141.268,194.064 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U168
0.836 0.05823 0.005749 0.9 VDD 142.123,192.912 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U169
0.8392 0.05489 0.005898 0.9 VDD 138.883,209.616 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U170
0.8397 0.0545 0.005775 0.9 VDD 142.438,208.464 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U171
0.8395 0.05725 0.003217 0.9 VDD 140.728,196.944 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U172
0.8383 0.05561 0.006042 0.9 VDD 139.288,208.464 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U173
0.8395 0.05465 0.005863 0.9 VDD 139.738,209.616 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U174
0.8425 0.05423 0.0033 0.9 VDD 142.888,201.552 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U175
0.8403 0.05676 0.002913 0.9 VDD 141.808,200.400 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U176
0.841 0.05674 0.002299 0.9 VDD 141.628,198.096 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U177
0.8335 0.06007 0.006464 0.9 VDD 140.773,186.000 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U178
0.8335 0.05995 0.006522 0.9 VDD 141.268,186.000 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U179
0.8397 0.05526 0.005064 0.9 VDD 142.528,204.432 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U180
0.8358 0.05848 0.005726 0.9 VDD 141.088,192.912 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U181
0.8364 0.05901 0.004595 0.9 VDD 140.998,188.880 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U182
0.8355 0.0599 0.004634 0.9 VDD 141.268,194.640 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U183
0.8337 0.05966 0.006602 0.9 VDD 142.438,186.000 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U185
0.8339 0.05946 0.006651 0.9 VDD 143.203,186.000 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U186
0.8363 0.05899 0.004737 0.9 VDD 142.123,187.152 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U187
0.8353 0.05993 0.004734 0.9 VDD 141.358,186.576 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U188
0.8357 0.05952 0.00474 0.9 VDD 142.978,186.576 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U190
0.8359 0.0594 0.004741 0.9 VDD 143.473,186.576 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U191
0.8361 0.05849 0.005434 0.9 VDD 142.663,188.304 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U192
0.8362 0.05834 0.00544 0.9 VDD 143.158,188.304 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U193
0.8373 0.05822 0.004514 0.9 VDD 143.518,188.880 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U195
0.8363 0.05914 0.004511 0.9 VDD 143.563,189.456 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U196
0.8326 0.06015 0.007224 0.9 VDD 143.203,190.608 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U197
0.8322 0.06012 0.007645 0.9 VDD 143.338,191.184 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U198
0.83 0.06232 0.00767 0.9 VDD 141.628,191.760 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U200
0.8321 0.06028 0.007656 0.9 VDD 142.708,191.184 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U201
0.8307 0.06165 0.007647 0.9 VDD 143.248,191.760 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U202
0.837 0.05997 0.002983 0.9 VDD 123.133,197.520 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U204
0.8359 0.06077 0.003286 0.9 VDD 120.748,197.520 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U206
0.8356 0.06105 0.003378 0.9 VDD 119.893,197.520 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U207
0.8333 0.06122 0.005444 0.9 VDD 120.748,202.128 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U208
0.8368 0.06049 0.002698 0.9 VDD 121.468,199.248 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U209
0.8324 0.05939 0.008192 0.9 VDD 121.648,206.736 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U210
0.833 0.05971 0.007259 0.9 VDD 121.648,205.008 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U211
0.834 0.06079 0.0052 0.9 VDD 121.558,202.128 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U212
0.8349 0.06014 0.004949 0.9 VDD 121.108,186.576 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U213
0.8318 0.0608 0.007408 0.9 VDD 121.108,191.184 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U214
0.8305 0.06315 0.006341 0.9 VDD 121.108,192.336 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U215
0.8356 0.06027 0.004144 0.9 VDD 121.558,188.304 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U216
0.8294 0.06315 0.007408 0.9 VDD 121.108,191.760 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U217
0.8337 0.06092 0.005351 0.9 VDD 120.298,198.096 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U218
0.832 0.06175 0.006271 0.9 VDD 117.238,198.672 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U219
0.8348 0.06037 0.00483 0.9 VDD 121.783,198.672 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U220
0.8343 0.06065 0.0051 0.9 VDD 121.018,198.672 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U221
0.8362 0.06092 0.002916 0.9 VDD 119.398,199.824 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U222
0.8303 0.06264 0.007044 0.9 VDD 118.408,200.976 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U223
0.8343 0.06 0.005692 0.9 VDD 122.143,200.400 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U224
0.8338 0.06024 0.005968 0.9 VDD 121.468,200.400 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U225
0.833 0.06146 0.005579 0.9 VDD 120.298,202.128 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U226
0.8326 0.06171 0.005704 0.9 VDD 119.758,202.128 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U227
0.8346 0.06044 0.004994 0.9 VDD 122.233,202.128 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U228
0.8338 0.06104 0.0052 0.9 VDD 121.558,201.552 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U229
0.832 0.06131 0.006711 0.9 VDD 120.748,203.280 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U230
0.8315 0.06064 0.007904 0.9 VDD 119.038,204.432 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U231
0.8323 0.06064 0.007105 0.9 VDD 121.873,203.856 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U232
0.8328 0.06078 0.006412 0.9 VDD 121.648,203.280 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U233
0.8334 0.06084 0.005784 0.9 VDD 121.918,200.976 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U234
0.832 0.06018 0.007806 0.9 VDD 119.578,205.584 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U235
0.8306 0.06043 0.008945 0.9 VDD 118.948,206.160 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U236
0.8335 0.05927 0.007195 0.9 VDD 121.873,205.584 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U237
0.833 0.05957 0.007411 0.9 VDD 121.108,205.584 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U238
0.8315 0.06042 0.008084 0.9 VDD 119.128,207.888 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U239
0.8333 0.05855 0.008195 0.9 VDD 118.588,209.040 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U240
0.8341 0.05873 0.007172 0.9 VDD 122.503,207.888 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U241
0.8335 0.05909 0.007382 0.9 VDD 121.828,207.888 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U242
0.8336 0.05838 0.008 0.9 VDD 120.838,210.192 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U243
0.8342 0.05805 0.007743 0.9 VDD 120.658,209.040 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U244
0.8349 0.05769 0.007447 0.9 VDD 121.963,209.040 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U245
0.8334 0.05914 0.007499 0.9 VDD 121.738,208.464 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U246
0.8351 0.06083 0.004089 0.9 VDD 120.838,195.792 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U247
0.8321 0.06 0.007883 0.9 VDD 120.028,208.464 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U248
0.8323 0.05998 0.007693 0.9 VDD 120.073,205.584 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U249
0.8317 0.05975 0.008502 0.9 VDD 120.658,206.160 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U250
0.8324 0.05939 0.008222 0.9 VDD 121.558,206.160 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U251
0.834 0.06115 0.004887 0.9 VDD 118.858,189.456 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U252
0.8311 0.0612 0.007691 0.9 VDD 118.318,191.184 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U253
0.8345 0.06073 0.004779 0.9 VDD 121.333,189.456 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U254
0.8346 0.06074 0.004705 0.9 VDD 121.288,190.032 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U255
0.8346 0.06073 0.004704 0.9 VDD 120.478,185.424 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U256
0.8352 0.06055 0.004272 0.9 VDD 118.588,187.728 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U257
0.8348 0.06025 0.004914 0.9 VDD 121.423,187.152 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U258
0.8356 0.06026 0.004152 0.9 VDD 121.378,187.728 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U259
0.8334 0.06129 0.005333 0.9 VDD 118.858,195.216 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U260
0.8357 0.06077 0.003515 0.9 VDD 118.588,196.944 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U261
0.8338 0.06117 0.004988 0.9 VDD 120.793,194.640 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U262
0.8342 0.0611 0.004662 0.9 VDD 121.018,194.064 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U263
0.8314 0.06172 0.006845 0.9 VDD 119.128,192.912 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U264
0.833 0.06191 0.005044 0.9 VDD 118.318,193.488 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U265
0.8317 0.06159 0.006736 0.9 VDD 119.623,192.912 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U266
0.8321 0.06138 0.00654 0.9 VDD 120.388,192.912 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U267
0.8325 0.06116 0.006341 0.9 VDD 121.108,192.912 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U268
0.829 0.06412 0.006905 0.9 VDD 118.858,192.336 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U269
0.8311 0.06119 0.007699 0.9 VDD 118.498,191.184 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U270
0.8343 0.06088 0.004779 0.9 VDD 120.613,190.032 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U271
0.8343 0.06092 0.004794 0.9 VDD 120.478,190.608 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U272
0.8346 0.06051 0.004889 0.9 VDD 119.038,188.880 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U273
0.8344 0.06053 0.005098 0.9 VDD 118.858,187.152 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U274
0.8354 0.06041 0.004203 0.9 VDD 120.253,187.728 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U275
0.8353 0.06047 0.004228 0.9 VDD 119.668,188.304 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U276
0.8349 0.06018 0.004911 0.9 VDD 120.388,184.272 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U277
0.8349 0.06019 0.004928 0.9 VDD 120.208,184.272 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U278
0.8351 0.06008 0.004786 0.9 VDD 121.603,184.272 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U279
0.835 0.06015 0.004861 0.9 VDD 120.928,184.272 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U280
0.835 0.06031 0.004721 0.9 VDD 118.588,186.000 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U281
0.834 0.06098 0.005028 0.9 VDD 118.228,184.848 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U282
0.835 0.06027 0.004735 0.9 VDD 119.533,186.000 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U283
0.8351 0.0602 0.004704 0.9 VDD 120.478,186.000 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U284
0.8354 0.06038 0.00419 0.9 VDD 120.568,188.304 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U285
0.837 0.0603 0.002718 0.9 VDD 121.288,199.824 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U286
0.8366 0.06058 0.002809 0.9 VDD 120.478,199.824 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U287
0.838 0.05623 0.005797 0.9 VDD 137.218,207.888 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U288
0.8386 0.0555 0.005906 0.9 VDD 141.628,206.736 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U289
0.8388 0.05505 0.006117 0.9 VDD 138.343,209.040 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U290
0.838 0.05588 0.006113 0.9 VDD 138.388,208.464 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U291
0.8367 0.05868 0.004663 0.9 VDD 140.278,193.488 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U292
0.8354 0.05923 0.005338 0.9 VDD 140.278,188.304 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U293
0.8422 0.05482 0.002952 0.9 VDD 141.268,200.976 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U294
0.8396 0.0572 0.003218 0.9 VDD 140.368,197.520 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U295
0.8298 0.06257 0.007673 0.9 VDD 140.998,191.760 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U296
0.8361 0.05915 0.004733 0.9 VDD 141.268,187.152 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U297
0.8377 0.05616 0.006185 0.9 VDD 137.443,208.464 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U298
0.8382 0.05618 0.005636 0.9 VDD 140.053,207.312 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U299
0.8412 0.05639 0.002368 0.9 VDD 140.638,198.672 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U300
0.8405 0.05717 0.00238 0.9 VDD 140.458,198.096 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U301
0.8367 0.05867 0.004641 0.9 VDD 140.368,195.216 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U302
0.8382 0.05603 0.005794 0.9 VDD 137.893,207.888 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U303
0.8333 0.06112 0.00557 0.9 VDD 119.668,198.096 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U304
0.8328 0.05951 0.007662 0.9 VDD 121.018,208.464 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U305
0.8334 0.05848 0.008138 0.9 VDD 118.858,209.040 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U306
0.8308 0.0603 0.00887 0.9 VDD 119.263,206.160 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U308
0.8316 0.06054 0.007832 0.9 VDD 119.353,204.432 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U310
0.8324 0.06185 0.005769 0.9 VDD 119.443,202.128 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U312
0.8307 0.06241 0.006895 0.9 VDD 118.903,200.976 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U314
0.8326 0.06147 0.005958 0.9 VDD 118.363,198.672 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U316
0.8347 0.06079 0.004506 0.9 VDD 118.453,196.368 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U318
0.8311 0.0619 0.007012 0.9 VDD 118.363,192.912 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U320
0.8339 0.06121 0.004929 0.9 VDD 118.273,190.032 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U322
0.8352 0.06052 0.004256 0.9 VDD 118.993,187.728 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U324
0.8348 0.06021 0.004957 0.9 VDD 119.893,184.272 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U326
0.834 0.06096 0.005017 0.9 VDD 118.543,184.848 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U328
0.8346 0.06031 0.0051 0.9 VDD 118.363,186.576 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U330
0.8311 0.06116 0.007712 0.9 VDD 118.813,191.184 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U332
0.8313 0.0618 0.006925 0.9 VDD 118.768,192.912 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U333
0.8353 0.06127 0.00345 0.9 VDD 119.218,197.520 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U335
0.8329 0.06132 0.005767 0.9 VDD 119.038,198.096 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U336
0.8333 0.05841 0.008265 0.9 VDD 119.173,209.616 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U337
0.8347 0.06028 0.005009 0.9 VDD 118.768,184.272 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U338
0.8347 0.06025 0.005016 0.9 VDD 119.308,183.696 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U339
0.8343 0.06069 0.005015 0.9 VDD 119.263,183.120 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U340
0.8306 0.0622 0.00719 0.9 VDD 119.128,203.280 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U341
0.8297 0.06235 0.007946 0.9 VDD 118.858,203.856 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U342
0.8301 0.06252 0.007353 0.9 VDD 118.543,203.280 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U343
0.8352 0.06053 0.004272 0.9 VDD 118.588,188.304 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U344
0.8346 0.06058 0.004873 0.9 VDD 117.868,188.880 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U345
0.8351 0.06058 0.004301 0.9 VDD 117.823,188.304 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U346
0.8331 0.05866 0.008289 0.9 VDD 118.138,209.040 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U347
0.8309 0.06086 0.00828 0.9 VDD 118.183,208.464 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U348
0.8315 0.06061 0.007908 0.9 VDD 119.128,205.008 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U349
0.8315 0.0605 0.00799 0.9 VDD 118.768,205.584 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U350
0.8312 0.06073 0.008121 0.9 VDD 118.183,205.584 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U351
0.8356 0.06082 0.003543 0.9 VDD 118.318,196.944 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U352
0.8325 0.06155 0.00597 0.9 VDD 118.318,198.096 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U353
0.835 0.06151 0.003529 0.9 VDD 118.453,197.520 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U354
0.8338 0.06124 0.00493 0.9 VDD 117.958,190.032 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U355
0.8345 0.06061 0.004863 0.9 VDD 117.328,188.880 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U356
0.8339 0.06126 0.004871 0.9 VDD 117.733,189.456 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U357
0.8305 0.06256 0.00699 0.9 VDD 118.588,200.976 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U358
0.8314 0.06264 0.00598 0.9 VDD 118.408,201.552 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U359
0.831 0.06291 0.006098 0.9 VDD 117.823,201.552 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U360
0.833 0.06194 0.005074 0.9 VDD 118.048,194.064 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U361
0.8325 0.06205 0.005476 0.9 VDD 117.598,194.640 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U362
0.8326 0.06218 0.005178 0.9 VDD 117.103,194.064 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U363
0.8306 0.06046 0.008945 0.9 VDD 118.948,206.736 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U364
0.831 0.06075 0.00823 0.9 VDD 118.408,207.888 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U365
0.8311 0.06068 0.008258 0.9 VDD 118.273,207.312 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U366
0.8324 0.05981 0.007794 0.9 VDD 120.433,208.464 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U367
0.8319 0.06017 0.007963 0.9 VDD 119.668,208.464 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U368
0.8315 0.06044 0.00809 0.9 VDD 119.083,208.464 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U369
0.8353 0.06107 0.003668 0.9 VDD 117.058,196.944 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U370
0.8339 0.0615 0.004618 0.9 VDD 117.688,195.792 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U371
0.8336 0.06163 0.004728 0.9 VDD 116.923,195.792 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U372
0.835 0.06032 0.004711 0.9 VDD 118.138,186.000 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U373
0.8343 0.06101 0.004703 0.9 VDD 117.778,185.424 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U374
0.8343 0.06104 0.004689 0.9 VDD 117.193,185.424 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U375
0.8356 0.06141 0.002962 0.9 VDD 118.588,199.248 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U376
0.8358 0.06123 0.002977 0.9 VDD 118.318,199.824 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U377
0.8356 0.0614 0.00301 0.9 VDD 117.733,199.824 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U378
0.8287 0.06428 0.007041 0.9 VDD 118.228,192.336 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U379
0.8309 0.06201 0.007109 0.9 VDD 117.913,192.912 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U380
0.8348 0.06023 0.00502 0.9 VDD 119.668,183.696 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U381
0.8347 0.0603 0.005022 0.9 VDD 118.408,184.272 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U382
0.8347 0.06029 0.005006 0.9 VDD 118.633,183.696 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U383
0.8279 0.06439 0.007665 0.9 VDD 117.778,191.760 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U384
0.8306 0.06219 0.007238 0.9 VDD 117.148,192.912 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U385
0.8278 0.06452 0.007638 0.9 VDD 117.283,191.760 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U386
0.8304 0.06222 0.00734 0.9 VDD 118.588,202.704 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U387
0.832 0.06212 0.005898 0.9 VDD 118.813,202.128 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U388
0.8312 0.06077 0.00803 0.9 VDD 118.588,205.008 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U389
0.8312 0.06079 0.008018 0.9 VDD 118.543,204.432 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U390
0.8338 0.06125 0.004929 0.9 VDD 117.688,190.608 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U391
0.8311 0.06127 0.007648 0.9 VDD 117.463,191.184 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U392
0.83 0.0628 0.007151 0.9 VDD 118.048,200.976 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U393
0.8315 0.06135 0.007192 0.9 VDD 117.913,200.400 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U394
0.8355 0.06091 0.003588 0.9 VDD 117.868,196.944 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U395
0.8345 0.06094 0.004611 0.9 VDD 117.733,196.368 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U396
0.835 0.06033 0.004701 0.9 VDD 117.688,186.000 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U397
0.8346 0.06034 0.005098 0.9 VDD 117.283,186.576 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U398
0.8353 0.06168 0.003022 0.9 VDD 117.508,199.248 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U399
0.8323 0.0616 0.006109 0.9 VDD 117.823,198.672 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U400
0.8304 0.06058 0.00903 0.9 VDD 118.588,206.736 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U401
0.8302 0.06069 0.009104 0.9 VDD 118.273,206.160 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U402
0.8347 0.06033 0.004995 0.9 VDD 117.958,183.696 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U403
0.8346 0.06034 0.005045 0.9 VDD 117.733,184.272 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U404
0.8329 0.06203 0.005114 0.9 VDD 117.688,194.064 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U405
0.8327 0.06213 0.005149 0.9 VDD 117.373,193.488 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U406
0.8338 0.06129 0.004928 0.9 VDD 117.238,190.608 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U407
0.8338 0.06128 0.004929 0.9 VDD 117.553,190.032 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U408
0.8351 0.06061 0.004305 0.9 VDD 117.688,187.728 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U409
0.8343 0.06057 0.0051 0.9 VDD 118.273,187.152 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U410
0.8343 0.06064 0.005021 0.9 VDD 119.848,183.120 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U411
0.8344 0.06058 0.005027 0.9 VDD 120.433,183.120 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U412
0.834 0.05816 0.007844 0.9 VDD 120.208,209.040 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U413
0.8336 0.05834 0.008012 0.9 VDD 119.443,209.040 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U414
0.8368 0.06011 0.003039 0.9 VDD 122.728,197.520 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U415
0.8366 0.06032 0.003124 0.9 VDD 122.098,197.520 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U416
0.837 0.05993 0.003063 0.9 VDD 122.548,196.944 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U417
0.8349 0.06044 0.004671 0.9 VDD 122.188,195.216 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U418
0.8367 0.05972 0.003545 0.9 VDD 123.448,196.368 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U419
0.836 0.0603 0.003717 0.9 VDD 122.638,195.792 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U421
0.8321 0.06069 0.007249 0.9 VDD 121.693,191.184 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U422
0.8299 0.06284 0.007262 0.9 VDD 121.648,191.760 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U423
0.8352 0.0601 0.004664 0.9 VDD 121.603,186.000 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U424
0.8347 0.06059 0.004676 0.9 VDD 121.288,185.424 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U425
0.8349 0.06031 0.004792 0.9 VDD 121.198,188.880 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U426
0.835 0.06042 0.004633 0.9 VDD 122.818,189.456 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U427
0.835 0.06011 0.004909 0.9 VDD 121.468,186.576 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U428
0.8352 0.06 0.004775 0.9 VDD 122.638,186.576 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U429
0.835 0.06008 0.004878 0.9 VDD 121.738,186.576 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U430
0.8356 0.05987 0.004568 0.9 VDD 123.988,186.000 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U431
0.8354 0.06 0.004623 0.9 VDD 122.683,186.000 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U432
0.8348 0.06048 0.004761 0.9 VDD 121.828,184.848 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U433
0.8352 0.06025 0.004523 0.9 VDD 122.818,195.216 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U434
0.8351 0.06041 0.004438 0.9 VDD 123.178,194.640 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U435
0.835 0.06016 0.004832 0.9 VDD 122.143,187.152 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U436
0.8357 0.06018 0.004122 0.9 VDD 122.008,187.728 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U437
0.8347 0.06069 0.004659 0.9 VDD 121.693,190.608 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U438
0.8348 0.06061 0.004634 0.9 VDD 121.918,190.032 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U439
0.8352 0.05751 0.007313 0.9 VDD 122.548,209.040 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U440
0.8356 0.05727 0.007127 0.9 VDD 123.358,209.040 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U441
0.8347 0.0606 0.004718 0.9 VDD 121.963,189.456 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U442
0.835 0.06027 0.004758 0.9 VDD 121.558,188.880 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U443
0.8312 0.06271 0.006128 0.9 VDD 121.873,192.336 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U444
0.8329 0.06097 0.006165 0.9 VDD 121.738,192.912 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U445
0.8357 0.06021 0.004122 0.9 VDD 122.008,188.304 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U446
0.8358 0.06012 0.004086 0.9 VDD 122.728,188.304 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U447
0.8323 0.06061 0.007139 0.9 VDD 122.098,191.184 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U448
0.835 0.06045 0.004521 0.9 VDD 122.908,190.608 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U449
0.8339 0.05905 0.007041 0.9 VDD 122.413,205.584 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U450
0.8331 0.05899 0.00789 0.9 VDD 122.548,206.160 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U451
0.8346 0.06088 0.004544 0.9 VDD 121.693,194.064 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U452
0.8343 0.0609 0.004795 0.9 VDD 121.648,194.640 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U453
0.8341 0.06119 0.004662 0.9 VDD 121.018,193.488 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U454
0.8347 0.06086 0.004473 0.9 VDD 122.098,193.488 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U455
0.8349 0.06044 0.004648 0.9 VDD 122.053,185.424 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U456
0.8346 0.06057 0.004812 0.9 VDD 121.378,184.848 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U457
0.8348 0.05757 0.007673 0.9 VDD 122.368,209.616 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U458
0.8353 0.05727 0.00741 0.9 VDD 123.358,209.616 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U459
0.8339 0.05897 0.007158 0.9 VDD 122.548,207.312 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U460
0.8347 0.05838 0.006962 0.9 VDD 123.178,207.888 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U461
0.8335 0.0595 0.007014 0.9 VDD 122.143,204.432 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U462
0.8329 0.06024 0.006876 0.9 VDD 122.548,203.856 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U463
0.8327 0.05921 0.008071 0.9 VDD 122.008,206.160 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U464
0.8331 0.05897 0.00789 0.9 VDD 122.548,206.736 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U465
0.8334 0.05947 0.007093 0.9 VDD 122.233,205.008 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U466
0.8338 0.05926 0.006951 0.9 VDD 122.728,205.008 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U467
0.834 0.05871 0.007313 0.9 VDD 122.548,208.464 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U468
0.8347 0.05824 0.007106 0.9 VDD 123.448,208.464 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U469
0.8334 0.0604 0.006201 0.9 VDD 122.278,203.280 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U470
0.8339 0.06008 0.00602 0.9 VDD 122.818,203.280 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U471
0.8334 0.06041 0.006201 0.9 VDD 122.278,202.704 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U472
0.8339 0.06007 0.00599 0.9 VDD 122.908,202.704 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U473
0.8351 0.0602 0.004653 0.9 VDD 122.278,198.672 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U474
0.8357 0.05994 0.004394 0.9 VDD 122.998,198.672 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U475
0.8346 0.06048 0.004898 0.9 VDD 122.548,201.552 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U476
0.8351 0.06017 0.004733 0.9 VDD 123.088,201.552 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U477
0.8373 0.06015 0.002588 0.9 VDD 122.413,199.248 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U478
0.8377 0.0598 0.002551 0.9 VDD 122.728,199.824 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U479
0.8352 0.06078 0.004052 0.9 VDD 121.018,195.792 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U480
0.8357 0.06049 0.003848 0.9 VDD 122.008,195.792 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U481
0.8348 0.06041 0.004814 0.9 VDD 121.828,198.096 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U482
0.8356 0.06002 0.004394 0.9 VDD 122.998,198.096 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U483
0.8346 0.05986 0.005525 0.9 VDD 122.548,200.400 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U484
0.8345 0.06017 0.005301 0.9 VDD 123.088,200.976 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U485
0.8365 0.06001 0.003506 0.9 VDD 123.628,195.792 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U486
0.8323 0.06141 0.006292 0.9 VDD 137.443,190.608 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[31]
0.8334 0.06025 0.006334 0.9 VDD 137.623,190.032 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[30]
0.8348 0.06009 0.005129 0.9 VDD 137.443,188.304 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[29]
0.8357 0.05964 0.004685 0.9 VDD 137.623,187.152 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[28]
0.8353 0.05935 0.005395 0.9 VDD 139.603,184.272 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[27]
0.8357 0.05934 0.004924 0.9 VDD 139.693,183.696 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[26]
0.8346 0.06036 0.005016 0.9 VDD 137.353,181.968 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[25]
0.8362 0.06012 0.003708 0.9 VDD 138.523,181.392 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[24]
0.8358 0.06057 0.003635 0.9 VDD 135.913,181.392 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[23]
0.8355 0.05961 0.004901 0.9 VDD 137.803,183.696 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[22]
0.8346 0.06027 0.005165 0.9 VDD 137.533,184.848 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[21]
0.8332 0.06079 0.005964 0.9 VDD 137.623,186.000 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[20]
0.8311 0.06138 0.007501 0.9 VDD 137.623,191.184 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[19]
0.8309 0.06357 0.005527 0.9 VDD 138.163,192.336 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[18]
0.8364 0.05911 0.004529 0.9 VDD 138.433,193.488 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[17]
0.8349 0.06061 0.004495 0.9 VDD 138.163,194.064 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[16]
0.836 0.05938 0.004644 0.9 VDD 138.163,195.216 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[15]
0.8381 0.05802 0.003915 0.9 VDD 138.523,196.368 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[14]
0.8389 0.05787 0.003216 0.9 VDD 138.523,197.520 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[13]
0.8395 0.05695 0.003581 0.9 VDD 139.063,199.248 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[12]
0.8387 0.05769 0.003594 0.9 VDD 139.423,199.824 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[11]
0.839 0.05756 0.003426 0.9 VDD 139.243,202.128 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[10]
0.8377 0.05805 0.004281 0.9 VDD 137.893,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[9]
0.8392 0.05775 0.003093 0.9 VDD 139.243,200.400 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[8]
0.8388 0.05702 0.004184 0.9 VDD 139.873,203.280 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[7]
0.8378 0.05695 0.005297 0.9 VDD 140.053,203.856 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[6]
0.8388 0.05626 0.004983 0.9 VDD 139.963,205.008 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[5]
0.8377 0.05622 0.00606 0.9 VDD 139.963,206.736 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[4]
0.8369 0.05696 0.006134 0.9 VDD 137.983,206.736 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[3]
0.8372 0.05696 0.005794 0.9 VDD 137.983,207.312 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[2]
0.837 0.05763 0.005363 0.9 VDD 137.893,203.856 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[1]
0.8378 0.05683 0.005367 0.9 VDD 138.253,204.432 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[0]
0.8352 0.05971 0.005071 0.9 VDD 135.103,192.912 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][31]
0.8366 0.05995 0.003418 0.9 VDD 128.893,192.912 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][30]
0.8364 0.06023 0.003367 0.9 VDD 128.893,190.032 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][29]
0.8351 0.0607 0.00424 0.9 VDD 133.393,188.880 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][28]
0.8359 0.06045 0.003648 0.9 VDD 128.893,186.000 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][27]
0.8362 0.05999 0.003762 0.9 VDD 130.873,183.696 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][26]
0.8345 0.06063 0.004917 0.9 VDD 134.383,182.544 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][25]
0.8355 0.06051 0.003973 0.9 VDD 130.873,182.544 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][24]
0.8344 0.06064 0.005004 0.9 VDD 135.193,181.968 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][23]
0.8351 0.06066 0.004266 0.9 VDD 132.673,183.120 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][22]
0.8348 0.06051 0.004734 0.9 VDD 135.373,183.120 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][21]
0.8357 0.05997 0.004307 0.9 VDD 133.033,187.728 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][20]
0.8317 0.06157 0.006701 0.9 VDD 135.013,191.184 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][19]
0.8309 0.06352 0.005587 0.9 VDD 133.123,191.760 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][18]
0.835 0.06112 0.003875 0.9 VDD 134.743,194.064 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][17]
0.8357 0.06027 0.004001 0.9 VDD 133.483,195.216 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][16]
0.8361 0.06018 0.003694 0.9 VDD 134.923,195.792 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][15]
0.838 0.05896 0.003025 0.9 VDD 135.283,196.944 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][14]
0.8385 0.05886 0.002689 0.9 VDD 135.283,198.096 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][13]
0.8387 0.05812 0.00317 0.9 VDD 135.103,199.248 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][12]
0.8381 0.05882 0.003126 0.9 VDD 135.283,200.400 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][11]
0.8399 0.05699 0.003109 0.9 VDD 135.103,200.976 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][10]
0.8378 0.05886 0.003309 0.9 VDD 135.283,202.128 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][9]
0.8374 0.05837 0.004238 0.9 VDD 134.833,203.280 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][8]
0.8377 0.05821 0.004109 0.9 VDD 128.893,204.432 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][7]
0.8372 0.05818 0.004573 0.9 VDD 128.893,205.584 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][6]
0.8361 0.05788 0.005982 0.9 VDD 134.023,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][5]
0.8372 0.05772 0.005089 0.9 VDD 134.653,205.584 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][4]
0.8361 0.05785 0.006062 0.9 VDD 134.653,206.736 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][3]
0.8364 0.05792 0.005686 0.9 VDD 134.203,207.312 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][2]
0.8369 0.05816 0.004931 0.9 VDD 132.853,205.008 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][1]
0.8371 0.05797 0.004963 0.9 VDD 134.023,204.432 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][0]
0.8367 0.06049 0.002793 0.9 VDD 128.893,194.640 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][31]
0.8342 0.06088 0.004908 0.9 VDD 127.453,191.760 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][30]
0.8351 0.06015 0.004699 0.9 VDD 127.813,191.184 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][29]
0.8362 0.05986 0.003933 0.9 VDD 127.093,188.880 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][28]
0.8359 0.06005 0.004017 0.9 VDD 127.363,186.576 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][27]
0.836 0.05983 0.004179 0.9 VDD 127.183,183.120 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][26]
0.8359 0.05978 0.004294 0.9 VDD 127.003,182.544 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][25]
0.8361 0.0598 0.00409 0.9 VDD 127.903,181.968 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][24]
0.8356 0.06041 0.003973 0.9 VDD 130.873,181.968 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][23]
0.8357 0.06004 0.004296 0.9 VDD 132.493,184.272 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][22]
0.8353 0.06089 0.003774 0.9 VDD 131.593,186.576 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][21]
0.8358 0.06056 0.003611 0.9 VDD 130.963,188.304 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][20]
0.8358 0.06049 0.00367 0.9 VDD 130.873,190.032 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][19]
0.8333 0.06266 0.004026 0.9 VDD 130.873,191.760 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][18]
0.8366 0.06002 0.003402 0.9 VDD 130.873,192.912 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][17]
0.8367 0.06049 0.002831 0.9 VDD 128.893,194.064 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][16]
0.8382 0.05949 0.002346 0.9 VDD 128.893,196.368 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][15]
0.8384 0.05949 0.002112 0.9 VDD 128.893,196.944 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][14]
0.8386 0.05926 0.002112 0.9 VDD 128.893,197.520 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][13]
0.8382 0.05882 0.002987 0.9 VDD 126.823,198.672 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][12]
0.8376 0.05872 0.003629 0.9 VDD 126.823,200.400 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][11]
0.8374 0.05852 0.004102 0.9 VDD 125.923,200.976 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][10]
0.8368 0.05841 0.004755 0.9 VDD 126.373,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][9]
0.8367 0.05827 0.004994 0.9 VDD 125.833,203.280 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][8]
0.8363 0.05815 0.005542 0.9 VDD 126.283,203.856 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][7]
0.8365 0.05769 0.005827 0.9 VDD 126.373,205.584 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][6]
0.8359 0.05779 0.006357 0.9 VDD 126.733,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][5]
0.8366 0.05818 0.005176 0.9 VDD 128.893,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][4]
0.837 0.05794 0.00503 0.9 VDD 130.873,206.736 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][3]
0.8363 0.05801 0.005698 0.9 VDD 132.763,206.736 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][2]
0.8373 0.05829 0.004398 0.9 VDD 130.873,205.008 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][1]
0.837 0.05811 0.004863 0.9 VDD 132.493,205.584 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][0]
0.8367 0.05967 0.003641 0.9 VDD 126.463,194.640 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][31]
0.8358 0.05963 0.004565 0.9 VDD 126.553,192.912 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][30]
0.8356 0.06003 0.004324 0.9 VDD 124.573,190.032 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][29]
0.8362 0.05983 0.003987 0.9 VDD 124.483,187.728 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][28]
0.8355 0.05977 0.004776 0.9 VDD 124.213,183.696 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][27]
0.8365 0.05927 0.004205 0.9 VDD 124.303,180.240 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][26]
0.837 0.05895 0.004035 0.9 VDD 126.283,179.664 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][25]
0.8376 0.05884 0.003548 0.9 VDD 128.893,179.664 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][24]
0.8373 0.05919 0.003501 0.9 VDD 131.233,180.240 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][23]
0.8373 0.05904 0.003625 0.9 VDD 133.123,180.240 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][22]
0.8347 0.06064 0.004637 0.9 VDD 133.033,181.968 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][21]
0.8354 0.06024 0.004345 0.9 VDD 132.673,184.848 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][20]
0.8351 0.06057 0.004281 0.9 VDD 133.573,189.456 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][19]
0.8336 0.0614 0.004957 0.9 VDD 133.483,190.608 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][18]
0.8317 0.06367 0.004603 0.9 VDD 133.663,192.336 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][17]
0.835 0.06108 0.003937 0.9 VDD 133.303,194.640 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][16]
0.8365 0.06026 0.003201 0.9 VDD 133.033,195.792 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][15]
0.838 0.05924 0.002721 0.9 VDD 133.393,197.520 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][14]
0.8383 0.05925 0.002411 0.9 VDD 133.303,198.096 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][13]
0.8383 0.05894 0.002751 0.9 VDD 133.663,199.824 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][12]
0.8398 0.05746 0.00274 0.9 VDD 133.213,200.976 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][11]
0.8379 0.05908 0.003055 0.9 VDD 133.393,202.128 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][10]
0.837 0.05908 0.003905 0.9 VDD 133.213,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][9]
0.8368 0.05847 0.004769 0.9 VDD 133.303,203.856 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][8]
0.8372 0.05648 0.006361 0.9 VDD 126.643,209.040 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][7]
0.8364 0.05598 0.007614 0.9 VDD 126.643,211.344 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][6]
0.8367 0.05608 0.007265 0.9 VDD 128.083,211.920 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][5]
0.8373 0.05599 0.006664 0.9 VDD 130.873,211.920 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][4]
0.8367 0.05582 0.007467 0.9 VDD 132.133,211.344 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][3]
0.8364 0.05538 0.008181 0.9 VDD 134.023,211.344 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][2]
0.8359 0.05602 0.008045 0.9 VDD 133.573,210.768 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][1]
0.8369 0.05697 0.006094 0.9 VDD 133.303,208.464 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][0]
0.8382 0.0592 0.002625 0.9 VDD 125.653,196.944 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U3
0.8296 0.06386 0.006516 0.9 VDD 134.698,191.760 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U7
0.8341 0.0605 0.005378 0.9 VDD 134.563,190.032 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U8
0.8351 0.06044 0.004507 0.9 VDD 135.328,189.456 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U9
0.8353 0.05977 0.004908 0.9 VDD 135.958,184.272 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U10
0.8337 0.06023 0.006083 0.9 VDD 138.208,185.424 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U11
0.834 0.06103 0.004965 0.9 VDD 134.293,186.000 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U12
0.8354 0.05987 0.004695 0.9 VDD 134.698,184.272 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U13
0.8345 0.06044 0.005008 0.9 VDD 135.688,182.544 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U14
0.8355 0.05978 0.004762 0.9 VDD 135.778,183.696 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U15
0.8354 0.05981 0.004825 0.9 VDD 135.463,184.272 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U16
0.8292 0.06396 0.006811 0.9 VDD 135.238,191.760 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U17
0.8286 0.06396 0.007414 0.9 VDD 136.858,191.760 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U18
0.8337 0.06035 0.005997 0.9 VDD 136.408,190.032 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U19
0.8312 0.06151 0.007314 0.9 VDD 136.273,191.184 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U20
0.8383 0.05748 0.004258 0.9 VDD 138.388,203.280 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U21
0.8376 0.05711 0.005319 0.9 VDD 137.218,204.432 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U22
0.8364 0.05751 0.006077 0.9 VDD 135.238,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U23
0.8366 0.05724 0.006116 0.9 VDD 136.948,206.736 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U24
0.8365 0.05769 0.005792 0.9 VDD 135.238,207.312 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U25
0.8371 0.05786 0.00507 0.9 VDD 134.428,205.008 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U26
0.8372 0.05768 0.005084 0.9 VDD 135.103,205.008 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U27
0.8375 0.05716 0.005308 0.9 VDD 137.038,204.432 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U28
0.8374 0.05756 0.005078 0.9 VDD 135.553,205.008 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U29
0.8366 0.0576 0.005797 0.9 VDD 135.598,207.312 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U30
0.8366 0.05731 0.006111 0.9 VDD 136.678,206.736 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U31
0.8369 0.05728 0.005798 0.9 VDD 136.813,207.312 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U32
0.8367 0.0575 0.005798 0.9 VDD 135.958,207.312 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U33
0.8364 0.05753 0.006093 0.9 VDD 135.868,206.736 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U34
0.8365 0.05741 0.006103 0.9 VDD 136.318,206.736 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U35
0.8373 0.05743 0.005241 0.9 VDD 136.048,204.432 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U36
0.8369 0.05701 0.00611 0.9 VDD 136.633,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U37
0.8382 0.05676 0.005049 0.9 VDD 137.353,205.584 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U38
0.837 0.05685 0.006119 0.9 VDD 137.083,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U39
0.838 0.0569 0.005057 0.9 VDD 136.948,205.584 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U40
0.8377 0.0572 0.005058 0.9 VDD 136.903,205.008 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U41
0.8376 0.05816 0.004272 0.9 VDD 135.868,203.280 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U44
0.8399 0.05676 0.003327 0.9 VDD 135.778,201.552 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U45
0.8384 0.05822 0.003377 0.9 VDD 137.353,202.128 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U46
0.8372 0.05848 0.004275 0.9 VDD 136.498,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U47
0.8405 0.0561 0.003387 0.9 VDD 137.668,201.552 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U48
0.8408 0.05612 0.003115 0.9 VDD 137.623,200.976 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U50
0.8381 0.05854 0.003345 0.9 VDD 136.318,202.128 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U51
0.8382 0.0584 0.003359 0.9 VDD 136.768,202.128 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U52
0.8404 0.05624 0.003375 0.9 VDD 137.263,201.552 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U53
0.8406 0.05631 0.00312 0.9 VDD 137.083,200.976 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U54
0.8387 0.05822 0.003115 0.9 VDD 137.578,200.400 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U55
0.8403 0.05654 0.003123 0.9 VDD 136.408,200.976 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U57
0.8384 0.05849 0.003122 0.9 VDD 136.588,200.400 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U58
0.8391 0.05745 0.003433 0.9 VDD 137.398,199.248 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U60
0.839 0.05762 0.00338 0.9 VDD 136.813,199.248 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U61
0.8393 0.05813 0.002558 0.9 VDD 137.668,198.096 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U62
0.8399 0.05754 0.002592 0.9 VDD 137.083,198.672 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U63
0.8378 0.05835 0.003853 0.9 VDD 137.398,196.368 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U64
0.8383 0.05863 0.003073 0.9 VDD 136.048,197.520 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U65
0.8383 0.05866 0.003089 0.9 VDD 136.318,196.944 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U66
0.8385 0.05842 0.003113 0.9 VDD 136.723,197.520 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U67
0.8384 0.05848 0.003126 0.9 VDD 136.948,196.944 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U68
0.839 0.05841 0.00261 0.9 VDD 136.768,198.096 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U69
0.8363 0.05994 0.003773 0.9 VDD 136.048,195.792 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U70
0.8376 0.05863 0.003795 0.9 VDD 136.408,196.368 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U71
0.8365 0.05964 0.00384 0.9 VDD 137.173,195.792 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U72
0.8346 0.06083 0.004574 0.9 VDD 136.858,194.640 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U73
0.8357 0.05974 0.004571 0.9 VDD 136.813,195.216 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U74
0.8349 0.06079 0.004311 0.9 VDD 137.128,194.064 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U75
0.8364 0.05974 0.003862 0.9 VDD 134.698,193.488 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U77
0.8349 0.06086 0.00423 0.9 VDD 136.678,194.064 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U78
0.8349 0.06094 0.004139 0.9 VDD 136.183,194.064 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U79
0.8307 0.06396 0.005365 0.9 VDD 136.858,192.336 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U80
0.8289 0.06404 0.007052 0.9 VDD 135.733,191.760 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U81
0.8352 0.05947 0.00532 0.9 VDD 136.498,192.912 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U82
0.8357 0.05977 0.004572 0.9 VDD 136.048,187.152 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U83
0.8357 0.0598 0.004536 0.9 VDD 135.553,187.152 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U84
0.8341 0.06027 0.005627 0.9 VDD 136.318,185.424 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U85
0.8343 0.06027 0.005437 0.9 VDD 135.598,185.424 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U87
0.8342 0.06027 0.005532 0.9 VDD 135.958,185.424 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U88
0.8344 0.06027 0.005294 0.9 VDD 135.193,185.424 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U89
0.8355 0.05981 0.004737 0.9 VDD 135.418,183.696 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U90
0.8355 0.05985 0.004657 0.9 VDD 134.923,183.696 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U91
0.835 0.06026 0.004756 0.9 VDD 135.058,184.848 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U92
0.8355 0.05995 0.004525 0.9 VDD 133.708,184.272 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U93
0.8348 0.06099 0.004183 0.9 VDD 133.528,186.576 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U94
0.8349 0.06025 0.004866 0.9 VDD 134.023,185.424 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U95
0.8346 0.0604 0.005009 0.9 VDD 135.868,182.544 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U96
0.8352 0.05968 0.0051 0.9 VDD 137.218,187.728 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U98
0.8347 0.06026 0.005081 0.9 VDD 134.608,185.424 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U100
0.8351 0.06026 0.004665 0.9 VDD 134.518,184.848 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U101
0.8346 0.06104 0.004341 0.9 VDD 134.428,186.576 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U102
0.8349 0.06069 0.004403 0.9 VDD 133.438,188.304 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U103
0.8356 0.05992 0.00451 0.9 VDD 134.068,183.696 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U105
0.8349 0.06064 0.004479 0.9 VDD 133.888,183.120 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U106
0.8356 0.05995 0.00444 0.9 VDD 133.663,183.696 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U107
0.8355 0.05992 0.004595 0.9 VDD 134.113,184.272 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U108
0.8347 0.06101 0.004246 0.9 VDD 133.888,186.576 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U111
0.8358 0.05992 0.004239 0.9 VDD 133.843,187.152 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U112
0.8358 0.05988 0.004349 0.9 VDD 134.473,187.152 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U113
0.8338 0.06042 0.005765 0.9 VDD 135.598,190.032 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U114
0.8339 0.06045 0.005622 0.9 VDD 135.193,190.032 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U115
0.8354 0.05984 0.004784 0.9 VDD 135.058,187.728 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U116
0.8351 0.06047 0.004461 0.9 VDD 134.968,189.456 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U117
0.8351 0.06041 0.004521 0.9 VDD 135.688,189.456 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U118
0.8352 0.06028 0.00456 0.9 VDD 137.218,189.456 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U119
0.839 0.05599 0.004997 0.9 VDD 139.468,205.584 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U120
0.838 0.05699 0.005042 0.9 VDD 137.668,205.008 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U121
0.8383 0.05663 0.005041 0.9 VDD 137.713,205.584 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U122
0.8387 0.0563 0.00502 0.9 VDD 138.613,205.584 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U124
0.8381 0.05587 0.006067 0.9 VDD 139.783,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U126
0.8384 0.05744 0.004202 0.9 VDD 139.513,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U128
0.8406 0.05599 0.003395 0.9 VDD 137.983,201.552 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U130
0.8411 0.05578 0.003103 0.9 VDD 138.568,200.976 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U132
0.8409 0.05574 0.003413 0.9 VDD 138.703,201.552 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U133
0.8385 0.05624 0.005298 0.9 VDD 140.008,204.432 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U134
0.8387 0.05608 0.005263 0.9 VDD 140.413,204.432 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U135
0.8413 0.05559 0.003095 0.9 VDD 139.108,200.976 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U136
0.8415 0.05545 0.003074 0.9 VDD 139.513,200.976 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U137
0.8383 0.05821 0.003454 0.9 VDD 137.623,199.824 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U138
0.8403 0.05715 0.002514 0.9 VDD 138.388,198.672 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U140
0.8405 0.05697 0.002477 0.9 VDD 138.973,198.672 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U141
0.8378 0.05608 0.006089 0.9 VDD 139.198,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U142
0.8382 0.05574 0.006044 0.9 VDD 140.143,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U143
0.8395 0.05798 0.002528 0.9 VDD 138.163,198.096 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U144
0.8366 0.05952 0.003866 0.9 VDD 137.623,195.792 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U146
0.8363 0.05931 0.004352 0.9 VDD 137.353,193.488 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U148
0.8287 0.06381 0.00747 0.9 VDD 137.353,191.760 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U150
0.834 0.06027 0.005755 0.9 VDD 136.813,185.424 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U152
0.835 0.0601 0.004862 0.9 VDD 137.218,183.120 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U154
0.8353 0.05983 0.00491 0.9 VDD 138.433,183.120 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U155
0.8373 0.05658 0.006131 0.9 VDD 137.848,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U156
0.8372 0.05672 0.006125 0.9 VDD 137.443,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U157
0.8347 0.06066 0.004627 0.9 VDD 137.848,194.640 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U158
0.8348 0.06055 0.004645 0.9 VDD 138.433,194.640 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U159
0.8345 0.06082 0.004669 0.9 VDD 137.398,186.576 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U160
0.8346 0.06074 0.00469 0.9 VDD 137.893,186.576 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U161
0.8353 0.05927 0.005455 0.9 VDD 137.578,192.912 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U162
0.8289 0.06351 0.007543 0.9 VDD 138.343,191.760 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U163
0.8387 0.05808 0.003203 0.9 VDD 138.298,196.944 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U164
0.8388 0.05796 0.003217 0.9 VDD 138.703,196.944 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U165
0.8379 0.05708 0.005049 0.9 VDD 137.353,205.008 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U166
0.8388 0.05809 0.00311 0.9 VDD 138.028,200.400 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U167
0.8397 0.05782 0.002497 0.9 VDD 138.658,198.096 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U168
0.8392 0.05585 0.004987 0.9 VDD 139.828,205.584 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U169
0.8367 0.05939 0.003893 0.9 VDD 138.118,195.792 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U170
0.8375 0.05635 0.006116 0.9 VDD 138.478,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U171
0.8386 0.058 0.003396 0.9 VDD 138.028,202.128 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U172
0.8353 0.05916 0.005531 0.9 VDD 138.208,192.912 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U173
0.8288 0.06367 0.007514 0.9 VDD 137.848,191.760 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U174
0.8338 0.06027 0.005906 0.9 VDD 137.398,185.424 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U175
0.835 0.06019 0.004834 0.9 VDD 136.813,183.120 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U176
0.8347 0.06028 0.005012 0.9 VDD 136.408,182.544 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U177
0.8381 0.05689 0.005034 0.9 VDD 138.028,205.008 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U178
0.8386 0.05724 0.00417 0.9 VDD 140.008,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U179
0.8351 0.06 0.004892 0.9 VDD 137.668,183.120 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U181
0.8352 0.05983 0.004964 0.9 VDD 138.433,182.544 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U182
0.8352 0.05991 0.004905 0.9 VDD 138.073,183.120 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U183
0.835 0.05998 0.004997 0.9 VDD 137.758,182.544 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U184
0.8353 0.05972 0.004939 0.9 VDD 138.928,182.544 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U186
0.8354 0.05964 0.004919 0.9 VDD 139.243,183.120 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U187
0.8336 0.0602 0.006183 0.9 VDD 138.703,185.424 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U188
0.8345 0.06018 0.00535 0.9 VDD 139.198,184.848 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U189
0.8352 0.0596 0.005167 0.9 VDD 137.938,187.728 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U191
0.8353 0.05955 0.005197 0.9 VDD 138.343,187.728 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U192
0.8352 0.0597 0.00506 0.9 VDD 136.903,187.728 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U193
0.8353 0.05974 0.004995 0.9 VDD 136.408,187.728 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U194
0.8337 0.06039 0.005869 0.9 VDD 135.958,190.032 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U196
0.8352 0.06028 0.004547 0.9 VDD 136.678,188.880 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U197
0.8351 0.06033 0.004547 0.9 VDD 136.678,189.456 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U198
0.8368 0.05942 0.003755 0.9 VDD 124.753,198.096 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U200
0.838 0.05926 0.002718 0.9 VDD 127.228,196.368 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U202
0.838 0.05917 0.002868 0.9 VDD 126.553,196.368 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U203
0.8385 0.05827 0.003254 0.9 VDD 127.318,201.552 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U204
0.8391 0.05926 0.001682 0.9 VDD 129.568,198.096 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U205
0.8374 0.05814 0.004437 0.9 VDD 131.008,205.584 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U206
0.8369 0.05796 0.005179 0.9 VDD 127.678,205.584 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U207
0.8395 0.05803 0.002509 0.9 VDD 129.118,201.552 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U208
0.8359 0.06013 0.003949 0.9 VDD 127.678,186.000 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U209
0.8363 0.0601 0.003559 0.9 VDD 128.308,189.456 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U210
0.8358 0.06076 0.003483 0.9 VDD 130.558,190.608 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U211
0.8367 0.0598 0.003473 0.9 VDD 130.648,187.152 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U212
0.8365 0.06024 0.00326 0.9 VDD 129.028,188.304 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U213
0.8385 0.05931 0.002237 0.9 VDD 131.548,196.944 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U214
0.8386 0.05926 0.002157 0.9 VDD 132.268,198.096 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U215
0.839 0.05926 0.001785 0.9 VDD 130.783,198.096 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U216
0.8397 0.05851 0.001773 0.9 VDD 130.738,198.672 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U217
0.8391 0.0589 0.002028 0.9 VDD 131.818,199.824 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U218
0.8401 0.05774 0.002166 0.9 VDD 131.278,200.976 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U219
0.8388 0.05879 0.002446 0.9 VDD 128.713,200.400 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U220
0.8392 0.05814 0.0027 0.9 VDD 128.308,200.976 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U221
0.8385 0.05893 0.002618 0.9 VDD 131.548,202.128 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U222
0.8376 0.05894 0.003422 0.9 VDD 131.638,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U223
0.8398 0.05782 0.002411 0.9 VDD 130.693,201.552 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U224
0.8387 0.05887 0.002466 0.9 VDD 130.918,202.128 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U225
0.8383 0.05876 0.002919 0.9 VDD 129.748,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U226
0.837 0.05688 0.006166 0.9 VDD 127.228,208.464 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U227
0.8377 0.05821 0.004119 0.9 VDD 127.543,203.280 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U228
0.8384 0.05856 0.003068 0.9 VDD 127.768,202.128 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U229
0.8402 0.05796 0.001853 0.9 VDD 129.658,200.976 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U230
0.8377 0.05641 0.005924 0.9 VDD 127.948,209.040 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U231
0.837 0.05607 0.006944 0.9 VDD 128.308,211.344 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U232
0.837 0.05745 0.005586 0.9 VDD 127.453,207.312 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U233
0.8376 0.05689 0.005482 0.9 VDD 127.768,207.888 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U234
0.8381 0.0563 0.005639 0.9 VDD 129.838,209.616 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U235
0.838 0.0562 0.005768 0.9 VDD 131.458,209.616 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U236
0.8384 0.05629 0.005329 0.9 VDD 130.063,209.040 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U237
0.8378 0.05693 0.005281 0.9 VDD 129.838,208.464 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U238
0.838 0.05615 0.005831 0.9 VDD 132.268,209.616 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U239
0.8378 0.05607 0.006112 0.9 VDD 133.438,209.040 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U240
0.8377 0.05696 0.005341 0.9 VDD 132.493,207.888 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U241
0.8367 0.058 0.005332 0.9 VDD 132.448,207.312 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U242
0.8368 0.05957 0.003578 0.9 VDD 126.238,194.064 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U243
0.8379 0.05613 0.005937 0.9 VDD 132.628,209.040 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U244
0.8386 0.05834 0.003016 0.9 VDD 130.333,203.280 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U245
0.838 0.05834 0.003652 0.9 VDD 130.288,203.856 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U246
0.8374 0.05775 0.004888 0.9 VDD 129.568,207.312 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U247
0.8353 0.06064 0.004081 0.9 VDD 132.358,188.304 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U248
0.8355 0.06064 0.003901 0.9 VDD 132.358,188.880 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U249
0.8357 0.06061 0.003708 0.9 VDD 131.773,188.880 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U250
0.8358 0.06052 0.003723 0.9 VDD 131.818,189.456 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U251
0.835 0.06061 0.004347 0.9 VDD 132.088,182.544 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U252
0.8357 0.06002 0.00429 0.9 VDD 132.808,183.696 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U253
0.8349 0.06092 0.004169 0.9 VDD 132.133,186.000 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U254
0.8353 0.06084 0.00385 0.9 VDD 131.278,186.000 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U255
0.8363 0.06018 0.003549 0.9 VDD 132.448,195.216 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U256
0.8371 0.06012 0.002825 0.9 VDD 131.998,195.792 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U257
0.8366 0.06011 0.003324 0.9 VDD 131.953,195.216 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U258
0.837 0.06 0.002975 0.9 VDD 131.188,195.216 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U259
0.8336 0.06119 0.005183 0.9 VDD 132.538,191.184 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U260
0.8325 0.06333 0.004161 0.9 VDD 132.628,192.336 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U261
0.834 0.06111 0.004902 0.9 VDD 132.133,191.184 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U262
0.8331 0.06306 0.003851 0.9 VDD 131.908,192.336 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U263
0.8361 0.05994 0.003929 0.9 VDD 132.088,192.912 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U264
0.8344 0.06017 0.005405 0.9 VDD 126.418,191.760 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U265
0.8364 0.05959 0.004018 0.9 VDD 125.968,190.032 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U266
0.8363 0.05981 0.003848 0.9 VDD 126.733,190.608 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U267
0.8363 0.05991 0.003809 0.9 VDD 127.498,189.456 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U268
0.8366 0.05977 0.003624 0.9 VDD 126.778,188.304 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U269
0.8362 0.05937 0.004425 0.9 VDD 125.968,183.696 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U270
0.8365 0.05957 0.003959 0.9 VDD 127.543,187.152 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U271
0.8369 0.05956 0.003509 0.9 VDD 127.498,187.728 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U272
0.8368 0.06007 0.003146 0.9 VDD 129.208,181.392 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U273
0.8363 0.06043 0.003236 0.9 VDD 131.008,181.392 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U274
0.8361 0.06015 0.003765 0.9 VDD 128.893,182.544 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U275
0.8362 0.06021 0.003566 0.9 VDD 129.208,183.120 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U276
0.836 0.05952 0.004473 0.9 VDD 125.608,182.544 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U277
0.8369 0.05906 0.00401 0.9 VDD 126.418,180.240 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U278
0.8363 0.0595 0.004197 0.9 VDD 127.093,183.696 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U279
0.8366 0.05948 0.003966 0.9 VDD 126.958,184.272 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U280
0.8365 0.06003 0.003436 0.9 VDD 127.948,188.304 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U281
0.8401 0.05861 0.001297 0.9 VDD 129.568,199.248 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U282
0.8392 0.05869 0.002155 0.9 VDD 128.578,198.672 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U283
0.8377 0.05725 0.005073 0.9 VDD 135.958,205.584 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U284
0.8383 0.05669 0.005019 0.9 VDD 138.658,205.008 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U285
0.8379 0.05708 0.005065 0.9 VDD 136.453,205.584 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U286
0.8375 0.05738 0.005069 0.9 VDD 136.228,205.008 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U287
0.8363 0.0594 0.004263 0.9 VDD 136.858,193.488 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U288
0.8348 0.06027 0.004923 0.9 VDD 136.048,184.848 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U289
0.8409 0.05598 0.00311 0.9 VDD 138.028,200.976 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U290
0.8386 0.05824 0.003147 0.9 VDD 137.308,197.520 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U291
0.8354 0.06002 0.004567 0.9 VDD 137.668,188.880 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U292
0.8353 0.05974 0.004967 0.9 VDD 136.318,184.272 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U293
0.8367 0.05724 0.006096 0.9 VDD 136.003,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U294
0.8374 0.0573 0.005275 0.9 VDD 136.543,204.432 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U295
0.8397 0.05772 0.002625 0.9 VDD 136.498,198.672 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U296
0.8391 0.05827 0.002585 0.9 VDD 137.218,198.096 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U297
0.8364 0.05977 0.003811 0.9 VDD 136.678,195.792 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U298
0.8372 0.05764 0.005179 0.9 VDD 135.283,204.432 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U299
0.8386 0.05915 0.002293 0.9 VDD 127.768,197.520 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U300
0.8381 0.05617 0.005768 0.9 VDD 131.908,209.040 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U301
0.838 0.05619 0.005789 0.9 VDD 131.728,209.616 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U302
0.8377 0.05636 0.005927 0.9 VDD 128.803,209.616 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U304
0.8372 0.0569 0.005939 0.9 VDD 127.903,208.464 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U306
0.8378 0.05891 0.003324 0.9 VDD 131.323,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U308
0.84 0.05769 0.00226 0.9 VDD 131.593,200.976 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U310
0.8395 0.05838 0.002168 0.9 VDD 132.313,198.672 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U312
0.8379 0.05927 0.002842 0.9 VDD 132.043,196.368 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U314
0.8355 0.0598 0.004691 0.9 VDD 133.933,192.912 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U316
0.835 0.06054 0.004427 0.9 VDD 132.403,190.032 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U318
0.8357 0.06004 0.004241 0.9 VDD 132.583,183.696 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U320
0.8364 0.06036 0.003201 0.9 VDD 130.603,181.392 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U322
0.8377 0.0591 0.003172 0.9 VDD 127.633,180.816 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U324
0.8365 0.05936 0.004179 0.9 VDD 126.013,184.272 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U326
0.8349 0.05972 0.005384 0.9 VDD 126.463,191.184 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U328
0.8346 0.0604 0.005004 0.9 VDD 125.428,192.336 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U329
0.8379 0.05962 0.002437 0.9 VDD 128.488,195.792 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U331
0.838 0.05615 0.005863 0.9 VDD 132.313,209.040 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U332
0.8386 0.05936 0.002057 0.9 VDD 130.873,196.944 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U333
0.838 0.05608 0.005903 0.9 VDD 133.258,209.616 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U334
0.8381 0.05605 0.005854 0.9 VDD 132.583,210.192 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U335
0.8374 0.05609 0.006495 0.9 VDD 130.198,210.768 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U336
0.8382 0.05608 0.005739 0.9 VDD 131.098,210.192 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U337
0.8373 0.056 0.006654 0.9 VDD 130.513,211.344 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U338
0.8363 0.05956 0.004147 0.9 VDD 126.058,188.880 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U339
0.8357 0.05975 0.004523 0.9 VDD 124.798,187.152 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U340
0.8363 0.05977 0.003889 0.9 VDD 125.113,188.304 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U341
0.8382 0.05839 0.003394 0.9 VDD 131.548,203.280 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U342
0.8373 0.05842 0.00432 0.9 VDD 132.088,203.856 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U343
0.8377 0.05846 0.003877 0.9 VDD 133.123,203.280 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U344
0.8383 0.05924 0.002451 0.9 VDD 132.358,196.944 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U345
0.8383 0.05926 0.002403 0.9 VDD 132.178,197.520 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U346
0.8382 0.05919 0.002604 0.9 VDD 132.943,196.944 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U347
0.8396 0.05762 0.002748 0.9 VDD 132.088,201.552 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U348
0.8395 0.05745 0.003023 0.9 VDD 133.258,201.552 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U349
0.8396 0.05756 0.002844 0.9 VDD 132.493,201.552 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U350
0.8373 0.05912 0.003607 0.9 VDD 128.578,180.240 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U351
0.8377 0.05915 0.003135 0.9 VDD 129.748,180.816 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U352
0.8377 0.05913 0.003156 0.9 VDD 128.623,180.816 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U353
0.8355 0.05987 0.004655 0.9 VDD 124.168,182.544 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U354
0.8376 0.05923 0.003209 0.9 VDD 124.618,180.816 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U355
0.8375 0.05932 0.003213 0.9 VDD 124.213,181.392 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U356
0.8393 0.05836 0.002311 0.9 VDD 132.538,199.248 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U357
0.8388 0.05891 0.002276 0.9 VDD 132.448,199.824 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U358
0.8392 0.05831 0.002541 0.9 VDD 133.123,199.248 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U359
0.8373 0.05644 0.006312 0.9 VDD 127.408,209.616 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U360
0.8364 0.05614 0.007415 0.9 VDD 127.138,210.768 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U361
0.8373 0.05615 0.006572 0.9 VDD 126.463,210.192 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U362
0.8343 0.06054 0.00515 0.9 VDD 133.978,190.032 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U363
0.8328 0.0614 0.005826 0.9 VDD 133.528,191.184 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U364
0.8333 0.06128 0.005463 0.9 VDD 132.943,191.184 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U365
0.8352 0.06052 0.004292 0.9 VDD 131.908,181.968 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U366
0.836 0.06062 0.003393 0.9 VDD 132.898,181.392 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U367
0.8376 0.05907 0.003375 0.9 VDD 132.673,180.816 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U368
0.8366 0.05981 0.003606 0.9 VDD 133.798,193.488 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U369
0.8356 0.06102 0.003349 0.9 VDD 132.898,194.064 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U370
0.8369 0.05991 0.003233 0.9 VDD 132.493,193.488 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U371
0.8381 0.05606 0.00581 0.9 VDD 131.998,210.192 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U372
0.8366 0.05606 0.007332 0.9 VDD 131.863,210.768 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U373
0.8353 0.06024 0.004486 0.9 VDD 132.988,185.424 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U374
0.835 0.06096 0.00404 0.9 VDD 132.808,186.576 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U375
0.8346 0.06096 0.004436 0.9 VDD 132.853,186.000 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U376
0.8362 0.05973 0.004115 0.9 VDD 124.528,195.216 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U377
0.8367 0.05943 0.003873 0.9 VDD 125.518,195.216 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U378
0.8359 0.05999 0.004126 0.9 VDD 124.483,194.640 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U379
0.8339 0.06026 0.005792 0.9 VDD 125.608,191.760 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U380
0.8346 0.06011 0.005336 0.9 VDD 124.573,192.912 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U381
0.8393 0.05826 0.002457 0.9 VDD 133.618,198.672 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U382
0.8394 0.05833 0.002301 0.9 VDD 132.853,198.672 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U383
0.84 0.05763 0.00238 0.9 VDD 131.998,200.976 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U384
0.8383 0.05893 0.002758 0.9 VDD 133.303,200.400 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U385
0.8356 0.05978 0.00461 0.9 VDD 124.528,182.544 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U386
0.8359 0.05969 0.004437 0.9 VDD 124.573,184.272 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U387
0.8362 0.06049 0.003289 0.9 VDD 131.638,181.392 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U388
0.8376 0.05918 0.003217 0.9 VDD 130.783,180.816 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U389
0.8372 0.0591 0.003742 0.9 VDD 127.858,180.240 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U390
0.8374 0.05943 0.003184 0.9 VDD 126.733,181.392 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U391
0.8357 0.05999 0.004353 0.9 VDD 133.168,183.696 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U392
0.8359 0.06003 0.004116 0.9 VDD 132.133,183.696 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U393
0.8357 0.05994 0.004388 0.9 VDD 124.888,189.456 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U394
0.8358 0.05995 0.004265 0.9 VDD 124.843,190.608 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U395
0.8357 0.05985 0.004469 0.9 VDD 133.348,192.912 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U396
0.8359 0.05989 0.004219 0.9 VDD 132.763,192.912 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U397
0.838 0.05842 0.00356 0.9 VDD 132.088,203.280 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U398
0.8383 0.05898 0.002758 0.9 VDD 132.133,202.128 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U399
0.8375 0.05913 0.003353 0.9 VDD 133.618,196.368 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U400
0.8377 0.0592 0.003136 0.9 VDD 132.853,196.368 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U401
0.8345 0.06057 0.004975 0.9 VDD 133.528,190.032 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U402
0.8348 0.06055 0.004649 0.9 VDD 132.853,190.032 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U403
0.837 0.05647 0.006511 0.9 VDD 126.688,209.616 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U404
0.8367 0.05687 0.006425 0.9 VDD 126.373,208.464 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U405
0.838 0.05612 0.005915 0.9 VDD 128.848,210.192 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U406
0.8371 0.05612 0.006816 0.9 VDD 128.623,210.768 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U407
0.838 0.05613 0.005857 0.9 VDD 132.628,209.616 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U408
0.8381 0.05603 0.005919 0.9 VDD 133.483,210.192 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U409
0.8375 0.05696 0.005523 0.9 VDD 133.393,207.888 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U410
0.8376 0.05906 0.003372 0.9 VDD 125.788,198.096 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U411
0.8384 0.05923 0.002421 0.9 VDD 126.958,196.944 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U412
0.8385 0.05907 0.002407 0.9 VDD 127.048,197.520 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U413
0.8397 0.05846 0.00185 0.9 VDD 131.368,199.248 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U414
0.8373 0.05945 0.003292 0.9 VDD 124.618,196.368 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U415
0.8393 0.05889 0.00185 0.9 VDD 131.368,199.824 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U417
0.8344 0.06183 0.003743 0.9 VDD 129.163,191.760 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U418
0.8349 0.06127 0.003794 0.9 VDD 128.128,192.336 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U419
0.8361 0.0605 0.003438 0.9 VDD 129.163,186.576 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U420
0.8363 0.0596 0.004083 0.9 VDD 127.138,185.424 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U421
0.8365 0.06032 0.003185 0.9 VDD 129.478,188.304 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U422
0.8371 0.05972 0.00317 0.9 VDD 129.568,187.728 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U423
0.8366 0.0596 0.003762 0.9 VDD 127.858,184.272 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U424
0.8366 0.05976 0.003619 0.9 VDD 128.488,184.848 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U425
0.8367 0.05993 0.003337 0.9 VDD 129.928,184.848 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U426
0.8366 0.05993 0.003506 0.9 VDD 130.378,184.272 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U427
0.8366 0.05982 0.003616 0.9 VDD 128.983,185.424 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U428
0.8367 0.05972 0.003557 0.9 VDD 128.758,184.272 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U429
0.8363 0.05981 0.003927 0.9 VDD 127.858,192.912 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U430
0.837 0.05976 0.003224 0.9 VDD 127.498,193.488 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U431
0.8368 0.05968 0.003467 0.9 VDD 129.073,187.152 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U432
0.8363 0.05946 0.004265 0.9 VDD 126.238,187.152 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U433
0.8364 0.06026 0.003317 0.9 VDD 129.073,189.456 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U434
0.8363 0.05963 0.004092 0.9 VDD 126.328,189.456 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U435
0.8369 0.05797 0.005166 0.9 VDD 131.638,207.312 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U436
0.8373 0.05695 0.005704 0.9 VDD 131.638,208.464 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U437
0.8364 0.05985 0.003732 0.9 VDD 131.323,187.728 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U438
0.836 0.06056 0.003455 0.9 VDD 131.008,188.880 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U439
0.8345 0.06099 0.004527 0.9 VDD 131.593,191.184 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U440
0.8338 0.06271 0.003461 0.9 VDD 131.008,192.336 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U441
0.8359 0.06071 0.003415 0.9 VDD 130.468,186.576 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U442
0.8357 0.06071 0.003547 0.9 VDD 130.468,186.000 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U443
0.8352 0.06053 0.004272 0.9 VDD 132.088,190.032 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U444
0.8349 0.06102 0.004094 0.9 VDD 131.728,190.608 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U445
0.8377 0.05825 0.00407 0.9 VDD 131.413,204.432 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U446
0.8371 0.05792 0.00498 0.9 VDD 130.738,207.312 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U447
0.8363 0.06083 0.002922 0.9 VDD 131.413,194.064 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U448
0.8366 0.06071 0.002687 0.9 VDD 130.558,194.640 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U449
0.8372 0.06001 0.002778 0.9 VDD 130.918,193.488 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U450
0.8371 0.05998 0.002935 0.9 VDD 131.458,193.488 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U451
0.8359 0.06013 0.004001 0.9 VDD 131.683,185.424 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U452
0.8363 0.06004 0.003708 0.9 VDD 130.918,184.848 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U453
0.8369 0.05796 0.005128 0.9 VDD 131.458,207.312 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U454
0.8381 0.05694 0.004999 0.9 VDD 130.828,207.888 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U455
0.8374 0.05691 0.005679 0.9 VDD 128.668,208.464 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U456
0.8382 0.05692 0.004888 0.9 VDD 129.568,207.888 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U457
0.8374 0.05826 0.004307 0.9 VDD 128.533,203.856 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U458
0.8372 0.05805 0.004777 0.9 VDD 127.678,204.432 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U459
0.8368 0.05753 0.005644 0.9 VDD 128.038,206.736 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U460
0.8372 0.05768 0.005089 0.9 VDD 129.028,206.736 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U461
0.8372 0.0582 0.004618 0.9 VDD 128.803,205.008 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U462
0.8367 0.05802 0.005269 0.9 VDD 127.498,205.008 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U463
0.8381 0.05627 0.00568 0.9 VDD 130.378,209.616 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U464
0.8382 0.05621 0.005619 0.9 VDD 131.278,209.040 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U465
0.8387 0.05867 0.002621 0.9 VDD 128.848,202.128 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U466
0.8379 0.05866 0.003458 0.9 VDD 128.758,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U467
0.8382 0.0588 0.002974 0.9 VDD 130.198,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U468
0.839 0.05876 0.002247 0.9 VDD 129.748,202.128 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U469
0.8396 0.05845 0.001977 0.9 VDD 131.548,198.672 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U470
0.8387 0.05926 0.002 0.9 VDD 131.638,198.096 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U471
0.8403 0.0579 0.001813 0.9 VDD 130.108,200.976 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U472
0.8402 0.05781 0.002003 0.9 VDD 130.738,200.976 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U473
0.8399 0.05883 0.001244 0.9 VDD 129.793,199.824 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U474
0.8396 0.05878 0.001613 0.9 VDD 128.218,199.824 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U475
0.8378 0.0599 0.002265 0.9 VDD 130.468,195.792 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U476
0.8381 0.05932 0.002595 0.9 VDD 131.368,196.368 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U477
0.8388 0.05926 0.001944 0.9 VDD 130.468,197.520 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U478
0.8386 0.05926 0.002165 0.9 VDD 131.278,197.520 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U479
0.8393 0.05885 0.001894 0.9 VDD 130.378,200.400 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U480
0.839 0.05888 0.002166 0.9 VDD 131.278,200.400 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U481
0.8378 0.05919 0.003056 0.9 VDD 125.698,196.368 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U482
0.8366 0.0602 0.003216 0.9 VDD 121.378,196.944 peripherals_i/apb_timer_i/U4
0.8368 0.06008 0.003149 0.9 VDD 121.918,196.944 peripherals_i/apb_timer_i/U5
0.8305 0.06246 0.007078 0.9 VDD 122.323,191.760 peripherals_i/apb_timer_i/U6
0.8349 0.06037 0.004694 0.9 VDD 122.413,184.848 peripherals_i/apb_timer_i/U7
0.8354 0.06005 0.004583 0.9 VDD 123.313,188.880 peripherals_i/apb_timer_i/U8
0.8353 0.06016 0.004567 0.9 VDD 123.493,184.848 peripherals_i/apb_timer_i/U9
0.8353 0.06014 0.004586 0.9 VDD 123.583,185.424 peripherals_i/apb_timer_i/U10
0.8354 0.05993 0.004642 0.9 VDD 122.863,184.272 peripherals_i/apb_timer_i/U11
0.8352 0.06046 0.004306 0.9 VDD 123.043,194.064 peripherals_i/apb_timer_i/U12
0.8358 0.0601 0.004093 0.9 VDD 122.593,187.728 peripherals_i/apb_timer_i/U13
0.835 0.06046 0.004557 0.9 VDD 122.593,190.032 peripherals_i/apb_timer_i/U14
0.8365 0.05665 0.006866 0.9 VDD 125.383,209.616 peripherals_i/apb_timer_i/U15
0.8351 0.0602 0.004701 0.9 VDD 122.143,188.880 peripherals_i/apb_timer_i/U16
0.8318 0.06225 0.005901 0.9 VDD 122.683,192.336 peripherals_i/apb_timer_i/U17
0.8354 0.05996 0.004666 0.9 VDD 123.583,187.152 peripherals_i/apb_timer_i/U18
0.8352 0.06031 0.004474 0.9 VDD 123.313,190.032 peripherals_i/apb_timer_i/U19
0.8353 0.05808 0.006578 0.9 VDD 124.393,207.312 peripherals_i/apb_timer_i/U20
0.8346 0.06071 0.004661 0.9 VDD 122.233,194.640 peripherals_i/apb_timer_i/U21
0.8337 0.06052 0.005748 0.9 VDD 123.223,192.912 peripherals_i/apb_timer_i/U22
0.8351 0.06032 0.004623 0.9 VDD 122.683,185.424 peripherals_i/apb_timer_i/U23
0.836 0.0569 0.007085 0.9 VDD 124.573,209.616 peripherals_i/apb_timer_i/U24
0.8363 0.05735 0.006349 0.9 VDD 125.113,207.888 peripherals_i/apb_timer_i/U25
0.8343 0.05906 0.006647 0.9 VDD 123.223,204.432 peripherals_i/apb_timer_i/U26
0.8339 0.05852 0.007571 0.9 VDD 123.493,206.736 peripherals_i/apb_timer_i/U27
0.8342 0.05902 0.006783 0.9 VDD 123.313,205.008 peripherals_i/apb_timer_i/U28
0.8364 0.05679 0.006761 0.9 VDD 124.933,209.040 peripherals_i/apb_timer_i/U29
0.8349 0.05946 0.005672 0.9 VDD 123.853,203.280 peripherals_i/apb_timer_i/U30
0.836 0.05952 0.004471 0.9 VDD 123.943,202.128 peripherals_i/apb_timer_i/U31
0.8365 0.0595 0.003954 0.9 VDD 124.213,198.672 peripherals_i/apb_timer_i/U32
0.8353 0.05973 0.004983 0.9 VDD 123.853,200.976 peripherals_i/apb_timer_i/U33
0.8377 0.05982 0.002481 0.9 VDD 123.313,199.248 peripherals_i/apb_timer_i/U34
0.8346 0.06058 0.004785 0.9 VDD 121.693,195.216 peripherals_i/apb_timer_i/U35
0.8373 0.05976 0.002895 0.9 VDD 123.763,197.520 peripherals_i/apb_timer_i/U36
0.8354 0.0595 0.005096 0.9 VDD 123.583,200.400 peripherals_i/apb_timer_i/U37
0.8296 0.05913 0.0113 0.9 VDD 97.933,219.408 peripherals_i/apb_event_unit_i/CTS_ccl_a_buf_00012
0.8229 0.06751 0.009584 0.9 VDD 103.873,203.856 peripherals_i/apb_event_unit_i/CTS_ccl_a_buf_00010
0.8331 0.06253 0.00433 0.9 VDD 93.703,203.280 peripherals_i/apb_event_unit_i/CTS_ccl_a_buf_00008
0.8363 0.06047 0.003209 0.9 VDD 92.713,200.400 peripherals_i/apb_event_unit_i/CTS_cdb_buf_00339
0.8267 0.06124 0.01204 0.9 VDD 107.743,213.072 peripherals_i/apb_event_unit_i/FE_OFC67_n1
0.8346 0.06205 0.003332 0.9 VDD 96.808,200.400 peripherals_i/apb_event_unit_i/FE_OFC66_n1
0.8267 0.06119 0.01216 0.9 VDD 108.058,212.496 peripherals_i/apb_event_unit_i/FE_OFC12_n1
0.8363 0.05991 0.003777 0.9 VDD 91.678,200.976 peripherals_i/apb_event_unit_i/i_interrupt_unit/FE_OFC259_n151
0.8321 0.06167 0.00618 0.9 VDD 86.638,200.400 peripherals_i/apb_event_unit_i/i_interrupt_unit/FE_OFC236_n148
0.8292 0.06322 0.007558 0.9 VDD 110.713,198.672 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][31]
0.8291 0.06333 0.007582 0.9 VDD 109.633,198.096 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][30]
0.8257 0.06551 0.008746 0.9 VDD 110.983,200.976 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][29]
0.8272 0.06258 0.01024 0.9 VDD 110.083,206.736 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][28]
0.8268 0.06209 0.01114 0.9 VDD 109.993,211.344 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][27]
0.8258 0.06211 0.01206 0.9 VDD 109.903,211.920 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][26]
0.8267 0.06164 0.0117 0.9 VDD 104.503,212.496 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][25]
0.8257 0.06226 0.012 0.9 VDD 106.123,211.920 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][24]
0.8292 0.06342 0.007376 0.9 VDD 107.023,198.096 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][23]
0.8269 0.06376 0.009334 0.9 VDD 110.173,208.464 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][22]
0.8299 0.06326 0.006852 0.9 VDD 104.773,198.096 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][21]
0.8313 0.06333 0.005398 0.9 VDD 101.443,198.672 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][20]
0.8292 0.06363 0.00718 0.9 VDD 105.943,198.672 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][19]
0.8301 0.06357 0.006304 0.9 VDD 103.333,198.672 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][18]
0.8346 0.06315 0.002203 0.9 VDD 100.633,199.248 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][17]
0.8333 0.06243 0.004255 0.9 VDD 98.023,200.400 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][16]
0.8293 0.06308 0.007617 0.9 VDD 99.823,208.464 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][15]
0.831 0.06191 0.007127 0.9 VDD 99.013,206.160 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][14]
0.8305 0.06065 0.008845 0.9 VDD 99.283,211.344 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][13]
0.8316 0.06023 0.00818 0.9 VDD 97.753,210.768 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][12]
0.8339 0.05849 0.00758 0.9 VDD 92.353,210.768 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][11]
0.8331 0.05975 0.007171 0.9 VDD 95.863,210.768 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][10]
0.8339 0.05826 0.007843 0.9 VDD 91.093,209.040 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][9]
0.8326 0.06 0.007403 0.9 VDD 87.493,207.312 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][8]
0.8296 0.06038 0.01 0.9 VDD 85.063,208.464 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][7]
0.8287 0.06126 0.01 0.9 VDD 85.063,209.040 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][6]
0.8305 0.06009 0.009371 0.9 VDD 84.883,210.192 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][5]
0.8294 0.06126 0.00935 0.9 VDD 85.063,209.616 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][4]
0.8317 0.06053 0.007761 0.9 VDD 85.243,207.312 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][3]
0.8309 0.05975 0.009352 0.9 VDD 87.583,208.464 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][2]
0.8328 0.06135 0.005805 0.9 VDD 87.763,200.976 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][1]
0.8334 0.061 0.005572 0.9 VDD 88.303,200.400 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][0]
0.8299 0.06285 0.007295 0.9 VDD 112.873,198.096 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][31]
0.8321 0.06268 0.005251 0.9 VDD 110.173,195.792 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][30]
0.829 0.06256 0.008465 0.9 VDD 112.963,200.400 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][29]
0.829 0.0621 0.008947 0.9 VDD 113.773,205.584 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][28]
0.8281 0.05994 0.01195 0.9 VDD 112.873,213.072 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][27]
0.8254 0.05954 0.01501 0.9 VDD 112.513,214.800 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][26]
0.8237 0.06327 0.013 0.9 VDD 104.233,214.224 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][25]
0.8288 0.06099 0.01017 0.9 VDD 103.603,210.768 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][24]
0.8312 0.06282 0.005995 0.9 VDD 108.013,195.216 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][23]
0.8284 0.06264 0.008967 0.9 VDD 113.953,207.888 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][22]
0.831 0.0635 0.005511 0.9 VDD 104.143,194.640 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][21]
0.8327 0.06246 0.004806 0.9 VDD 101.263,195.216 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][20]
0.8317 0.06326 0.005074 0.9 VDD 106.123,193.488 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][19]
0.8328 0.06277 0.004434 0.9 VDD 103.423,195.792 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][18]
0.8345 0.06203 0.00342 0.9 VDD 99.103,195.792 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][17]
0.8349 0.06207 0.003039 0.9 VDD 97.393,198.672 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][16]
0.8308 0.06246 0.006723 0.9 VDD 98.113,207.888 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][15]
0.8354 0.06004 0.004515 0.9 VDD 93.883,205.584 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][14]
0.8296 0.0608 0.009592 0.9 VDD 101.533,210.768 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][13]
0.8331 0.05976 0.007094 0.9 VDD 98.203,209.040 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][12]
0.8334 0.05958 0.006989 0.9 VDD 92.623,208.464 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][11]
0.8325 0.06143 0.006118 0.9 VDD 95.863,208.464 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][10]
0.8351 0.05915 0.005734 0.9 VDD 90.103,206.160 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][9]
0.8303 0.06207 0.007646 0.9 VDD 85.153,203.280 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][8]
0.8327 0.06082 0.006457 0.9 VDD 81.913,206.736 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][7]
0.8292 0.06062 0.01023 0.9 VDD 82.093,211.344 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][6]
0.8287 0.06003 0.01123 0.9 VDD 82.093,214.224 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][5]
0.8281 0.06176 0.01018 0.9 VDD 82.183,209.040 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][4]
0.8332 0.06049 0.006331 0.9 VDD 85.423,206.736 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][3]
0.8273 0.06359 0.009077 0.9 VDD 82.003,204.432 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][2]
0.8313 0.06221 0.00653 0.9 VDD 85.513,200.976 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][1]
0.8341 0.06213 0.003812 0.9 VDD 85.423,199.824 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][0]
0.8324 0.06241 0.005167 0.9 VDD 112.423,195.792 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][31]
0.8344 0.0617 0.003889 0.9 VDD 112.873,196.944 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][31]
0.8307 0.06328 0.005987 0.9 VDD 110.263,194.640 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][30]
0.8328 0.06194 0.00525 0.9 VDD 110.083,196.368 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][30]
0.8299 0.06281 0.007295 0.9 VDD 112.873,198.672 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][29]
0.8344 0.06253 0.00308 0.9 VDD 113.143,199.824 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][29]
0.828 0.06206 0.009952 0.9 VDD 113.953,206.160 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][28]
0.8283 0.06255 0.009117 0.9 VDD 111.253,205.584 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][28]
0.8275 0.06109 0.01137 0.9 VDD 113.143,211.920 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][27]
0.8275 0.06153 0.01099 0.9 VDD 111.883,211.344 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][27]
0.8223 0.06272 0.01503 0.9 VDD 112.693,214.224 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][26]
0.8248 0.06314 0.01208 0.9 VDD 110.893,213.648 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][26]
0.8249 0.06343 0.01164 0.9 VDD 105.133,213.648 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][25]
0.8271 0.06167 0.01123 0.9 VDD 103.153,213.072 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][25]
0.8268 0.06177 0.01147 0.9 VDD 103.693,211.920 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][24]
0.8307 0.06103 0.008313 0.9 VDD 104.683,210.192 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][24]
0.8305 0.06347 0.005999 0.9 VDD 108.103,194.640 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][23]
0.8329 0.06202 0.0051 0.9 VDD 107.833,196.368 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][23]
0.8283 0.06268 0.009015 0.9 VDD 113.863,208.464 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][22]
0.8309 0.05986 0.009283 0.9 VDD 111.253,209.040 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][22]
0.8318 0.06349 0.004746 0.9 VDD 104.053,194.064 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][21]
0.8332 0.06316 0.003682 0.9 VDD 104.233,197.520 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][21]
0.8319 0.06319 0.004889 0.9 VDD 101.533,194.640 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][20]
0.835 0.06172 0.003281 0.9 VDD 101.263,196.944 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][20]
0.8306 0.06353 0.005821 0.9 VDD 106.213,194.640 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][19]
0.8323 0.06286 0.004861 0.9 VDD 105.853,195.792 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][19]
0.8345 0.0619 0.003605 0.9 VDD 103.423,196.944 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][18]
0.8319 0.06276 0.005347 0.9 VDD 103.333,195.216 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][18]
0.8351 0.06145 0.003472 0.9 VDD 99.283,196.368 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][17]
0.835 0.06208 0.00293 0.9 VDD 99.553,197.520 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][17]
0.8366 0.06107 0.002348 0.9 VDD 97.303,196.944 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][16]
0.8364 0.06213 0.001499 0.9 VDD 97.033,199.824 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][16]
0.8341 0.06072 0.005225 0.9 VDD 95.863,206.736 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][15]
0.832 0.06136 0.006644 0.9 VDD 97.933,207.312 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][15]
0.8318 0.06376 0.004473 0.9 VDD 95.863,203.856 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][14]
0.8345 0.06102 0.004473 0.9 VDD 95.863,204.432 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][14]
0.8273 0.06164 0.01107 0.9 VDD 102.523,212.496 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][13]
0.8321 0.06018 0.00777 0.9 VDD 101.533,209.616 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][13]
0.8327 0.05999 0.007328 0.9 VDD 99.643,209.616 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][12]
0.8308 0.06231 0.006926 0.9 VDD 97.753,208.464 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][12]
0.8345 0.05947 0.006026 0.9 VDD 92.443,207.888 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][11]
0.8353 0.0597 0.005036 0.9 VDD 93.163,206.736 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][11]
0.8329 0.06143 0.005633 0.9 VDD 95.863,207.888 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][10]
0.8345 0.06 0.005493 0.9 VDD 93.883,207.312 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][10]
0.8349 0.05929 0.005829 0.9 VDD 89.563,206.736 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][9]
0.8348 0.05873 0.006456 0.9 VDD 91.093,207.312 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][9]
0.8305 0.06205 0.007474 0.9 VDD 85.783,205.008 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][8]
0.8306 0.06165 0.007777 0.9 VDD 86.323,203.856 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][8]
0.8316 0.06052 0.007828 0.9 VDD 84.073,207.888 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][7]
0.8314 0.06072 0.007839 0.9 VDD 81.913,207.888 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][7]
0.8289 0.06049 0.01063 0.9 VDD 82.093,212.496 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][6]
0.8293 0.06052 0.01022 0.9 VDD 82.273,210.768 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][6]
0.8294 0.05939 0.01123 0.9 VDD 82.363,214.800 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][5]
0.8277 0.06051 0.01176 0.9 VDD 82.003,213.072 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][5]
0.8301 0.06053 0.009417 0.9 VDD 82.183,210.192 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][4]
0.8291 0.06071 0.01018 0.9 VDD 82.093,208.464 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][4]
0.8286 0.06287 0.008567 0.9 VDD 83.893,204.432 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][3]
0.8323 0.06016 0.007535 0.9 VDD 85.513,205.584 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][3]
0.8313 0.06058 0.008132 0.9 VDD 82.003,205.584 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][2]
0.8331 0.06042 0.00644 0.9 VDD 83.713,206.160 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][2]
0.829 0.06328 0.00776 0.9 VDD 84.703,202.704 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][1]
0.8312 0.06219 0.0066 0.9 VDD 85.243,200.400 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][1]
0.8337 0.06192 0.00442 0.9 VDD 85.423,198.672 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][0]
0.8349 0.06121 0.003936 0.9 VDD 87.313,198.672 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][0]
0.8363 0.06063 0.003061 0.9 VDD 95.863,189.456 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[0]
0.8365 0.06001 0.003526 0.9 VDD 91.543,192.912 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[8]
0.835 0.06198 0.003068 0.9 VDD 95.863,191.760 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[16]
0.8329 0.06242 0.004711 0.9 VDD 100.183,192.912 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[24]
0.8364 0.06052 0.003061 0.9 VDD 95.863,188.880 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[1]
0.8364 0.05981 0.003763 0.9 VDD 90.913,190.608 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[9]
0.8348 0.06174 0.00345 0.9 VDD 96.763,192.912 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[17]
0.8331 0.06277 0.00413 0.9 VDD 99.373,194.640 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[25]
0.837 0.06018 0.002832 0.9 VDD 93.253,188.304 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[2]
0.8361 0.06028 0.003616 0.9 VDD 91.903,191.760 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[10]
0.8347 0.0622 0.00314 0.9 VDD 97.303,194.064 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[18]
0.8356 0.06091 0.003456 0.9 VDD 97.933,189.456 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[26]
0.8368 0.06026 0.002916 0.9 VDD 93.703,188.880 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[3]
0.8364 0.05983 0.003794 0.9 VDD 91.273,191.184 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[11]
0.8336 0.06259 0.00386 0.9 VDD 97.753,192.336 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[19]
0.8342 0.06143 0.004395 0.9 VDD 99.373,191.184 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[27]
0.837 0.05975 0.003258 0.9 VDD 89.383,188.880 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[4]
0.8363 0.0609 0.002839 0.9 VDD 93.883,192.912 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[12]
0.8331 0.06295 0.003918 0.9 VDD 100.183,194.064 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[20]
0.8333 0.06163 0.005116 0.9 VDD 101.623,191.184 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[28]
0.8367 0.06 0.00326 0.9 VDD 89.293,189.456 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[5]
0.8363 0.06038 0.003292 0.9 VDD 92.443,193.488 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[13]
0.8359 0.06065 0.003456 0.9 VDD 97.933,188.880 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[21]
0.8347 0.0612 0.004074 0.9 VDD 101.803,190.032 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[29]
0.8355 0.06028 0.004179 0.9 VDD 89.023,190.608 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[6]
0.8358 0.06151 0.002674 0.9 VDD 95.863,193.488 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[14]
0.8324 0.0631 0.004544 0.9 VDD 99.643,192.336 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[22]
0.8343 0.06163 0.004053 0.9 VDD 101.623,190.608 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[30]
0.8358 0.06001 0.004148 0.9 VDD 89.203,190.032 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[7]
0.835 0.06198 0.00303 0.9 VDD 95.863,192.336 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[15]
0.835 0.0614 0.003645 0.9 VDD 99.193,190.608 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[23]
0.8314 0.0635 0.005092 0.9 VDD 101.533,191.760 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[31]
0.8359 0.05981 0.00433 0.9 VDD 90.643,200.400 peripherals_i/apb_event_unit_i/i_interrupt_unit/U4
0.8301 0.06255 0.00736 0.9 VDD 86.098,202.704 peripherals_i/apb_event_unit_i/i_interrupt_unit/U6
0.8338 0.06001 0.006231 0.9 VDD 86.278,206.160 peripherals_i/apb_event_unit_i/i_interrupt_unit/U7
0.8333 0.05975 0.00699 0.9 VDD 87.538,205.584 peripherals_i/apb_event_unit_i/i_interrupt_unit/U8
0.8354 0.05896 0.00563 0.9 VDD 91.318,205.584 peripherals_i/apb_event_unit_i/i_interrupt_unit/U9
0.8354 0.05929 0.005299 0.9 VDD 92.083,205.584 peripherals_i/apb_event_unit_i/i_interrupt_unit/U10
0.8354 0.05946 0.005191 0.9 VDD 92.488,206.160 peripherals_i/apb_event_unit_i/i_interrupt_unit/U11
0.8351 0.05977 0.005085 0.9 VDD 92.578,205.008 peripherals_i/apb_event_unit_i/i_interrupt_unit/U12
0.8334 0.06129 0.0053 0.9 VDD 97.303,205.584 peripherals_i/apb_event_unit_i/i_interrupt_unit/U13
0.8332 0.06143 0.005385 0.9 VDD 97.123,204.432 peripherals_i/apb_event_unit_i/i_interrupt_unit/U14
0.8341 0.06254 0.003332 0.9 VDD 96.808,200.976 peripherals_i/apb_event_unit_i/i_interrupt_unit/U15
0.8341 0.05978 0.006095 0.9 VDD 87.403,206.160 peripherals_i/apb_event_unit_i/i_interrupt_unit/U17
0.8333 0.06301 0.003682 0.9 VDD 97.258,202.128 peripherals_i/apb_event_unit_i/i_interrupt_unit/U18
0.8284 0.06268 0.008926 0.9 VDD 107.203,207.312 peripherals_i/apb_event_unit_i/i_interrupt_unit/U19
0.8276 0.06263 0.009741 0.9 VDD 106.168,206.736 peripherals_i/apb_event_unit_i/i_interrupt_unit/U20
0.8272 0.06295 0.009884 0.9 VDD 106.798,206.160 peripherals_i/apb_event_unit_i/i_interrupt_unit/U21
0.8274 0.06582 0.006818 0.9 VDD 105.943,201.552 peripherals_i/apb_event_unit_i/i_interrupt_unit/U22
0.8274 0.06579 0.006796 0.9 VDD 105.628,201.552 peripherals_i/apb_event_unit_i/i_interrupt_unit/U23
0.8359 0.06235 0.001732 0.9 VDD 98.203,199.248 peripherals_i/apb_event_unit_i/i_interrupt_unit/U24
0.8346 0.06302 0.002341 0.9 VDD 102.163,199.824 peripherals_i/apb_event_unit_i/i_interrupt_unit/U25
0.8343 0.06321 0.002513 0.9 VDD 104.278,199.824 peripherals_i/apb_event_unit_i/i_interrupt_unit/U26
0.8339 0.06359 0.00251 0.9 VDD 104.233,199.248 peripherals_i/apb_event_unit_i/i_interrupt_unit/U27
0.8277 0.06565 0.006685 0.9 VDD 104.638,201.552 peripherals_i/apb_event_unit_i/i_interrupt_unit/U28
0.8275 0.06574 0.006758 0.9 VDD 105.088,201.552 peripherals_i/apb_event_unit_i/i_interrupt_unit/U29
0.8334 0.06284 0.00376 0.9 VDD 97.393,201.552 peripherals_i/apb_event_unit_i/i_interrupt_unit/U30
0.8352 0.06025 0.004535 0.9 VDD 93.838,205.008 peripherals_i/apb_event_unit_i/i_interrupt_unit/U31
0.8318 0.0612 0.00699 0.9 VDD 87.538,205.008 peripherals_i/apb_event_unit_i/i_interrupt_unit/U32
0.8331 0.06154 0.005369 0.9 VDD 97.438,205.008 peripherals_i/apb_event_unit_i/i_interrupt_unit/U33
0.8329 0.06302 0.00405 0.9 VDD 97.753,200.976 peripherals_i/apb_event_unit_i/i_interrupt_unit/U34
0.8285 0.06265 0.008844 0.9 VDD 106.528,207.312 peripherals_i/apb_event_unit_i/i_interrupt_unit/U35
0.8286 0.06263 0.008778 0.9 VDD 105.988,207.312 peripherals_i/apb_event_unit_i/i_interrupt_unit/U36
0.8291 0.06348 0.007439 0.9 VDD 107.788,198.672 peripherals_i/apb_event_unit_i/i_interrupt_unit/U37
0.8273 0.06392 0.008767 0.9 VDD 105.898,207.888 peripherals_i/apb_event_unit_i/i_interrupt_unit/U38
0.8279 0.06522 0.006901 0.9 VDD 107.158,202.128 peripherals_i/apb_event_unit_i/i_interrupt_unit/U39
0.8272 0.06593 0.006895 0.9 VDD 107.068,201.552 peripherals_i/apb_event_unit_i/i_interrupt_unit/U40
0.8273 0.06294 0.00972 0.9 VDD 106.078,206.160 peripherals_i/apb_event_unit_i/i_interrupt_unit/U41
0.8339 0.06358 0.002471 0.9 VDD 103.738,199.248 peripherals_i/apb_event_unit_i/i_interrupt_unit/U42
0.8348 0.06295 0.002274 0.9 VDD 101.398,199.824 peripherals_i/apb_event_unit_i/i_interrupt_unit/U43
0.8347 0.06298 0.002306 0.9 VDD 101.758,199.824 peripherals_i/apb_event_unit_i/i_interrupt_unit/U44
0.8325 0.06176 0.005713 0.9 VDD 98.113,205.008 peripherals_i/apb_event_unit_i/i_interrupt_unit/U45
0.8326 0.06164 0.005782 0.9 VDD 98.248,205.584 peripherals_i/apb_event_unit_i/i_interrupt_unit/U46
0.8329 0.06151 0.005599 0.9 VDD 97.888,205.584 peripherals_i/apb_event_unit_i/i_interrupt_unit/U47
0.8352 0.05987 0.004947 0.9 VDD 93.478,206.160 peripherals_i/apb_event_unit_i/i_interrupt_unit/U48
0.8354 0.05949 0.005085 0.9 VDD 92.578,205.584 peripherals_i/apb_event_unit_i/i_interrupt_unit/U49
0.8343 0.05966 0.006029 0.9 VDD 87.943,206.160 peripherals_i/apb_event_unit_i/i_interrupt_unit/U50
0.8337 0.06014 0.006155 0.9 VDD 86.908,206.736 peripherals_i/apb_event_unit_i/i_interrupt_unit/U51
0.834 0.05988 0.006155 0.9 VDD 86.908,206.160 peripherals_i/apb_event_unit_i/i_interrupt_unit/U52
0.8313 0.06151 0.007164 0.9 VDD 86.908,205.008 peripherals_i/apb_event_unit_i/i_interrupt_unit/U53
0.8329 0.0599 0.007189 0.9 VDD 86.818,205.584 peripherals_i/apb_event_unit_i/i_interrupt_unit/U54
0.8306 0.06222 0.007167 0.9 VDD 86.728,202.704 peripherals_i/apb_event_unit_i/i_interrupt_unit/U55
0.8278 0.06556 0.006608 0.9 VDD 104.188,201.552 peripherals_i/apb_event_unit_i/i_interrupt_unit/U56
0.828 0.06545 0.006515 0.9 VDD 103.648,201.552 peripherals_i/apb_event_unit_i/i_interrupt_unit/U57
0.8339 0.06242 0.003646 0.9 VDD 98.428,198.672 peripherals_i/apb_event_unit_i/i_interrupt_unit/U58
0.8322 0.06341 0.004403 0.9 VDD 98.518,201.552 peripherals_i/apb_event_unit_i/i_interrupt_unit/U59
0.836 0.05962 0.004327 0.9 VDD 91.138,201.552 peripherals_i/apb_event_unit_i/i_interrupt_unit/U60
0.836 0.05999 0.004026 0.9 VDD 90.283,194.064 peripherals_i/apb_event_unit_i/i_interrupt_unit/U61
0.8364 0.0609 0.002701 0.9 VDD 93.883,193.488 peripherals_i/apb_event_unit_i/i_interrupt_unit/U62
0.834 0.06321 0.002744 0.9 VDD 107.473,199.824 peripherals_i/apb_event_unit_i/i_interrupt_unit/U63
0.8343 0.06338 0.002306 0.9 VDD 101.758,199.248 peripherals_i/apb_event_unit_i/i_interrupt_unit/U64
0.8315 0.06348 0.005035 0.9 VDD 101.443,192.336 peripherals_i/apb_event_unit_i/i_interrupt_unit/U65
0.8356 0.06028 0.004086 0.9 VDD 90.013,191.760 peripherals_i/apb_event_unit_i/i_interrupt_unit/U66
0.8338 0.06235 0.003822 0.9 VDD 99.823,193.488 peripherals_i/apb_event_unit_i/i_interrupt_unit/U68
0.8356 0.06011 0.004288 0.9 VDD 89.968,194.640 peripherals_i/apb_event_unit_i/i_interrupt_unit/U69
0.8353 0.06025 0.004445 0.9 VDD 89.608,194.640 peripherals_i/apb_event_unit_i/i_interrupt_unit/U70
0.8366 0.06088 0.002562 0.9 VDD 93.883,194.640 peripherals_i/apb_event_unit_i/i_interrupt_unit/U71
0.8318 0.06333 0.00485 0.9 VDD 100.723,192.336 peripherals_i/apb_event_unit_i/i_interrupt_unit/U72
0.8354 0.06042 0.004168 0.9 VDD 89.653,191.760 peripherals_i/apb_event_unit_i/i_interrupt_unit/U73
0.8334 0.06221 0.004349 0.9 VDD 99.103,192.912 peripherals_i/apb_event_unit_i/i_interrupt_unit/U74
0.832 0.062 0.005967 0.9 VDD 87.133,202.128 peripherals_i/apb_event_unit_i/i_interrupt_unit/U75
0.8311 0.06188 0.006972 0.9 VDD 87.358,202.704 peripherals_i/apb_event_unit_i/i_interrupt_unit/U76
0.8354 0.06051 0.004138 0.9 VDD 88.978,192.912 peripherals_i/apb_event_unit_i/i_interrupt_unit/U77
0.8362 0.06001 0.003796 0.9 VDD 90.418,192.912 peripherals_i/apb_event_unit_i/i_interrupt_unit/U78
0.8367 0.06036 0.002952 0.9 VDD 93.883,191.184 peripherals_i/apb_event_unit_i/i_interrupt_unit/U79
0.8363 0.05977 0.003895 0.9 VDD 90.868,194.640 peripherals_i/apb_event_unit_i/i_interrupt_unit/U80
0.8368 0.06057 0.002678 0.9 VDD 94.963,191.184 peripherals_i/apb_event_unit_i/i_interrupt_unit/U81
0.8366 0.0597 0.003737 0.9 VDD 91.228,195.216 peripherals_i/apb_event_unit_i/i_interrupt_unit/U82
0.8365 0.06033 0.003162 0.9 VDD 92.533,194.640 peripherals_i/apb_event_unit_i/i_interrupt_unit/U83
0.8362 0.05991 0.003889 0.9 VDD 90.688,193.488 peripherals_i/apb_event_unit_i/i_interrupt_unit/U84
0.8363 0.06032 0.003395 0.9 VDD 91.993,192.336 peripherals_i/apb_event_unit_i/i_interrupt_unit/U85
0.8343 0.06215 0.003555 0.9 VDD 98.833,193.488 peripherals_i/apb_event_unit_i/i_interrupt_unit/U86
0.8336 0.06259 0.003786 0.9 VDD 97.753,191.760 peripherals_i/apb_event_unit_i/i_interrupt_unit/U87
0.8363 0.06015 0.0035 0.9 VDD 91.633,192.336 peripherals_i/apb_event_unit_i/i_interrupt_unit/U88
0.8363 0.06 0.003721 0.9 VDD 90.733,192.336 peripherals_i/apb_event_unit_i/i_interrupt_unit/U89
0.8361 0.06145 0.00247 0.9 VDD 95.323,194.064 peripherals_i/apb_event_unit_i/i_interrupt_unit/U90
0.8361 0.0609 0.002998 0.9 VDD 93.343,192.336 peripherals_i/apb_event_unit_i/i_interrupt_unit/U91
0.8347 0.06197 0.003311 0.9 VDD 97.933,193.488 peripherals_i/apb_event_unit_i/i_interrupt_unit/U92
0.8356 0.06169 0.002703 0.9 VDD 95.953,194.064 peripherals_i/apb_event_unit_i/i_interrupt_unit/U93
0.8333 0.06271 0.003956 0.9 VDD 98.203,191.760 peripherals_i/apb_event_unit_i/i_interrupt_unit/U94
0.8356 0.06145 0.002937 0.9 VDD 95.683,192.912 peripherals_i/apb_event_unit_i/i_interrupt_unit/U95
0.8331 0.06281 0.004091 0.9 VDD 98.563,191.760 peripherals_i/apb_event_unit_i/i_interrupt_unit/U96
0.8345 0.06208 0.003457 0.9 VDD 98.473,193.488 peripherals_i/apb_event_unit_i/i_interrupt_unit/U97
0.8354 0.06033 0.004297 0.9 VDD 89.473,193.488 peripherals_i/apb_event_unit_i/i_interrupt_unit/U98
0.836 0.06129 0.002714 0.9 VDD 94.243,192.336 peripherals_i/apb_event_unit_i/i_interrupt_unit/U100
0.8359 0.06004 0.004086 0.9 VDD 90.013,191.184 peripherals_i/apb_event_unit_i/i_interrupt_unit/U101
0.8352 0.06056 0.004251 0.9 VDD 89.293,191.760 peripherals_i/apb_event_unit_i/i_interrupt_unit/U103
0.8364 0.06077 0.00285 0.9 VDD 93.523,193.488 peripherals_i/apb_event_unit_i/i_interrupt_unit/U104
0.8328 0.06293 0.00426 0.9 VDD 99.013,191.760 peripherals_i/apb_event_unit_i/i_interrupt_unit/U105
0.8349 0.06117 0.003888 0.9 VDD 98.023,191.184 peripherals_i/apb_event_unit_i/i_interrupt_unit/U106
0.8317 0.06341 0.004943 0.9 VDD 101.083,192.336 peripherals_i/apb_event_unit_i/i_interrupt_unit/U107
0.8322 0.06319 0.004628 0.9 VDD 100.093,191.760 peripherals_i/apb_event_unit_i/i_interrupt_unit/U108
0.838 0.06012 0.001872 0.9 VDD 92.038,199.824 peripherals_i/apb_event_unit_i/i_interrupt_unit/U109
0.8376 0.06004 0.002335 0.9 VDD 92.218,198.672 peripherals_i/apb_event_unit_i/i_interrupt_unit/U110
0.8377 0.0598 0.00246 0.9 VDD 91.858,198.096 peripherals_i/apb_event_unit_i/i_interrupt_unit/U111
0.8379 0.06048 0.001637 0.9 VDD 92.758,199.824 peripherals_i/apb_event_unit_i/i_interrupt_unit/U112
0.8342 0.062 0.00379 0.9 VDD 106.978,196.944 peripherals_i/apb_event_unit_i/i_interrupt_unit/U113
0.8377 0.0596 0.002709 0.9 VDD 91.138,198.672 peripherals_i/apb_event_unit_i/i_interrupt_unit/U115
0.8381 0.06014 0.001726 0.9 VDD 92.488,199.248 peripherals_i/apb_event_unit_i/i_interrupt_unit/U116
0.8382 0.05959 0.002206 0.9 VDD 91.003,199.248 peripherals_i/apb_event_unit_i/i_interrupt_unit/U117
0.8321 0.06284 0.005035 0.9 VDD 107.293,195.792 peripherals_i/apb_event_unit_i/i_interrupt_unit/U118
0.8284 0.06282 0.008748 0.9 VDD 110.938,200.400 peripherals_i/apb_event_unit_i/i_interrupt_unit/U119
0.8343 0.06277 0.002984 0.9 VDD 111.343,199.824 peripherals_i/apb_event_unit_i/i_interrupt_unit/U120
0.8321 0.06023 0.007697 0.9 VDD 85.648,207.888 peripherals_i/apb_event_unit_i/i_interrupt_unit/U121
0.8292 0.06294 0.007843 0.9 VDD 83.713,205.008 peripherals_i/apb_event_unit_i/i_interrupt_unit/U122
0.8297 0.063 0.007294 0.9 VDD 99.598,207.888 peripherals_i/apb_event_unit_i/i_interrupt_unit/U123
0.8319 0.06193 0.006161 0.9 VDD 96.943,207.888 peripherals_i/apb_event_unit_i/i_interrupt_unit/U124
0.8341 0.06258 0.003343 0.9 VDD 101.668,197.520 peripherals_i/apb_event_unit_i/i_interrupt_unit/U125
0.8337 0.06241 0.003874 0.9 VDD 100.993,195.792 peripherals_i/apb_event_unit_i/i_interrupt_unit/U126
0.8356 0.06115 0.003242 0.9 VDD 87.448,199.248 peripherals_i/apb_event_unit_i/i_interrupt_unit/U127
0.8342 0.06195 0.003833 0.9 VDD 85.333,199.248 peripherals_i/apb_event_unit_i/i_interrupt_unit/U128
0.8311 0.06142 0.007487 0.9 VDD 87.088,204.432 peripherals_i/apb_event_unit_i/i_interrupt_unit/U129
0.8296 0.06215 0.008246 0.9 VDD 84.883,203.856 peripherals_i/apb_event_unit_i/i_interrupt_unit/U130
0.8276 0.06226 0.0101 0.9 VDD 112.018,206.736 peripherals_i/apb_event_unit_i/i_interrupt_unit/U131
0.8286 0.06233 0.009032 0.9 VDD 112.513,205.584 peripherals_i/apb_event_unit_i/i_interrupt_unit/U132
0.833 0.0631 0.003876 0.9 VDD 111.208,197.520 peripherals_i/apb_event_unit_i/i_interrupt_unit/U133
0.8332 0.06294 0.003884 0.9 VDD 112.243,197.520 peripherals_i/apb_event_unit_i/i_interrupt_unit/U134
0.8346 0.05889 0.006511 0.9 VDD 93.478,210.192 peripherals_i/apb_event_unit_i/i_interrupt_unit/U135
0.8345 0.05863 0.00688 0.9 VDD 92.803,209.040 peripherals_i/apb_event_unit_i/i_interrupt_unit/U136
0.8343 0.06194 0.003708 0.9 VDD 104.818,196.944 peripherals_i/apb_event_unit_i/i_interrupt_unit/U137
0.8315 0.06283 0.00566 0.9 VDD 105.133,195.216 peripherals_i/apb_event_unit_i/i_interrupt_unit/U138
0.8327 0.06125 0.006015 0.9 VDD 97.168,206.160 peripherals_i/apb_event_unit_i/i_interrupt_unit/U139
0.8351 0.06021 0.004704 0.9 VDD 94.333,206.160 peripherals_i/apb_event_unit_i/i_interrupt_unit/U140
0.8272 0.06072 0.01208 0.9 VDD 110.128,213.072 peripherals_i/apb_event_unit_i/i_interrupt_unit/U141
0.8283 0.06012 0.01156 0.9 VDD 112.243,212.496 peripherals_i/apb_event_unit_i/i_interrupt_unit/U142
0.8271 0.0608 0.01209 0.9 VDD 109.858,213.072 peripherals_i/apb_event_unit_i/i_interrupt_unit/U143
0.8252 0.06284 0.012 0.9 VDD 112.153,213.648 peripherals_i/apb_event_unit_i/i_interrupt_unit/U144
0.8268 0.06164 0.01152 0.9 VDD 104.548,213.072 peripherals_i/apb_event_unit_i/i_interrupt_unit/U145
0.8257 0.06307 0.01127 0.9 VDD 103.333,213.648 peripherals_i/apb_event_unit_i/i_interrupt_unit/U146
0.8356 0.06178 0.002663 0.9 VDD 98.518,197.520 peripherals_i/apb_event_unit_i/i_interrupt_unit/U147
0.8359 0.06136 0.002744 0.9 VDD 98.833,196.944 peripherals_i/apb_event_unit_i/i_interrupt_unit/U148
0.8294 0.06055 0.01008 0.9 VDD 83.758,208.464 peripherals_i/apb_event_unit_i/i_interrupt_unit/U149
0.8329 0.06069 0.006443 0.9 VDD 83.443,206.736 peripherals_i/apb_event_unit_i/i_interrupt_unit/U150
0.8273 0.06213 0.01058 0.9 VDD 105.448,211.344 peripherals_i/apb_event_unit_i/i_interrupt_unit/U151
0.8283 0.06164 0.01004 0.9 VDD 103.153,211.344 peripherals_i/apb_event_unit_i/i_interrupt_unit/U152
0.8346 0.05878 0.006659 0.9 VDD 90.328,207.888 peripherals_i/apb_event_unit_i/i_interrupt_unit/U153
0.8345 0.05957 0.005974 0.9 VDD 88.393,206.160 peripherals_i/apb_event_unit_i/i_interrupt_unit/U154
0.8315 0.06236 0.006192 0.9 VDD 86.458,202.128 peripherals_i/apb_event_unit_i/i_interrupt_unit/U155
0.831 0.06233 0.006626 0.9 VDD 85.153,201.552 peripherals_i/apb_event_unit_i/i_interrupt_unit/U156
0.8286 0.06103 0.01039 0.9 VDD 100.768,211.920 peripherals_i/apb_event_unit_i/i_interrupt_unit/U157
0.8296 0.06107 0.009384 0.9 VDD 100.903,211.344 peripherals_i/apb_event_unit_i/i_interrupt_unit/U158
0.8339 0.05978 0.006274 0.9 VDD 95.998,210.192 peripherals_i/apb_event_unit_i/i_interrupt_unit/U159
0.8341 0.05945 0.00647 0.9 VDD 96.673,209.616 peripherals_i/apb_event_unit_i/i_interrupt_unit/U160
0.8273 0.0634 0.00926 0.9 VDD 111.478,208.464 peripherals_i/apb_event_unit_i/i_interrupt_unit/U161
0.8279 0.06301 0.009127 0.9 VDD 112.783,208.464 peripherals_i/apb_event_unit_i/i_interrupt_unit/U162
0.8361 0.06221 0.001651 0.9 VDD 97.798,199.248 peripherals_i/apb_event_unit_i/i_interrupt_unit/U163
0.835 0.06164 0.003409 0.9 VDD 98.023,198.096 peripherals_i/apb_event_unit_i/i_interrupt_unit/U164
0.8291 0.06149 0.009392 0.9 VDD 83.758,209.616 peripherals_i/apb_event_unit_i/i_interrupt_unit/U165
0.8284 0.06153 0.0101 0.9 VDD 83.533,209.040 peripherals_i/apb_event_unit_i/i_interrupt_unit/U166
0.8343 0.06198 0.003766 0.9 VDD 106.258,196.944 peripherals_i/apb_event_unit_i/i_interrupt_unit/U167
0.8314 0.06286 0.005768 0.9 VDD 105.853,195.216 peripherals_i/apb_event_unit_i/i_interrupt_unit/U168
0.8316 0.06062 0.007821 0.9 VDD 84.208,207.312 peripherals_i/apb_event_unit_i/i_interrupt_unit/U169
0.8334 0.06027 0.006371 0.9 VDD 84.793,206.160 peripherals_i/apb_event_unit_i/i_interrupt_unit/U170
0.8328 0.06334 0.003856 0.9 VDD 109.408,197.520 peripherals_i/apb_event_unit_i/i_interrupt_unit/U171
0.8328 0.06198 0.005178 0.9 VDD 109.003,196.368 peripherals_i/apb_event_unit_i/i_interrupt_unit/U172
0.8293 0.0603 0.0104 0.9 VDD 83.758,211.920 peripherals_i/apb_event_unit_i/i_interrupt_unit/U173
0.8296 0.06034 0.01008 0.9 VDD 83.533,211.344 peripherals_i/apb_event_unit_i/i_interrupt_unit/U174
0.8338 0.06276 0.003465 0.9 VDD 102.478,197.520 peripherals_i/apb_event_unit_i/i_interrupt_unit/U175
0.8332 0.06262 0.004186 0.9 VDD 102.343,195.792 peripherals_i/apb_event_unit_i/i_interrupt_unit/U176
0.8285 0.05984 0.01169 0.9 VDD 83.488,213.648 peripherals_i/apb_event_unit_i/i_interrupt_unit/U177
0.8282 0.06014 0.01169 0.9 VDD 83.443,213.072 peripherals_i/apb_event_unit_i/i_interrupt_unit/U178
0.831 0.06039 0.00863 0.9 VDD 98.788,210.768 peripherals_i/apb_event_unit_i/i_interrupt_unit/U179
0.8308 0.06044 0.008767 0.9 VDD 99.103,210.768 peripherals_i/apb_event_unit_i/i_interrupt_unit/U180
0.8374 0.05976 0.00288 0.9 VDD 90.643,198.096 peripherals_i/apb_event_unit_i/i_interrupt_unit/U181
0.8322 0.06255 0.005212 0.9 VDD 111.253,195.792 peripherals_i/apb_event_unit_i/i_interrupt_unit/U182
0.8356 0.06124 0.003116 0.9 VDD 98.203,196.368 peripherals_i/apb_event_unit_i/i_interrupt_unit/U183
0.834 0.06181 0.004186 0.9 VDD 102.343,196.368 peripherals_i/apb_event_unit_i/i_interrupt_unit/U184
0.8276 0.06231 0.01006 0.9 VDD 112.603,206.160 peripherals_i/apb_event_unit_i/i_interrupt_unit/U185
0.8316 0.06281 0.005579 0.9 VDD 104.593,195.216 peripherals_i/apb_event_unit_i/i_interrupt_unit/U186
0.8321 0.06281 0.00513 0.9 VDD 108.283,195.792 peripherals_i/apb_event_unit_i/i_interrupt_unit/U187
0.8363 0.0614 0.00232 0.9 VDD 97.213,197.520 peripherals_i/apb_event_unit_i/i_interrupt_unit/U188
0.833 0.06178 0.005185 0.9 VDD 111.973,196.368 peripherals_i/apb_event_unit_i/i_interrupt_unit/U189
0.8339 0.06312 0.002979 0.9 VDD 111.253,199.248 peripherals_i/apb_event_unit_i/i_interrupt_unit/U190
0.828 0.06179 0.01021 0.9 VDD 103.783,211.344 peripherals_i/apb_event_unit_i/i_interrupt_unit/U191
0.8286 0.05994 0.01143 0.9 VDD 112.873,212.496 peripherals_i/apb_event_unit_i/i_interrupt_unit/U192
0.8312 0.05965 0.009118 0.9 VDD 112.873,209.040 peripherals_i/apb_event_unit_i/i_interrupt_unit/U193
0.8336 0.06074 0.005677 0.9 VDD 95.953,207.312 peripherals_i/apb_event_unit_i/i_interrupt_unit/U194
0.8269 0.06165 0.01146 0.9 VDD 104.233,213.072 peripherals_i/apb_event_unit_i/i_interrupt_unit/U195
0.8313 0.06285 0.005821 0.9 VDD 106.213,195.216 peripherals_i/apb_event_unit_i/i_interrupt_unit/U196
0.8335 0.0625 0.003999 0.9 VDD 101.533,195.792 peripherals_i/apb_event_unit_i/i_interrupt_unit/U197
0.8346 0.06057 0.00487 0.9 VDD 95.323,206.160 peripherals_i/apb_event_unit_i/i_interrupt_unit/U198
0.828 0.06127 0.01076 0.9 VDD 101.713,211.920 peripherals_i/apb_event_unit_i/i_interrupt_unit/U199
0.8253 0.06269 0.01196 0.9 VDD 112.783,213.648 peripherals_i/apb_event_unit_i/i_interrupt_unit/U200
0.834 0.05922 0.006814 0.9 VDD 89.743,207.312 peripherals_i/apb_event_unit_i/i_interrupt_unit/U201
0.8323 0.06045 0.007199 0.9 VDD 99.193,210.192 peripherals_i/apb_event_unit_i/i_interrupt_unit/U202
0.829 0.05984 0.01115 0.9 VDD 83.443,214.224 peripherals_i/apb_event_unit_i/i_interrupt_unit/U203
0.83 0.06328 0.006774 0.9 VDD 84.703,202.128 peripherals_i/apb_event_unit_i/i_interrupt_unit/U204
0.8295 0.06007 0.01041 0.9 VDD 83.713,212.496 peripherals_i/apb_event_unit_i/i_interrupt_unit/U205
0.8346 0.06175 0.003686 0.9 VDD 85.873,199.248 peripherals_i/apb_event_unit_i/i_interrupt_unit/U206
0.8317 0.06042 0.007843 0.9 VDD 83.713,205.584 peripherals_i/apb_event_unit_i/i_interrupt_unit/U207
0.8346 0.05953 0.005893 0.9 VDD 92.803,207.312 peripherals_i/apb_event_unit_i/i_interrupt_unit/U208
0.835 0.05907 0.005943 0.9 VDD 94.873,209.616 peripherals_i/apb_event_unit_i/i_interrupt_unit/U209
0.8319 0.06036 0.007766 0.9 VDD 84.163,205.584 peripherals_i/apb_event_unit_i/i_interrupt_unit/U210
0.8299 0.06213 0.008012 0.9 VDD 85.603,204.432 peripherals_i/apb_event_unit_i/i_interrupt_unit/U211
0.8288 0.06178 0.009411 0.9 VDD 82.003,209.616 peripherals_i/apb_event_unit_i/i_interrupt_unit/U212
0.8315 0.06065 0.007829 0.9 VDD 83.893,207.312 peripherals_i/apb_event_unit_i/i_interrupt_unit/U213
0.8382 0.05987 0.001945 0.9 VDD 91.813,199.248 peripherals_i/apb_event_unit_i/i_interrupt_unit/U214
0.8284 0.06059 0.011 0.9 VDD 111.748,210.768 peripherals_i/apb_event_unit_i/i_interrupt_unit/U215
0.8328 0.06341 0.003802 0.9 VDD 107.338,197.520 peripherals_i/apb_event_unit_i/i_interrupt_unit/U216
0.8342 0.062 0.003831 0.9 VDD 108.283,196.944 peripherals_i/apb_event_unit_i/i_interrupt_unit/U217
0.8335 0.06193 0.004601 0.9 VDD 104.368,196.368 peripherals_i/apb_event_unit_i/i_interrupt_unit/U218
0.8333 0.06195 0.004704 0.9 VDD 104.953,196.368 peripherals_i/apb_event_unit_i/i_interrupt_unit/U219
0.8336 0.05964 0.006745 0.9 VDD 97.618,209.616 peripherals_i/apb_event_unit_i/i_interrupt_unit/U220
0.8327 0.06034 0.006992 0.9 VDD 98.473,210.192 peripherals_i/apb_event_unit_i/i_interrupt_unit/U221
0.829 0.06158 0.009401 0.9 VDD 83.218,209.616 peripherals_i/apb_event_unit_i/i_interrupt_unit/U222
0.8289 0.06168 0.00941 0.9 VDD 82.633,209.616 peripherals_i/apb_event_unit_i/i_interrupt_unit/U223
0.833 0.06058 0.006457 0.9 VDD 81.958,206.160 peripherals_i/apb_event_unit_i/i_interrupt_unit/U224
0.8314 0.06078 0.007837 0.9 VDD 82.453,207.312 peripherals_i/apb_event_unit_i/i_interrupt_unit/U225
0.8283 0.05994 0.01172 0.9 VDD 82.768,213.648 peripherals_i/apb_event_unit_i/i_interrupt_unit/U226
0.8282 0.06004 0.01176 0.9 VDD 82.003,213.648 peripherals_i/apb_event_unit_i/i_interrupt_unit/U227
0.8336 0.06012 0.006294 0.9 VDD 85.738,206.160 peripherals_i/apb_event_unit_i/i_interrupt_unit/U228
0.8335 0.0602 0.006342 0.9 VDD 85.243,206.160 peripherals_i/apb_event_unit_i/i_interrupt_unit/U229
0.8331 0.06224 0.004695 0.9 VDD 100.228,198.096 peripherals_i/apb_event_unit_i/i_interrupt_unit/U230
0.8342 0.0619 0.003936 0.9 VDD 98.923,198.096 peripherals_i/apb_event_unit_i/i_interrupt_unit/U231
0.8353 0.05906 0.005644 0.9 VDD 94.828,209.040 peripherals_i/apb_event_unit_i/i_interrupt_unit/U232
0.8344 0.0593 0.00626 0.9 VDD 95.953,209.616 peripherals_i/apb_event_unit_i/i_interrupt_unit/U233
0.8278 0.06318 0.009046 0.9 VDD 112.198,207.888 peripherals_i/apb_event_unit_i/i_interrupt_unit/U234
0.8276 0.0632 0.009192 0.9 VDD 112.153,208.464 peripherals_i/apb_event_unit_i/i_interrupt_unit/U235
0.829 0.06047 0.01053 0.9 VDD 82.858,211.920 peripherals_i/apb_event_unit_i/i_interrupt_unit/U236
0.8288 0.0606 0.01062 0.9 VDD 82.183,211.920 peripherals_i/apb_event_unit_i/i_interrupt_unit/U237
0.8286 0.0634 0.008048 0.9 VDD 82.498,205.008 peripherals_i/apb_event_unit_i/i_interrupt_unit/U238
0.833 0.06054 0.006453 0.9 VDD 82.453,206.160 peripherals_i/apb_event_unit_i/i_interrupt_unit/U239
0.8339 0.06121 0.004863 0.9 VDD 96.448,205.008 peripherals_i/apb_event_unit_i/i_interrupt_unit/U240
0.8336 0.06093 0.005498 0.9 VDD 96.313,206.160 peripherals_i/apb_event_unit_i/i_interrupt_unit/U241
0.8349 0.06163 0.003446 0.9 VDD 86.728,199.824 peripherals_i/apb_event_unit_i/i_interrupt_unit/U242
0.8352 0.06138 0.003408 0.9 VDD 86.863,199.248 peripherals_i/apb_event_unit_i/i_interrupt_unit/U243
0.832 0.06141 0.006612 0.9 VDD 98.158,206.736 peripherals_i/apb_event_unit_i/i_interrupt_unit/U244
0.833 0.06108 0.005934 0.9 VDD 97.033,206.736 peripherals_i/apb_event_unit_i/i_interrupt_unit/U245
0.8332 0.06196 0.004806 0.9 VDD 105.538,196.368 peripherals_i/apb_event_unit_i/i_interrupt_unit/U246
0.8331 0.06198 0.004893 0.9 VDD 106.123,196.368 peripherals_i/apb_event_unit_i/i_interrupt_unit/U247
0.8315 0.06076 0.007697 0.9 VDD 101.218,210.192 peripherals_i/apb_event_unit_i/i_interrupt_unit/U248
0.8292 0.06123 0.009592 0.9 VDD 101.533,211.344 peripherals_i/apb_event_unit_i/i_interrupt_unit/U249
0.8356 0.059 0.005438 0.9 VDD 91.408,206.160 peripherals_i/apb_event_unit_i/i_interrupt_unit/U250
0.8357 0.05886 0.005449 0.9 VDD 91.363,206.736 peripherals_i/apb_event_unit_i/i_interrupt_unit/U251
0.8342 0.06176 0.004051 0.9 VDD 101.758,196.368 peripherals_i/apb_event_unit_i/i_interrupt_unit/U252
0.8344 0.06168 0.003874 0.9 VDD 100.993,196.368 peripherals_i/apb_event_unit_i/i_interrupt_unit/U253
0.8363 0.06209 0.00158 0.9 VDD 97.438,199.248 peripherals_i/apb_event_unit_i/i_interrupt_unit/U254
0.8366 0.0619 0.001476 0.9 VDD 96.943,199.248 peripherals_i/apb_event_unit_i/i_interrupt_unit/U255
0.8318 0.06195 0.006282 0.9 VDD 86.188,201.552 peripherals_i/apb_event_unit_i/i_interrupt_unit/U256
0.8308 0.06276 0.006447 0.9 VDD 85.693,202.128 peripherals_i/apb_event_unit_i/i_interrupt_unit/U257
0.8313 0.06152 0.007195 0.9 VDD 86.638,203.280 peripherals_i/apb_event_unit_i/i_interrupt_unit/U258
0.8306 0.0617 0.007709 0.9 VDD 86.503,204.432 peripherals_i/apb_event_unit_i/i_interrupt_unit/U259
0.835 0.05891 0.006083 0.9 VDD 94.108,209.040 peripherals_i/apb_event_unit_i/i_interrupt_unit/U260
0.8342 0.06045 0.005379 0.9 VDD 94.153,207.888 peripherals_i/apb_event_unit_i/i_interrupt_unit/U261
0.8336 0.06191 0.00449 0.9 VDD 103.738,196.368 peripherals_i/apb_event_unit_i/i_interrupt_unit/U262
0.8338 0.06187 0.004352 0.9 VDD 103.063,196.368 peripherals_i/apb_event_unit_i/i_interrupt_unit/U263
0.8382 0.05965 0.002164 0.9 VDD 91.138,199.824 peripherals_i/apb_event_unit_i/i_interrupt_unit/U264
0.8363 0.05998 0.003728 0.9 VDD 91.768,200.400 peripherals_i/apb_event_unit_i/i_interrupt_unit/U265
0.8291 0.06341 0.007506 0.9 VDD 108.643,198.672 peripherals_i/apb_event_unit_i/i_interrupt_unit/U266
0.8305 0.06095 0.008583 0.9 VDD 109.003,210.192 peripherals_i/apb_event_unit_i/i_interrupt_unit/U267
0.8271 0.0627 0.01024 0.9 VDD 110.083,206.160 peripherals_i/apb_event_unit_i/i_interrupt_unit/U268
0.8283 0.06101 0.01073 0.9 VDD 106.123,210.768 peripherals_i/apb_event_unit_i/i_interrupt_unit/U269
0.8291 0.06352 0.007399 0.9 VDD 107.293,198.672 peripherals_i/apb_event_unit_i/i_interrupt_unit/U270
0.8314 0.06024 0.008397 0.9 VDD 105.943,209.616 peripherals_i/apb_event_unit_i/i_interrupt_unit/U271
0.8338 0.06327 0.002916 0.9 VDD 110.173,199.248 peripherals_i/apb_event_unit_i/i_interrupt_unit/U272
0.8305 0.06087 0.008627 0.9 VDD 109.813,210.192 peripherals_i/apb_event_unit_i/i_interrupt_unit/U273
0.8342 0.06288 0.002932 0.9 VDD 110.443,199.824 peripherals_i/apb_event_unit_i/i_interrupt_unit/U274
0.8354 0.06133 0.003229 0.9 VDD 87.493,199.824 peripherals_i/apb_event_unit_i/i_interrupt_unit/U275
0.8342 0.06345 0.002356 0.9 VDD 102.343,199.248 peripherals_i/apb_event_unit_i/i_interrupt_unit/U276
0.834 0.06354 0.002416 0.9 VDD 103.063,199.248 peripherals_i/apb_event_unit_i/i_interrupt_unit/U277
0.8296 0.0636 0.006817 0.9 VDD 104.683,198.672 peripherals_i/apb_event_unit_i/i_interrupt_unit/U278
0.8337 0.06363 0.002637 0.9 VDD 105.943,199.248 peripherals_i/apb_event_unit_i/i_interrupt_unit/U279
0.8328 0.06142 0.005816 0.9 VDD 87.583,201.552 peripherals_i/apb_event_unit_i/i_interrupt_unit/U280
0.8354 0.06268 0.001925 0.9 VDD 99.193,199.248 peripherals_i/apb_event_unit_i/i_interrupt_unit/U281
0.8349 0.06291 0.002236 0.9 VDD 100.993,199.824 peripherals_i/apb_event_unit_i/i_interrupt_unit/U282
0.8283 0.06257 0.009099 0.9 VDD 110.173,207.312 peripherals_i/apb_event_unit_i/i_interrupt_unit/U283
0.8331 0.05962 0.007286 0.9 VDD 87.943,207.888 peripherals_i/apb_event_unit_i/i_interrupt_unit/U284
0.8317 0.05933 0.008924 0.9 VDD 87.043,210.192 peripherals_i/apb_event_unit_i/i_interrupt_unit/U285
0.8324 0.06004 0.007576 0.9 VDD 86.413,207.888 peripherals_i/apb_event_unit_i/i_interrupt_unit/U286
0.831 0.05952 0.009442 0.9 VDD 86.503,210.768 peripherals_i/apb_event_unit_i/i_interrupt_unit/U287
0.8298 0.06065 0.009585 0.9 VDD 86.683,209.040 peripherals_i/apb_event_unit_i/i_interrupt_unit/U288
0.8327 0.05986 0.007461 0.9 VDD 87.133,207.888 peripherals_i/apb_event_unit_i/i_interrupt_unit/U289
0.8268 0.06159 0.0116 0.9 VDD 104.908,213.072 peripherals_i/apb_event_unit_i/i_interrupt_unit/U290
0.8268 0.06151 0.01171 0.9 VDD 105.583,213.072 peripherals_i/apb_event_unit_i/i_interrupt_unit/U291
0.8221 0.06309 0.01483 0.9 VDD 111.118,214.224 peripherals_i/apb_event_unit_i/i_interrupt_unit/U292
0.8275 0.06045 0.01207 0.9 VDD 111.073,213.072 peripherals_i/apb_event_unit_i/i_interrupt_unit/U293
0.8284 0.06103 0.01054 0.9 VDD 105.268,210.768 peripherals_i/apb_event_unit_i/i_interrupt_unit/U294
0.8276 0.06197 0.01041 0.9 VDD 104.683,211.344 peripherals_i/apb_event_unit_i/i_interrupt_unit/U295
0.8272 0.06258 0.01018 0.9 VDD 111.028,206.160 peripherals_i/apb_event_unit_i/i_interrupt_unit/U296
0.8274 0.06246 0.01012 0.9 VDD 111.793,206.160 peripherals_i/apb_event_unit_i/i_interrupt_unit/U297
0.8343 0.06269 0.003016 0.9 VDD 111.928,199.824 peripherals_i/apb_event_unit_i/i_interrupt_unit/U298
0.834 0.06291 0.003038 0.9 VDD 112.333,199.248 peripherals_i/apb_event_unit_i/i_interrupt_unit/U299
0.8277 0.06049 0.01184 0.9 VDD 110.938,212.496 peripherals_i/apb_event_unit_i/i_interrupt_unit/U300
0.8266 0.06164 0.01172 0.9 VDD 111.523,211.920 peripherals_i/apb_event_unit_i/i_interrupt_unit/U301
0.8293 0.06314 0.007531 0.9 VDD 110.938,198.096 peripherals_i/apb_event_unit_i/i_interrupt_unit/U302
0.8343 0.06185 0.003876 0.9 VDD 111.163,196.944 peripherals_i/apb_event_unit_i/i_interrupt_unit/U303
0.8329 0.06325 0.003866 0.9 VDD 110.218,197.520 peripherals_i/apb_event_unit_i/i_interrupt_unit/U304
0.8342 0.06196 0.003858 0.9 VDD 109.543,196.944 peripherals_i/apb_event_unit_i/i_interrupt_unit/U305
0.8335 0.05951 0.007027 0.9 VDD 88.933,207.312 peripherals_i/apb_event_unit_i/i_interrupt_unit/U306
0.8334 0.05864 0.008009 0.9 VDD 90.733,208.464 peripherals_i/apb_event_unit_i/i_interrupt_unit/U307
0.832 0.06056 0.007391 0.9 VDD 99.913,210.192 peripherals_i/apb_event_unit_i/i_interrupt_unit/U308
0.8347 0.05933 0.006001 0.9 VDD 94.693,210.192 peripherals_i/apb_event_unit_i/i_interrupt_unit/U309
0.8333 0.06009 0.006627 0.9 VDD 97.213,210.192 peripherals_i/apb_event_unit_i/i_interrupt_unit/U310
0.8312 0.06166 0.007172 0.9 VDD 99.103,206.736 peripherals_i/apb_event_unit_i/i_interrupt_unit/U311
0.8322 0.06182 0.006033 0.9 VDD 98.743,205.584 peripherals_i/apb_event_unit_i/i_interrupt_unit/U312
0.8345 0.05857 0.006907 0.9 VDD 92.533,209.616 peripherals_i/apb_event_unit_i/i_interrupt_unit/U313
0.8296 0.06239 0.008053 0.9 VDD 100.858,206.160 peripherals_i/apb_event_unit_i/i_event_unit/FE_OFC238_n161
0.8247 0.06667 0.008613 0.9 VDD 108.913,203.280 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][31]
0.8264 0.06494 0.008636 0.9 VDD 109.543,202.704 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][30]
0.828 0.06293 0.009043 0.9 VDD 108.823,205.008 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][29]
0.8271 0.06271 0.01016 0.9 VDD 108.013,206.736 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][28]
0.8243 0.0636 0.01209 0.9 VDD 108.283,213.648 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][27]
0.8219 0.0636 0.01446 0.9 VDD 108.373,214.224 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][26]
0.8225 0.06357 0.01391 0.9 VDD 106.303,214.224 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][25]
0.8262 0.05969 0.01412 0.9 VDD 106.933,214.800 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][24]
0.8264 0.06525 0.00833 0.9 VDD 106.843,202.704 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][23]
0.8269 0.06402 0.009073 0.9 VDD 108.463,207.888 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][22]
0.828 0.06527 0.006754 0.9 VDD 105.043,202.128 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][21]
0.8281 0.06496 0.006956 0.9 VDD 102.253,202.704 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][20]
0.8247 0.06743 0.007902 0.9 VDD 105.043,203.280 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][19]
0.8285 0.06509 0.006397 0.9 VDD 102.973,202.128 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][18]
0.8298 0.06455 0.005665 0.9 VDD 100.813,202.128 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][17]
0.8307 0.06382 0.00548 0.9 VDD 98.923,202.704 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][16]
0.8271 0.06243 0.0105 0.9 VDD 100.543,213.648 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][15]
0.8282 0.06145 0.01034 0.9 VDD 100.633,212.496 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][14]
0.8286 0.06175 0.009632 0.9 VDD 98.473,213.648 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][13]
0.8305 0.06089 0.008653 0.9 VDD 96.583,213.648 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][12]
0.8327 0.05872 0.0086 0.9 VDD 93.163,213.648 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][11]
0.8318 0.06002 0.008208 0.9 VDD 95.863,213.072 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][10]
0.833 0.05719 0.009765 0.9 VDD 91.093,213.648 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][9]
0.8322 0.05772 0.0101 0.9 VDD 90.373,213.072 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][8]
0.8295 0.05956 0.01099 0.9 VDD 85.423,214.224 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][7]
0.8302 0.0588 0.011 0.9 VDD 85.333,214.800 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][6]
0.8295 0.0588 0.01165 0.9 VDD 85.333,215.376 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][5]
0.8292 0.05938 0.0114 0.9 VDD 86.143,213.648 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][4]
0.8305 0.05863 0.01085 0.9 VDD 88.303,213.648 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][3]
0.8313 0.05855 0.01014 0.9 VDD 88.483,214.224 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][2]
0.8323 0.06118 0.006563 0.9 VDD 88.663,202.704 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][1]
0.8351 0.06015 0.004786 0.9 VDD 90.283,202.128 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][0]
0.8283 0.06486 0.006825 0.9 VDD 113.143,201.552 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][31]
0.8267 0.06489 0.008448 0.9 VDD 113.053,200.976 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][30]
0.8261 0.06491 0.00895 0.9 VDD 113.773,203.856 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][29]
0.8281 0.06193 0.009952 0.9 VDD 113.953,206.736 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][28]
0.825 0.0609 0.01405 0.9 VDD 110.623,216.528 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][27]
0.8268 0.05934 0.01382 0.9 VDD 108.373,217.104 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][26]
0.8277 0.05934 0.01295 0.9 VDD 104.593,217.104 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][25]
0.8262 0.06082 0.01295 0.9 VDD 104.593,216.528 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][24]
0.8233 0.06708 0.009581 0.9 VDD 107.113,203.856 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][23]
0.8318 0.05956 0.008684 0.9 VDD 113.503,209.616 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][22]
0.8277 0.06289 0.009399 0.9 VDD 104.683,206.160 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][21]
0.8296 0.06271 0.007694 0.9 VDD 102.703,205.584 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][20]
0.831 0.0603 0.008725 0.9 VDD 104.953,209.040 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][19]
0.8288 0.06264 0.008562 0.9 VDD 102.163,206.160 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][18]
0.8302 0.06258 0.007222 0.9 VDD 101.353,205.008 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][17]
0.8294 0.06473 0.00584 0.9 VDD 97.753,203.856 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][16]
0.8295 0.05913 0.01138 0.9 VDD 102.253,217.680 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][15]
0.8285 0.05928 0.01226 0.9 VDD 102.703,214.800 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][14]
0.8305 0.05919 0.0103 0.9 VDD 98.203,216.528 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][13]
0.8299 0.05883 0.01123 0.9 VDD 100.183,217.104 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][12]
0.8345 0.05593 0.009528 0.9 VDD 93.343,218.832 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][11]
0.8341 0.0567 0.009213 0.9 VDD 96.313,218.256 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][10]
0.8351 0.05409 0.01076 0.9 VDD 91.993,222.288 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][9]
0.8341 0.05453 0.01139 0.9 VDD 89.383,221.712 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][8]
0.8308 0.05736 0.0118 0.9 VDD 84.433,218.832 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][7]
0.8305 0.05816 0.01131 0.9 VDD 85.423,217.104 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][6]
0.8289 0.05893 0.01218 0.9 VDD 82.633,217.680 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][5]
0.8323 0.05625 0.01149 0.9 VDD 86.773,219.408 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][4]
0.832 0.05741 0.01062 0.9 VDD 88.483,216.528 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][3]
0.8341 0.05522 0.01066 0.9 VDD 90.013,219.408 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][2]
0.8322 0.0608 0.006977 0.9 VDD 88.393,203.856 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][1]
0.8348 0.05973 0.005481 0.9 VDD 91.273,202.704 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][0]
0.8267 0.06491 0.00835 0.9 VDD 113.773,203.280 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][31]
0.8245 0.06617 0.009358 0.9 VDD 110.443,203.856 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][31]
0.8276 0.06401 0.008361 0.9 VDD 113.683,202.704 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][30]
0.8291 0.06406 0.00679 0.9 VDD 113.503,202.128 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][30]
0.829 0.06207 0.008947 0.9 VDD 113.773,205.008 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][29]
0.8282 0.06264 0.009122 0.9 VDD 110.893,205.008 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][29]
0.8291 0.06191 0.008958 0.9 VDD 114.043,207.312 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][28]
0.8273 0.0636 0.009107 0.9 VDD 110.803,207.888 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][28]
0.8268 0.05916 0.01405 0.9 VDD 110.533,217.104 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][27]
0.8274 0.05967 0.01291 0.9 VDD 110.623,215.376 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][27]
0.8303 0.05756 0.01217 0.9 VDD 108.373,218.256 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][26]
0.8252 0.06099 0.01385 0.9 VDD 108.553,216.528 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][26]
0.8305 0.05764 0.01184 0.9 VDD 104.683,218.256 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][25]
0.8275 0.06081 0.01169 0.9 VDD 104.503,215.952 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][25]
0.8286 0.05939 0.01206 0.9 VDD 106.573,217.680 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][24]
0.8256 0.06096 0.01346 0.9 VDD 106.573,216.528 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][24]
0.8282 0.06302 0.00874 0.9 VDD 106.663,205.008 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][23]
0.8283 0.06295 0.008705 0.9 VDD 106.483,205.584 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][23]
0.8289 0.06032 0.0108 0.9 VDD 113.233,210.768 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][22]
0.8306 0.06071 0.008691 0.9 VDD 111.073,210.192 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][22]
0.8288 0.06298 0.008177 0.9 VDD 104.323,205.008 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][21]
0.8281 0.06256 0.009374 0.9 VDD 104.593,206.736 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][21]
0.8274 0.06299 0.009611 0.9 VDD 104.503,204.432 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][20]
0.8285 0.06274 0.008728 0.9 VDD 102.343,204.432 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][20]
0.8275 0.06385 0.008615 0.9 VDD 104.683,207.888 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][19]
0.8314 0.06031 0.008303 0.9 VDD 104.593,209.616 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][19]
0.8294 0.06236 0.008222 0.9 VDD 102.523,207.312 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][18]
0.8281 0.06363 0.008264 0.9 VDD 102.703,207.888 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][18]
0.8315 0.06214 0.006352 0.9 VDD 99.373,205.008 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][17]
0.8306 0.06238 0.007005 0.9 VDD 100.813,205.584 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][17]
0.8327 0.06286 0.004402 0.9 VDD 96.943,202.704 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][16]
0.8314 0.06199 0.006565 0.9 VDD 98.833,204.432 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][16]
0.8273 0.06048 0.01224 0.9 VDD 102.613,216.528 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][15]
0.83 0.0591 0.01089 0.9 VDD 101.533,215.376 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][15]
0.8284 0.06042 0.01114 0.9 VDD 102.343,215.952 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][14]
0.8277 0.06154 0.01073 0.9 VDD 101.263,213.072 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][14]
0.8313 0.05836 0.01035 0.9 VDD 98.293,217.104 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][13]
0.832 0.05839 0.00957 0.9 VDD 98.113,215.376 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][13]
0.8306 0.05877 0.01067 0.9 VDD 99.913,217.680 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][12]
0.83 0.05973 0.01027 0.9 VDD 99.823,215.952 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][12]
0.8354 0.05503 0.009599 0.9 VDD 93.343,220.560 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][11]
0.8342 0.05665 0.009175 0.9 VDD 93.253,217.680 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][11]
0.8332 0.05769 0.009117 0.9 VDD 96.133,217.104 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][10]
0.833 0.0584 0.008646 0.9 VDD 96.133,215.952 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][10]
0.8361 0.05341 0.01044 0.9 VDD 91.633,223.440 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][9]
0.835 0.05508 0.009892 0.9 VDD 93.523,221.136 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][9]
0.8344 0.05483 0.01078 0.9 VDD 90.013,220.560 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][8]
0.834 0.05419 0.0118 0.9 VDD 89.383,222.864 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][8]
0.8303 0.05759 0.01207 0.9 VDD 83.263,218.256 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][7]
0.8314 0.05683 0.01178 0.9 VDD 84.613,219.408 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][7]
0.8294 0.05908 0.01149 0.9 VDD 84.253,216.528 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][6]
0.8303 0.0581 0.01155 0.9 VDD 85.603,217.680 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][6]
0.8283 0.05939 0.01235 0.9 VDD 82.363,215.376 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][5]
0.8294 0.05895 0.01166 0.9 VDD 82.543,217.104 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][5]
0.8317 0.05681 0.01153 0.9 VDD 86.593,218.832 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][4]
0.8316 0.05745 0.01092 0.9 VDD 87.313,217.104 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][4]
0.831 0.05799 0.01105 0.9 VDD 87.133,215.952 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][3]
0.833 0.05663 0.0104 0.9 VDD 89.203,217.104 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][3]
0.8327 0.05623 0.0111 0.9 VDD 88.483,218.832 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][2]
0.8334 0.05604 0.0106 0.9 VDD 89.023,218.256 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][2]
0.832 0.06091 0.007094 0.9 VDD 88.123,204.432 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][1]
0.834 0.05944 0.006528 0.9 VDD 89.023,205.584 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][1]
0.8348 0.05939 0.005845 0.9 VDD 90.733,204.432 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][0]
0.8347 0.05939 0.005883 0.9 VDD 90.733,205.008 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][0]
0.8361 0.05398 0.009909 0.9 VDD 93.883,222.864 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[0]
0.8307 0.05651 0.01279 0.9 VDD 102.883,221.712 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[8]
0.8369 0.05241 0.0107 0.9 VDD 96.763,226.896 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[16]
0.8323 0.05542 0.01228 0.9 VDD 100.993,224.592 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[24]
0.8356 0.05467 0.009743 0.9 VDD 93.883,221.712 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[1]
0.8287 0.05921 0.01209 0.9 VDD 102.793,219.408 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[9]
0.8349 0.05444 0.01063 0.9 VDD 96.673,224.592 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[17]
0.8325 0.05544 0.01207 0.9 VDD 101.083,224.016 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[25]
0.8368 0.05314 0.01008 0.9 VDD 93.883,225.168 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[2]
0.8306 0.05667 0.01276 0.9 VDD 102.793,221.136 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[10]
0.8354 0.05409 0.01047 0.9 VDD 96.763,225.744 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[18]
0.8348 0.05298 0.01219 0.9 VDD 100.993,226.896 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[26]
0.8363 0.05359 0.01008 0.9 VDD 93.883,224.592 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[3]
0.8295 0.05921 0.01129 0.9 VDD 102.793,219.984 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[11]
0.8338 0.05463 0.01153 0.9 VDD 98.743,225.168 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[19]
0.8353 0.05297 0.01177 0.9 VDD 100.903,226.320 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[27]
0.8306 0.05917 0.01022 0.9 VDD 98.383,219.984 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[4]
0.829 0.05925 0.01179 0.9 VDD 100.453,219.408 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[12]
0.8321 0.0561 0.01178 0.9 VDD 100.003,221.712 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[20]
0.8315 0.05653 0.01202 0.9 VDD 103.063,222.288 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[28]
0.8322 0.05629 0.01152 0.9 VDD 99.373,221.136 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[5]
0.8317 0.0574 0.01085 0.9 VDD 100.453,218.256 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[13]
0.8334 0.05508 0.01151 0.9 VDD 99.553,223.440 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[21]
0.8326 0.0554 0.01204 0.9 VDD 103.153,222.864 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[29]
0.8338 0.05609 0.01014 0.9 VDD 98.113,220.560 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[6]
0.8315 0.05712 0.01142 0.9 VDD 98.473,218.832 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[14]
0.8334 0.05499 0.01156 0.9 VDD 98.833,224.592 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[22]
0.8316 0.05564 0.01272 0.9 VDD 103.153,224.016 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[30]
0.8335 0.05567 0.01082 0.9 VDD 97.843,221.712 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[7]
0.831 0.05758 0.01146 0.9 VDD 102.613,218.256 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[15]
0.834 0.05504 0.01095 0.9 VDD 99.283,222.864 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[23]
0.8314 0.05564 0.01291 0.9 VDD 103.243,224.592 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[31]
0.834 0.06103 0.004976 0.9 VDD 92.353,203.280 peripherals_i/apb_event_unit_i/i_event_unit/U3
0.8335 0.06305 0.003406 0.9 VDD 94.603,203.280 peripherals_i/apb_event_unit_i/i_event_unit/U4
0.8346 0.06101 0.004418 0.9 VDD 93.523,202.704 peripherals_i/apb_event_unit_i/i_event_unit/U5
0.8331 0.05695 0.009975 0.9 VDD 89.878,215.376 peripherals_i/apb_event_unit_i/i_event_unit/U18
0.8331 0.05682 0.01005 0.9 VDD 89.698,215.952 peripherals_i/apb_event_unit_i/i_event_unit/U19
0.8345 0.05629 0.009232 0.9 VDD 92.398,217.104 peripherals_i/apb_event_unit_i/i_event_unit/U20
0.8345 0.05716 0.00839 0.9 VDD 94.648,217.104 peripherals_i/apb_event_unit_i/i_event_unit/U21
0.8339 0.05718 0.008879 0.9 VDD 93.343,216.528 peripherals_i/apb_event_unit_i/i_event_unit/U22
0.8343 0.05717 0.008494 0.9 VDD 93.568,215.376 peripherals_i/apb_event_unit_i/i_event_unit/U23
0.8348 0.05751 0.007707 0.9 VDD 94.828,214.800 peripherals_i/apb_event_unit_i/i_event_unit/U24
0.8316 0.05847 0.009942 0.9 VDD 98.473,214.800 peripherals_i/apb_event_unit_i/i_event_unit/U25
0.8262 0.06252 0.01128 0.9 VDD 100.903,214.224 peripherals_i/apb_event_unit_i/i_event_unit/U26
0.8307 0.05872 0.01062 0.9 VDD 99.688,214.800 peripherals_i/apb_event_unit_i/i_event_unit/U27
0.8343 0.0567 0.009021 0.9 VDD 92.263,215.952 peripherals_i/apb_event_unit_i/i_event_unit/U29
0.8271 0.06221 0.01071 0.9 VDD 99.868,214.224 peripherals_i/apb_event_unit_i/i_event_unit/U30
0.8266 0.06131 0.01209 0.9 VDD 107.203,212.496 peripherals_i/apb_event_unit_i/i_event_unit/U31
0.8314 0.06021 0.00843 0.9 VDD 106.438,209.616 peripherals_i/apb_event_unit_i/i_event_unit/U32
0.8308 0.06017 0.009058 0.9 VDD 107.068,209.040 peripherals_i/apb_event_unit_i/i_event_unit/U33
0.8272 0.06393 0.00891 0.9 VDD 106.123,208.464 peripherals_i/apb_event_unit_i/i_event_unit/U34
0.8318 0.06023 0.007986 0.9 VDD 102.748,209.616 peripherals_i/apb_event_unit_i/i_event_unit/U35
0.8321 0.0601 0.007817 0.9 VDD 100.723,209.040 peripherals_i/apb_event_unit_i/i_event_unit/U36
0.8316 0.06022 0.008209 0.9 VDD 102.523,209.040 peripherals_i/apb_event_unit_i/i_event_unit/U37
0.8315 0.06024 0.008296 0.9 VDD 102.928,209.040 peripherals_i/apb_event_unit_i/i_event_unit/U38
0.8317 0.06025 0.008072 0.9 VDD 103.243,209.616 peripherals_i/apb_event_unit_i/i_event_unit/U39
0.8309 0.06097 0.008095 0.9 VDD 103.378,210.192 peripherals_i/apb_event_unit_i/i_event_unit/U40
0.831 0.06093 0.008017 0.9 VDD 102.928,210.192 peripherals_i/apb_event_unit_i/i_event_unit/U41
0.8302 0.05884 0.01094 0.9 VDD 100.273,214.800 peripherals_i/apb_event_unit_i/i_event_unit/U42
0.8345 0.05749 0.00802 0.9 VDD 94.738,215.376 peripherals_i/apb_event_unit_i/i_event_unit/U43
0.8342 0.0568 0.009039 0.9 VDD 92.218,215.376 peripherals_i/apb_event_unit_i/i_event_unit/U44
0.8292 0.06082 0.01001 0.9 VDD 99.958,211.920 peripherals_i/apb_event_unit_i/i_event_unit/U45
0.8299 0.06093 0.009205 0.9 VDD 100.363,211.344 peripherals_i/apb_event_unit_i/i_event_unit/U46
0.8268 0.06145 0.01179 0.9 VDD 106.078,213.072 peripherals_i/apb_event_unit_i/i_event_unit/U47
0.8266 0.06145 0.01199 0.9 VDD 106.078,212.496 peripherals_i/apb_event_unit_i/i_event_unit/U48
0.8282 0.06293 0.008898 0.9 VDD 107.788,205.584 peripherals_i/apb_event_unit_i/i_event_unit/U49
0.8267 0.06141 0.01184 0.9 VDD 106.438,213.072 peripherals_i/apb_event_unit_i/i_event_unit/U50
0.827 0.06398 0.009058 0.9 VDD 107.068,208.464 peripherals_i/apb_event_unit_i/i_event_unit/U51
0.8272 0.06395 0.008844 0.9 VDD 106.528,207.888 peripherals_i/apb_event_unit_i/i_event_unit/U52
0.8308 0.06021 0.00896 0.9 VDD 106.438,209.040 peripherals_i/apb_event_unit_i/i_event_unit/U53
0.8279 0.06372 0.008411 0.9 VDD 103.468,208.464 peripherals_i/apb_event_unit_i/i_event_unit/U54
0.8318 0.06018 0.008024 0.9 VDD 101.668,209.040 peripherals_i/apb_event_unit_i/i_event_unit/U55
0.8317 0.0602 0.008102 0.9 VDD 102.028,209.040 peripherals_i/apb_event_unit_i/i_event_unit/U56
0.8289 0.06093 0.01021 0.9 VDD 100.363,211.920 peripherals_i/apb_event_unit_i/i_event_unit/U57
0.832 0.05836 0.009667 0.9 VDD 97.978,214.800 peripherals_i/apb_event_unit_i/i_event_unit/U58
0.8323 0.05826 0.009465 0.9 VDD 97.618,214.800 peripherals_i/apb_event_unit_i/i_event_unit/U59
0.8327 0.05926 0.008023 0.9 VDD 94.018,214.224 peripherals_i/apb_event_unit_i/i_event_unit/U60
0.8346 0.05717 0.008198 0.9 VDD 93.568,214.800 peripherals_i/apb_event_unit_i/i_event_unit/U61
0.8345 0.05681 0.008702 0.9 VDD 92.263,214.800 peripherals_i/apb_event_unit_i/i_event_unit/U62
0.8339 0.05654 0.00958 0.9 VDD 90.868,215.376 peripherals_i/apb_event_unit_i/i_event_unit/U63
0.8342 0.05625 0.00958 0.9 VDD 90.868,215.952 peripherals_i/apb_event_unit_i/i_event_unit/U64
0.8328 0.05691 0.01028 0.9 VDD 89.518,216.528 peripherals_i/apb_event_unit_i/i_event_unit/U65
0.8333 0.05661 0.01006 0.9 VDD 90.148,216.528 peripherals_i/apb_event_unit_i/i_event_unit/U66
0.8341 0.05625 0.009663 0.9 VDD 91.228,216.528 peripherals_i/apb_event_unit_i/i_event_unit/U67
0.8312 0.06088 0.007923 0.9 VDD 102.388,210.192 peripherals_i/apb_event_unit_i/i_event_unit/U68
0.8287 0.06147 0.009855 0.9 VDD 102.478,211.344 peripherals_i/apb_event_unit_i/i_event_unit/U69
0.8299 0.05893 0.01116 0.9 VDD 100.678,214.800 peripherals_i/apb_event_unit_i/i_event_unit/U70
0.8266 0.06239 0.01101 0.9 VDD 100.408,214.224 peripherals_i/apb_event_unit_i/i_event_unit/U71
0.8334 0.0579 0.008709 0.9 VDD 96.268,215.376 peripherals_i/apb_event_unit_i/i_event_unit/U72
0.8331 0.05673 0.0102 0.9 VDD 96.493,218.832 peripherals_i/apb_event_unit_i/i_event_unit/U73
0.8301 0.05923 0.01064 0.9 VDD 100.093,219.984 peripherals_i/apb_event_unit_i/i_event_unit/U74
0.8271 0.06399 0.008926 0.9 VDD 107.203,207.888 peripherals_i/apb_event_unit_i/i_event_unit/U75
0.8313 0.06084 0.007843 0.9 VDD 101.938,210.192 peripherals_i/apb_event_unit_i/i_event_unit/U76
0.8328 0.05644 0.01077 0.9 VDD 100.633,220.560 peripherals_i/apb_event_unit_i/i_event_unit/U77
0.8322 0.05691 0.01088 0.9 VDD 97.393,218.832 peripherals_i/apb_event_unit_i/i_event_unit/U78
0.8329 0.0564 0.01068 0.9 VDD 100.273,220.560 peripherals_i/apb_event_unit_i/i_event_unit/U80
0.8331 0.05754 0.009331 0.9 VDD 95.368,219.408 peripherals_i/apb_event_unit_i/i_event_unit/U81
0.8315 0.05827 0.01023 0.9 VDD 96.538,219.408 peripherals_i/apb_event_unit_i/i_event_unit/U82
0.8303 0.05921 0.01048 0.9 VDD 99.463,219.984 peripherals_i/apb_event_unit_i/i_event_unit/U83
0.8331 0.05528 0.01165 0.9 VDD 101.713,222.864 peripherals_i/apb_event_unit_i/i_event_unit/U84
0.8314 0.05874 0.009852 0.9 VDD 97.303,219.984 peripherals_i/apb_event_unit_i/i_event_unit/U85
0.8346 0.05483 0.01058 0.9 VDD 98.203,222.864 peripherals_i/apb_event_unit_i/i_event_unit/U86
0.8345 0.05578 0.00968 0.9 VDD 91.183,217.104 peripherals_i/apb_event_unit_i/i_event_unit/U87
0.8343 0.05573 0.009927 0.9 VDD 91.048,217.680 peripherals_i/apb_event_unit_i/i_event_unit/U88
0.8355 0.05541 0.009044 0.9 VDD 95.008,220.560 peripherals_i/apb_event_unit_i/i_event_unit/U89
0.8354 0.05505 0.00956 0.9 VDD 95.368,221.712 peripherals_i/apb_event_unit_i/i_event_unit/U90
0.8359 0.05428 0.00977 0.9 VDD 95.413,223.440 peripherals_i/apb_event_unit_i/i_event_unit/U91
0.8336 0.05732 0.009044 0.9 VDD 95.008,219.984 peripherals_i/apb_event_unit_i/i_event_unit/U92
0.8352 0.05511 0.009683 0.9 VDD 95.593,222.288 peripherals_i/apb_event_unit_i/i_event_unit/U93
0.8349 0.05526 0.009885 0.9 VDD 96.178,222.288 peripherals_i/apb_event_unit_i/i_event_unit/U94
0.8316 0.05644 0.012 0.9 VDD 100.633,221.136 peripherals_i/apb_event_unit_i/i_event_unit/U95
0.8343 0.05569 0.01002 0.9 VDD 96.268,221.136 peripherals_i/apb_event_unit_i/i_event_unit/U96
0.8312 0.05652 0.01229 0.9 VDD 101.443,221.136 peripherals_i/apb_event_unit_i/i_event_unit/U97
0.8327 0.05523 0.0121 0.9 VDD 101.173,223.440 peripherals_i/apb_event_unit_i/i_event_unit/U98
0.8331 0.05523 0.01168 0.9 VDD 100.003,224.016 peripherals_i/apb_event_unit_i/i_event_unit/U99
0.8314 0.05648 0.01216 0.9 VDD 101.083,221.136 peripherals_i/apb_event_unit_i/i_event_unit/U100
0.8299 0.05924 0.0109 0.9 VDD 101.173,219.984 peripherals_i/apb_event_unit_i/i_event_unit/U101
0.8355 0.05443 0.01008 0.9 VDD 96.133,223.440 peripherals_i/apb_event_unit_i/i_event_unit/U102
0.8366 0.05364 0.009752 0.9 VDD 94.063,224.016 peripherals_i/apb_event_unit_i/i_event_unit/U103
0.835 0.05454 0.01045 0.9 VDD 97.033,224.016 peripherals_i/apb_event_unit_i/i_event_unit/U104
0.8348 0.05464 0.01053 0.9 VDD 97.213,223.440 peripherals_i/apb_event_unit_i/i_event_unit/U105
0.8334 0.05514 0.01151 0.9 VDD 99.553,224.016 peripherals_i/apb_event_unit_i/i_event_unit/U106
0.8353 0.05459 0.01015 0.9 VDD 96.943,222.864 peripherals_i/apb_event_unit_i/i_event_unit/U107
0.8329 0.05518 0.01191 0.9 VDD 100.633,223.440 peripherals_i/apb_event_unit_i/i_event_unit/U108
0.8334 0.05521 0.01142 0.9 VDD 100.903,222.864 peripherals_i/apb_event_unit_i/i_event_unit/U109
0.8348 0.0557 0.009504 0.9 VDD 96.313,220.560 peripherals_i/apb_event_unit_i/i_event_unit/U110
0.8326 0.05649 0.0109 0.9 VDD 101.173,220.560 peripherals_i/apb_event_unit_i/i_event_unit/U112
0.834 0.05563 0.0104 0.9 VDD 97.663,222.288 peripherals_i/apb_event_unit_i/i_event_unit/U113
0.833 0.05636 0.01059 0.9 VDD 99.913,220.560 peripherals_i/apb_event_unit_i/i_event_unit/U115
0.8332 0.05631 0.01048 0.9 VDD 99.463,220.560 peripherals_i/apb_event_unit_i/i_event_unit/U116
0.8334 0.05585 0.01076 0.9 VDD 98.743,222.288 peripherals_i/apb_event_unit_i/i_event_unit/U117
0.8328 0.05607 0.01111 0.9 VDD 99.823,222.288 peripherals_i/apb_event_unit_i/i_event_unit/U118
0.832 0.05635 0.01165 0.9 VDD 101.713,222.288 peripherals_i/apb_event_unit_i/i_event_unit/U119
0.8326 0.05615 0.01126 0.9 VDD 100.363,222.288 peripherals_i/apb_event_unit_i/i_event_unit/U120
0.8361 0.06052 0.003401 0.9 VDD 92.848,201.552 peripherals_i/apb_event_unit_i/i_event_unit/U121
0.8381 0.0604 0.001519 0.9 VDD 93.118,199.248 peripherals_i/apb_event_unit_i/i_event_unit/U122
0.8364 0.06063 0.002936 0.9 VDD 93.118,200.400 peripherals_i/apb_event_unit_i/i_event_unit/U123
0.836 0.06143 0.002607 0.9 VDD 94.288,202.128 peripherals_i/apb_event_unit_i/i_event_unit/U124
0.8291 0.05902 0.01192 0.9 VDD 84.208,215.376 peripherals_i/apb_event_unit_i/i_event_unit/U125
0.8361 0.06098 0.002909 0.9 VDD 93.748,201.552 peripherals_i/apb_event_unit_i/i_event_unit/U127
0.8295 0.05856 0.01191 0.9 VDD 83.983,217.680 peripherals_i/apb_event_unit_i/i_event_unit/U128
0.8326 0.06078 0.006634 0.9 VDD 88.438,203.280 peripherals_i/apb_event_unit_i/i_event_unit/U129
0.8324 0.0608 0.00676 0.9 VDD 88.303,205.008 peripherals_i/apb_event_unit_i/i_event_unit/U130
0.8347 0.06032 0.004997 0.9 VDD 92.308,202.704 peripherals_i/apb_event_unit_i/i_event_unit/U131
0.8353 0.05968 0.004975 0.9 VDD 92.353,204.432 peripherals_i/apb_event_unit_i/i_event_unit/U132
0.8268 0.06463 0.008548 0.9 VDD 110.938,202.704 peripherals_i/apb_event_unit_i/i_event_unit/U133
0.8261 0.06542 0.008448 0.9 VDD 112.423,203.280 peripherals_i/apb_event_unit_i/i_event_unit/U134
0.8322 0.0574 0.0104 0.9 VDD 88.798,215.376 peripherals_i/apb_event_unit_i/i_event_unit/U135
0.8331 0.05574 0.01112 0.9 VDD 88.393,219.408 peripherals_i/apb_event_unit_i/i_event_unit/U136
0.8256 0.05966 0.01478 0.9 VDD 110.758,214.800 peripherals_i/apb_event_unit_i/i_event_unit/U137
0.8286 0.05921 0.01219 0.9 VDD 109.903,217.680 peripherals_i/apb_event_unit_i/i_event_unit/U138
0.8245 0.06681 0.0087 0.9 VDD 102.298,203.856 peripherals_i/apb_event_unit_i/i_event_unit/U139
0.8291 0.06248 0.008455 0.9 VDD 103.783,207.312 peripherals_i/apb_event_unit_i/i_event_unit/U140
0.8281 0.05969 0.01224 0.9 VDD 107.248,215.376 peripherals_i/apb_event_unit_i/i_event_unit/U141
0.8271 0.05939 0.01348 0.9 VDD 106.663,217.104 peripherals_i/apb_event_unit_i/i_event_unit/U142
0.8325 0.06336 0.004095 0.9 VDD 97.978,202.128 peripherals_i/apb_event_unit_i/i_event_unit/U143
0.834 0.06266 0.003294 0.9 VDD 96.583,202.128 peripherals_i/apb_event_unit_i/i_event_unit/U144
0.8246 0.06698 0.008423 0.9 VDD 107.518,203.280 peripherals_i/apb_event_unit_i/i_event_unit/U145
0.8274 0.06301 0.009597 0.9 VDD 105.943,204.432 peripherals_i/apb_event_unit_i/i_event_unit/U146
0.8314 0.05986 0.008691 0.9 VDD 111.208,209.616 peripherals_i/apb_event_unit_i/i_event_unit/U147
0.8308 0.0605 0.008689 0.9 VDD 112.243,210.192 peripherals_i/apb_event_unit_i/i_event_unit/U148
0.8309 0.05808 0.01101 0.9 VDD 86.908,216.528 peripherals_i/apb_event_unit_i/i_event_unit/U149
0.8321 0.0567 0.01118 0.9 VDD 86.953,218.256 peripherals_i/apb_event_unit_i/i_event_unit/U150
0.826 0.06693 0.007064 0.9 VDD 102.568,203.280 peripherals_i/apb_event_unit_i/i_event_unit/U151
0.8236 0.06719 0.009182 0.9 VDD 103.153,203.856 peripherals_i/apb_event_unit_i/i_event_unit/U152
0.8274 0.063 0.0096 0.9 VDD 105.628,204.432 peripherals_i/apb_event_unit_i/i_event_unit/U153
0.8287 0.06259 0.008671 0.9 VDD 105.133,207.312 peripherals_i/apb_event_unit_i/i_event_unit/U154
0.8285 0.06243 0.009097 0.9 VDD 111.028,207.312 peripherals_i/apb_event_unit_i/i_event_unit/U155
0.8288 0.06218 0.009032 0.9 VDD 112.513,207.312 peripherals_i/apb_event_unit_i/i_event_unit/U156
0.8289 0.05911 0.01202 0.9 VDD 83.758,215.376 peripherals_i/apb_event_unit_i/i_event_unit/U157
0.8287 0.05926 0.01203 0.9 VDD 83.713,215.952 peripherals_i/apb_event_unit_i/i_event_unit/U158
0.8314 0.0578 0.01079 0.9 VDD 87.808,215.376 peripherals_i/apb_event_unit_i/i_event_unit/U159
0.8317 0.05768 0.01067 0.9 VDD 88.123,215.376 peripherals_i/apb_event_unit_i/i_event_unit/U160
0.834 0.05604 0.009959 0.9 VDD 90.418,217.104 peripherals_i/apb_event_unit_i/i_event_unit/U161
0.8343 0.05506 0.01062 0.9 VDD 90.463,219.984 peripherals_i/apb_event_unit_i/i_event_unit/U162
0.8283 0.06475 0.006941 0.9 VDD 110.398,202.128 peripherals_i/apb_event_unit_i/i_event_unit/U163
0.827 0.06449 0.008504 0.9 VDD 111.613,202.704 peripherals_i/apb_event_unit_i/i_event_unit/U164
0.8339 0.05778 0.008343 0.9 VDD 95.818,214.800 peripherals_i/apb_event_unit_i/i_event_unit/U165
0.8341 0.05727 0.008592 0.9 VDD 94.963,217.680 peripherals_i/apb_event_unit_i/i_event_unit/U166
0.8276 0.05943 0.01298 0.9 VDD 104.188,214.800 peripherals_i/apb_event_unit_i/i_event_unit/U167
0.8289 0.05932 0.01177 0.9 VDD 104.323,217.680 peripherals_i/apb_event_unit_i/i_event_unit/U168
0.8258 0.05968 0.01457 0.9 VDD 109.138,214.800 peripherals_i/apb_event_unit_i/i_event_unit/U169
0.8285 0.05928 0.01218 0.9 VDD 109.093,217.680 peripherals_i/apb_event_unit_i/i_event_unit/U170
0.8229 0.06747 0.009611 0.9 VDD 104.548,203.856 peripherals_i/apb_event_unit_i/i_event_unit/U171
0.8278 0.06287 0.009333 0.9 VDD 103.423,204.432 peripherals_i/apb_event_unit_i/i_event_unit/U172
0.8309 0.05865 0.01042 0.9 VDD 99.328,214.800 peripherals_i/apb_event_unit_i/i_event_unit/U173
0.8313 0.05849 0.01024 0.9 VDD 98.833,217.680 peripherals_i/apb_event_unit_i/i_event_unit/U174
0.8329 0.05886 0.008267 0.9 VDD 93.388,214.224 peripherals_i/apb_event_unit_i/i_event_unit/U175
0.8342 0.05611 0.009695 0.9 VDD 93.073,219.984 peripherals_i/apb_event_unit_i/i_event_unit/U176
0.8279 0.06188 0.01017 0.9 VDD 98.878,214.224 peripherals_i/apb_event_unit_i/i_event_unit/U177
0.8333 0.05697 0.009764 0.9 VDD 97.663,218.256 peripherals_i/apb_event_unit_i/i_event_unit/U178
0.8279 0.06271 0.009361 0.9 VDD 110.398,204.432 peripherals_i/apb_event_unit_i/i_event_unit/U179
0.8285 0.06237 0.009139 0.9 VDD 112.243,204.432 peripherals_i/apb_event_unit_i/i_event_unit/U180
0.8344 0.0566 0.008996 0.9 VDD 91.498,214.800 peripherals_i/apb_event_unit_i/i_event_unit/U181
0.8346 0.05521 0.0102 0.9 VDD 91.633,219.984 peripherals_i/apb_event_unit_i/i_event_unit/U182
0.8259 0.06261 0.0115 0.9 VDD 101.308,214.224 peripherals_i/apb_event_unit_i/i_event_unit/U183
0.8285 0.05918 0.0123 0.9 VDD 102.793,217.104 peripherals_i/apb_event_unit_i/i_event_unit/U184
0.8257 0.06265 0.0116 0.9 VDD 101.488,214.224 peripherals_i/apb_event_unit_i/i_event_unit/U185
0.8294 0.05931 0.01132 0.9 VDD 103.063,215.376 peripherals_i/apb_event_unit_i/i_event_unit/U186
0.8299 0.05902 0.01109 0.9 VDD 84.208,214.800 peripherals_i/apb_event_unit_i/i_event_unit/U187
0.829 0.05908 0.01191 0.9 VDD 84.253,215.952 peripherals_i/apb_event_unit_i/i_event_unit/U188
0.8279 0.06595 0.006141 0.9 VDD 100.408,203.280 peripherals_i/apb_event_unit_i/i_event_unit/U189
0.8273 0.0656 0.007065 0.9 VDD 99.643,203.856 peripherals_i/apb_event_unit_i/i_event_unit/U190
0.8346 0.06118 0.004191 0.9 VDD 93.838,202.704 peripherals_i/apb_event_unit_i/i_event_unit/U191
0.8337 0.05537 0.01091 0.9 VDD 89.563,219.984 peripherals_i/apb_event_unit_i/i_event_unit/U192
0.8319 0.05753 0.01053 0.9 VDD 88.483,215.376 peripherals_i/apb_event_unit_i/i_event_unit/U193
0.8273 0.06389 0.008796 0.9 VDD 105.403,208.464 peripherals_i/apb_event_unit_i/i_event_unit/U194
0.8292 0.05902 0.01175 0.9 VDD 101.443,217.104 peripherals_i/apb_event_unit_i/i_event_unit/U195
0.8301 0.05846 0.01147 0.9 VDD 84.343,217.104 peripherals_i/apb_event_unit_i/i_event_unit/U196
0.8346 0.05538 0.01002 0.9 VDD 91.903,219.408 peripherals_i/apb_event_unit_i/i_event_unit/U197
0.8343 0.05642 0.009227 0.9 VDD 95.233,218.832 peripherals_i/apb_event_unit_i/i_event_unit/U198
0.8316 0.05973 0.008689 0.9 VDD 112.243,209.616 peripherals_i/apb_event_unit_i/i_event_unit/U199
0.8319 0.05681 0.01128 0.9 VDD 86.593,218.256 peripherals_i/apb_event_unit_i/i_event_unit/U200
0.8296 0.05958 0.01085 0.9 VDD 99.373,216.528 peripherals_i/apb_event_unit_i/i_event_unit/U201
0.8298 0.05864 0.01154 0.9 VDD 83.713,217.104 peripherals_i/apb_event_unit_i/i_event_unit/U202
0.8298 0.05841 0.01179 0.9 VDD 84.523,217.680 peripherals_i/apb_event_unit_i/i_event_unit/U203
0.833 0.06055 0.006452 0.9 VDD 88.933,203.280 peripherals_i/apb_event_unit_i/i_event_unit/U204
0.8291 0.06282 0.008043 0.9 VDD 103.873,205.584 peripherals_i/apb_event_unit_i/i_event_unit/U205
0.834 0.05678 0.009206 0.9 VDD 94.153,219.408 peripherals_i/apb_event_unit_i/i_event_unit/U206
0.836 0.05978 0.004205 0.9 VDD 91.363,202.128 peripherals_i/apb_event_unit_i/i_event_unit/U207
0.8272 0.06436 0.008467 0.9 VDD 112.153,202.704 peripherals_i/apb_event_unit_i/i_event_unit/U208
0.8291 0.05927 0.01168 0.9 VDD 103.783,217.680 peripherals_i/apb_event_unit_i/i_event_unit/U209
0.8274 0.06301 0.009592 0.9 VDD 106.303,204.432 peripherals_i/apb_event_unit_i/i_event_unit/U210
0.8285 0.05934 0.01217 0.9 VDD 108.373,217.680 peripherals_i/apb_event_unit_i/i_event_unit/U211
0.8254 0.06549 0.009139 0.9 VDD 112.243,203.856 peripherals_i/apb_event_unit_i/i_event_unit/U212
0.8273 0.05937 0.0133 0.9 VDD 105.943,217.104 peripherals_i/apb_event_unit_i/i_event_unit/U213
0.8304 0.06473 0.004843 0.9 VDD 97.753,203.280 peripherals_i/apb_event_unit_i/i_event_unit/U214
0.8265 0.06597 0.007565 0.9 VDD 100.453,203.856 peripherals_i/apb_event_unit_i/i_event_unit/U215
0.8291 0.0623 0.008562 0.9 VDD 102.163,206.736 peripherals_i/apb_event_unit_i/i_event_unit/U216
0.8322 0.05802 0.009735 0.9 VDD 97.213,217.104 peripherals_i/apb_event_unit_i/i_event_unit/U217
0.8263 0.06679 0.006956 0.9 VDD 102.253,203.280 peripherals_i/apb_event_unit_i/i_event_unit/U218
0.8254 0.06274 0.01182 0.9 VDD 101.893,214.224 peripherals_i/apb_event_unit_i/i_event_unit/U219
0.8277 0.06221 0.01008 0.9 VDD 112.333,206.736 peripherals_i/apb_event_unit_i/i_event_unit/U220
0.8286 0.05916 0.01219 0.9 VDD 110.533,217.680 peripherals_i/apb_event_unit_i/i_event_unit/U221
0.8333 0.05557 0.0111 0.9 VDD 88.933,219.984 peripherals_i/apb_event_unit_i/i_event_unit/U222
0.8287 0.06443 0.00688 0.9 VDD 111.883,202.128 peripherals_i/apb_event_unit_i/i_event_unit/U223
0.8346 0.06071 0.004676 0.9 VDD 92.983,202.704 peripherals_i/apb_event_unit_i/i_event_unit/U224
0.836 0.06099 0.003059 0.9 VDD 93.478,202.128 peripherals_i/apb_event_unit_i/i_event_unit/U225
0.8364 0.06047 0.003179 0.9 VDD 92.758,200.976 peripherals_i/apb_event_unit_i/i_event_unit/U226
0.8279 0.06514 0.006944 0.9 VDD 107.833,202.128 peripherals_i/apb_event_unit_i/i_event_unit/U227
0.8268 0.06113 0.01209 0.9 VDD 108.373,213.072 peripherals_i/apb_event_unit_i/i_event_unit/U228
0.8282 0.06269 0.009063 0.9 VDD 108.373,207.312 peripherals_i/apb_event_unit_i/i_event_unit/U229
0.8246 0.06357 0.01185 0.9 VDD 106.483,213.648 peripherals_i/apb_event_unit_i/i_event_unit/U230
0.8279 0.06526 0.006849 0.9 VDD 106.393,202.128 peripherals_i/apb_event_unit_i/i_event_unit/U231
0.8267 0.06132 0.01195 0.9 VDD 107.113,213.072 peripherals_i/apb_event_unit_i/i_event_unit/U232
0.8264 0.06509 0.008528 0.9 VDD 108.283,202.704 peripherals_i/apb_event_unit_i/i_event_unit/U233
0.8269 0.06099 0.01209 0.9 VDD 109.183,213.072 peripherals_i/apb_event_unit_i/i_event_unit/U234
0.8276 0.06293 0.009474 0.9 VDD 108.733,204.432 peripherals_i/apb_event_unit_i/i_event_unit/U235
0.8336 0.06038 0.006042 0.9 VDD 89.923,202.704 peripherals_i/apb_event_unit_i/i_event_unit/U236
0.8268 0.0665 0.006679 0.9 VDD 101.623,203.280 peripherals_i/apb_event_unit_i/i_event_unit/U237
0.8254 0.06727 0.007324 0.9 VDD 103.333,203.280 peripherals_i/apb_event_unit_i/i_event_unit/U238
0.827 0.06523 0.00775 0.9 VDD 104.593,202.704 peripherals_i/apb_event_unit_i/i_event_unit/U239
0.8231 0.06732 0.0096 0.9 VDD 105.673,203.856 peripherals_i/apb_event_unit_i/i_event_unit/U240
0.8337 0.06096 0.00533 0.9 VDD 89.023,202.128 peripherals_i/apb_event_unit_i/i_event_unit/U241
0.8316 0.06371 0.004737 0.9 VDD 99.103,201.552 peripherals_i/apb_event_unit_i/i_event_unit/U242
0.8291 0.06455 0.006321 0.9 VDD 100.813,202.704 peripherals_i/apb_event_unit_i/i_event_unit/U243
0.8307 0.06008 0.00924 0.9 VDD 108.373,209.040 peripherals_i/apb_event_unit_i/i_event_unit/U244
0.833 0.05716 0.009803 0.9 VDD 89.383,214.800 peripherals_i/apb_event_unit_i/i_event_unit/U245
0.8318 0.05786 0.01037 0.9 VDD 87.673,214.800 peripherals_i/apb_event_unit_i/i_event_unit/U246
0.8311 0.05797 0.01095 0.9 VDD 87.403,215.376 peripherals_i/apb_event_unit_i/i_event_unit/U247
0.8305 0.05826 0.0112 0.9 VDD 86.683,215.376 peripherals_i/apb_event_unit_i/i_event_unit/U248
0.8312 0.05819 0.01059 0.9 VDD 86.863,214.800 peripherals_i/apb_event_unit_i/i_event_unit/U249
0.8324 0.05749 0.01011 0.9 VDD 88.573,214.800 peripherals_i/apb_event_unit_i/i_event_unit/U250
0.8263 0.06093 0.01279 0.9 VDD 110.038,215.952 peripherals_i/apb_event_unit_i/i_event_unit/U251
0.8246 0.06716 0.008277 0.9 VDD 106.618,203.280 peripherals_i/apb_event_unit_i/i_event_unit/U252
0.8275 0.06297 0.009528 0.9 VDD 107.923,204.432 peripherals_i/apb_event_unit_i/i_event_unit/U253
0.8289 0.05951 0.01162 0.9 VDD 82.948,216.528 peripherals_i/apb_event_unit_i/i_event_unit/U254
0.8281 0.05961 0.01228 0.9 VDD 82.633,215.952 peripherals_i/apb_event_unit_i/i_event_unit/U255
0.8347 0.05531 0.01002 0.9 VDD 90.778,218.256 peripherals_i/apb_event_unit_i/i_event_unit/U256
0.8335 0.05574 0.01074 0.9 VDD 89.743,218.832 peripherals_i/apb_event_unit_i/i_event_unit/U257
0.8355 0.05404 0.01049 0.9 VDD 91.858,221.712 peripherals_i/apb_event_unit_i/i_event_unit/U258
0.8353 0.0545 0.01017 0.9 VDD 91.723,220.560 peripherals_i/apb_event_unit_i/i_event_unit/U259
0.8344 0.0568 0.008761 0.9 VDD 93.658,217.104 peripherals_i/apb_event_unit_i/i_event_unit/U260
0.8349 0.05591 0.009175 0.9 VDD 93.253,218.256 peripherals_i/apb_event_unit_i/i_event_unit/U261
0.8343 0.05466 0.01105 0.9 VDD 90.328,221.136 peripherals_i/apb_event_unit_i/i_event_unit/U262
0.8331 0.05535 0.01153 0.9 VDD 88.933,221.136 peripherals_i/apb_event_unit_i/i_event_unit/U263
0.8287 0.0629 0.008365 0.9 VDD 105.088,205.584 peripherals_i/apb_event_unit_i/i_event_unit/U264
0.8289 0.06287 0.008221 0.9 VDD 104.503,205.584 peripherals_i/apb_event_unit_i/i_event_unit/U265
0.832 0.05859 0.009401 0.9 VDD 96.628,216.528 peripherals_i/apb_event_unit_i/i_event_unit/U266
0.8334 0.058 0.008555 0.9 VDD 95.233,216.528 peripherals_i/apb_event_unit_i/i_event_unit/U267
0.8289 0.05911 0.01203 0.9 VDD 102.118,217.104 peripherals_i/apb_event_unit_i/i_event_unit/U268
0.8283 0.0601 0.01164 0.9 VDD 101.173,216.528 peripherals_i/apb_event_unit_i/i_event_unit/U269
0.8295 0.0628 0.007735 0.9 VDD 102.838,205.008 peripherals_i/apb_event_unit_i/i_event_unit/U270
0.8241 0.06699 0.00893 0.9 VDD 102.703,203.856 peripherals_i/apb_event_unit_i/i_event_unit/U271
0.8276 0.0638 0.008563 0.9 VDD 104.188,208.464 peripherals_i/apb_event_unit_i/i_event_unit/U272
0.8274 0.06386 0.008706 0.9 VDD 104.863,208.464 peripherals_i/apb_event_unit_i/i_event_unit/U273
0.8327 0.05709 0.01026 0.9 VDD 89.158,215.952 peripherals_i/apb_event_unit_i/i_event_unit/U274
0.8321 0.05737 0.01049 0.9 VDD 88.573,215.952 peripherals_i/apb_event_unit_i/i_event_unit/U275
0.8292 0.05971 0.01104 0.9 VDD 99.778,216.528 peripherals_i/apb_event_unit_i/i_event_unit/U276
0.8289 0.05985 0.01127 0.9 VDD 100.273,216.528 peripherals_i/apb_event_unit_i/i_event_unit/U277
0.8255 0.0664 0.008147 0.9 VDD 101.398,203.856 peripherals_i/apb_event_unit_i/i_event_unit/U278
0.826 0.06618 0.007843 0.9 VDD 100.903,203.856 peripherals_i/apb_event_unit_i/i_event_unit/U279
0.8281 0.06076 0.01109 0.9 VDD 110.668,210.768 peripherals_i/apb_event_unit_i/i_event_unit/U280
0.8283 0.06068 0.01104 0.9 VDD 111.253,210.768 peripherals_i/apb_event_unit_i/i_event_unit/U281
0.8334 0.06032 0.006247 0.9 VDD 89.428,203.280 peripherals_i/apb_event_unit_i/i_event_unit/U282
0.8333 0.06018 0.006499 0.9 VDD 89.383,204.432 peripherals_i/apb_event_unit_i/i_event_unit/U283
0.8289 0.06237 0.008728 0.9 VDD 102.658,206.736 peripherals_i/apb_event_unit_i/i_event_unit/U284
0.8287 0.06242 0.008894 0.9 VDD 103.153,206.736 peripherals_i/apb_event_unit_i/i_event_unit/U285
0.8315 0.05703 0.01152 0.9 VDD 85.738,218.256 peripherals_i/apb_event_unit_i/i_event_unit/U286
0.8311 0.0572 0.01167 0.9 VDD 85.063,218.256 peripherals_i/apb_event_unit_i/i_event_unit/U287
0.8337 0.06007 0.006216 0.9 VDD 89.968,203.856 peripherals_i/apb_event_unit_i/i_event_unit/U288
0.8346 0.05992 0.005507 0.9 VDD 91.363,203.856 peripherals_i/apb_event_unit_i/i_event_unit/U289
0.8282 0.06525 0.006593 0.9 VDD 98.878,203.856 peripherals_i/apb_event_unit_i/i_event_unit/U290
0.8298 0.06502 0.005187 0.9 VDD 98.383,203.280 peripherals_i/apb_event_unit_i/i_event_unit/U291
0.8311 0.05924 0.009662 0.9 VDD 98.338,215.952 peripherals_i/apb_event_unit_i/i_event_unit/U292
0.8316 0.05902 0.009402 0.9 VDD 97.753,215.952 peripherals_i/apb_event_unit_i/i_event_unit/U293
0.8248 0.06294 0.01228 0.9 VDD 102.748,214.224 peripherals_i/apb_event_unit_i/i_event_unit/U294
0.8261 0.06285 0.01101 0.9 VDD 102.343,213.648 peripherals_i/apb_event_unit_i/i_event_unit/U295
0.8325 0.05652 0.01102 0.9 VDD 87.538,218.256 peripherals_i/apb_event_unit_i/i_event_unit/U296
0.8313 0.05755 0.01115 0.9 VDD 87.043,217.680 peripherals_i/apb_event_unit_i/i_event_unit/U297
0.8304 0.05842 0.01119 0.9 VDD 86.008,216.528 peripherals_i/apb_event_unit_i/i_event_unit/U298
0.8297 0.05864 0.01162 0.9 VDD 85.423,215.952 peripherals_i/apb_event_unit_i/i_event_unit/U299
0.8329 0.05762 0.009495 0.9 VDD 90.193,214.224 peripherals_i/apb_event_unit_i/i_event_unit/U300
0.8334 0.05772 0.008876 0.9 VDD 91.813,214.224 peripherals_i/apb_event_unit_i/i_event_unit/U301
0.8292 0.06102 0.009783 0.9 VDD 98.833,213.072 peripherals_i/apb_event_unit_i/i_event_unit/U302
0.8318 0.06015 0.008075 0.9 VDD 95.413,214.224 peripherals_i/apb_event_unit_i/i_event_unit/U303
0.8328 0.05811 0.009137 0.9 VDD 97.033,214.800 peripherals_i/apb_event_unit_i/i_event_unit/U304
0.8286 0.06124 0.01016 0.9 VDD 99.733,213.072 peripherals_i/apb_event_unit_i/i_event_unit/U305
0.8295 0.06072 0.009811 0.9 VDD 99.553,211.920 peripherals_i/apb_event_unit_i/i_event_unit/U306
0.8328 0.05848 0.008701 0.9 VDD 92.983,213.072 peripherals_i/apb_event_unit_i/i_event_unit/U307
0.8251 0.06628 0.0086 0.9 VDD 110.128,203.280 peripherals_i/apb_event_unit_i/i_event_unit/U308
0.8254 0.066 0.008551 0.9 VDD 110.893,203.280 peripherals_i/apb_event_unit_i/i_event_unit/U309
0.8258 0.06568 0.008494 0.9 VDD 111.748,203.280 peripherals_i/apb_event_unit_i/i_event_unit/U310
0.8283 0.06251 0.009227 0.9 VDD 111.523,204.432 peripherals_i/apb_event_unit_i/i_event_unit/U311
0.8284 0.05961 0.01201 0.9 VDD 106.078,215.376 peripherals_i/apb_event_unit_i/i_event_unit/U312
0.8269 0.06096 0.01216 0.9 VDD 106.843,215.952 peripherals_i/apb_event_unit_i/i_event_unit/U313
0.8276 0.06545 0.006908 0.9 VDD 111.208,201.552 peripherals_i/apb_event_unit_i/i_event_unit/U314
0.8285 0.06457 0.006907 0.9 VDD 111.253,202.128 peripherals_i/apb_event_unit_i/i_event_unit/U315
0.8256 0.05967 0.0147 0.9 VDD 110.128,214.800 peripherals_i/apb_event_unit_i/i_event_unit/U316
0.8262 0.06087 0.01296 0.9 VDD 110.983,215.952 peripherals_i/apb_event_unit_i/i_event_unit/U317
0.8278 0.05968 0.01251 0.9 VDD 108.598,215.376 peripherals_i/apb_event_unit_i/i_event_unit/U318
0.8265 0.06098 0.01249 0.9 VDD 108.463,215.952 peripherals_i/apb_event_unit_i/i_event_unit/U319
0.8275 0.06237 0.01015 0.9 VDD 111.388,206.736 peripherals_i/apb_event_unit_i/i_event_unit/U320
0.8286 0.06235 0.009076 0.9 VDD 111.523,207.312 peripherals_i/apb_event_unit_i/i_event_unit/U321
0.8271 0.05952 0.01342 0.9 VDD 105.178,214.800 peripherals_i/apb_event_unit_i/i_event_unit/U322
0.8286 0.05953 0.01184 0.9 VDD 105.223,215.376 peripherals_i/apb_event_unit_i/i_event_unit/U323
0.8253 0.06589 0.008825 0.9 VDD 109.093,200.976 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][31]
0.828 0.0632 0.008747 0.9 VDD 107.743,200.400 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][30]
0.8271 0.06593 0.007001 0.9 VDD 108.733,201.552 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][29]
0.8269 0.06292 0.01019 0.9 VDD 108.283,206.160 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][28]
0.8279 0.06095 0.01113 0.9 VDD 109.183,210.768 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][27]
0.8269 0.06099 0.01214 0.9 VDD 109.183,212.496 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][26]
0.8269 0.0623 0.01081 0.9 VDD 106.483,211.344 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][25]
0.8255 0.0623 0.01216 0.9 VDD 108.013,211.920 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][24]
0.8254 0.06593 0.008634 0.9 VDD 107.023,200.976 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][23]
0.8267 0.06403 0.009231 0.9 VDD 108.193,208.464 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][22]
0.8287 0.06325 0.00803 0.9 VDD 104.773,200.400 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][21]
0.8287 0.0651 0.0062 0.9 VDD 102.253,201.552 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][20]
0.8261 0.06573 0.008126 0.9 VDD 105.043,200.976 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][19]
0.8275 0.06532 0.007211 0.9 VDD 102.973,200.976 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][18]
0.8302 0.06434 0.005454 0.9 VDD 100.363,201.552 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][17]
0.8317 0.0628 0.005503 0.9 VDD 99.913,200.400 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][16]
0.829 0.0633 0.00769 0.9 VDD 100.633,207.888 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][15]
0.8298 0.06211 0.008075 0.9 VDD 100.903,206.736 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][14]
0.8296 0.061 0.009412 0.9 VDD 98.743,212.496 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][13]
0.8298 0.06108 0.009087 0.9 VDD 96.943,214.224 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][12]
0.8338 0.05765 0.008544 0.9 VDD 91.453,212.496 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][11]
0.8323 0.06002 0.007698 0.9 VDD 95.863,212.496 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][10]
0.8333 0.05782 0.008834 0.9 VDD 90.643,211.920 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][9]
0.8326 0.05924 0.008145 0.9 VDD 89.563,209.616 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][8]
0.8297 0.06004 0.01021 0.9 VDD 85.063,211.920 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][7]
0.83 0.06009 0.009933 0.9 VDD 84.883,210.768 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][6]
0.8286 0.05981 0.01163 0.9 VDD 84.703,213.072 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][5]
0.83 0.06007 0.009914 0.9 VDD 84.973,211.344 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][4]
0.8307 0.06045 0.008885 0.9 VDD 87.223,209.616 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][3]
0.8312 0.05981 0.008997 0.9 VDD 88.573,209.040 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][2]
0.834 0.0607 0.005299 0.9 VDD 89.113,201.552 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][1]
0.8306 0.06384 0.005584 0.9 VDD 103.603,192.336 peripherals_i/apb_event_unit_i/i_sleep_unit/SLEEP_STATE_Q_reg[0]
0.8306 0.06384 0.005549 0.9 VDD 103.603,191.760 peripherals_i/apb_event_unit_i/i_sleep_unit/SLEEP_STATE_Q_reg[1]
0.8357 0.06156 0.00278 0.9 VDD 97.213,195.792 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][0]
0.8346 0.06217 0.003239 0.9 VDD 97.213,194.640 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][0]
0.8328 0.06278 0.004452 0.9 VDD 102.658,193.488 peripherals_i/apb_event_unit_i/i_sleep_unit/U5
0.833 0.0627 0.004328 0.9 VDD 102.073,193.488 peripherals_i/apb_event_unit_i/i_sleep_unit/U6
0.8325 0.06321 0.00426 0.9 VDD 101.758,194.064 peripherals_i/apb_event_unit_i/i_sleep_unit/U7
0.8329 0.06274 0.004395 0.9 VDD 102.388,193.488 peripherals_i/apb_event_unit_i/i_sleep_unit/U9
0.8326 0.06283 0.004528 0.9 VDD 103.018,193.488 peripherals_i/apb_event_unit_i/i_sleep_unit/U12
0.8342 0.06161 0.004149 0.9 VDD 102.973,190.608 peripherals_i/apb_event_unit_i/i_sleep_unit/U13
0.8342 0.06161 0.004186 0.9 VDD 103.558,190.608 peripherals_i/apb_event_unit_i/i_sleep_unit/U14
0.8318 0.06279 0.005368 0.9 VDD 102.748,192.912 peripherals_i/apb_event_unit_i/i_sleep_unit/U15
0.8315 0.0629 0.005562 0.9 VDD 103.513,192.912 peripherals_i/apb_event_unit_i/i_sleep_unit/U16
0.8329 0.06161 0.005461 0.9 VDD 103.198,191.184 peripherals_i/apb_event_unit_i/i_sleep_unit/U17
0.8328 0.06161 0.005549 0.9 VDD 103.603,191.184 peripherals_i/apb_event_unit_i/i_sleep_unit/U18
0.8376 0.06022 0.002178 0.9 VDD 92.668,198.672 peripherals_i/apb_event_unit_i/i_sleep_unit/U20
0.8376 0.0604 0.002029 0.9 VDD 93.838,197.520 peripherals_i/apb_event_unit_i/i_sleep_unit/U21
0.8362 0.06104 0.002763 0.9 VDD 97.168,196.368 peripherals_i/apb_event_unit_i/i_sleep_unit/U23
0.8378 0.06016 0.002052 0.9 VDD 93.028,198.096 peripherals_i/apb_event_unit_i/i_sleep_unit/U24
0.8374 0.06009 0.002488 0.9 VDD 93.298,196.368 peripherals_i/apb_event_unit_i/i_sleep_unit/U25
0.8372 0.06053 0.002248 0.9 VDD 93.883,195.792 peripherals_i/apb_event_unit_i/i_sleep_unit/U26
0.8374 0.06006 0.002525 0.9 VDD 92.713,197.520 peripherals_i/apb_event_unit_i/i_sleep_unit/U27
0.8321 0.0627 0.005207 0.9 VDD 102.118,192.912 peripherals_i/apb_event_unit_i/i_sleep_unit/U28
0.8341 0.06316 0.002789 0.9 VDD 108.148,199.824 peripherals_i/apb_event_unit_i/i_sleep_unit/U30
0.8267 0.06228 0.01102 0.9 VDD 108.238,211.344 peripherals_i/apb_event_unit_i/i_sleep_unit/U31
0.8281 0.06292 0.008961 0.9 VDD 108.238,205.584 peripherals_i/apb_event_unit_i/i_sleep_unit/U32
0.8281 0.061 0.01087 0.9 VDD 106.978,210.768 peripherals_i/apb_event_unit_i/i_sleep_unit/U33
0.8282 0.06322 0.008531 0.9 VDD 106.618,200.400 peripherals_i/apb_event_unit_i/i_sleep_unit/U34
0.8281 0.06098 0.01093 0.9 VDD 107.518,210.768 peripherals_i/apb_event_unit_i/i_sleep_unit/U35
0.8341 0.06308 0.002829 0.9 VDD 108.778,199.824 peripherals_i/apb_event_unit_i/i_sleep_unit/U36
0.8305 0.06097 0.00854 0.9 VDD 108.238,210.192 peripherals_i/apb_event_unit_i/i_sleep_unit/U37
0.8282 0.06483 0.006954 0.9 VDD 110.038,202.128 peripherals_i/apb_event_unit_i/i_sleep_unit/U38
0.8286 0.0649 0.006537 0.9 VDD 101.758,200.976 peripherals_i/apb_event_unit_i/i_sleep_unit/U39
0.8296 0.06311 0.007273 0.9 VDD 103.108,200.400 peripherals_i/apb_event_unit_i/i_sleep_unit/U40
0.8342 0.06325 0.002561 0.9 VDD 104.908,199.824 peripherals_i/apb_event_unit_i/i_sleep_unit/U41
0.8284 0.06324 0.008369 0.9 VDD 105.988,200.400 peripherals_i/apb_event_unit_i/i_sleep_unit/U42
0.8354 0.06005 0.004546 0.9 VDD 90.238,200.976 peripherals_i/apb_event_unit_i/i_sleep_unit/U43
0.8296 0.06447 0.005933 0.9 VDD 100.678,200.976 peripherals_i/apb_event_unit_i/i_sleep_unit/U44
0.8293 0.06461 0.006135 0.9 VDD 101.038,200.976 peripherals_i/apb_event_unit_i/i_sleep_unit/U45
0.8283 0.06271 0.009005 0.9 VDD 107.878,207.312 peripherals_i/apb_event_unit_i/i_sleep_unit/U46
0.833 0.05867 0.008359 0.9 VDD 88.888,210.192 peripherals_i/apb_event_unit_i/i_sleep_unit/U47
0.8313 0.05936 0.009344 0.9 VDD 86.818,211.344 peripherals_i/apb_event_unit_i/i_sleep_unit/U48
0.831 0.05953 0.009484 0.9 VDD 86.368,211.344 peripherals_i/apb_event_unit_i/i_sleep_unit/U49
0.8308 0.05927 0.009944 0.9 VDD 86.188,212.496 peripherals_i/apb_event_unit_i/i_sleep_unit/U50
0.8306 0.0595 0.009879 0.9 VDD 86.458,211.920 peripherals_i/apb_event_unit_i/i_sleep_unit/U51
0.8324 0.05899 0.008644 0.9 VDD 87.988,210.192 peripherals_i/apb_event_unit_i/i_sleep_unit/U52
0.8323 0.0591 0.008607 0.9 VDD 89.428,208.464 peripherals_i/apb_event_unit_i/i_sleep_unit/U53
0.8339 0.05802 0.008116 0.9 VDD 90.688,210.768 peripherals_i/apb_event_unit_i/i_sleep_unit/U54
0.831 0.06011 0.008851 0.9 VDD 97.798,211.920 peripherals_i/apb_event_unit_i/i_sleep_unit/U55
0.8336 0.05913 0.007291 0.9 VDD 94.198,212.496 peripherals_i/apb_event_unit_i/i_sleep_unit/U56
0.8315 0.05994 0.008583 0.9 VDD 97.348,211.920 peripherals_i/apb_event_unit_i/i_sleep_unit/U57
0.83 0.06215 0.00783 0.9 VDD 101.128,207.312 peripherals_i/apb_event_unit_i/i_sleep_unit/U58
0.8299 0.06228 0.007827 0.9 VDD 100.408,206.160 peripherals_i/apb_event_unit_i/i_sleep_unit/U59
0.8337 0.05846 0.007867 0.9 VDD 92.938,212.496 peripherals_i/apb_event_unit_i/i_sleep_unit/U60
0.8313 0.06342 0.005305 0.9 VDD 108.283,193.488 peripherals_i/apb_event_unit_i/fetch_enable_ff1_reg
0.8301 0.06343 0.006494 0.9 VDD 108.193,192.912 peripherals_i/apb_event_unit_i/fetch_enable_ff2_reg
0.8353 0.06054 0.00414 0.9 VDD 89.023,197.520 peripherals_i/apb_event_unit_i/U4
0.8369 0.06039 0.002745 0.9 VDD 94.558,190.032 peripherals_i/apb_event_unit_i/U6
0.8367 0.06003 0.003275 0.9 VDD 92.668,190.032 peripherals_i/apb_event_unit_i/U7
0.8354 0.06104 0.003601 0.9 VDD 99.598,189.456 peripherals_i/apb_event_unit_i/U8
0.8351 0.06117 0.003748 0.9 VDD 101.398,189.456 peripherals_i/apb_event_unit_i/U9
0.8341 0.06237 0.00353 0.9 VDD 97.078,191.760 peripherals_i/apb_event_unit_i/U10
0.8362 0.06067 0.003106 0.9 VDD 98.878,188.304 peripherals_i/apb_event_unit_i/U11
0.8372 0.0599 0.002852 0.9 VDD 95.908,187.728 peripherals_i/apb_event_unit_i/U12
0.8375 0.05972 0.002809 0.9 VDD 90.238,188.304 peripherals_i/apb_event_unit_i/U13
0.8364 0.06061 0.002977 0.9 VDD 97.348,188.304 peripherals_i/apb_event_unit_i/U14
0.8355 0.06096 0.003515 0.9 VDD 98.608,190.032 peripherals_i/apb_event_unit_i/U15
0.8357 0.06092 0.003395 0.9 VDD 98.068,190.032 peripherals_i/apb_event_unit_i/U16
0.8353 0.06102 0.003727 0.9 VDD 87.988,198.096 peripherals_i/apb_event_unit_i/U17
0.8358 0.06023 0.003955 0.9 VDD 89.698,196.368 peripherals_i/apb_event_unit_i/U18
0.8365 0.06025 0.003206 0.9 VDD 89.653,198.096 peripherals_i/apb_event_unit_i/U19
0.8338 0.06346 0.002783 0.9 VDD 108.058,199.248 peripherals_i/apb_event_unit_i/U20
0.8301 0.0632 0.006673 0.9 VDD 110.128,192.912 peripherals_i/apb_event_unit_i/U21
0.8314 0.06006 0.008561 0.9 VDD 108.598,209.616 peripherals_i/apb_event_unit_i/U22
0.8357 0.06046 0.003858 0.9 VDD 109.138,187.728 peripherals_i/apb_event_unit_i/U23
0.8281 0.06279 0.009062 0.9 VDD 109.318,205.584 peripherals_i/apb_event_unit_i/U24
0.8319 0.0615 0.006581 0.9 VDD 109.858,191.184 peripherals_i/apb_event_unit_i/U25
0.8305 0.061 0.008453 0.9 VDD 106.798,210.192 peripherals_i/apb_event_unit_i/U26
0.8355 0.06053 0.003985 0.9 VDD 110.938,187.728 peripherals_i/apb_event_unit_i/U27
0.8337 0.06355 0.002703 0.9 VDD 106.888,199.248 peripherals_i/apb_event_unit_i/U28
0.8349 0.06069 0.004374 0.9 VDD 109.588,188.880 peripherals_i/apb_event_unit_i/U29
0.8314 0.06013 0.008502 0.9 VDD 107.608,209.616 peripherals_i/apb_event_unit_i/U30
0.8303 0.06277 0.006982 0.9 VDD 113.548,192.912 peripherals_i/apb_event_unit_i/U31
0.8338 0.06335 0.002863 0.9 VDD 109.318,199.248 peripherals_i/apb_event_unit_i/U32
0.8315 0.06321 0.005313 0.9 VDD 110.758,194.064 peripherals_i/apb_event_unit_i/U33
0.8314 0.05998 0.00862 0.9 VDD 109.678,209.616 peripherals_i/apb_event_unit_i/U34
0.8341 0.06135 0.00459 0.9 VDD 110.128,190.032 peripherals_i/apb_event_unit_i/U35
0.8282 0.06298 0.008805 0.9 VDD 109.588,200.400 peripherals_i/apb_event_unit_i/U36
0.8318 0.06149 0.006669 0.9 VDD 110.398,191.184 peripherals_i/apb_event_unit_i/U37
0.8371 0.06029 0.00259 0.9 VDD 89.698,199.824 peripherals_i/apb_event_unit_i/U38
0.837 0.06028 0.002669 0.9 VDD 89.428,199.248 peripherals_i/apb_event_unit_i/U39
0.8302 0.06302 0.006737 0.9 VDD 102.118,200.400 peripherals_i/apb_event_unit_i/U40
0.8295 0.06413 0.006404 0.9 VDD 108.778,191.760 peripherals_i/apb_event_unit_i/U41
0.8345 0.06311 0.00242 0.9 VDD 103.108,199.824 peripherals_i/apb_event_unit_i/U42
0.8315 0.06323 0.005311 0.9 VDD 109.858,193.488 peripherals_i/apb_event_unit_i/U43
0.8338 0.06361 0.002568 0.9 VDD 104.998,199.248 peripherals_i/apb_event_unit_i/U44
0.834 0.06152 0.004491 0.9 VDD 108.508,190.608 peripherals_i/apb_event_unit_i/U45
0.8341 0.06324 0.00264 0.9 VDD 105.988,199.824 peripherals_i/apb_event_unit_i/U46
0.8292 0.06419 0.006649 0.9 VDD 109.858,192.336 peripherals_i/apb_event_unit_i/U47
0.8345 0.06052 0.004976 0.9 VDD 89.428,200.976 peripherals_i/apb_event_unit_i/U48
0.8352 0.06015 0.004689 0.9 VDD 89.968,200.400 peripherals_i/apb_event_unit_i/U49
0.835 0.06283 0.002125 0.9 VDD 100.228,199.824 peripherals_i/apb_event_unit_i/U50
0.8343 0.06197 0.003752 0.9 VDD 105.898,196.944 peripherals_i/apb_event_unit_i/U51
0.8308 0.06293 0.006236 0.9 VDD 101.218,200.400 peripherals_i/apb_event_unit_i/U52
0.8315 0.06324 0.005313 0.9 VDD 110.578,194.064 peripherals_i/apb_event_unit_i/U53
0.8283 0.06264 0.009085 0.9 VDD 109.228,207.312 peripherals_i/apb_event_unit_i/U54
0.8342 0.06135 0.004415 0.9 VDD 110.128,189.456 peripherals_i/apb_event_unit_i/U55
0.8331 0.05844 0.008491 0.9 VDD 89.518,210.768 peripherals_i/apb_event_unit_i/U56
0.8332 0.05828 0.008491 0.9 VDD 89.518,211.344 peripherals_i/apb_event_unit_i/U57
0.8317 0.05911 0.009147 0.9 VDD 87.448,211.344 peripherals_i/apb_event_unit_i/U58
0.8315 0.05893 0.009528 0.9 VDD 87.898,211.920 peripherals_i/apb_event_unit_i/U59
0.8316 0.05922 0.009175 0.9 VDD 87.358,210.768 peripherals_i/apb_event_unit_i/U60
0.8321 0.05893 0.009006 0.9 VDD 87.898,211.344 peripherals_i/apb_event_unit_i/U61
0.8312 0.05901 0.00977 0.9 VDD 86.908,212.496 peripherals_i/apb_event_unit_i/U62
0.8317 0.05875 0.009594 0.9 VDD 87.628,212.496 peripherals_i/apb_event_unit_i/U63
0.8311 0.05921 0.009704 0.9 VDD 87.178,211.920 peripherals_i/apb_event_unit_i/U64
0.8318 0.05868 0.00955 0.9 VDD 87.808,212.496 peripherals_i/apb_event_unit_i/U65
0.8322 0.0589 0.008893 0.9 VDD 88.258,210.768 peripherals_i/apb_event_unit_i/U66
0.8327 0.05857 0.008721 0.9 VDD 88.798,211.344 peripherals_i/apb_event_unit_i/U67
0.8338 0.05923 0.006992 0.9 VDD 89.068,207.888 peripherals_i/apb_event_unit_i/U68
0.8346 0.05948 0.005924 0.9 VDD 88.798,206.160 peripherals_i/apb_event_unit_i/U69
0.8344 0.05799 0.007639 0.9 VDD 90.778,210.192 peripherals_i/apb_event_unit_i/U70
0.8349 0.05908 0.006036 0.9 VDD 90.328,205.584 peripherals_i/apb_event_unit_i/U71
0.8305 0.0603 0.009172 0.9 VDD 98.338,211.920 peripherals_i/apb_event_unit_i/U72
0.834 0.05948 0.006523 0.9 VDD 96.808,209.040 peripherals_i/apb_event_unit_i/U73
0.8339 0.05878 0.007291 0.9 VDD 94.198,211.920 peripherals_i/apb_event_unit_i/U74
0.8362 0.06149 0.002356 0.9 VDD 94.738,201.552 peripherals_i/apb_event_unit_i/U75
0.8328 0.05965 0.007533 0.9 VDD 96.538,211.344 peripherals_i/apb_event_unit_i/U76
0.8371 0.0616 0.001283 0.9 VDD 96.178,199.248 peripherals_i/apb_event_unit_i/U77
0.8308 0.06185 0.007397 0.9 VDD 99.868,207.312 peripherals_i/apb_event_unit_i/U78
0.8302 0.06206 0.007703 0.9 VDD 100.678,207.312 peripherals_i/apb_event_unit_i/U79
0.8315 0.06204 0.006413 0.9 VDD 99.508,205.584 peripherals_i/apb_event_unit_i/U80
0.8352 0.06281 0.002004 0.9 VDD 99.598,199.248 peripherals_i/apb_event_unit_i/U81
0.8343 0.05828 0.007372 0.9 VDD 92.848,211.344 peripherals_i/apb_event_unit_i/U82
0.8361 0.06014 0.003791 0.9 VDD 92.128,201.552 peripherals_i/apb_event_unit_i/U83
0.8305 0.06331 0.006206 0.9 VDD 106.708,192.912 peripherals_i/apb_event_unit_i/U84
0.8308 0.05742 0.01182 0.9 VDD 100.678,218.832 peripherals_i/apb_event_unit_i/U85
0.8321 0.05665 0.01126 0.9 VDD 102.658,220.560 peripherals_i/apb_event_unit_i/U86
0.833 0.05515 0.01182 0.9 VDD 101.128,225.744 peripherals_i/apb_event_unit_i/U87
0.832 0.05538 0.01265 0.9 VDD 102.928,223.440 peripherals_i/apb_event_unit_i/U88
0.8353 0.05407 0.01065 0.9 VDD 96.718,225.168 peripherals_i/apb_event_unit_i/U89
0.8338 0.05498 0.01119 0.9 VDD 98.788,224.016 peripherals_i/apb_event_unit_i/U90
0.8358 0.05421 0.00998 0.9 VDD 95.908,224.016 peripherals_i/apb_event_unit_i/U91
0.8331 0.05606 0.01088 0.9 VDD 97.978,221.136 peripherals_i/apb_event_unit_i/U92
0.8344 0.05478 0.01085 0.9 VDD 97.978,224.016 peripherals_i/apb_event_unit_i/U93
0.8325 0.05528 0.01225 0.9 VDD 101.668,223.440 peripherals_i/apb_event_unit_i/U94
0.8306 0.05749 0.01194 0.9 VDD 101.578,218.832 peripherals_i/apb_event_unit_i/U95
0.826 0.06583 0.008199 0.9 VDD 72.013,195.216 peripherals_i/apb_i2c_i/CTS_ccl_a_buf_00003
0.8294 0.06358 0.007009 0.9 VDD 77.593,193.488 peripherals_i/apb_i2c_i/CTS_cdb_buf_00338
0.8328 0.06336 0.003849 0.9 VDD 66.838,198.096 peripherals_i/apb_i2c_i/byte_controller/bit_controller/FE_DBTC8_i2c_al
0.8296 0.06407 0.006371 0.9 VDD 77.728,191.760 peripherals_i/apb_i2c_i/byte_controller/bit_controller/clk_gate_cnt_reg/latch
0.8303 0.06368 0.006027 0.9 VDD 65.713,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/clk_gate_fSDA_reg/latch
0.8319 0.0632 0.004851 0.9 VDD 63.598,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/clk_gate_sda_chk_reg/latch
0.8366 0.06046 0.002941 0.9 VDD 61.753,191.184 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cSDA_reg[0]
0.8348 0.06177 0.003398 0.9 VDD 63.193,191.760 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cSDA_reg[1]
0.8359 0.06121 0.002859 0.9 VDD 61.843,192.912 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cSCL_reg[0]
0.8349 0.0618 0.00333 0.9 VDD 63.283,192.336 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cSCL_reg[1]
0.8261 0.0657 0.008161 0.9 VDD 73.363,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/filter_cnt_reg[0]
0.8295 0.06397 0.006567 0.9 VDD 72.913,194.064 peripherals_i/apb_i2c_i/byte_controller/bit_controller/filter_cnt_reg[1]
0.8314 0.06345 0.005158 0.9 VDD 73.003,192.912 peripherals_i/apb_i2c_i/byte_controller/bit_controller/filter_cnt_reg[2]
0.8305 0.06373 0.005776 0.9 VDD 73.453,191.760 peripherals_i/apb_i2c_i/byte_controller/bit_controller/filter_cnt_reg[3]
0.8304 0.06406 0.00558 0.9 VDD 77.773,192.336 peripherals_i/apb_i2c_i/byte_controller/bit_controller/filter_cnt_reg[4]
0.831 0.06337 0.005618 0.9 VDD 78.943,192.912 peripherals_i/apb_i2c_i/byte_controller/bit_controller/filter_cnt_reg[5]
0.8291 0.06401 0.006879 0.9 VDD 81.913,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/filter_cnt_reg[6]
0.8318 0.06259 0.005655 0.9 VDD 84.523,196.368 peripherals_i/apb_i2c_i/byte_controller/bit_controller/filter_cnt_reg[7]
0.8328 0.06173 0.005491 0.9 VDD 85.423,193.488 peripherals_i/apb_i2c_i/byte_controller/bit_controller/filter_cnt_reg[8]
0.8329 0.06211 0.004995 0.9 VDD 85.333,192.336 peripherals_i/apb_i2c_i/byte_controller/bit_controller/filter_cnt_reg[9]
0.8315 0.06293 0.005591 0.9 VDD 84.793,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/filter_cnt_reg[10]
0.8303 0.06374 0.005991 0.9 VDD 82.723,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/filter_cnt_reg[11]
0.8303 0.06298 0.006673 0.9 VDD 80.023,194.064 peripherals_i/apb_i2c_i/byte_controller/bit_controller/filter_cnt_reg[12]
0.829 0.06491 0.006109 0.9 VDD 73.723,196.368 peripherals_i/apb_i2c_i/byte_controller/bit_controller/filter_cnt_reg[13]
0.8299 0.06405 0.006067 0.9 VDD 65.803,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/sto_condition_reg
0.83 0.06484 0.005147 0.9 VDD 67.963,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/sta_condition_reg
0.8298 0.06463 0.005574 0.9 VDD 69.763,196.368 peripherals_i/apb_i2c_i/byte_controller/bit_controller/busy_reg
0.8304 0.06328 0.006292 0.9 VDD 71.293,193.488 peripherals_i/apb_i2c_i/byte_controller/bit_controller/slave_wait_reg
0.8377 0.06026 0.001994 0.9 VDD 57.703,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[1]
0.8386 0.05929 0.002145 0.9 VDD 55.633,196.368 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[2]
0.8394 0.05937 0.001205 0.9 VDD 55.453,199.248 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[3]
0.8383 0.06015 0.001564 0.9 VDD 57.883,197.520 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[4]
0.8355 0.06172 0.002744 0.9 VDD 62.023,200.400 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[0]
0.8358 0.06189 0.002267 0.9 VDD 62.473,199.248 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[5]
0.8382 0.06007 0.001758 0.9 VDD 57.613,200.400 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[6]
0.8393 0.05934 0.001389 0.9 VDD 55.543,198.096 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[7]
0.8385 0.05933 0.002149 0.9 VDD 55.453,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[8]
0.8348 0.06212 0.003096 0.9 VDD 62.743,200.976 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[9]
0.8358 0.06145 0.002704 0.9 VDD 60.853,201.552 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[10]
0.8381 0.0601 0.001761 0.9 VDD 57.523,200.976 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[11]
0.8371 0.06132 0.001542 0.9 VDD 60.853,199.824 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[12]
0.8357 0.06192 0.002374 0.9 VDD 62.743,199.824 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[13]
0.8362 0.06174 0.002105 0.9 VDD 61.933,198.096 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[14]
0.8351 0.06227 0.002596 0.9 VDD 61.573,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[15]
0.8344 0.06247 0.003121 0.9 VDD 62.023,194.064 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[16]
0.8322 0.06314 0.004664 0.9 VDD 66.073,197.520 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cmd_ack_reg
0.8327 0.06329 0.003975 0.9 VDD 63.913,194.064 peripherals_i/apb_i2c_i/byte_controller/bit_controller/sda_chk_reg
0.8336 0.06282 0.003616 0.9 VDD 63.823,196.368 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cmd_stop_reg
0.8284 0.06368 0.007929 0.9 VDD 76.063,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[15]
0.8302 0.06363 0.006199 0.9 VDD 80.203,191.760 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[14]
0.831 0.06341 0.005568 0.9 VDD 81.193,192.336 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[13]
0.832 0.06254 0.005459 0.9 VDD 82.633,192.912 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[12]
0.8317 0.06287 0.005402 0.9 VDD 83.083,192.336 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[11]
0.8348 0.06035 0.004889 0.9 VDD 83.173,190.032 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[10]
0.8326 0.0616 0.005847 0.9 VDD 82.273,191.184 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[9]
0.8319 0.06191 0.00622 0.9 VDD 80.023,191.184 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[8]
0.8329 0.06194 0.005116 0.9 VDD 79.663,190.608 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[7]
0.8329 0.06201 0.005135 0.9 VDD 77.683,190.608 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[6]
0.8346 0.06036 0.005088 0.9 VDD 76.603,190.032 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[5]
0.8331 0.06196 0.004976 0.9 VDD 75.433,190.608 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[4]
0.8299 0.06397 0.006148 0.9 VDD 75.703,191.760 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[3]
0.8295 0.06359 0.006892 0.9 VDD 75.703,193.488 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[2]
0.8296 0.06343 0.006996 0.9 VDD 77.773,194.064 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[1]
0.8278 0.06476 0.007479 0.9 VDD 79.033,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[0]
0.8336 0.06242 0.004019 0.9 VDD 65.803,192.336 peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSDA_reg[0]
0.8337 0.06229 0.003977 0.9 VDD 65.623,192.912 peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSDA_reg[1]
0.833 0.06231 0.004697 0.9 VDD 65.713,193.488 peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSDA_reg[2]
0.8348 0.06113 0.004091 0.9 VDD 65.803,191.184 peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSCL_reg[0]
0.8347 0.06139 0.003864 0.9 VDD 67.963,190.608 peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSCL_reg[1]
0.8327 0.06288 0.004442 0.9 VDD 68.053,192.336 peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSCL_reg[2]
0.8317 0.06278 0.005501 0.9 VDD 68.053,193.488 peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL_reg
0.8308 0.06386 0.005305 0.9 VDD 67.423,194.064 peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSDA_reg
0.8283 0.06481 0.006881 0.9 VDD 67.873,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/dSDA_reg
0.8301 0.06399 0.00591 0.9 VDD 69.583,194.064 peripherals_i/apb_i2c_i/byte_controller/bit_controller/dSCL_reg
0.8283 0.06577 0.005924 0.9 VDD 71.653,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/clk_en_reg
0.8318 0.06368 0.004478 0.9 VDD 65.983,196.368 peripherals_i/apb_i2c_i/byte_controller/bit_controller/al_reg
0.8378 0.0601 0.002097 0.9 VDD 57.433,194.064 peripherals_i/apb_i2c_i/byte_controller/bit_controller/scl_oen_reg
0.8347 0.06214 0.003127 0.9 VDD 61.303,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/sda_oen_reg
0.827 0.06538 0.007598 0.9 VDD 69.943,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/dout_reg
0.8279 0.06401 0.008059 0.9 VDD 71.473,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/dscl_oen_reg
0.8316 0.06403 0.004388 0.9 VDD 65.758,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U9
0.8305 0.06416 0.005293 0.9 VDD 67.603,196.944 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U10
0.8391 0.0597 0.001158 0.9 VDD 56.758,199.824 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U11
0.839 0.05962 0.001347 0.9 VDD 56.713,198.672 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U12
0.8392 0.05929 0.00153 0.9 VDD 55.318,196.944 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U13
0.8393 0.05936 0.001373 0.9 VDD 55.993,198.672 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U14
0.8389 0.05993 0.001131 0.9 VDD 57.478,199.248 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U15
0.8387 0.06001 0.001311 0.9 VDD 57.703,198.672 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U16
0.8391 0.05933 0.001538 0.9 VDD 55.858,197.520 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U17
0.8391 0.05938 0.001543 0.9 VDD 56.263,196.944 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U18
0.8282 0.064 0.007802 0.9 VDD 70.618,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U19
0.8296 0.064 0.006392 0.9 VDD 71.878,194.064 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U20
0.8297 0.06401 0.0063 0.9 VDD 71.338,194.064 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U21
0.8377 0.06008 0.0022 0.9 VDD 57.478,201.552 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U22
0.8352 0.06203 0.002821 0.9 VDD 62.068,196.368 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U23
0.8376 0.06086 0.001584 0.9 VDD 59.638,200.400 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U24
0.838 0.06006 0.001988 0.9 VDD 57.748,196.368 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U25
0.8383 0.0606 0.001066 0.9 VDD 59.188,199.248 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U26
0.8291 0.06391 0.007022 0.9 VDD 68.278,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U27
0.8287 0.06397 0.007334 0.9 VDD 69.178,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U28
0.8299 0.06377 0.006369 0.9 VDD 66.568,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U29
0.8316 0.06369 0.004729 0.9 VDD 65.803,194.064 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U30
0.8334 0.06309 0.003474 0.9 VDD 63.508,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U31
0.8326 0.06286 0.004569 0.9 VDD 67.963,191.760 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U32
0.8375 0.06095 0.001517 0.9 VDD 59.908,197.520 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U33
0.8324 0.06337 0.004231 0.9 VDD 65.218,196.944 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U34
0.8337 0.06291 0.003361 0.9 VDD 65.398,198.096 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U35
0.8285 0.06399 0.007505 0.9 VDD 69.673,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U36
0.8334 0.06271 0.003941 0.9 VDD 64.678,200.976 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U37
0.8344 0.06244 0.003162 0.9 VDD 65.038,199.824 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U38
0.8343 0.06267 0.00307 0.9 VDD 64.768,199.248 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U39
0.8343 0.0626 0.003069 0.9 VDD 64.588,198.672 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U40
0.833 0.06311 0.003889 0.9 VDD 64.543,196.944 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U41
0.8358 0.06191 0.002319 0.9 VDD 62.518,198.672 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U43
0.8366 0.0614 0.002037 0.9 VDD 60.718,200.976 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U44
0.8371 0.0613 0.001635 0.9 VDD 60.808,198.096 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U46
0.8372 0.06063 0.002218 0.9 VDD 59.593,202.128 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U47
0.837 0.06125 0.001754 0.9 VDD 59.593,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U48
0.8362 0.06164 0.002188 0.9 VDD 61.213,196.944 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U49
0.837 0.0612 0.001841 0.9 VDD 60.538,197.520 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U50
0.8384 0.06006 0.001562 0.9 VDD 57.748,196.944 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U53
0.8381 0.0606 0.001256 0.9 VDD 59.188,198.672 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U54
0.8377 0.0608 0.001505 0.9 VDD 59.368,196.944 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U55
0.8373 0.06097 0.001737 0.9 VDD 59.728,196.368 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U56
0.837 0.06104 0.001956 0.9 VDD 59.188,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U57
0.8378 0.06031 0.001935 0.9 VDD 57.838,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U58
0.8364 0.06159 0.002012 0.9 VDD 61.708,198.672 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U59
0.8314 0.06339 0.005201 0.9 VDD 64.228,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U60
0.8322 0.06369 0.004066 0.9 VDD 64.948,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U61
0.8352 0.06217 0.002597 0.9 VDD 63.283,198.672 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U63
0.8373 0.06114 0.001521 0.9 VDD 60.538,198.672 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U64
0.8344 0.06224 0.003315 0.9 VDD 63.418,197.520 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U65
0.8355 0.0618 0.002649 0.9 VDD 62.113,197.520 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U66
0.8343 0.06254 0.003201 0.9 VDD 63.193,196.944 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U67
0.8362 0.06154 0.002299 0.9 VDD 60.988,196.368 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U68
0.8348 0.06238 0.002825 0.9 VDD 63.913,198.672 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U69
0.8347 0.06234 0.003008 0.9 VDD 64.588,199.824 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U71
0.8342 0.06218 0.003588 0.9 VDD 63.868,200.400 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U72
0.835 0.0622 0.002792 0.9 VDD 63.958,199.824 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U73
0.8279 0.06395 0.008169 0.9 VDD 73.093,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U74
0.8298 0.06349 0.006667 0.9 VDD 73.768,193.488 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U75
0.8311 0.06369 0.005175 0.9 VDD 73.183,192.336 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U76
0.8324 0.06183 0.005798 0.9 VDD 73.588,191.184 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U77
0.8322 0.06189 0.005941 0.9 VDD 74.443,191.184 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U78
0.8321 0.06192 0.005993 0.9 VDD 74.758,191.184 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U79
0.8297 0.06403 0.006278 0.9 VDD 76.873,191.760 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U80
0.8305 0.06388 0.005614 0.9 VDD 78.808,192.336 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U81
0.8306 0.06375 0.005605 0.9 VDD 79.573,192.336 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U82
0.8313 0.06311 0.005592 0.9 VDD 80.158,192.912 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U83
0.8311 0.06257 0.006329 0.9 VDD 81.643,194.064 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U84
0.8314 0.06242 0.006202 0.9 VDD 82.228,194.064 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U85
0.8321 0.06204 0.005876 0.9 VDD 83.713,194.064 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U86
0.8322 0.06196 0.005806 0.9 VDD 84.028,194.064 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U87
0.8327 0.06169 0.005573 0.9 VDD 85.063,194.064 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U88
0.833 0.06156 0.005454 0.9 VDD 85.558,194.064 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U89
0.8334 0.06167 0.004932 0.9 VDD 85.603,192.912 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U90
0.8325 0.06158 0.00593 0.9 VDD 85.468,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U91
0.8315 0.06261 0.005918 0.9 VDD 85.513,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U92
0.8303 0.06334 0.006391 0.9 VDD 83.758,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U93
0.8298 0.06363 0.006595 0.9 VDD 82.993,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U94
0.8286 0.06431 0.007097 0.9 VDD 80.878,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U95
0.8282 0.0645 0.007256 0.9 VDD 80.113,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U96
0.8271 0.06513 0.007803 0.9 VDD 76.918,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U97
0.8283 0.06563 0.006112 0.9 VDD 73.813,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U98
0.828 0.0639 0.008135 0.9 VDD 73.678,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U99
0.8281 0.06385 0.008084 0.9 VDD 74.308,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U100
0.8291 0.06477 0.006175 0.9 VDD 75.568,196.368 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U101
0.8294 0.06386 0.006715 0.9 VDD 74.173,194.064 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U103
0.8307 0.06247 0.006844 0.9 VDD 82.048,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U104
0.8301 0.06343 0.006489 0.9 VDD 82.048,196.944 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U105
0.8304 0.06264 0.006993 0.9 VDD 81.373,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U106
0.831 0.06376 0.005221 0.9 VDD 73.678,192.336 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U107
0.8285 0.06534 0.006178 0.9 VDD 75.658,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U108
0.8312 0.06353 0.005306 0.9 VDD 74.623,192.912 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U109
0.8284 0.06441 0.007172 0.9 VDD 80.518,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U110
0.834 0.06087 0.005138 0.9 VDD 87.898,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U111
0.8301 0.0628 0.007125 0.9 VDD 80.743,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U112
0.8331 0.06182 0.005036 0.9 VDD 85.108,192.912 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U113
0.8339 0.06138 0.004732 0.9 VDD 86.458,192.912 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U114
0.8329 0.06199 0.005143 0.9 VDD 84.523,192.912 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U115
0.8306 0.06382 0.005613 0.9 VDD 79.168,192.336 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U116
0.829 0.06476 0.00623 0.9 VDD 78.988,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U117
0.8297 0.06343 0.006886 0.9 VDD 78.583,193.488 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U118
0.8316 0.062 0.006359 0.9 VDD 77.908,191.184 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U119
0.8288 0.065 0.006236 0.9 VDD 77.638,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U120
0.8309 0.06357 0.005573 0.9 VDD 77.683,192.912 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U121
0.8286 0.06514 0.006214 0.9 VDD 76.828,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U122
0.8282 0.0638 0.008041 0.9 VDD 74.803,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U123
0.8315 0.06205 0.006415 0.9 VDD 83.668,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U124
0.8323 0.06218 0.0055 0.9 VDD 85.558,196.944 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U125
0.8305 0.06318 0.006283 0.9 VDD 84.163,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U126
0.83 0.06348 0.006487 0.9 VDD 83.398,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U127
0.8309 0.06295 0.006125 0.9 VDD 84.748,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U128
0.831 0.0623 0.006666 0.9 VDD 82.723,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U129
0.8325 0.06179 0.005664 0.9 VDD 84.658,194.064 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U130
0.8334 0.06134 0.005227 0.9 VDD 86.368,194.064 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U131
0.8321 0.06212 0.005796 0.9 VDD 84.073,193.488 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U132
0.8323 0.06168 0.006028 0.9 VDD 85.108,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U133
0.8331 0.06149 0.005379 0.9 VDD 85.828,194.064 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U134
0.832 0.06183 0.006186 0.9 VDD 84.523,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U135
0.8323 0.06186 0.005874 0.9 VDD 74.038,191.184 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U136
0.8285 0.06528 0.006189 0.9 VDD 76.018,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U137
0.8309 0.06382 0.005274 0.9 VDD 74.263,192.336 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U138
0.8331 0.06197 0.004977 0.9 VDD 86.908,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U139
0.8284 0.06549 0.006143 0.9 VDD 74.668,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U140
0.8284 0.06539 0.006165 0.9 VDD 75.298,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U141
0.8272 0.06507 0.007755 0.9 VDD 77.233,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U142
0.8287 0.06353 0.007776 0.9 VDD 77.098,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U143
0.8309 0.06358 0.005481 0.9 VDD 76.603,192.912 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U144
0.8305 0.06402 0.005485 0.9 VDD 76.648,192.336 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U145
0.8305 0.064 0.005458 0.9 VDD 76.333,192.336 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U146
0.832 0.06194 0.006053 0.9 VDD 75.118,191.184 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U147
0.8349 0.06026 0.004883 0.9 VDD 74.803,190.032 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U148
0.8368 0.06031 0.002886 0.9 VDD 75.748,189.456 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U149
0.8376 0.05952 0.002913 0.9 VDD 76.603,188.880 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U150
0.8367 0.06036 0.002934 0.9 VDD 77.278,189.456 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U151
0.8367 0.06036 0.002954 0.9 VDD 77.953,189.456 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U152
0.8367 0.06036 0.002976 0.9 VDD 78.718,189.456 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U153
0.8366 0.06036 0.002989 0.9 VDD 79.213,189.456 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U154
0.8346 0.06036 0.005075 0.9 VDD 80.338,190.032 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U155
0.8346 0.06036 0.005044 0.9 VDD 80.833,190.032 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U156
0.8346 0.06036 0.005006 0.9 VDD 81.418,190.032 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U157
0.8347 0.06036 0.004974 0.9 VDD 81.913,190.032 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U158
0.8335 0.06156 0.004935 0.9 VDD 82.498,190.608 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U159
0.8337 0.06144 0.004895 0.9 VDD 83.083,190.608 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U160
0.8331 0.06137 0.005575 0.9 VDD 83.488,191.184 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U161
0.8322 0.06244 0.005381 0.9 VDD 84.343,191.760 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U162
0.8314 0.06291 0.005696 0.9 VDD 82.948,191.760 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U163
0.8315 0.06244 0.006035 0.9 VDD 82.993,193.488 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U164
0.8314 0.06253 0.006104 0.9 VDD 82.678,193.488 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U165
0.8312 0.0626 0.006173 0.9 VDD 82.363,193.488 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U166
0.8308 0.06272 0.006454 0.9 VDD 81.058,194.064 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U167
0.8304 0.06302 0.006559 0.9 VDD 80.563,193.488 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U168
0.8294 0.06358 0.006973 0.9 VDD 77.008,193.488 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U169
0.8283 0.064 0.007666 0.9 VDD 70.168,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U170
0.8267 0.06531 0.007949 0.9 VDD 75.838,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U171
0.8269 0.06523 0.007897 0.9 VDD 76.288,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U172
0.8306 0.06292 0.006473 0.9 VDD 80.968,193.488 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U174
0.8314 0.06298 0.005579 0.9 VDD 80.743,192.912 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U176
0.8266 0.0654 0.008001 0.9 VDD 75.253,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U178
0.831 0.0627 0.006261 0.9 VDD 81.958,193.488 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U179
0.8308 0.06281 0.006368 0.9 VDD 81.463,193.488 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U180
0.8318 0.06222 0.006025 0.9 VDD 83.038,194.064 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U181
0.8318 0.06231 0.005936 0.9 VDD 83.443,193.488 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U182
0.8334 0.06164 0.004971 0.9 VDD 81.958,190.608 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U183
0.8309 0.06318 0.005893 0.9 VDD 82.003,191.760 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U184
0.8318 0.06264 0.005514 0.9 VDD 83.758,191.760 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U185
0.8326 0.06218 0.005256 0.9 VDD 83.893,192.912 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U186
0.8332 0.06176 0.005024 0.9 VDD 81.148,190.608 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U187
0.8307 0.06333 0.005985 0.9 VDD 81.463,191.760 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U188
0.8294 0.06361 0.006945 0.9 VDD 76.558,194.064 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U189
0.8294 0.06374 0.006861 0.9 VDD 75.433,194.064 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U190
0.8338 0.06133 0.004829 0.9 VDD 83.668,190.608 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U191
0.8332 0.06129 0.005483 0.9 VDD 83.893,191.184 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U192
0.8345 0.06036 0.005125 0.9 VDD 78.808,190.032 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U193
0.8298 0.06386 0.006292 0.9 VDD 78.943,191.760 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U194
0.8306 0.06398 0.005414 0.9 VDD 75.838,192.336 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U195
0.8311 0.06357 0.005363 0.9 VDD 75.253,192.912 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U196
0.8348 0.06028 0.004943 0.9 VDD 75.208,190.032 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U197
0.8319 0.06197 0.006148 0.9 VDD 75.703,191.184 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U198
0.8367 0.06036 0.002912 0.9 VDD 76.558,189.456 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U199
0.8318 0.06199 0.006248 0.9 VDD 76.603,191.184 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U200
0.8345 0.06036 0.005132 0.9 VDD 77.998,190.032 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U201
0.8317 0.062 0.006337 0.9 VDD 77.413,191.184 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U202
0.8289 0.06484 0.006241 0.9 VDD 78.583,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U203
0.8287 0.06506 0.006226 0.9 VDD 77.278,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U204
0.8273 0.06499 0.007687 0.9 VDD 77.683,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U205
0.8295 0.06384 0.006634 0.9 VDD 67.243,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U206
0.8321 0.06367 0.004243 0.9 VDD 68.143,198.096 peripherals_i/apb_i2c_i/byte_controller/c_state_reg[0]
0.8325 0.06307 0.00447 0.9 VDD 65.893,200.976 peripherals_i/apb_i2c_i/byte_controller/core_cmd_reg[3]
0.8284 0.06445 0.007183 0.9 VDD 71.563,201.552 peripherals_i/apb_i2c_i/byte_controller/shift_reg
0.8274 0.06365 0.008941 0.9 VDD 72.553,203.856 peripherals_i/apb_i2c_i/byte_controller/dcnt_reg[0]
0.8295 0.06408 0.006448 0.9 VDD 69.583,202.128 peripherals_i/apb_i2c_i/byte_controller/c_state_reg[1]
0.8295 0.06395 0.006528 0.9 VDD 69.133,202.704 peripherals_i/apb_i2c_i/byte_controller/c_state_reg[2]
0.8324 0.06356 0.004077 0.9 VDD 68.053,199.248 peripherals_i/apb_i2c_i/byte_controller/c_state_reg[3]
0.8306 0.06424 0.005121 0.9 VDD 67.873,196.368 peripherals_i/apb_i2c_i/byte_controller/c_state_reg[4]
0.8308 0.06416 0.005077 0.9 VDD 71.563,198.672 peripherals_i/apb_i2c_i/byte_controller/cmd_ack_reg
0.8313 0.06099 0.007692 0.9 VDD 71.383,205.584 peripherals_i/apb_i2c_i/byte_controller/dcnt_reg[1]
0.8272 0.06421 0.008585 0.9 VDD 71.293,204.432 peripherals_i/apb_i2c_i/byte_controller/dcnt_reg[2]
0.8268 0.06514 0.008078 0.9 VDD 73.993,202.704 peripherals_i/apb_i2c_i/byte_controller/sr_reg[0]
0.8262 0.06433 0.009451 0.9 VDD 79.753,204.432 peripherals_i/apb_i2c_i/byte_controller/sr_reg[1]
0.8271 0.06443 0.008448 0.9 VDD 79.303,205.008 peripherals_i/apb_i2c_i/byte_controller/sr_reg[2]
0.8267 0.06382 0.009504 0.9 VDD 76.603,203.856 peripherals_i/apb_i2c_i/byte_controller/sr_reg[3]
0.8268 0.06473 0.008491 0.9 VDD 76.963,205.008 peripherals_i/apb_i2c_i/byte_controller/sr_reg[4]
0.8259 0.06479 0.009353 0.9 VDD 74.803,204.432 peripherals_i/apb_i2c_i/byte_controller/sr_reg[5]
0.8269 0.0648 0.008323 0.9 VDD 74.893,205.008 peripherals_i/apb_i2c_i/byte_controller/sr_reg[6]
0.8282 0.06377 0.007998 0.9 VDD 73.633,203.280 peripherals_i/apb_i2c_i/byte_controller/sr_reg[7]
0.8334 0.06307 0.003482 0.9 VDD 65.983,199.248 peripherals_i/apb_i2c_i/byte_controller/core_cmd_reg[0]
0.8332 0.06315 0.003669 0.9 VDD 66.253,198.672 peripherals_i/apb_i2c_i/byte_controller/core_cmd_reg[1]
0.8329 0.06263 0.00447 0.9 VDD 65.893,200.400 peripherals_i/apb_i2c_i/byte_controller/core_cmd_reg[2]
0.8314 0.0638 0.004786 0.9 VDD 66.343,196.944 peripherals_i/apb_i2c_i/byte_controller/core_txd_reg
0.8299 0.06447 0.005675 0.9 VDD 68.863,196.944 peripherals_i/apb_i2c_i/byte_controller/ack_out_reg
0.8311 0.06359 0.005329 0.9 VDD 67.693,197.520 peripherals_i/apb_i2c_i/byte_controller/clk_gate_core_cmd_reg/latch
0.8292 0.06445 0.006326 0.9 VDD 71.563,200.976 peripherals_i/apb_i2c_i/byte_controller/ld_reg
0.8278 0.0647 0.00752 0.9 VDD 72.148,202.704 peripherals_i/apb_i2c_i/byte_controller/U4
0.8289 0.06356 0.00752 0.9 VDD 72.148,203.280 peripherals_i/apb_i2c_i/byte_controller/U5
0.8291 0.06348 0.007402 0.9 VDD 71.788,203.280 peripherals_i/apb_i2c_i/byte_controller/U6
0.8285 0.0632 0.008275 0.9 VDD 70.483,203.856 peripherals_i/apb_i2c_i/byte_controller/U7
0.8283 0.06329 0.00843 0.9 VDD 70.888,203.856 peripherals_i/apb_i2c_i/byte_controller/U8
0.828 0.06339 0.008598 0.9 VDD 71.338,203.856 peripherals_i/apb_i2c_i/byte_controller/U9
0.8297 0.06325 0.007048 0.9 VDD 70.708,203.280 peripherals_i/apb_i2c_i/byte_controller/U11
0.828 0.06388 0.00812 0.9 VDD 70.078,204.432 peripherals_i/apb_i2c_i/byte_controller/U12
0.83 0.06315 0.0069 0.9 VDD 70.258,203.280 peripherals_i/apb_i2c_i/byte_controller/U13
0.8294 0.06339 0.007255 0.9 VDD 71.338,203.280 peripherals_i/apb_i2c_i/byte_controller/U14
0.8273 0.06488 0.007767 0.9 VDD 72.913,202.704 peripherals_i/apb_i2c_i/byte_controller/U15
0.8279 0.0638 0.008274 0.9 VDD 75.613,203.280 peripherals_i/apb_i2c_i/byte_controller/U16
0.8269 0.06364 0.009473 0.9 VDD 78.583,203.856 peripherals_i/apb_i2c_i/byte_controller/U17
0.8278 0.06361 0.008587 0.9 VDD 78.853,203.280 peripherals_i/apb_i2c_i/byte_controller/U18
0.8264 0.06528 0.008285 0.9 VDD 75.703,202.704 peripherals_i/apb_i2c_i/byte_controller/U19
0.828 0.06379 0.008188 0.9 VDD 74.893,203.280 peripherals_i/apb_i2c_i/byte_controller/U20
0.827 0.06357 0.00946 0.9 VDD 79.303,203.856 peripherals_i/apb_i2c_i/byte_controller/U21
0.8268 0.0637 0.009485 0.9 VDD 77.863,203.856 peripherals_i/apb_i2c_i/byte_controller/U22
0.8273 0.06499 0.007758 0.9 VDD 73.363,202.128 peripherals_i/apb_i2c_i/byte_controller/U23
0.8304 0.06397 0.005674 0.9 VDD 69.538,200.976 peripherals_i/apb_i2c_i/byte_controller/U24
0.8298 0.06391 0.006314 0.9 VDD 69.268,201.552 peripherals_i/apb_i2c_i/byte_controller/U25
0.8291 0.06416 0.006732 0.9 VDD 70.348,201.552 peripherals_i/apb_i2c_i/byte_controller/U28
0.8304 0.06347 0.006081 0.9 VDD 70.798,200.400 peripherals_i/apb_i2c_i/byte_controller/U29
0.8314 0.06366 0.004976 0.9 VDD 71.968,199.824 peripherals_i/apb_i2c_i/byte_controller/U30
0.8296 0.06398 0.006448 0.9 VDD 69.583,201.552 peripherals_i/apb_i2c_i/byte_controller/U31
0.8316 0.06382 0.004554 0.9 VDD 69.403,198.096 peripherals_i/apb_i2c_i/byte_controller/U32
0.8319 0.06377 0.004362 0.9 VDD 69.268,199.248 peripherals_i/apb_i2c_i/byte_controller/U33
0.8317 0.06385 0.004467 0.9 VDD 69.718,199.248 peripherals_i/apb_i2c_i/byte_controller/U34
0.8315 0.06359 0.004876 0.9 VDD 71.518,199.824 peripherals_i/apb_i2c_i/byte_controller/U35
0.8299 0.06416 0.005936 0.9 VDD 70.348,200.976 peripherals_i/apb_i2c_i/byte_controller/U37
0.8306 0.06357 0.005795 0.9 VDD 68.053,202.128 peripherals_i/apb_i2c_i/byte_controller/U38
0.8317 0.06352 0.004785 0.9 VDD 71.113,199.824 peripherals_i/apb_i2c_i/byte_controller/U39
0.8303 0.06353 0.006196 0.9 VDD 71.158,200.400 peripherals_i/apb_i2c_i/byte_controller/U40
0.8314 0.06351 0.005052 0.9 VDD 67.648,200.976 peripherals_i/apb_i2c_i/byte_controller/U41
0.8303 0.06384 0.00584 0.9 VDD 69.538,197.520 peripherals_i/apb_i2c_i/byte_controller/U42
0.8314 0.0639 0.004708 0.9 VDD 70.033,198.672 peripherals_i/apb_i2c_i/byte_controller/U43
0.8293 0.06469 0.006004 0.9 VDD 70.213,196.944 peripherals_i/apb_i2c_i/byte_controller/U44
0.8312 0.06395 0.004806 0.9 VDD 70.438,198.096 peripherals_i/apb_i2c_i/byte_controller/U45
0.8315 0.06386 0.004631 0.9 VDD 69.718,198.096 peripherals_i/apb_i2c_i/byte_controller/U46
0.8311 0.06399 0.004904 0.9 VDD 70.843,198.096 peripherals_i/apb_i2c_i/byte_controller/U47
0.8322 0.06329 0.004467 0.9 VDD 69.718,199.824 peripherals_i/apb_i2c_i/byte_controller/U48
0.8302 0.06406 0.005791 0.9 VDD 69.898,200.976 peripherals_i/apb_i2c_i/byte_controller/U49
0.8314 0.06395 0.004601 0.9 VDD 70.303,199.248 peripherals_i/apb_i2c_i/byte_controller/U50
0.8299 0.06397 0.006101 0.9 VDD 70.618,197.520 peripherals_i/apb_i2c_i/byte_controller/U51
0.8314 0.0639 0.004719 0.9 VDD 70.078,198.096 peripherals_i/apb_i2c_i/byte_controller/U52
0.832 0.06339 0.004601 0.9 VDD 70.303,199.824 peripherals_i/apb_i2c_i/byte_controller/U53
0.8307 0.0634 0.005936 0.9 VDD 70.348,200.400 peripherals_i/apb_i2c_i/byte_controller/U54
0.833 0.06298 0.004038 0.9 VDD 67.918,199.824 peripherals_i/apb_i2c_i/byte_controller/U56
0.832 0.06364 0.004333 0.9 VDD 68.503,198.672 peripherals_i/apb_i2c_i/byte_controller/U57
0.8312 0.06323 0.005615 0.9 VDD 69.358,200.400 peripherals_i/apb_i2c_i/byte_controller/U58
0.83 0.06382 0.00616 0.9 VDD 68.908,201.552 peripherals_i/apb_i2c_i/byte_controller/U59
0.8298 0.06369 0.00648 0.9 VDD 72.148,200.400 peripherals_i/apb_i2c_i/byte_controller/U61
0.83 0.06362 0.006361 0.9 VDD 71.698,200.400 peripherals_i/apb_i2c_i/byte_controller/U62
0.8309 0.06374 0.005365 0.9 VDD 68.593,200.976 peripherals_i/apb_i2c_i/byte_controller/U63
0.8306 0.06387 0.005542 0.9 VDD 69.133,200.976 peripherals_i/apb_i2c_i/byte_controller/U64
0.8304 0.0637 0.005949 0.9 VDD 68.413,201.552 peripherals_i/apb_i2c_i/byte_controller/U65
0.8312 0.06362 0.005201 0.9 VDD 68.098,200.976 peripherals_i/apb_i2c_i/byte_controller/U66
0.8309 0.06419 0.004946 0.9 VDD 71.833,199.248 peripherals_i/apb_i2c_i/byte_controller/U67
0.8312 0.06406 0.004744 0.9 VDD 70.933,199.248 peripherals_i/apb_i2c_i/byte_controller/U68
0.8318 0.06372 0.004444 0.9 VDD 68.953,198.672 peripherals_i/apb_i2c_i/byte_controller/U69
0.8324 0.0635 0.004135 0.9 VDD 67.783,198.672 peripherals_i/apb_i2c_i/byte_controller/U70
0.8315 0.06311 0.00538 0.9 VDD 68.638,200.400 peripherals_i/apb_i2c_i/byte_controller/U71
0.8325 0.06319 0.004331 0.9 VDD 69.133,199.824 peripherals_i/apb_i2c_i/byte_controller/U72
0.8301 0.06444 0.005466 0.9 VDD 74.443,199.248 peripherals_i/apb_i2c_i/clk_gate_r_cmd_reg/latch
0.8284 0.06442 0.007193 0.9 VDD 78.178,197.520 peripherals_i/apb_i2c_i/clk_gate_r_pre_reg/latch
0.8345 0.06114 0.004405 0.9 VDD 88.573,195.792 peripherals_i/apb_i2c_i/r_pre_reg[15]
0.8341 0.06104 0.004814 0.9 VDD 88.753,195.216 peripherals_i/apb_i2c_i/r_pre_reg[14]
0.8323 0.06208 0.005597 0.9 VDD 86.683,195.216 peripherals_i/apb_i2c_i/r_pre_reg[13]
0.8331 0.06126 0.005597 0.9 VDD 86.683,194.640 peripherals_i/apb_i2c_i/r_pre_reg[12]
0.8334 0.06162 0.004964 0.9 VDD 86.953,196.368 peripherals_i/apb_i2c_i/r_pre_reg[11]
0.8346 0.06071 0.004657 0.9 VDD 88.393,194.064 peripherals_i/apb_i2c_i/r_pre_reg[10]
0.8334 0.06162 0.005009 0.9 VDD 86.953,196.944 peripherals_i/apb_i2c_i/r_pre_reg[9]
0.8327 0.06194 0.005372 0.9 VDD 85.963,197.520 peripherals_i/apb_i2c_i/r_pre_reg[8]
0.8299 0.06442 0.00568 0.9 VDD 78.043,198.096 peripherals_i/apb_i2c_i/r_pre_reg[7]
0.8284 0.06441 0.00718 0.9 VDD 78.313,196.944 peripherals_i/apb_i2c_i/r_pre_reg[6]
0.8282 0.06475 0.007005 0.9 VDD 75.793,196.944 peripherals_i/apb_i2c_i/r_pre_reg[5]
0.8299 0.06442 0.00563 0.9 VDD 75.973,198.096 peripherals_i/apb_i2c_i/r_pre_reg[4]
0.8302 0.06435 0.005473 0.9 VDD 76.423,199.248 peripherals_i/apb_i2c_i/r_pre_reg[3]
0.8307 0.06331 0.006027 0.9 VDD 82.453,196.368 peripherals_i/apb_i2c_i/r_pre_reg[2]
0.8293 0.06442 0.006251 0.9 VDD 78.223,196.368 peripherals_i/apb_i2c_i/r_pre_reg[1]
0.8294 0.0644 0.006182 0.9 VDD 80.563,195.792 peripherals_i/apb_i2c_i/r_pre_reg[0]
0.8306 0.06414 0.0053 0.9 VDD 78.313,199.248 peripherals_i/apb_i2c_i/r_ctrl_reg[7]
0.8296 0.06368 0.006707 0.9 VDD 81.193,197.520 peripherals_i/apb_i2c_i/r_cmd_reg[0]
0.8307 0.06394 0.005401 0.9 VDD 80.293,198.096 peripherals_i/apb_i2c_i/r_cmd_reg[1]
0.8299 0.06304 0.007067 0.9 VDD 82.993,200.976 peripherals_i/apb_i2c_i/r_cmd_reg[2]
0.8301 0.06421 0.005686 0.9 VDD 77.953,198.672 peripherals_i/apb_i2c_i/r_ctrl_reg[6]
0.8271 0.06461 0.008253 0.9 VDD 76.513,201.552 peripherals_i/apb_i2c_i/r_ctrl_reg[5]
0.8282 0.06427 0.007569 0.9 VDD 78.493,200.976 peripherals_i/apb_i2c_i/r_ctrl_reg[4]
0.8286 0.0638 0.007565 0.9 VDD 78.403,200.400 peripherals_i/apb_i2c_i/r_ctrl_reg[3]
0.8283 0.06425 0.007457 0.9 VDD 82.633,202.128 peripherals_i/apb_i2c_i/r_ctrl_reg[2]
0.8264 0.065 0.008566 0.9 VDD 80.563,202.704 peripherals_i/apb_i2c_i/r_ctrl_reg[1]
0.829 0.06351 0.007478 0.9 VDD 80.293,200.400 peripherals_i/apb_i2c_i/r_ctrl_reg[0]
0.8272 0.06474 0.008104 0.9 VDD 74.623,201.552 peripherals_i/apb_i2c_i/r_tx_reg[7]
0.8305 0.06397 0.005517 0.9 VDD 75.253,199.824 peripherals_i/apb_i2c_i/r_tx_reg[6]
0.8266 0.06524 0.00812 0.9 VDD 74.713,202.128 peripherals_i/apb_i2c_i/r_tx_reg[5]
0.8261 0.06536 0.008581 0.9 VDD 78.313,202.704 peripherals_i/apb_i2c_i/r_tx_reg[4]
0.8265 0.06535 0.0082 0.9 VDD 78.493,202.128 peripherals_i/apb_i2c_i/r_tx_reg[3]
0.8273 0.06334 0.009312 0.9 VDD 80.923,203.856 peripherals_i/apb_i2c_i/r_tx_reg[2]
0.8279 0.06348 0.008598 0.9 VDD 80.203,203.280 peripherals_i/apb_i2c_i/r_tx_reg[1]
0.8271 0.065 0.007934 0.9 VDD 80.563,202.128 peripherals_i/apb_i2c_i/r_tx_reg[0]
0.8285 0.0647 0.006814 0.9 VDD 73.453,200.976 peripherals_i/apb_i2c_i/r_cmd_reg[7]
0.8302 0.06438 0.005426 0.9 VDD 73.453,198.672 peripherals_i/apb_i2c_i/r_cmd_reg[6]
0.8294 0.06387 0.006777 0.9 VDD 73.273,200.400 peripherals_i/apb_i2c_i/r_cmd_reg[5]
0.8308 0.06387 0.005285 0.9 VDD 73.363,199.824 peripherals_i/apb_i2c_i/r_cmd_reg[4]
0.8303 0.06427 0.005413 0.9 VDD 73.363,198.096 peripherals_i/apb_i2c_i/r_cmd_reg[3]
0.8292 0.06391 0.00687 0.9 VDD 80.383,196.944 peripherals_i/apb_i2c_i/irq_flag_reg
0.8288 0.06486 0.006327 0.9 VDD 71.563,196.944 peripherals_i/apb_i2c_i/al_reg
0.8292 0.06487 0.005924 0.9 VDD 71.653,196.368 peripherals_i/apb_i2c_i/rxack_reg
0.8284 0.06491 0.006729 0.9 VDD 73.723,196.944 peripherals_i/apb_i2c_i/tip_reg
0.8313 0.0627 0.005965 0.9 VDD 84.073,197.520 peripherals_i/apb_i2c_i/interrupt_o_reg
0.8296 0.06416 0.006219 0.9 VDD 79.348,196.368 peripherals_i/apb_i2c_i/U4
0.8303 0.06419 0.005542 0.9 VDD 79.168,198.096 peripherals_i/apb_i2c_i/U5
0.831 0.06404 0.005002 0.9 VDD 71.248,198.096 peripherals_i/apb_i2c_i/U6
0.8295 0.0641 0.006377 0.9 VDD 71.833,197.520 peripherals_i/apb_i2c_i/U7
0.8329 0.06275 0.004393 0.9 VDD 82.858,199.248 peripherals_i/apb_i2c_i/U8
0.8331 0.06228 0.004639 0.9 VDD 84.343,198.672 peripherals_i/apb_i2c_i/U10
0.8304 0.06266 0.006946 0.9 VDD 83.578,200.400 peripherals_i/apb_i2c_i/U11
0.8323 0.06312 0.004609 0.9 VDD 81.823,199.824 peripherals_i/apb_i2c_i/U12
0.8325 0.06297 0.004536 0.9 VDD 82.183,199.248 peripherals_i/apb_i2c_i/U13
0.8314 0.06357 0.004997 0.9 VDD 79.888,199.824 peripherals_i/apb_i2c_i/U14
0.8325 0.06264 0.004864 0.9 VDD 83.218,198.672 peripherals_i/apb_i2c_i/U15
0.8325 0.06297 0.004489 0.9 VDD 82.408,199.824 peripherals_i/apb_i2c_i/U16
0.832 0.06327 0.004726 0.9 VDD 81.238,199.824 peripherals_i/apb_i2c_i/U17
0.8313 0.06367 0.004997 0.9 VDD 79.888,199.248 peripherals_i/apb_i2c_i/U18
0.8283 0.06474 0.006992 0.9 VDD 74.578,200.976 peripherals_i/apb_i2c_i/U19
0.829 0.06395 0.007019 0.9 VDD 74.758,200.400 peripherals_i/apb_i2c_i/U20
0.8301 0.0644 0.005515 0.9 VDD 75.298,199.248 peripherals_i/apb_i2c_i/U21
0.8314 0.06346 0.005119 0.9 VDD 81.868,198.096 peripherals_i/apb_i2c_i/U22
0.8302 0.06278 0.007039 0.9 VDD 83.128,200.400 peripherals_i/apb_i2c_i/U23
0.8311 0.0638 0.005084 0.9 VDD 79.438,199.248 peripherals_i/apb_i2c_i/U24
0.8291 0.06393 0.006963 0.9 VDD 74.398,200.400 peripherals_i/apb_i2c_i/U25
0.8301 0.06435 0.005532 0.9 VDD 74.758,198.096 peripherals_i/apb_i2c_i/U26
0.8287 0.06437 0.006898 0.9 VDD 74.983,197.520 peripherals_i/apb_i2c_i/U27
0.8308 0.0641 0.005128 0.9 VDD 71.833,198.096 peripherals_i/apb_i2c_i/U28
0.8327 0.0625 0.004775 0.9 VDD 83.668,198.672 peripherals_i/apb_i2c_i/U30
0.833 0.06264 0.004315 0.9 VDD 83.218,199.248 peripherals_i/apb_i2c_i/U31
0.8324 0.06304 0.004545 0.9 VDD 82.138,199.824 peripherals_i/apb_i2c_i/U32
0.8287 0.06382 0.007485 0.9 VDD 80.158,200.976 peripherals_i/apb_i2c_i/U33
0.833 0.06273 0.004294 0.9 VDD 83.308,199.824 peripherals_i/apb_i2c_i/U34
0.8321 0.06288 0.005011 0.9 VDD 82.453,198.672 peripherals_i/apb_i2c_i/U35
0.8328 0.06283 0.004374 0.9 VDD 82.948,199.824 peripherals_i/apb_i2c_i/U36
0.8299 0.06354 0.006593 0.9 VDD 81.643,196.944 peripherals_i/apb_i2c_i/U37
0.8289 0.06365 0.007403 0.9 VDD 80.788,200.976 peripherals_i/apb_i2c_i/U38
0.8292 0.06351 0.007328 0.9 VDD 81.283,200.976 peripherals_i/apb_i2c_i/U39
0.8283 0.06377 0.007963 0.9 VDD 80.338,201.552 peripherals_i/apb_i2c_i/U40
0.8283 0.06458 0.007106 0.9 VDD 77.053,196.944 peripherals_i/apb_i2c_i/U41
0.8277 0.06414 0.008137 0.9 VDD 78.988,201.552 peripherals_i/apb_i2c_i/U42
0.8279 0.064 0.008074 0.9 VDD 79.483,201.552 peripherals_i/apb_i2c_i/U43
0.8292 0.06328 0.007571 0.9 VDD 82.138,201.552 peripherals_i/apb_i2c_i/U44
0.8286 0.0631 0.008344 0.9 VDD 81.733,203.280 peripherals_i/apb_i2c_i/U45
0.8273 0.06446 0.008284 0.9 VDD 82.048,202.704 peripherals_i/apb_i2c_i/U46
0.8281 0.06449 0.007385 0.9 VDD 77.188,200.976 peripherals_i/apb_i2c_i/U47
0.8263 0.0653 0.00838 0.9 VDD 76.513,202.704 peripherals_i/apb_i2c_i/U48
0.8262 0.06532 0.008447 0.9 VDD 77.098,202.704 peripherals_i/apb_i2c_i/U49
0.8289 0.06397 0.007102 0.9 VDD 75.298,200.400 peripherals_i/apb_i2c_i/U50
0.8291 0.06468 0.006199 0.9 VDD 76.333,196.368 peripherals_i/apb_i2c_i/U51
0.8287 0.06387 0.007385 0.9 VDD 77.188,200.400 peripherals_i/apb_i2c_i/U52
0.8265 0.06529 0.008214 0.9 VDD 75.973,202.128 peripherals_i/apb_i2c_i/U53
0.8282 0.0647 0.007074 0.9 VDD 75.118,200.976 peripherals_i/apb_i2c_i/U54
0.8286 0.06442 0.007027 0.9 VDD 76.063,197.520 peripherals_i/apb_i2c_i/U55
0.8281 0.0646 0.007291 0.9 VDD 76.558,200.976 peripherals_i/apb_i2c_i/U56
0.8278 0.06381 0.008359 0.9 VDD 76.333,203.280 peripherals_i/apb_i2c_i/U57
0.8282 0.06465 0.007197 0.9 VDD 75.928,200.976 peripherals_i/apb_i2c_i/U58
0.8292 0.0646 0.006218 0.9 VDD 76.963,196.368 peripherals_i/apb_i2c_i/U59
0.8306 0.06391 0.005469 0.9 VDD 76.468,199.824 peripherals_i/apb_i2c_i/U60
0.8278 0.06378 0.008441 0.9 VDD 77.053,203.280 peripherals_i/apb_i2c_i/U61
0.8275 0.06433 0.008208 0.9 VDD 78.178,201.552 peripherals_i/apb_i2c_i/U62
0.8278 0.06372 0.008512 0.9 VDD 77.683,203.280 peripherals_i/apb_i2c_i/U63
0.8278 0.06367 0.008576 0.9 VDD 78.268,203.280 peripherals_i/apb_i2c_i/U64
0.8305 0.0643 0.005156 0.9 VDD 72.778,199.248 peripherals_i/apb_i2c_i/U65
0.829 0.06407 0.006972 0.9 VDD 79.708,197.520 peripherals_i/apb_i2c_i/U66
0.8345 0.06147 0.004017 0.9 VDD 86.998,198.096 peripherals_i/apb_i2c_i/U67
0.8337 0.062 0.004317 0.9 VDD 85.828,198.096 peripherals_i/apb_i2c_i/U68
0.8348 0.06082 0.004421 0.9 VDD 88.528,196.368 peripherals_i/apb_i2c_i/U69
0.8352 0.06055 0.004207 0.9 VDD 89.068,196.368 peripherals_i/apb_i2c_i/U70
0.8366 0.05981 0.003627 0.9 VDD 90.508,196.368 peripherals_i/apb_i2c_i/U71
0.8366 0.05986 0.003554 0.9 VDD 90.688,195.792 peripherals_i/apb_i2c_i/U72
0.8359 0.06025 0.003809 0.9 VDD 90.058,195.792 peripherals_i/apb_i2c_i/U73
0.8344 0.06101 0.004545 0.9 VDD 88.168,196.368 peripherals_i/apb_i2c_i/U74
0.8351 0.05966 0.005261 0.9 VDD 119.713,176.784 peripherals_i/apb_fll_if_i/CTS_cdb_buf_00336
0.836 0.05919 0.00477 0.9 VDD 123.583,176.784 peripherals_i/apb_fll_if_i/CTS_cdb_buf_00337
0.8363 0.05964 0.004037 0.9 VDD 118.903,177.936 peripherals_i/apb_fll_if_i/fll1_ack_sync0_reg
0.8369 0.05953 0.00362 0.9 VDD 120.433,178.512 peripherals_i/apb_fll_if_i/fll1_ack_sync_reg
0.8365 0.05956 0.003947 0.9 VDD 120.883,177.360 peripherals_i/apb_fll_if_i/state_reg[1]
0.8349 0.05972 0.005361 0.9 VDD 118.633,176.784 peripherals_i/apb_fll_if_i/state_reg[0]
0.8342 0.0605 0.005315 0.9 VDD 119.128,176.208 peripherals_i/apb_fll_if_i/U3
0.8347 0.06015 0.005121 0.9 VDD 120.838,176.208 peripherals_i/apb_fll_if_i/U4
0.8344 0.06034 0.005295 0.9 VDD 119.893,175.632 peripherals_i/apb_fll_if_i/U5
0.8353 0.05972 0.005027 0.9 VDD 120.658,174.480 peripherals_i/apb_fll_if_i/U8
0.8349 0.05982 0.005275 0.9 VDD 120.028,175.056 peripherals_i/apb_fll_if_i/U9
0.8345 0.06028 0.0052 0.9 VDD 120.208,176.208 peripherals_i/apb_fll_if_i/U10
0.8354 0.05954 0.005098 0.9 VDD 121.018,176.784 peripherals_i/apb_fll_if_i/U11
0.835 0.05988 0.005126 0.9 VDD 119.668,174.480 peripherals_i/apb_fll_if_i/U12
0.8347 0.05992 0.005367 0.9 VDD 119.398,175.056 peripherals_i/apb_fll_if_i/U13
0.8347 0.06012 0.005135 0.9 VDD 120.973,175.632 peripherals_i/apb_fll_if_i/U15
0.8353 0.05964 0.005102 0.9 VDD 121.198,175.056 peripherals_i/apb_fll_if_i/U16
0.8356 0.05953 0.004902 0.9 VDD 121.873,174.480 peripherals_i/apb_fll_if_i/U17
0.8306 0.06244 0.006993 0.9 VDD 79.753,182.544 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00267
0.8307 0.0624 0.006936 0.9 VDD 79.213,182.544 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00268
0.8296 0.06213 0.008295 0.9 VDD 85.333,177.936 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00263
0.8314 0.06065 0.007968 0.9 VDD 86.323,177.360 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00264
0.8353 0.06002 0.004722 0.9 VDD 16.438,187.152 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00259
0.8369 0.05934 0.003728 0.9 VDD 17.203,186.000 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00260
0.8325 0.06174 0.005717 0.9 VDD 29.443,173.904 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00256
0.8324 0.06181 0.005826 0.9 VDD 29.983,173.904 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00257
0.833 0.06145 0.005538 0.9 VDD 31.063,178.512 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00252
0.8341 0.06036 0.005538 0.9 VDD 31.603,179.088 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00253
0.8349 0.05847 0.006637 0.9 VDD 13.873,165.840 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00248
0.8349 0.05844 0.006657 0.9 VDD 14.413,165.840 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00249
0.8349 0.06082 0.004301 0.9 VDD 26.203,178.512 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00244
0.8342 0.06035 0.005407 0.9 VDD 30.343,179.088 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00245
0.8307 0.06245 0.006807 0.9 VDD 35.203,173.904 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00240
0.8308 0.0624 0.006798 0.9 VDD 35.743,173.904 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00241
0.8366 0.05952 0.003892 0.9 VDD 19.453,188.880 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00236
0.8369 0.05936 0.003741 0.9 VDD 19.993,188.880 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00237
0.835 0.0586 0.006393 0.9 VDD 18.508,166.416 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00232
0.8364 0.05847 0.005144 0.9 VDD 19.003,166.992 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00233
0.8355 0.06016 0.004365 0.9 VDD 92.983,179.664 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00229
0.8358 0.06004 0.004121 0.9 VDD 92.443,179.088 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00230
0.8363 0.05927 0.004379 0.9 VDD 19.138,182.544 peripherals_i/apb_pulpino_i/FE_OFC326_n40
0.8366 0.05974 0.003688 0.9 VDD 66.838,183.696 peripherals_i/apb_pulpino_i/FE_OFC281_s_soc_ctrl_bus_paddr_4
0.8355 0.05985 0.004693 0.9 VDD 90.148,181.392 peripherals_i/apb_pulpino_i/FE_OFC270_n240
0.8326 0.06123 0.006183 0.9 VDD 82.048,181.392 peripherals_i/apb_pulpino_i/FE_OFC242_n342
0.8367 0.05955 0.003753 0.9 VDD 24.898,175.632 peripherals_i/apb_pulpino_i/FE_OFC102_n1
0.8369 0.05905 0.00401 0.9 VDD 21.523,179.664 peripherals_i/apb_pulpino_i/FE_OFC101_n1
0.8322 0.06148 0.00634 0.9 VDD 79.033,181.392 peripherals_i/apb_pulpino_i/clk_gate_pad_mux_q_reg/latch
0.8335 0.06095 0.005536 0.9 VDD 85.783,179.088 peripherals_i/apb_pulpino_i/clk_gate_clk_gate_q_reg/latch
0.835 0.05951 0.005538 0.9 VDD 17.383,175.632 peripherals_i/apb_pulpino_i/clk_gate_pad_cfg_q_reg[31]/latch
0.8363 0.0588 0.004916 0.9 VDD 21.703,174.480 peripherals_i/apb_pulpino_i/clk_gate_pad_cfg_q_reg[27]/latch
0.8366 0.05979 0.003653 0.9 VDD 24.853,179.088 peripherals_i/apb_pulpino_i/clk_gate_pad_cfg_q_reg[23]/latch
0.8365 0.05942 0.00404 0.9 VDD 23.503,176.208 peripherals_i/apb_pulpino_i/clk_gate_pad_cfg_q_reg[19]/latch
0.8345 0.06032 0.005155 0.9 VDD 29.083,179.088 peripherals_i/apb_pulpino_i/clk_gate_pad_cfg_q_reg[15]/latch
0.8361 0.05956 0.004347 0.9 VDD 22.783,173.328 peripherals_i/apb_pulpino_i/clk_gate_pad_cfg_q_reg[11]/latch
0.8362 0.05938 0.004461 0.9 VDD 18.823,180.240 peripherals_i/apb_pulpino_i/clk_gate_pad_cfg_q_reg[7]/latch
0.8355 0.05921 0.005308 0.9 VDD 19.453,175.632 peripherals_i/apb_pulpino_i/clk_gate_pad_cfg_q_reg[3]/latch
0.829 0.06248 0.008476 0.9 VDD 83.083,177.936 peripherals_i/apb_pulpino_i/clk_gate_boot_adr_q_reg/latch
0.8322 0.06163 0.006145 0.9 VDD 78.943,185.424 peripherals_i/apb_pulpino_i/status_q_reg[1]
0.8328 0.06102 0.006161 0.9 VDD 79.123,186.000 peripherals_i/apb_pulpino_i/status_q_reg[0]
0.8351 0.06036 0.004517 0.9 VDD 98.293,173.328 peripherals_i/apb_pulpino_i/clk_gate_q_reg[31]
0.8356 0.06001 0.004344 0.9 VDD 98.473,175.056 peripherals_i/apb_pulpino_i/clk_gate_q_reg[30]
0.83 0.06229 0.007702 0.9 VDD 76.873,177.936 peripherals_i/apb_pulpino_i/clk_gate_q_reg[29]
0.8323 0.06182 0.00585 0.9 VDD 76.603,176.208 peripherals_i/apb_pulpino_i/clk_gate_q_reg[28]
0.833 0.0613 0.005715 0.9 VDD 77.053,179.088 peripherals_i/apb_pulpino_i/clk_gate_q_reg[27]
0.8319 0.06193 0.006153 0.9 VDD 77.143,180.816 peripherals_i/apb_pulpino_i/clk_gate_q_reg[26]
0.8329 0.06066 0.0064 0.9 VDD 76.693,170.448 peripherals_i/apb_pulpino_i/clk_gate_q_reg[25]
0.8331 0.06103 0.005844 0.9 VDD 76.873,174.480 peripherals_i/apb_pulpino_i/clk_gate_q_reg[24]
0.836 0.06012 0.003904 0.9 VDD 97.933,177.936 peripherals_i/apb_pulpino_i/clk_gate_q_reg[23]
0.8351 0.06064 0.00431 0.9 VDD 98.203,175.632 peripherals_i/apb_pulpino_i/clk_gate_q_reg[22]
0.8297 0.0627 0.007634 0.9 VDD 81.013,168.144 peripherals_i/apb_pulpino_i/clk_gate_q_reg[21]
0.8328 0.06193 0.005303 0.9 VDD 77.143,180.240 peripherals_i/apb_pulpino_i/clk_gate_q_reg[20]
0.8328 0.06128 0.00593 0.9 VDD 76.873,171.600 peripherals_i/apb_pulpino_i/clk_gate_q_reg[19]
0.833 0.06093 0.006039 0.9 VDD 76.963,172.752 peripherals_i/apb_pulpino_i/clk_gate_q_reg[18]
0.8322 0.06183 0.005997 0.9 VDD 76.873,175.632 peripherals_i/apb_pulpino_i/clk_gate_q_reg[17]
0.8328 0.0605 0.006704 0.9 VDD 89.293,177.936 peripherals_i/apb_pulpino_i/clk_gate_q_reg[16]
0.8362 0.06002 0.003742 0.9 VDD 97.393,181.968 peripherals_i/apb_pulpino_i/clk_gate_q_reg[15]
0.8362 0.06011 0.00367 0.9 VDD 97.573,178.512 peripherals_i/apb_pulpino_i/clk_gate_q_reg[14]
0.829 0.06305 0.007902 0.9 VDD 79.033,168.144 peripherals_i/apb_pulpino_i/clk_gate_q_reg[13]
0.8303 0.06265 0.00708 0.9 VDD 76.693,169.296 peripherals_i/apb_pulpino_i/clk_gate_q_reg[12]
0.8297 0.06237 0.007967 0.9 VDD 78.313,168.720 peripherals_i/apb_pulpino_i/clk_gate_q_reg[11]
0.8322 0.06037 0.007431 0.9 VDD 87.673,177.360 peripherals_i/apb_pulpino_i/clk_gate_q_reg[10]
0.8337 0.06085 0.005468 0.9 VDD 86.323,179.664 peripherals_i/apb_pulpino_i/clk_gate_q_reg[9]
0.833 0.06117 0.005791 0.9 VDD 83.353,179.088 peripherals_i/apb_pulpino_i/clk_gate_q_reg[8]
0.8363 0.06015 0.003572 0.9 VDD 97.483,183.696 peripherals_i/apb_pulpino_i/clk_gate_q_reg[7]
0.8358 0.05999 0.004233 0.9 VDD 91.813,185.424 peripherals_i/apb_pulpino_i/clk_gate_q_reg[6]
0.8322 0.06176 0.006086 0.9 VDD 83.173,180.816 peripherals_i/apb_pulpino_i/clk_gate_q_reg[5]
0.8349 0.06021 0.004869 0.9 VDD 89.653,185.424 peripherals_i/apb_pulpino_i/clk_gate_q_reg[4]
0.8331 0.0611 0.005799 0.9 VDD 85.423,185.424 peripherals_i/apb_pulpino_i/clk_gate_q_reg[3]
0.8339 0.06071 0.005406 0.9 VDD 87.493,185.424 peripherals_i/apb_pulpino_i/clk_gate_q_reg[2]
0.8331 0.06082 0.006056 0.9 VDD 83.263,186.000 peripherals_i/apb_pulpino_i/clk_gate_q_reg[1]
0.836 0.06022 0.003805 0.9 VDD 97.663,179.664 peripherals_i/apb_pulpino_i/clk_gate_q_reg[0]
0.8364 0.05996 0.00364 0.9 VDD 95.233,180.240 peripherals_i/apb_pulpino_i/boot_adr_q_reg[15]
0.8361 0.05994 0.004005 0.9 VDD 93.883,173.328 peripherals_i/apb_pulpino_i/pad_mux_q_reg[31]
0.8362 0.05971 0.004092 0.9 VDD 93.883,174.480 peripherals_i/apb_pulpino_i/pad_mux_q_reg[30]
0.8293 0.06249 0.008199 0.9 VDD 80.023,177.936 peripherals_i/apb_pulpino_i/pad_mux_q_reg[29]
0.8328 0.06119 0.006028 0.9 VDD 80.203,176.784 peripherals_i/apb_pulpino_i/pad_mux_q_reg[28]
0.8328 0.06134 0.005847 0.9 VDD 79.483,179.088 peripherals_i/apb_pulpino_i/pad_mux_q_reg[27]
0.8316 0.06147 0.006962 0.9 VDD 79.393,181.968 peripherals_i/apb_pulpino_i/pad_mux_q_reg[26]
0.8329 0.06093 0.006141 0.9 VDD 79.303,172.752 peripherals_i/apb_pulpino_i/pad_mux_q_reg[25]
0.8322 0.06181 0.006028 0.9 VDD 80.113,176.208 peripherals_i/apb_pulpino_i/pad_mux_q_reg[24]
0.8358 0.06017 0.003982 0.9 VDD 93.883,176.208 peripherals_i/apb_pulpino_i/pad_mux_q_reg[23]
0.8358 0.06017 0.00402 0.9 VDD 93.883,175.632 peripherals_i/apb_pulpino_i/pad_mux_q_reg[22]
0.8332 0.06081 0.005958 0.9 VDD 81.463,172.176 peripherals_i/apb_pulpino_i/pad_mux_q_reg[21]
0.8317 0.06197 0.00634 0.9 VDD 79.213,180.816 peripherals_i/apb_pulpino_i/pad_mux_q_reg[20]
0.8333 0.06058 0.006128 0.9 VDD 80.203,173.328 peripherals_i/apb_pulpino_i/pad_mux_q_reg[19]
0.833 0.06103 0.005953 0.9 VDD 79.753,174.480 peripherals_i/apb_pulpino_i/pad_mux_q_reg[18]
0.832 0.06182 0.006151 0.9 VDD 79.933,175.632 peripherals_i/apb_pulpino_i/pad_mux_q_reg[17]
0.8346 0.05953 0.005861 0.9 VDD 91.003,177.360 peripherals_i/apb_pulpino_i/pad_mux_q_reg[16]
0.8363 0.06029 0.003424 0.9 VDD 93.433,184.848 peripherals_i/apb_pulpino_i/pad_mux_q_reg[15]
0.8362 0.05966 0.004181 0.9 VDD 93.073,176.784 peripherals_i/apb_pulpino_i/pad_mux_q_reg[14]
0.8324 0.06111 0.006503 0.9 VDD 81.283,171.024 peripherals_i/apb_pulpino_i/pad_mux_q_reg[13]
0.8322 0.0613 0.006529 0.9 VDD 79.393,171.024 peripherals_i/apb_pulpino_i/pad_mux_q_reg[12]
0.8327 0.06131 0.006012 0.9 VDD 79.213,171.600 peripherals_i/apb_pulpino_i/pad_mux_q_reg[11]
0.8332 0.06094 0.00586 0.9 VDD 86.053,175.632 peripherals_i/apb_pulpino_i/pad_mux_q_reg[10]
0.8304 0.0617 0.007905 0.9 VDD 86.503,177.936 peripherals_i/apb_pulpino_i/pad_mux_q_reg[9]
0.8306 0.06098 0.00839 0.9 VDD 84.523,177.360 peripherals_i/apb_pulpino_i/pad_mux_q_reg[8]
0.8361 0.06034 0.003531 0.9 VDD 93.883,185.424 peripherals_i/apb_pulpino_i/pad_mux_q_reg[7]
0.8366 0.05976 0.00363 0.9 VDD 91.813,184.272 peripherals_i/apb_pulpino_i/pad_mux_q_reg[6]
0.8325 0.06103 0.006425 0.9 VDD 83.713,181.968 peripherals_i/apb_pulpino_i/pad_mux_q_reg[5]
0.8355 0.0605 0.00398 0.9 VDD 88.933,183.120 peripherals_i/apb_pulpino_i/pad_mux_q_reg[4]
0.8343 0.0615 0.004218 0.9 VDD 82.633,184.848 peripherals_i/apb_pulpino_i/pad_mux_q_reg[3]
0.8345 0.06131 0.004175 0.9 VDD 85.873,183.120 peripherals_i/apb_pulpino_i/pad_mux_q_reg[2]
0.8323 0.06157 0.00616 0.9 VDD 81.823,185.424 peripherals_i/apb_pulpino_i/pad_mux_q_reg[1]
0.8353 0.05994 0.004792 0.9 VDD 90.643,182.544 peripherals_i/apb_pulpino_i/pad_mux_q_reg[0]
0.8358 0.05882 0.005427 0.9 VDD 17.113,168.720 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][5]
0.8358 0.05888 0.005287 0.9 VDD 17.293,171.024 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][4]
0.8355 0.05934 0.005122 0.9 VDD 17.473,177.360 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][3]
0.8369 0.05941 0.003665 0.9 VDD 18.103,185.424 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][2]
0.8356 0.05806 0.006326 0.9 VDD 18.733,165.840 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][1]
0.8368 0.05848 0.004735 0.9 VDD 13.333,164.688 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][0]
0.8368 0.05847 0.004755 0.9 VDD 15.673,164.688 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][5]
0.836 0.05943 0.00457 0.9 VDD 17.383,178.512 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][4]
0.8358 0.0588 0.005408 0.9 VDD 16.753,167.568 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][3]
0.836 0.05908 0.004901 0.9 VDD 17.383,172.752 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][2]
0.8354 0.0591 0.005485 0.9 VDD 15.853,175.056 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][1]
0.8355 0.05953 0.004978 0.9 VDD 15.403,176.784 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][0]
0.8362 0.05848 0.005354 0.9 VDD 13.333,164.112 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][5]
0.8359 0.05878 0.005309 0.9 VDD 17.023,170.448 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][4]
0.8357 0.05882 0.005475 0.9 VDD 15.673,166.992 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][3]
0.8359 0.05921 0.004921 0.9 VDD 15.493,173.328 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][2]
0.8352 0.05952 0.005279 0.9 VDD 15.583,177.360 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][1]
0.8361 0.05934 0.004575 0.9 VDD 17.293,179.088 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][0]
0.8361 0.05943 0.004479 0.9 VDD 13.513,178.512 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][5]
0.8363 0.06 0.00375 0.9 VDD 15.493,187.728 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][4]
0.8359 0.05939 0.004689 0.9 VDD 15.853,186.576 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][3]
0.8354 0.05998 0.00462 0.9 VDD 15.223,187.152 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][2]
0.8361 0.05929 0.00456 0.9 VDD 17.923,186.576 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][1]
0.8355 0.05987 0.004614 0.9 VDD 17.563,187.152 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][0]
0.8363 0.05853 0.005214 0.9 VDD 19.003,168.144 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][5]
0.8365 0.05857 0.004976 0.9 VDD 19.093,169.872 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][4]
0.8362 0.05927 0.004496 0.9 VDD 18.283,179.664 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][3]
0.8363 0.05935 0.004372 0.9 VDD 18.553,183.120 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][2]
0.8374 0.05764 0.004969 0.9 VDD 17.203,161.808 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][1]
0.8375 0.05768 0.004806 0.9 VDD 11.173,161.808 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][0]
0.8371 0.05778 0.005082 0.9 VDD 14.863,161.808 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][5]
0.8361 0.05938 0.004561 0.9 VDD 18.913,181.392 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][4]
0.8382 0.05743 0.00434 0.9 VDD 19.093,162.384 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][3]
0.8364 0.05882 0.004772 0.9 VDD 19.363,172.752 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][2]
0.8356 0.05952 0.004909 0.9 VDD 13.423,176.784 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][1]
0.8363 0.05897 0.004707 0.9 VDD 11.263,176.208 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][0]
0.8377 0.05778 0.00454 0.9 VDD 13.333,162.384 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][5]
0.8361 0.05888 0.004989 0.9 VDD 11.263,173.904 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][4]
0.8379 0.05768 0.004419 0.9 VDD 11.173,162.384 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][3]
0.8361 0.05889 0.004975 0.9 VDD 11.173,174.480 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][2]
0.8359 0.05913 0.00494 0.9 VDD 11.263,177.936 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][1]
0.836 0.05953 0.004514 0.9 VDD 16.573,180.240 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][0]
0.8367 0.05924 0.004041 0.9 VDD 11.173,180.240 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][5]
0.8364 0.05944 0.004191 0.9 VDD 11.263,183.696 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][4]
0.8365 0.05932 0.004191 0.9 VDD 11.263,183.120 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][3]
0.8372 0.05924 0.003573 0.9 VDD 11.083,185.424 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][2]
0.8365 0.05928 0.004245 0.9 VDD 19.633,183.696 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][1]
0.8367 0.05932 0.003982 0.9 VDD 19.363,184.272 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][0]
0.8363 0.05853 0.005144 0.9 VDD 19.003,167.568 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][5]
0.8362 0.05873 0.005082 0.9 VDD 18.913,171.600 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][4]
0.8358 0.0595 0.004713 0.9 VDD 17.563,180.816 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][3]
0.8361 0.05963 0.0043 0.9 VDD 16.303,184.272 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][2]
0.8377 0.05736 0.004939 0.9 VDD 17.473,161.232 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][1]
0.8375 0.05755 0.004968 0.9 VDD 12.703,161.232 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][0]
0.8374 0.05755 0.005082 0.9 VDD 15.133,161.232 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][5]
0.8359 0.05952 0.004544 0.9 VDD 17.743,181.968 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][4]
0.8376 0.05745 0.004997 0.9 VDD 19.363,163.536 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][3]
0.8358 0.05898 0.005219 0.9 VDD 19.273,173.904 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][2]
0.8353 0.05952 0.005223 0.9 VDD 13.423,177.360 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][1]
0.836 0.05927 0.004707 0.9 VDD 11.263,176.784 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][0]
0.8384 0.05758 0.004046 0.9 VDD 14.053,160.656 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][5]
0.8367 0.05885 0.004487 0.9 VDD 11.083,173.328 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][4]
0.8386 0.05743 0.003996 0.9 VDD 11.263,160.656 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][3]
0.8363 0.05889 0.004804 0.9 VDD 11.173,175.056 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][2]
0.8358 0.05927 0.00494 0.9 VDD 11.263,177.360 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][1]
0.8356 0.0596 0.00476 0.9 VDD 16.753,181.392 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][0]
0.8368 0.05897 0.004217 0.9 VDD 11.173,179.088 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][5]
0.8366 0.05943 0.003938 0.9 VDD 11.173,184.272 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][4]
0.8361 0.05964 0.004246 0.9 VDD 13.333,184.272 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][3]
0.8363 0.05949 0.004246 0.9 VDD 13.333,184.848 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][2]
0.836 0.05955 0.004436 0.9 VDD 17.563,183.696 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][1]
0.8363 0.05946 0.0042 0.9 VDD 17.653,184.848 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][0]
0.8371 0.05834 0.004534 0.9 VDD 21.973,169.296 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][5]
0.8369 0.05858 0.004561 0.9 VDD 21.973,171.600 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][4]
0.8372 0.05931 0.003527 0.9 VDD 23.863,181.392 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][3]
0.8369 0.05903 0.004043 0.9 VDD 20.803,183.120 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][2]
0.8371 0.05783 0.005045 0.9 VDD 22.333,165.840 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][1]
0.8355 0.05848 0.006016 0.9 VDD 11.173,166.416 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][0]
0.8351 0.05831 0.006621 0.9 VDD 16.663,165.840 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][5]
0.8373 0.05931 0.003431 0.9 VDD 23.863,181.968 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][4]
0.8368 0.05807 0.005118 0.9 VDD 22.153,166.416 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][3]
0.8366 0.05901 0.00437 0.9 VDD 23.683,174.480 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][2]
0.8357 0.05896 0.00536 0.9 VDD 14.863,171.024 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][1]
0.836 0.05883 0.00521 0.9 VDD 12.973,171.024 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][0]
0.8361 0.05867 0.005231 0.9 VDD 11.173,167.568 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][5]
0.8365 0.05853 0.004963 0.9 VDD 11.173,170.448 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][4]
0.8363 0.05848 0.005231 0.9 VDD 11.173,166.992 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][3]
0.8364 0.0586 0.005038 0.9 VDD 11.083,171.600 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][2]
0.8363 0.05923 0.004448 0.9 VDD 11.083,180.816 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][1]
0.8368 0.05905 0.004174 0.9 VDD 20.713,182.544 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][0]
0.8365 0.05931 0.004239 0.9 VDD 11.083,181.968 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][5]
0.8368 0.05953 0.003655 0.9 VDD 11.083,188.880 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][4]
0.8374 0.05906 0.003584 0.9 VDD 11.173,186.000 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][3]
0.8371 0.05955 0.00333 0.9 VDD 11.173,188.304 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][2]
0.8374 0.05912 0.003531 0.9 VDD 23.053,183.120 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][1]
0.8376 0.05905 0.003359 0.9 VDD 22.783,184.848 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][0]
0.837 0.05889 0.004157 0.9 VDD 23.773,169.872 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][5]
0.8369 0.05884 0.004237 0.9 VDD 23.683,171.024 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][4]
0.8369 0.0591 0.003993 0.9 VDD 23.413,177.360 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][3]
0.8366 0.05957 0.003795 0.9 VDD 14.683,185.424 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][2]
0.8372 0.05865 0.004175 0.9 VDD 23.773,167.568 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][1]
0.8358 0.05893 0.005233 0.9 VDD 15.043,169.296 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][0]
0.8356 0.05891 0.00554 0.9 VDD 15.043,168.144 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][5]
0.8361 0.06001 0.003869 0.9 VDD 23.593,178.512 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][4]
0.8372 0.05859 0.00422 0.9 VDD 23.863,168.720 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][3]
0.8369 0.05889 0.00418 0.9 VDD 23.503,172.752 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][2]
0.8355 0.05902 0.005507 0.9 VDD 17.833,175.056 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][1]
0.8355 0.05921 0.005337 0.9 VDD 15.493,173.904 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][0]
0.8358 0.05874 0.005461 0.9 VDD 13.513,166.992 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][5]
0.8359 0.05887 0.00523 0.9 VDD 14.863,169.872 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][4]
0.8362 0.05875 0.005101 0.9 VDD 12.973,169.872 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][3]
0.8357 0.05896 0.005356 0.9 VDD 15.313,171.600 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][2]
0.8358 0.05948 0.004763 0.9 VDD 14.053,180.816 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][1]
0.8359 0.05966 0.00445 0.9 VDD 13.783,183.696 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][0]
0.8357 0.05955 0.004747 0.9 VDD 13.783,181.392 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][5]
0.8364 0.05953 0.004054 0.9 VDD 14.593,189.456 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][4]
0.8364 0.05986 0.003697 0.9 VDD 14.503,188.304 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][3]
0.8361 0.05985 0.004031 0.9 VDD 14.233,188.880 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][2]
0.8377 0.05913 0.003199 0.9 VDD 23.323,187.152 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][1]
0.8379 0.05905 0.003039 0.9 VDD 23.053,186.000 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][0]
0.837 0.05818 0.004853 0.9 VDD 21.163,168.720 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][5]
0.8368 0.05843 0.004798 0.9 VDD 20.893,171.024 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][4]
0.8365 0.05914 0.004365 0.9 VDD 20.083,180.816 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][3]
0.836 0.05943 0.004555 0.9 VDD 17.563,182.544 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][2]
0.8376 0.05762 0.004733 0.9 VDD 20.803,164.112 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][1]
0.8373 0.05751 0.005168 0.9 VDD 11.173,163.536 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][0]
0.8373 0.0581 0.004621 0.9 VDD 18.553,164.688 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][5]
0.8367 0.05907 0.00419 0.9 VDD 20.623,181.968 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][4]
0.8381 0.05757 0.004364 0.9 VDD 20.983,164.688 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][3]
0.8362 0.05879 0.005006 0.9 VDD 21.163,173.904 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][2]
0.8359 0.05915 0.004921 0.9 VDD 15.493,172.752 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][1]
0.8357 0.05899 0.005258 0.9 VDD 13.153,172.176 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][0]
0.8366 0.05824 0.005155 0.9 VDD 11.083,164.112 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][5]
0.8365 0.05863 0.004879 0.9 VDD 11.173,169.296 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][4]
0.8372 0.05825 0.004591 0.9 VDD 11.173,164.688 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][3]
0.8362 0.05874 0.005052 0.9 VDD 11.173,172.176 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][2]
0.8362 0.05931 0.004448 0.9 VDD 11.083,181.392 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][1]
0.8358 0.05962 0.004574 0.9 VDD 15.673,181.968 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][0]
0.8365 0.0593 0.004239 0.9 VDD 11.083,182.544 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][5]
0.8369 0.05937 0.003686 0.9 VDD 11.263,189.456 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][4]
0.8366 0.05943 0.003926 0.9 VDD 11.083,187.152 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][3]
0.8379 0.05937 0.002721 0.9 VDD 11.263,190.032 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][2]
0.8371 0.05895 0.003931 0.9 VDD 20.983,186.576 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][1]
0.837 0.05906 0.003954 0.9 VDD 20.893,187.152 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][0]
0.8369 0.05877 0.004369 0.9 VDD 23.143,170.448 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][5]
0.8369 0.05887 0.004255 0.9 VDD 23.323,172.176 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][4]
0.8368 0.0591 0.004074 0.9 VDD 23.323,176.784 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][3]
0.8361 0.05957 0.004317 0.9 VDD 15.403,184.848 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][2]
0.8374 0.05815 0.00442 0.9 VDD 22.783,166.992 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][1]
0.8356 0.05891 0.005489 0.9 VDD 14.143,167.568 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][0]
0.8357 0.05885 0.005458 0.9 VDD 13.333,168.720 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][5]
0.8361 0.05991 0.004016 0.9 VDD 23.323,177.936 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][4]
0.8371 0.05855 0.004394 0.9 VDD 23.233,168.144 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][3]
0.8357 0.0598 0.004458 0.9 VDD 23.413,173.904 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][2]
0.836 0.05881 0.005167 0.9 VDD 20.083,175.056 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][1]
0.8363 0.05935 0.004315 0.9 VDD 23.143,175.632 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][0]
0.8361 0.05868 0.005244 0.9 VDD 11.263,168.144 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][5]
0.8355 0.05893 0.005539 0.9 VDD 15.223,168.720 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][4]
0.8361 0.05863 0.00523 0.9 VDD 11.173,168.720 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][3]
0.8357 0.05906 0.005243 0.9 VDD 13.603,174.480 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][2]
0.8353 0.05943 0.00523 0.9 VDD 13.513,177.936 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][1]
0.836 0.05952 0.004463 0.9 VDD 14.053,183.120 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][0]
0.836 0.0595 0.004474 0.9 VDD 13.423,182.544 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][5]
0.8391 0.05898 0.001924 0.9 VDD 12.703,191.184 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][4]
0.8376 0.05952 0.002848 0.9 VDD 13.603,190.032 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][3]
0.8382 0.05898 0.002825 0.9 VDD 12.613,190.608 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][2]
0.8371 0.05939 0.003465 0.9 VDD 19.903,188.304 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][1]
0.8374 0.05919 0.003378 0.9 VDD 20.443,187.728 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][0]
0.8361 0.0588 0.005145 0.9 VDD 17.293,169.296 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][5]
0.8357 0.05905 0.005214 0.9 VDD 17.743,172.176 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][4]
0.8357 0.05949 0.004826 0.9 VDD 17.563,176.208 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][3]
0.8368 0.05939 0.003798 0.9 VDD 15.853,186.000 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][2]
0.8364 0.0583 0.005264 0.9 VDD 17.293,164.112 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][1]
0.8378 0.0577 0.00454 0.9 VDD 15.403,162.960 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][0]
0.8369 0.0577 0.005411 0.9 VDD 15.133,163.536 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][5]
0.8355 0.0594 0.005085 0.9 VDD 17.743,177.936 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][4]
0.8347 0.05872 0.006556 0.9 VDD 17.383,166.416 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][3]
0.8355 0.05915 0.005329 0.9 VDD 17.383,173.904 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][2]
0.835 0.0595 0.005477 0.9 VDD 15.763,175.632 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][1]
0.8355 0.05948 0.004976 0.9 VDD 15.493,176.208 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][0]
0.8361 0.05849 0.005406 0.9 VDD 15.403,164.112 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][5]
0.8358 0.05887 0.005365 0.9 VDD 15.043,170.448 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][4]
0.8345 0.05882 0.006674 0.9 VDD 15.223,166.416 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][3]
0.8355 0.05914 0.005356 0.9 VDD 15.133,172.176 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][2]
0.8352 0.05948 0.005279 0.9 VDD 15.583,177.936 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][1]
0.8362 0.05937 0.00446 0.9 VDD 15.313,179.664 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][0]
0.8361 0.05937 0.004576 0.9 VDD 15.313,179.088 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][5]
0.8378 0.05944 0.00276 0.9 VDD 16.483,190.032 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][4]
0.8364 0.05985 0.003751 0.9 VDD 16.663,188.304 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][3]
0.8361 0.05985 0.004071 0.9 VDD 16.663,188.880 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][2]
0.8368 0.05925 0.00399 0.9 VDD 18.463,189.456 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][1]
0.8365 0.05982 0.003688 0.9 VDD 17.833,187.728 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][0]
0.8363 0.0597 0.003952 0.9 VDD 96.673,169.872 peripherals_i/apb_pulpino_i/boot_adr_q_reg[31]
0.8365 0.05971 0.003798 0.9 VDD 96.763,170.448 peripherals_i/apb_pulpino_i/boot_adr_q_reg[30]
0.8332 0.06104 0.005767 0.9 VDD 84.073,176.784 peripherals_i/apb_pulpino_i/boot_adr_q_reg[29]
0.8325 0.06136 0.006101 0.9 VDD 83.893,175.632 peripherals_i/apb_pulpino_i/boot_adr_q_reg[28]
0.8304 0.06115 0.008457 0.9 VDD 82.633,177.360 peripherals_i/apb_pulpino_i/boot_adr_q_reg[27]
0.8326 0.06184 0.005537 0.9 VDD 82.363,180.240 peripherals_i/apb_pulpino_i/boot_adr_q_reg[26]
0.8339 0.06037 0.00575 0.9 VDD 85.243,172.752 peripherals_i/apb_pulpino_i/boot_adr_q_reg[25]
0.8332 0.06073 0.00607 0.9 VDD 84.343,175.056 peripherals_i/apb_pulpino_i/boot_adr_q_reg[24]
0.8358 0.06024 0.003957 0.9 VDD 96.493,173.904 peripherals_i/apb_pulpino_i/boot_adr_q_reg[23]
0.8358 0.06019 0.003967 0.9 VDD 96.673,172.176 peripherals_i/apb_pulpino_i/boot_adr_q_reg[22]
0.8322 0.06107 0.006742 0.9 VDD 84.073,169.296 peripherals_i/apb_pulpino_i/boot_adr_q_reg[21]
0.8317 0.0625 0.005829 0.9 VDD 82.723,178.512 peripherals_i/apb_pulpino_i/boot_adr_q_reg[20]
0.8339 0.06037 0.00575 0.9 VDD 85.243,173.328 peripherals_i/apb_pulpino_i/boot_adr_q_reg[19]
0.8338 0.06038 0.005821 0.9 VDD 85.153,173.904 peripherals_i/apb_pulpino_i/boot_adr_q_reg[18]
0.8335 0.06064 0.005821 0.9 VDD 85.153,174.480 peripherals_i/apb_pulpino_i/boot_adr_q_reg[17]
0.8354 0.05953 0.005025 0.9 VDD 90.103,173.904 peripherals_i/apb_pulpino_i/boot_adr_q_reg[16]
0.836 0.05994 0.004092 0.9 VDD 93.883,173.904 peripherals_i/apb_pulpino_i/boot_adr_q_reg[14]
0.8328 0.06044 0.006732 0.9 VDD 84.163,169.872 peripherals_i/apb_pulpino_i/boot_adr_q_reg[13]
0.8334 0.06036 0.006216 0.9 VDD 84.973,170.448 peripherals_i/apb_pulpino_i/boot_adr_q_reg[12]
0.8339 0.06049 0.00565 0.9 VDD 85.153,171.600 peripherals_i/apb_pulpino_i/boot_adr_q_reg[11]
0.8345 0.06 0.005471 0.9 VDD 87.763,173.904 peripherals_i/apb_pulpino_i/boot_adr_q_reg[10]
0.8338 0.06041 0.005796 0.9 VDD 86.413,175.056 peripherals_i/apb_pulpino_i/boot_adr_q_reg[9]
0.8333 0.06111 0.005611 0.9 VDD 85.333,176.208 peripherals_i/apb_pulpino_i/boot_adr_q_reg[8]
0.8361 0.06007 0.003832 0.9 VDD 93.883,182.544 peripherals_i/apb_pulpino_i/boot_adr_q_reg[7]
0.8363 0.05991 0.003832 0.9 VDD 93.883,181.968 peripherals_i/apb_pulpino_i/boot_adr_q_reg[6]
0.8327 0.06149 0.005828 0.9 VDD 85.063,180.816 peripherals_i/apb_pulpino_i/boot_adr_q_reg[5]
0.8345 0.06036 0.005098 0.9 VDD 89.293,180.240 peripherals_i/apb_pulpino_i/boot_adr_q_reg[4]
0.8334 0.06116 0.005443 0.9 VDD 86.683,180.240 peripherals_i/apb_pulpino_i/boot_adr_q_reg[3]
0.8334 0.06109 0.005468 0.9 VDD 86.953,180.816 peripherals_i/apb_pulpino_i/boot_adr_q_reg[2]
0.8312 0.06207 0.006693 0.9 VDD 82.183,182.544 peripherals_i/apb_pulpino_i/boot_adr_q_reg[1]
0.8363 0.05992 0.003787 0.9 VDD 93.703,180.816 peripherals_i/apb_pulpino_i/boot_adr_q_reg[0]
0.8337 0.06223 0.004117 0.9 VDD 77.368,183.120 peripherals_i/apb_pulpino_i/U4
0.8359 0.05994 0.004158 0.9 VDD 78.808,183.696 peripherals_i/apb_pulpino_i/U6
0.8359 0.05994 0.00416 0.9 VDD 78.583,184.272 peripherals_i/apb_pulpino_i/U7
0.8359 0.05993 0.004135 0.9 VDD 77.638,184.272 peripherals_i/apb_pulpino_i/U9
0.8359 0.05993 0.004122 0.9 VDD 77.503,183.696 peripherals_i/apb_pulpino_i/U10
0.8336 0.06227 0.004129 0.9 VDD 77.728,183.120 peripherals_i/apb_pulpino_i/U11
0.8359 0.05994 0.004168 0.9 VDD 79.573,183.696 peripherals_i/apb_pulpino_i/U12
0.8313 0.06218 0.006538 0.9 VDD 76.873,182.544 peripherals_i/apb_pulpino_i/U13
0.8339 0.06083 0.005303 0.9 VDD 87.808,180.240 peripherals_i/apb_pulpino_i/U15
0.8374 0.05913 0.003431 0.9 VDD 23.863,182.544 peripherals_i/apb_pulpino_i/U16
0.8307 0.06238 0.006949 0.9 VDD 80.113,182.544 peripherals_i/apb_pulpino_i/U17
0.8359 0.05994 0.004188 0.9 VDD 79.798,184.272 peripherals_i/apb_pulpino_i/U18
0.8342 0.0616 0.004201 0.9 VDD 80.518,184.848 peripherals_i/apb_pulpino_i/U19
0.8342 0.06161 0.004189 0.9 VDD 79.843,184.848 peripherals_i/apb_pulpino_i/U20
0.8359 0.05994 0.004201 0.9 VDD 80.518,184.272 peripherals_i/apb_pulpino_i/U21
0.8342 0.06163 0.004169 0.9 VDD 78.943,184.848 peripherals_i/apb_pulpino_i/U22
0.8338 0.06213 0.004085 0.9 VDD 76.468,183.120 peripherals_i/apb_pulpino_i/U23
0.8372 0.05893 0.00382 0.9 VDD 22.468,180.240 peripherals_i/apb_pulpino_i/U25
0.836 0.05992 0.004099 0.9 VDD 76.558,184.272 peripherals_i/apb_pulpino_i/U26
0.8367 0.05888 0.004417 0.9 VDD 20.758,176.208 peripherals_i/apb_pulpino_i/U28
0.8369 0.05903 0.004031 0.9 VDD 23.998,175.056 peripherals_i/apb_pulpino_i/U30
0.8363 0.05905 0.004604 0.9 VDD 19.318,176.784 peripherals_i/apb_pulpino_i/U32
0.8359 0.05993 0.004127 0.9 VDD 77.368,184.272 peripherals_i/apb_pulpino_i/U33
0.8345 0.06141 0.00408 0.9 VDD 76.063,184.848 peripherals_i/apb_pulpino_i/U34
0.838 0.05902 0.002954 0.9 VDD 24.493,184.272 peripherals_i/apb_pulpino_i/U35
0.8369 0.0593 0.003783 0.9 VDD 22.648,179.664 peripherals_i/apb_pulpino_i/U36
0.8362 0.05922 0.004593 0.9 VDD 19.408,176.208 peripherals_i/apb_pulpino_i/U38
0.836 0.05991 0.004061 0.9 VDD 75.658,184.272 peripherals_i/apb_pulpino_i/U39
0.8367 0.05886 0.004441 0.9 VDD 20.578,176.784 peripherals_i/apb_pulpino_i/U40
0.8329 0.06061 0.006511 0.9 VDD 78.988,170.448 peripherals_i/apb_pulpino_i/U41
0.8323 0.06065 0.007051 0.9 VDD 77.458,169.872 peripherals_i/apb_pulpino_i/U42
0.8309 0.06232 0.00678 0.9 VDD 78.223,182.544 peripherals_i/apb_pulpino_i/U43
0.8322 0.06129 0.006458 0.9 VDD 77.863,171.024 peripherals_i/apb_pulpino_i/U44
0.8343 0.06018 0.005514 0.9 VDD 87.448,174.480 peripherals_i/apb_pulpino_i/U45
0.8344 0.06038 0.005196 0.9 VDD 87.628,176.784 peripherals_i/apb_pulpino_i/U46
0.8342 0.06048 0.005286 0.9 VDD 87.133,176.784 peripherals_i/apb_pulpino_i/U47
0.8327 0.06182 0.005454 0.9 VDD 86.188,178.512 peripherals_i/apb_pulpino_i/U48
0.8332 0.06149 0.00529 0.9 VDD 86.998,178.512 peripherals_i/apb_pulpino_i/U49
0.833 0.06166 0.005372 0.9 VDD 86.593,178.512 peripherals_i/apb_pulpino_i/U50
0.8368 0.05909 0.004087 0.9 VDD 97.888,171.600 peripherals_i/apb_pulpino_i/U51
0.835 0.06044 0.004573 0.9 VDD 98.608,172.752 peripherals_i/apb_pulpino_i/U52
0.8353 0.06032 0.004378 0.9 VDD 97.663,172.752 peripherals_i/apb_pulpino_i/U53
0.8355 0.06036 0.004096 0.9 VDD 97.978,172.176 peripherals_i/apb_pulpino_i/U54
0.8358 0.06002 0.004148 0.9 VDD 99.058,174.480 peripherals_i/apb_pulpino_i/U55
0.836 0.05997 0.004052 0.9 VDD 97.753,174.480 peripherals_i/apb_pulpino_i/U56
0.8329 0.06117 0.005937 0.9 VDD 81.598,176.784 peripherals_i/apb_pulpino_i/U57
0.831 0.06109 0.007867 0.9 VDD 77.908,177.360 peripherals_i/apb_pulpino_i/U58
0.831 0.06111 0.007931 0.9 VDD 78.313,177.360 peripherals_i/apb_pulpino_i/U59
0.8321 0.06183 0.006088 0.9 VDD 78.628,175.632 peripherals_i/apb_pulpino_i/U60
0.833 0.06107 0.005895 0.9 VDD 77.458,176.784 peripherals_i/apb_pulpino_i/U61
0.833 0.0611 0.005925 0.9 VDD 78.043,176.784 peripherals_i/apb_pulpino_i/U62
0.8317 0.06249 0.005845 0.9 VDD 80.068,178.512 peripherals_i/apb_pulpino_i/U63
0.8319 0.06234 0.005747 0.9 VDD 77.638,178.512 peripherals_i/apb_pulpino_i/U64
0.8318 0.06239 0.005784 0.9 VDD 78.313,178.512 peripherals_i/apb_pulpino_i/U65
0.8323 0.06143 0.006265 0.9 VDD 78.268,181.392 peripherals_i/apb_pulpino_i/U66
0.8324 0.06137 0.006185 0.9 VDD 77.458,181.392 peripherals_i/apb_pulpino_i/U67
0.8324 0.0614 0.006225 0.9 VDD 77.863,181.392 peripherals_i/apb_pulpino_i/U68
0.8333 0.06055 0.006117 0.9 VDD 78.718,173.328 peripherals_i/apb_pulpino_i/U69
0.8336 0.06052 0.005874 0.9 VDD 77.638,173.904 peripherals_i/apb_pulpino_i/U70
0.8331 0.06103 0.0059 0.9 VDD 78.313,174.480 peripherals_i/apb_pulpino_i/U71
0.836 0.05986 0.004097 0.9 VDD 84.748,184.272 peripherals_i/apb_pulpino_i/U72
0.8362 0.05981 0.00398 0.9 VDD 86.638,184.272 peripherals_i/apb_pulpino_i/U73
0.8362 0.05982 0.004011 0.9 VDD 86.143,184.272 peripherals_i/apb_pulpino_i/U74
0.8354 0.0606 0.004037 0.9 VDD 97.618,176.208 peripherals_i/apb_pulpino_i/U75
0.8364 0.05972 0.003893 0.9 VDD 97.708,177.360 peripherals_i/apb_pulpino_i/U76
0.8364 0.05972 0.003867 0.9 VDD 97.213,177.360 peripherals_i/apb_pulpino_i/U77
0.8352 0.06037 0.004468 0.9 VDD 98.068,172.752 peripherals_i/apb_pulpino_i/U78
0.8352 0.06065 0.004133 0.9 VDD 98.788,176.208 peripherals_i/apb_pulpino_i/U79
0.8359 0.05993 0.004141 0.9 VDD 97.213,175.056 peripherals_i/apb_pulpino_i/U80
0.8308 0.06168 0.00756 0.9 VDD 81.418,168.720 peripherals_i/apb_pulpino_i/U81
0.8304 0.0619 0.007714 0.9 VDD 80.428,168.720 peripherals_i/apb_pulpino_i/U82
0.8305 0.06181 0.007658 0.9 VDD 80.833,168.720 peripherals_i/apb_pulpino_i/U83
0.8332 0.06132 0.00544 0.9 VDD 80.068,179.664 peripherals_i/apb_pulpino_i/U84
0.8333 0.06132 0.005339 0.9 VDD 77.908,179.664 peripherals_i/apb_pulpino_i/U85
0.8333 0.06133 0.005367 0.9 VDD 78.493,179.664 peripherals_i/apb_pulpino_i/U86
0.8335 0.06064 0.005836 0.9 VDD 82.948,172.176 peripherals_i/apb_pulpino_i/U87
0.8331 0.06093 0.005941 0.9 VDD 77.188,172.176 peripherals_i/apb_pulpino_i/U88
0.8331 0.06093 0.005972 0.9 VDD 78.043,172.176 peripherals_i/apb_pulpino_i/U89
0.8335 0.06055 0.005928 0.9 VDD 80.968,173.904 peripherals_i/apb_pulpino_i/U90
0.8334 0.06052 0.006069 0.9 VDD 77.638,173.328 peripherals_i/apb_pulpino_i/U91
0.8334 0.06054 0.006091 0.9 VDD 78.133,173.328 peripherals_i/apb_pulpino_i/U92
0.833 0.06089 0.006129 0.9 VDD 81.958,175.056 peripherals_i/apb_pulpino_i/U93
0.8329 0.06103 0.006047 0.9 VDD 77.818,175.056 peripherals_i/apb_pulpino_i/U94
0.8329 0.06103 0.006068 0.9 VDD 78.223,175.056 peripherals_i/apb_pulpino_i/U95
0.8354 0.05963 0.005003 0.9 VDD 89.788,175.056 peripherals_i/apb_pulpino_i/U96
0.835 0.0601 0.004946 0.9 VDD 88.978,176.208 peripherals_i/apb_pulpino_i/U97
0.8351 0.05998 0.004905 0.9 VDD 89.203,176.784 peripherals_i/apb_pulpino_i/U98
0.8365 0.06007 0.003413 0.9 VDD 96.178,183.696 peripherals_i/apb_pulpino_i/U99
0.8366 0.06001 0.003423 0.9 VDD 97.168,181.392 peripherals_i/apb_pulpino_i/U100
0.8362 0.06018 0.003617 0.9 VDD 96.313,182.544 peripherals_i/apb_pulpino_i/U101
0.8365 0.05971 0.003826 0.9 VDD 96.448,177.360 peripherals_i/apb_pulpino_i/U102
0.8361 0.06004 0.003826 0.9 VDD 96.448,177.936 peripherals_i/apb_pulpino_i/U103
0.8365 0.0597 0.003804 0.9 VDD 96.043,177.360 peripherals_i/apb_pulpino_i/U104
0.8313 0.06176 0.006895 0.9 VDD 81.058,169.296 peripherals_i/apb_pulpino_i/U105
0.8301 0.0621 0.007836 0.9 VDD 79.528,168.720 peripherals_i/apb_pulpino_i/U106
0.8302 0.06199 0.007769 0.9 VDD 80.023,168.720 peripherals_i/apb_pulpino_i/U107
0.8363 0.05977 0.003899 0.9 VDD 87.898,184.272 peripherals_i/apb_pulpino_i/U108
0.8362 0.0601 0.003753 0.9 VDD 90.058,184.848 peripherals_i/apb_pulpino_i/U109
0.8365 0.05972 0.003799 0.9 VDD 89.383,184.272 peripherals_i/apb_pulpino_i/U110
0.8329 0.06057 0.006515 0.9 VDD 80.518,170.448 peripherals_i/apb_pulpino_i/U111
0.8323 0.06065 0.007058 0.9 VDD 77.278,169.872 peripherals_i/apb_pulpino_i/U112
0.8323 0.06064 0.007031 0.9 VDD 77.953,169.872 peripherals_i/apb_pulpino_i/U113
0.8325 0.06057 0.006917 0.9 VDD 80.608,169.872 peripherals_i/apb_pulpino_i/U114
0.8308 0.0622 0.006985 0.9 VDD 79.078,169.296 peripherals_i/apb_pulpino_i/U115
0.8307 0.06231 0.007006 0.9 VDD 78.583,169.296 peripherals_i/apb_pulpino_i/U116
0.8345 0.06134 0.004155 0.9 VDD 83.758,184.848 peripherals_i/apb_pulpino_i/U117
0.836 0.05988 0.004142 0.9 VDD 83.983,184.272 peripherals_i/apb_pulpino_i/U118
0.8331 0.06144 0.005493 0.9 VDD 85.288,180.240 peripherals_i/apb_pulpino_i/U119
0.8334 0.06111 0.005514 0.9 VDD 84.028,179.664 peripherals_i/apb_pulpino_i/U120
0.8333 0.06104 0.005632 0.9 VDD 84.883,179.088 peripherals_i/apb_pulpino_i/U121
0.8366 0.06006 0.003391 0.9 VDD 95.998,183.696 peripherals_i/apb_pulpino_i/U122
0.8364 0.06019 0.003457 0.9 VDD 96.538,183.120 peripherals_i/apb_pulpino_i/U123
0.8364 0.06017 0.003396 0.9 VDD 96.043,183.120 peripherals_i/apb_pulpino_i/U124
0.8368 0.05994 0.003266 0.9 VDD 94.288,184.272 peripherals_i/apb_pulpino_i/U125
0.8365 0.05982 0.003684 0.9 VDD 91.048,184.848 peripherals_i/apb_pulpino_i/U126
0.8365 0.05993 0.003549 0.9 VDD 92.443,183.120 peripherals_i/apb_pulpino_i/U127
0.8326 0.0612 0.006161 0.9 VDD 82.318,181.392 peripherals_i/apb_pulpino_i/U128
0.8329 0.06105 0.006031 0.9 VDD 83.578,181.392 peripherals_i/apb_pulpino_i/U129
0.8328 0.0611 0.006086 0.9 VDD 83.173,181.392 peripherals_i/apb_pulpino_i/U130
0.8359 0.05992 0.004185 0.9 VDD 82.228,183.696 peripherals_i/apb_pulpino_i/U131
0.8349 0.06108 0.004048 0.9 VDD 85.558,184.848 peripherals_i/apb_pulpino_i/U132
0.8361 0.05985 0.004067 0.9 VDD 85.243,184.272 peripherals_i/apb_pulpino_i/U133
0.8363 0.05994 0.003727 0.9 VDD 96.448,180.240 peripherals_i/apb_pulpino_i/U134
0.8366 0.05999 0.003426 0.9 VDD 96.493,181.392 peripherals_i/apb_pulpino_i/U135
0.8359 0.05994 0.004139 0.9 VDD 78.043,183.696 peripherals_i/apb_pulpino_i/U136
0.8335 0.06236 0.004156 0.9 VDD 78.673,183.120 peripherals_i/apb_pulpino_i/U137
0.8308 0.06237 0.006873 0.9 VDD 78.808,182.544 peripherals_i/apb_pulpino_i/U139
0.8319 0.06138 0.006677 0.9 VDD 77.638,181.968 peripherals_i/apb_pulpino_i/U141
0.8319 0.06141 0.006734 0.9 VDD 77.953,181.968 peripherals_i/apb_pulpino_i/U142
0.8308 0.06233 0.006905 0.9 VDD 80.473,182.544 peripherals_i/apb_pulpino_i/U144
0.8361 0.05991 0.003984 0.9 VDD 96.853,174.480 peripherals_i/apb_pulpino_i/U146
0.8359 0.06002 0.004115 0.9 VDD 98.608,174.480 peripherals_i/apb_pulpino_i/U147
0.8361 0.05965 0.004296 0.9 VDD 14.773,184.272 peripherals_i/apb_pulpino_i/U148
0.8361 0.05945 0.004444 0.9 VDD 16.753,183.120 peripherals_i/apb_pulpino_i/U149
0.8359 0.05948 0.004574 0.9 VDD 15.673,182.544 peripherals_i/apb_pulpino_i/U151
0.8362 0.05929 0.004487 0.9 VDD 14.413,186.576 peripherals_i/apb_pulpino_i/U152
0.8359 0.05964 0.004455 0.9 VDD 15.628,183.696 peripherals_i/apb_pulpino_i/U153
0.8325 0.06134 0.00614 0.9 VDD 77.053,181.392 peripherals_i/apb_pulpino_i/U154
0.8319 0.0619 0.006248 0.9 VDD 80.923,180.816 peripherals_i/apb_pulpino_i/U155
0.8368 0.05852 0.004685 0.9 VDD 21.253,172.176 peripherals_i/apb_pulpino_i/U157
0.8367 0.05841 0.004897 0.9 VDD 20.173,170.448 peripherals_i/apb_pulpino_i/U158
0.8363 0.05861 0.005093 0.9 VDD 18.733,170.448 peripherals_i/apb_pulpino_i/U159
0.8358 0.05891 0.005278 0.9 VDD 16.663,171.600 peripherals_i/apb_pulpino_i/U160
0.8363 0.05873 0.004924 0.9 VDD 19.858,172.176 peripherals_i/apb_pulpino_i/U161
0.833 0.06103 0.006011 0.9 VDD 77.143,175.056 peripherals_i/apb_pulpino_i/U162
0.8324 0.06166 0.005952 0.9 VDD 81.373,176.208 peripherals_i/apb_pulpino_i/U163
0.8363 0.05856 0.005187 0.9 VDD 18.643,166.992 peripherals_i/apb_pulpino_i/U165
0.8376 0.0579 0.004508 0.9 VDD 19.633,165.264 peripherals_i/apb_pulpino_i/U166
0.838 0.05758 0.004439 0.9 VDD 17.293,162.960 peripherals_i/apb_pulpino_i/U167
0.837 0.05827 0.004694 0.9 VDD 17.023,165.264 peripherals_i/apb_pulpino_i/U168
0.8372 0.05812 0.004638 0.9 VDD 18.238,165.264 peripherals_i/apb_pulpino_i/U169
0.8323 0.06066 0.007073 0.9 VDD 76.873,169.872 peripherals_i/apb_pulpino_i/U170
0.8333 0.0607 0.005963 0.9 VDD 82.453,172.752 peripherals_i/apb_pulpino_i/U171
0.8356 0.0605 0.003923 0.9 VDD 96.583,176.208 peripherals_i/apb_pulpino_i/U173
0.8362 0.05972 0.004082 0.9 VDD 98.158,176.784 peripherals_i/apb_pulpino_i/U174
0.8358 0.05885 0.005384 0.9 VDD 12.613,168.144 peripherals_i/apb_pulpino_i/U175
0.8375 0.058 0.004546 0.9 VDD 10.813,165.264 peripherals_i/apb_pulpino_i/U176
0.838 0.05756 0.004476 0.9 VDD 12.163,162.960 peripherals_i/apb_pulpino_i/U177
0.8371 0.0576 0.005331 0.9 VDD 13.063,163.536 peripherals_i/apb_pulpino_i/U178
0.8371 0.05823 0.004669 0.9 VDD 12.298,165.264 peripherals_i/apb_pulpino_i/U179
0.8336 0.06051 0.005851 0.9 VDD 77.053,173.904 peripherals_i/apb_pulpino_i/U180
0.8329 0.06094 0.006137 0.9 VDD 81.283,175.056 peripherals_i/apb_pulpino_i/U181
0.8355 0.06027 0.004197 0.9 VDD 96.853,173.328 peripherals_i/apb_pulpino_i/U183
0.8355 0.06038 0.004168 0.9 VDD 99.328,173.904 peripherals_i/apb_pulpino_i/U184
0.8368 0.05884 0.00438 0.9 VDD 21.433,177.360 peripherals_i/apb_pulpino_i/U185
0.8368 0.05901 0.004161 0.9 VDD 20.623,180.240 peripherals_i/apb_pulpino_i/U186
0.8365 0.05914 0.004367 0.9 VDD 19.273,179.088 peripherals_i/apb_pulpino_i/U187
0.8362 0.05905 0.004776 0.9 VDD 19.363,177.360 peripherals_i/apb_pulpino_i/U188
0.8368 0.05902 0.004223 0.9 VDD 20.578,178.512 peripherals_i/apb_pulpino_i/U189
0.832 0.06228 0.005688 0.9 VDD 76.783,178.512 peripherals_i/apb_pulpino_i/U190
0.8317 0.0625 0.005841 0.9 VDD 80.923,178.512 peripherals_i/apb_pulpino_i/U191
0.837 0.05832 0.004646 0.9 VDD 21.253,169.872 peripherals_i/apb_pulpino_i/U193
0.8369 0.05829 0.004798 0.9 VDD 20.263,169.296 peripherals_i/apb_pulpino_i/U194
0.8364 0.05858 0.005027 0.9 VDD 18.553,169.296 peripherals_i/apb_pulpino_i/U195
0.8361 0.05876 0.005149 0.9 VDD 17.203,169.872 peripherals_i/apb_pulpino_i/U196
0.8367 0.05842 0.004916 0.9 VDD 19.498,169.296 peripherals_i/apb_pulpino_i/U197
0.8331 0.06104 0.005864 0.9 VDD 76.873,176.784 peripherals_i/apb_pulpino_i/U198
0.8305 0.06118 0.008298 0.9 VDD 81.013,177.360 peripherals_i/apb_pulpino_i/U199
0.8371 0.05896 0.003921 0.9 VDD 21.343,183.696 peripherals_i/apb_pulpino_i/U201
0.8372 0.05922 0.00361 0.9 VDD 18.553,186.000 peripherals_i/apb_pulpino_i/U202
0.837 0.05914 0.003901 0.9 VDD 19.813,184.848 peripherals_i/apb_pulpino_i/U203
0.8362 0.05947 0.004285 0.9 VDD 19.273,187.152 peripherals_i/apb_pulpino_i/U204
0.8344 0.06148 0.004112 0.9 VDD 76.918,184.848 peripherals_i/apb_pulpino_i/U205
0.8374 0.05912 0.003492 0.9 VDD 19.498,186.000 peripherals_i/apb_pulpino_i/U206
0.835 0.0602 0.004792 0.9 VDD 89.743,180.816 peripherals_i/apb_pulpino_i/U208
0.836 0.05976 0.004204 0.9 VDD 92.083,181.392 peripherals_i/apb_pulpino_i/U209
0.8367 0.05923 0.004095 0.9 VDD 21.703,178.512 peripherals_i/apb_pulpino_i/U211
0.8371 0.05892 0.004007 0.9 VDD 21.703,180.816 peripherals_i/apb_pulpino_i/U212
0.836 0.05938 0.004571 0.9 VDD 18.823,180.816 peripherals_i/apb_pulpino_i/U213
0.8364 0.05921 0.004377 0.9 VDD 19.183,178.512 peripherals_i/apb_pulpino_i/U214
0.8368 0.05908 0.0041 0.9 VDD 21.658,179.088 peripherals_i/apb_pulpino_i/U215
0.8334 0.0613 0.005286 0.9 VDD 76.963,179.664 peripherals_i/apb_pulpino_i/U216
0.8332 0.06128 0.005477 0.9 VDD 80.923,179.664 peripherals_i/apb_pulpino_i/U217
0.8365 0.059 0.004495 0.9 VDD 21.613,173.328 peripherals_i/apb_pulpino_i/U219
0.8364 0.05889 0.004707 0.9 VDD 19.903,173.328 peripherals_i/apb_pulpino_i/U220
0.8362 0.05898 0.004778 0.9 VDD 19.273,173.328 peripherals_i/apb_pulpino_i/U221
0.8359 0.05917 0.004908 0.9 VDD 16.753,173.328 peripherals_i/apb_pulpino_i/U222
0.8366 0.05881 0.004636 0.9 VDD 20.488,173.328 peripherals_i/apb_pulpino_i/U223
0.8335 0.06049 0.005991 0.9 VDD 76.423,173.328 peripherals_i/apb_pulpino_i/U224
0.8336 0.06049 0.005889 0.9 VDD 82.633,173.904 peripherals_i/apb_pulpino_i/U225
0.8357 0.05888 0.005449 0.9 VDD 13.243,168.144 peripherals_i/apb_pulpino_i/U227
0.8349 0.05839 0.006668 0.9 VDD 15.403,165.840 peripherals_i/apb_pulpino_i/U228
0.8378 0.05765 0.004541 0.9 VDD 13.963,162.960 peripherals_i/apb_pulpino_i/U229
0.8368 0.05843 0.004746 0.9 VDD 14.593,165.264 peripherals_i/apb_pulpino_i/U230
0.8349 0.05842 0.006667 0.9 VDD 14.818,165.840 peripherals_i/apb_pulpino_i/U231
0.8325 0.06058 0.006935 0.9 VDD 80.203,169.872 peripherals_i/apb_pulpino_i/U232
0.833 0.06052 0.006457 0.9 VDD 81.913,170.448 peripherals_i/apb_pulpino_i/U233
0.8371 0.05805 0.004883 0.9 VDD 20.983,168.144 peripherals_i/apb_pulpino_i/U235
0.836 0.05816 0.00585 0.9 VDD 20.083,166.416 peripherals_i/apb_pulpino_i/U236
0.8369 0.05804 0.005067 0.9 VDD 18.823,164.112 peripherals_i/apb_pulpino_i/U237
0.8359 0.05872 0.005335 0.9 VDD 17.383,166.992 peripherals_i/apb_pulpino_i/U238
0.837 0.05809 0.004898 0.9 VDD 20.308,166.992 peripherals_i/apb_pulpino_i/U239
0.8332 0.0609 0.005887 0.9 VDD 76.333,172.176 peripherals_i/apb_pulpino_i/U240
0.8334 0.06053 0.00603 0.9 VDD 81.553,173.328 peripherals_i/apb_pulpino_i/U241
0.8336 0.06231 0.00414 0.9 VDD 78.088,183.120 peripherals_i/apb_pulpino_i/U243
0.8359 0.05993 0.00421 0.9 VDD 81.328,184.272 peripherals_i/apb_pulpino_i/U244
0.8359 0.05988 0.004183 0.9 VDD 83.983,183.696 peripherals_i/apb_pulpino_i/U245
0.8359 0.05994 0.00418 0.9 VDD 80.833,183.696 peripherals_i/apb_pulpino_i/U246
0.8375 0.059 0.003455 0.9 VDD 23.323,183.696 peripherals_i/apb_pulpino_i/U247
0.8367 0.05953 0.003784 0.9 VDD 16.123,185.424 peripherals_i/apb_pulpino_i/U248
0.8378 0.05895 0.00327 0.9 VDD 21.253,185.424 peripherals_i/apb_pulpino_i/U249
0.8377 0.05897 0.003328 0.9 VDD 20.803,186.000 peripherals_i/apb_pulpino_i/U250
0.8343 0.06156 0.004145 0.9 VDD 77.998,184.848 peripherals_i/apb_pulpino_i/U251
0.838 0.05905 0.002949 0.9 VDD 23.548,185.424 peripherals_i/apb_pulpino_i/U252
0.8361 0.0599 0.004035 0.9 VDD 75.208,183.696 peripherals_i/apb_pulpino_i/U253
0.8335 0.06227 0.00418 0.9 VDD 80.878,183.120 peripherals_i/apb_pulpino_i/U254
0.8342 0.06164 0.004183 0.9 VDD 84.298,183.120 peripherals_i/apb_pulpino_i/U255
0.8353 0.05936 0.005299 0.9 VDD 14.503,175.632 peripherals_i/apb_pulpino_i/U256
0.8359 0.05882 0.005231 0.9 VDD 12.883,171.600 peripherals_i/apb_pulpino_i/U257
0.8361 0.05902 0.004886 0.9 VDD 11.713,175.632 peripherals_i/apb_pulpino_i/U258
0.8358 0.05929 0.004925 0.9 VDD 13.873,176.208 peripherals_i/apb_pulpino_i/U259
0.836 0.05917 0.004857 0.9 VDD 12.838,176.208 peripherals_i/apb_pulpino_i/U260
0.8347 0.05996 0.005332 0.9 VDD 88.393,175.056 peripherals_i/apb_pulpino_i/U261
0.8354 0.0597 0.004864 0.9 VDD 90.373,175.632 peripherals_i/apb_pulpino_i/U262
0.8357 0.05908 0.005273 0.9 VDD 14.323,175.056 peripherals_i/apb_pulpino_i/U264
0.8363 0.05901 0.004667 0.9 VDD 12.883,173.328 peripherals_i/apb_pulpino_i/U265
0.8358 0.05917 0.005063 0.9 VDD 12.883,175.632 peripherals_i/apb_pulpino_i/U266
0.8355 0.05928 0.005196 0.9 VDD 13.783,175.632 peripherals_i/apb_pulpino_i/U267
0.8358 0.05906 0.00515 0.9 VDD 13.468,175.056 peripherals_i/apb_pulpino_i/U268
0.833 0.06101 0.005944 0.9 VDD 76.333,175.056 peripherals_i/apb_pulpino_i/U269
0.8332 0.06091 0.005911 0.9 VDD 81.733,174.480 peripherals_i/apb_pulpino_i/U270
0.8354 0.06051 0.004049 0.9 VDD 96.673,175.632 peripherals_i/apb_pulpino_i/U272
0.8353 0.06062 0.004067 0.9 VDD 97.978,176.208 peripherals_i/apb_pulpino_i/U273
0.8365 0.05968 0.003834 0.9 VDD 12.523,188.880 peripherals_i/apb_pulpino_i/U274
0.8371 0.05951 0.003381 0.9 VDD 11.623,187.728 peripherals_i/apb_pulpino_i/U275
0.8369 0.05944 0.003692 0.9 VDD 12.883,185.424 peripherals_i/apb_pulpino_i/U276
0.8364 0.05925 0.004384 0.9 VDD 13.783,186.576 peripherals_i/apb_pulpino_i/U277
0.8361 0.05967 0.004227 0.9 VDD 12.838,187.152 peripherals_i/apb_pulpino_i/U278
0.8353 0.06078 0.003948 0.9 VDD 87.133,184.848 peripherals_i/apb_pulpino_i/U279
0.8333 0.06102 0.005669 0.9 VDD 86.953,182.544 peripherals_i/apb_pulpino_i/U280
0.8367 0.05947 0.003865 0.9 VDD 12.793,189.456 peripherals_i/apb_pulpino_i/U282
0.8374 0.05935 0.003239 0.9 VDD 10.633,187.728 peripherals_i/apb_pulpino_i/U283
0.8367 0.05931 0.004016 0.9 VDD 11.713,184.848 peripherals_i/apb_pulpino_i/U284
0.8366 0.05977 0.003601 0.9 VDD 13.603,187.728 peripherals_i/apb_pulpino_i/U285
0.8369 0.05963 0.003479 0.9 VDD 12.478,187.728 peripherals_i/apb_pulpino_i/U286
0.8357 0.06046 0.003854 0.9 VDD 88.573,184.848 peripherals_i/apb_pulpino_i/U287
0.8343 0.06024 0.005413 0.9 VDD 88.033,181.968 peripherals_i/apb_pulpino_i/U288
0.8364 0.06039 0.003215 0.9 VDD 94.558,184.848 peripherals_i/apb_pulpino_i/U290
0.8366 0.06014 0.003306 0.9 VDD 95.323,183.120 peripherals_i/apb_pulpino_i/U291
0.8368 0.05998 0.003247 0.9 VDD 94.828,183.696 peripherals_i/apb_pulpino_i/U292
0.836 0.05953 0.004478 0.9 VDD 13.513,181.968 peripherals_i/apb_pulpino_i/U293
0.836 0.05944 0.004609 0.9 VDD 12.523,181.392 peripherals_i/apb_pulpino_i/U294
0.8368 0.05907 0.004137 0.9 VDD 12.073,179.664 peripherals_i/apb_pulpino_i/U295
0.8364 0.05925 0.004338 0.9 VDD 14.053,179.664 peripherals_i/apb_pulpino_i/U296
0.8364 0.05939 0.004236 0.9 VDD 13.018,180.240 peripherals_i/apb_pulpino_i/U297
0.8329 0.0616 0.00551 0.9 VDD 84.253,180.240 peripherals_i/apb_pulpino_i/U298
0.833 0.06151 0.0055 0.9 VDD 84.883,180.240 peripherals_i/apb_pulpino_i/U299
0.8358 0.05974 0.004446 0.9 VDD 91.813,181.968 peripherals_i/apb_pulpino_i/U301
0.8358 0.05993 0.004247 0.9 VDD 92.488,182.544 peripherals_i/apb_pulpino_i/U302
0.8367 0.05974 0.003543 0.9 VDD 13.063,188.304 peripherals_i/apb_pulpino_i/U303
0.8366 0.05917 0.004189 0.9 VDD 12.613,186.576 peripherals_i/apb_pulpino_i/U304
0.8362 0.05943 0.004321 0.9 VDD 12.523,183.120 peripherals_i/apb_pulpino_i/U305
0.837 0.05926 0.003749 0.9 VDD 13.873,186.000 peripherals_i/apb_pulpino_i/U306
0.8371 0.05919 0.00369 0.9 VDD 12.838,186.000 peripherals_i/apb_pulpino_i/U307
0.8347 0.06119 0.004095 0.9 VDD 84.793,184.848 peripherals_i/apb_pulpino_i/U308
0.8324 0.0615 0.006133 0.9 VDD 84.973,182.544 peripherals_i/apb_pulpino_i/U309
0.8359 0.05958 0.004519 0.9 VDD 14.413,181.968 peripherals_i/apb_pulpino_i/U311
0.8356 0.05961 0.004765 0.9 VDD 15.313,181.392 peripherals_i/apb_pulpino_i/U312
0.8357 0.05952 0.004763 0.9 VDD 16.123,180.816 peripherals_i/apb_pulpino_i/U313
0.8361 0.0595 0.004426 0.9 VDD 14.953,180.240 peripherals_i/apb_pulpino_i/U314
0.8357 0.05951 0.004765 0.9 VDD 15.268,180.816 peripherals_i/apb_pulpino_i/U315
0.8333 0.06118 0.005526 0.9 VDD 83.173,179.664 peripherals_i/apb_pulpino_i/U316
0.8323 0.0621 0.005575 0.9 VDD 85.423,178.512 peripherals_i/apb_pulpino_i/U317
0.8366 0.05917 0.004249 0.9 VDD 13.153,179.664 peripherals_i/apb_pulpino_i/U319
0.836 0.05935 0.004609 0.9 VDD 12.523,180.816 peripherals_i/apb_pulpino_i/U320
0.8366 0.05914 0.004237 0.9 VDD 11.353,178.512 peripherals_i/apb_pulpino_i/U321
0.8363 0.05923 0.004494 0.9 VDD 13.783,179.088 peripherals_i/apb_pulpino_i/U322
0.8365 0.05914 0.004406 0.9 VDD 12.838,179.088 peripherals_i/apb_pulpino_i/U323
0.8342 0.06058 0.005188 0.9 VDD 87.493,179.088 peripherals_i/apb_pulpino_i/U324
0.8335 0.06131 0.005207 0.9 VDD 87.403,178.512 peripherals_i/apb_pulpino_i/U325
0.8358 0.05885 0.005373 0.9 VDD 12.613,167.568 peripherals_i/apb_pulpino_i/U327
0.8357 0.05814 0.006143 0.9 VDD 11.713,165.840 peripherals_i/apb_pulpino_i/U328
0.8379 0.0576 0.004526 0.9 VDD 13.063,162.960 peripherals_i/apb_pulpino_i/U329
0.8368 0.05843 0.004737 0.9 VDD 13.603,165.264 peripherals_i/apb_pulpino_i/U330
0.8352 0.05833 0.006426 0.9 VDD 12.928,165.840 peripherals_i/apb_pulpino_i/U331
0.8324 0.0606 0.006964 0.9 VDD 79.573,169.872 peripherals_i/apb_pulpino_i/U332
0.8331 0.0605 0.006416 0.9 VDD 82.453,170.448 peripherals_i/apb_pulpino_i/U333
0.8362 0.05908 0.004755 0.9 VDD 13.783,173.328 peripherals_i/apb_pulpino_i/U335
0.8368 0.05871 0.004473 0.9 VDD 10.993,172.752 peripherals_i/apb_pulpino_i/U336
0.836 0.05899 0.005009 0.9 VDD 12.523,175.056 peripherals_i/apb_pulpino_i/U337
0.8357 0.05909 0.005256 0.9 VDD 13.873,173.904 peripherals_i/apb_pulpino_i/U338
0.8358 0.05901 0.005163 0.9 VDD 12.838,173.904 peripherals_i/apb_pulpino_i/U339
0.8345 0.06038 0.005121 0.9 VDD 88.033,176.208 peripherals_i/apb_pulpino_i/U340
0.8343 0.06073 0.004925 0.9 VDD 88.753,178.512 peripherals_i/apb_pulpino_i/U341
0.836 0.05886 0.005132 0.9 VDD 13.423,169.296 peripherals_i/apb_pulpino_i/U343
0.8364 0.05862 0.004963 0.9 VDD 11.173,171.024 peripherals_i/apb_pulpino_i/U344
0.8366 0.05885 0.004577 0.9 VDD 11.983,172.752 peripherals_i/apb_pulpino_i/U345
0.836 0.05876 0.005232 0.9 VDD 13.243,170.448 peripherals_i/apb_pulpino_i/U346
0.8362 0.05868 0.005132 0.9 VDD 12.388,170.448 peripherals_i/apb_pulpino_i/U347
0.8324 0.06126 0.006375 0.9 VDD 76.423,171.024 peripherals_i/apb_pulpino_i/U348
0.8329 0.0608 0.006353 0.9 VDD 83.263,171.024 peripherals_i/apb_pulpino_i/U349
0.8367 0.05988 0.003416 0.9 VDD 93.478,184.272 peripherals_i/apb_pulpino_i/U351
0.8366 0.05996 0.003431 0.9 VDD 95.413,181.392 peripherals_i/apb_pulpino_i/U352
0.8366 0.0601 0.003282 0.9 VDD 94.558,183.120 peripherals_i/apb_pulpino_i/U353
0.8366 0.05969 0.00373 0.9 VDD 95.143,176.784 peripherals_i/apb_pulpino_i/U354
0.8362 0.05999 0.003786 0.9 VDD 95.728,177.936 peripherals_i/apb_pulpino_i/U355
0.8362 0.05878 0.005057 0.9 VDD 12.613,169.296 peripherals_i/apb_pulpino_i/U356
0.8361 0.058 0.005912 0.9 VDD 10.813,165.840 peripherals_i/apb_pulpino_i/U357
0.8381 0.05751 0.004424 0.9 VDD 11.263,162.960 peripherals_i/apb_pulpino_i/U358
0.8348 0.05872 0.006517 0.9 VDD 13.333,166.416 peripherals_i/apb_pulpino_i/U359
0.835 0.05864 0.006344 0.9 VDD 12.568,166.416 peripherals_i/apb_pulpino_i/U360
0.8324 0.06062 0.007002 0.9 VDD 78.673,169.872 peripherals_i/apb_pulpino_i/U361
0.8327 0.06091 0.006409 0.9 VDD 82.543,171.024 peripherals_i/apb_pulpino_i/U362
0.8335 0.06061 0.005906 0.9 VDD 83.218,172.752 peripherals_i/apb_pulpino_i/U364
0.8336 0.06055 0.005868 0.9 VDD 83.713,172.752 peripherals_i/apb_pulpino_i/U365
0.8334 0.06078 0.005819 0.9 VDD 85.108,181.392 peripherals_i/apb_pulpino_i/U366
0.8334 0.06066 0.005944 0.9 VDD 85.783,181.968 peripherals_i/apb_pulpino_i/U367
0.8333 0.06081 0.005846 0.9 VDD 84.928,181.392 peripherals_i/apb_pulpino_i/U368
0.8331 0.06093 0.005939 0.9 VDD 84.253,181.392 peripherals_i/apb_pulpino_i/U369
0.8359 0.05936 0.004749 0.9 VDD 91.228,174.480 peripherals_i/apb_pulpino_i/U370
0.8353 0.05964 0.005094 0.9 VDD 89.743,174.480 peripherals_i/apb_pulpino_i/U371
0.8335 0.06084 0.005617 0.9 VDD 85.288,176.784 peripherals_i/apb_pulpino_i/U372
0.8294 0.0622 0.008348 0.9 VDD 84.883,177.936 peripherals_i/apb_pulpino_i/U373
0.8365 0.05977 0.003736 0.9 VDD 94.828,175.056 peripherals_i/apb_pulpino_i/U374
0.8358 0.05975 0.004457 0.9 VDD 92.083,175.632 peripherals_i/apb_pulpino_i/U375
0.8341 0.06075 0.005197 0.9 VDD 88.078,180.816 peripherals_i/apb_pulpino_i/U376
0.8348 0.06012 0.005055 0.9 VDD 88.663,181.392 peripherals_i/apb_pulpino_i/U377
0.8363 0.06015 0.003549 0.9 VDD 95.728,182.544 peripherals_i/apb_pulpino_i/U378
0.8366 0.06002 0.003328 0.9 VDD 95.503,183.696 peripherals_i/apb_pulpino_i/U379
0.8333 0.06045 0.0063 0.9 VDD 83.938,170.448 peripherals_i/apb_pulpino_i/U380
0.8332 0.06046 0.006332 0.9 VDD 83.533,170.448 peripherals_i/apb_pulpino_i/U381
0.8336 0.06046 0.005906 0.9 VDD 83.218,173.328 peripherals_i/apb_pulpino_i/U382
0.8337 0.06045 0.005866 0.9 VDD 83.533,173.904 peripherals_i/apb_pulpino_i/U383
0.8359 0.05997 0.00414 0.9 VDD 92.848,182.544 peripherals_i/apb_pulpino_i/U384
0.8366 0.06005 0.003391 0.9 VDD 93.703,183.120 peripherals_i/apb_pulpino_i/U385
0.8347 0.05993 0.005326 0.9 VDD 88.528,174.480 peripherals_i/apb_pulpino_i/U386
0.8345 0.06004 0.00542 0.9 VDD 88.033,174.480 peripherals_i/apb_pulpino_i/U387
0.8333 0.06083 0.005884 0.9 VDD 82.858,174.480 peripherals_i/apb_pulpino_i/U388
0.8333 0.0608 0.005871 0.9 VDD 83.353,174.480 peripherals_i/apb_pulpino_i/U389
0.8337 0.06212 0.004184 0.9 VDD 81.868,183.120 peripherals_i/apb_pulpino_i/U390
0.8336 0.06218 0.004183 0.9 VDD 81.463,183.120 peripherals_i/apb_pulpino_i/U391
0.8337 0.06053 0.005786 0.9 VDD 86.458,181.968 peripherals_i/apb_pulpino_i/U392
0.8329 0.06126 0.005881 0.9 VDD 86.053,182.544 peripherals_i/apb_pulpino_i/U393
0.8329 0.06124 0.005835 0.9 VDD 81.868,179.088 peripherals_i/apb_pulpino_i/U394
0.8332 0.06123 0.005526 0.9 VDD 82.093,179.664 peripherals_i/apb_pulpino_i/U395
0.834 0.06062 0.005409 0.9 VDD 86.458,176.784 peripherals_i/apb_pulpino_i/U396
0.8338 0.0607 0.005482 0.9 VDD 86.053,176.784 peripherals_i/apb_pulpino_i/U397
0.8331 0.06064 0.006278 0.9 VDD 84.208,171.024 peripherals_i/apb_pulpino_i/U398
0.8335 0.06074 0.00578 0.9 VDD 83.623,171.600 peripherals_i/apb_pulpino_i/U399
0.8314 0.06133 0.007281 0.9 VDD 82.948,168.720 peripherals_i/apb_pulpino_i/U400
0.8318 0.0614 0.006816 0.9 VDD 82.633,169.296 peripherals_i/apb_pulpino_i/U401
0.8366 0.05998 0.003428 0.9 VDD 96.088,181.392 peripherals_i/apb_pulpino_i/U402
0.8366 0.05996 0.003431 0.9 VDD 95.413,180.816 peripherals_i/apb_pulpino_i/U403
0.8364 0.05992 0.003633 0.9 VDD 94.198,181.392 peripherals_i/apb_pulpino_i/U404
0.8362 0.05986 0.003903 0.9 VDD 93.253,181.392 peripherals_i/apb_pulpino_i/U405
0.8311 0.06152 0.007429 0.9 VDD 82.138,168.720 peripherals_i/apb_pulpino_i/U406
0.8316 0.06159 0.006858 0.9 VDD 81.823,169.296 peripherals_i/apb_pulpino_i/U407
0.8359 0.06014 0.003924 0.9 VDD 95.638,173.328 peripherals_i/apb_pulpino_i/U408
0.836 0.06003 0.003955 0.9 VDD 95.773,172.752 peripherals_i/apb_pulpino_i/U409
0.8363 0.05984 0.0039 0.9 VDD 95.818,175.056 peripherals_i/apb_pulpino_i/U410
0.8363 0.05984 0.003876 0.9 VDD 95.863,174.480 peripherals_i/apb_pulpino_i/U411
0.8317 0.06248 0.005846 0.9 VDD 79.798,178.512 peripherals_i/apb_pulpino_i/U412
0.8317 0.06244 0.005833 0.9 VDD 79.213,178.512 peripherals_i/apb_pulpino_i/U413
0.8323 0.06143 0.006309 0.9 VDD 79.798,181.392 peripherals_i/apb_pulpino_i/U414
0.8323 0.0614 0.006287 0.9 VDD 80.203,181.392 peripherals_i/apb_pulpino_i/U415
0.8331 0.06093 0.005995 0.9 VDD 78.718,172.176 peripherals_i/apb_pulpino_i/U416
0.8331 0.06093 0.006008 0.9 VDD 79.393,172.176 peripherals_i/apb_pulpino_i/U417
0.8295 0.06243 0.008037 0.9 VDD 78.988,177.936 peripherals_i/apb_pulpino_i/U418
0.8308 0.06114 0.008045 0.9 VDD 79.033,177.360 peripherals_i/apb_pulpino_i/U419
0.8322 0.06183 0.005946 0.9 VDD 78.448,176.208 peripherals_i/apb_pulpino_i/U420
0.8329 0.06113 0.005962 0.9 VDD 78.763,176.784 peripherals_i/apb_pulpino_i/U421
0.8357 0.06045 0.003869 0.9 VDD 96.178,176.208 peripherals_i/apb_pulpino_i/U422
0.8356 0.06044 0.003939 0.9 VDD 96.043,175.632 peripherals_i/apb_pulpino_i/U423
0.833 0.06054 0.006487 0.9 VDD 81.508,170.448 peripherals_i/apb_pulpino_i/U424
0.8329 0.06056 0.006509 0.9 VDD 80.923,170.448 peripherals_i/apb_pulpino_i/U425
0.8333 0.06134 0.005403 0.9 VDD 79.258,179.664 peripherals_i/apb_pulpino_i/U426
0.8326 0.06195 0.005417 0.9 VDD 79.573,180.240 peripherals_i/apb_pulpino_i/U427
0.833 0.06086 0.006099 0.9 VDD 80.608,172.752 peripherals_i/apb_pulpino_i/U428
0.8331 0.06088 0.005989 0.9 VDD 80.203,172.176 peripherals_i/apb_pulpino_i/U429
0.8335 0.06057 0.005939 0.9 VDD 80.428,173.904 peripherals_i/apb_pulpino_i/U430
0.8335 0.06056 0.00594 0.9 VDD 79.393,173.904 peripherals_i/apb_pulpino_i/U431
0.8329 0.061 0.006148 0.9 VDD 80.248,175.056 peripherals_i/apb_pulpino_i/U432
0.8329 0.06103 0.006108 0.9 VDD 79.033,175.056 peripherals_i/apb_pulpino_i/U433
0.8345 0.05967 0.005786 0.9 VDD 91.138,177.936 peripherals_i/apb_pulpino_i/U434
0.8359 0.05953 0.004535 0.9 VDD 91.183,176.208 peripherals_i/apb_pulpino_i/U435
0.8367 0.05992 0.003357 0.9 VDD 93.973,183.696 peripherals_i/apb_pulpino_i/U436
0.836 0.05967 0.004345 0.9 VDD 93.748,177.360 peripherals_i/apb_pulpino_i/U437
0.8354 0.05964 0.004918 0.9 VDD 92.713,177.360 peripherals_i/apb_pulpino_i/U438
0.833 0.06054 0.0065 0.9 VDD 81.328,170.448 peripherals_i/apb_pulpino_i/U439
0.8326 0.06055 0.006889 0.9 VDD 81.193,169.872 peripherals_i/apb_pulpino_i/U440
0.8329 0.0606 0.006528 0.9 VDD 79.528,170.448 peripherals_i/apb_pulpino_i/U441
0.8329 0.06059 0.006523 0.9 VDD 79.933,170.448 peripherals_i/apb_pulpino_i/U442
0.8322 0.0613 0.006482 0.9 VDD 78.358,171.024 peripherals_i/apb_pulpino_i/U443
0.8329 0.06063 0.00648 0.9 VDD 78.313,170.448 peripherals_i/apb_pulpino_i/U444
0.834 0.06047 0.00549 0.9 VDD 87.718,175.632 peripherals_i/apb_pulpino_i/U445
0.8341 0.06063 0.005286 0.9 VDD 87.133,176.208 peripherals_i/apb_pulpino_i/U446
0.831 0.06079 0.008221 0.9 VDD 85.558,177.360 peripherals_i/apb_pulpino_i/U447
0.8312 0.06072 0.008087 0.9 VDD 85.963,177.360 peripherals_i/apb_pulpino_i/U448
0.8321 0.06227 0.005674 0.9 VDD 84.478,178.512 peripherals_i/apb_pulpino_i/U449
0.8322 0.0622 0.005632 0.9 VDD 84.883,178.512 peripherals_i/apb_pulpino_i/U450
0.8368 0.05999 0.003172 0.9 VDD 94.963,184.272 peripherals_i/apb_pulpino_i/U451
0.8365 0.05982 0.003678 0.9 VDD 91.408,183.120 peripherals_i/apb_pulpino_i/U452
0.8366 0.05982 0.003538 0.9 VDD 92.533,183.696 peripherals_i/apb_pulpino_i/U453
0.8324 0.06134 0.00625 0.9 VDD 80.878,181.392 peripherals_i/apb_pulpino_i/U454
0.8325 0.0613 0.006227 0.9 VDD 81.283,181.392 peripherals_i/apb_pulpino_i/U455
0.8361 0.05978 0.004069 0.9 VDD 87.538,183.696 peripherals_i/apb_pulpino_i/U456
0.8363 0.05975 0.003997 0.9 VDD 88.663,183.696 peripherals_i/apb_pulpino_i/U457
0.8359 0.0599 0.004184 0.9 VDD 83.218,183.696 peripherals_i/apb_pulpino_i/U458
0.8359 0.0599 0.004193 0.9 VDD 83.083,184.272 peripherals_i/apb_pulpino_i/U459
0.836 0.05982 0.004144 0.9 VDD 86.368,183.696 peripherals_i/apb_pulpino_i/U460
0.836 0.05983 0.004175 0.9 VDD 85.783,183.696 peripherals_i/apb_pulpino_i/U461
0.8359 0.05991 0.004185 0.9 VDD 82.633,183.696 peripherals_i/apb_pulpino_i/U462
0.8362 0.05999 0.003788 0.9 VDD 90.508,183.120 peripherals_i/apb_pulpino_i/U463
0.8365 0.05968 0.003783 0.9 VDD 90.553,183.696 peripherals_i/apb_pulpino_i/U464
0.8329 0.06098 0.006145 0.9 VDD 80.518,175.056 peripherals_i/apb_pulpino_i/U465
0.8328 0.06103 0.006134 0.9 VDD 79.573,175.056 peripherals_i/apb_pulpino_i/U466
0.8363 0.05997 0.003765 0.9 VDD 95.368,177.936 peripherals_i/apb_pulpino_i/U467
0.8365 0.05969 0.003757 0.9 VDD 95.233,177.360 peripherals_i/apb_pulpino_i/U468
0.833 0.06114 0.005864 0.9 VDD 82.678,176.784 peripherals_i/apb_pulpino_i/U469
0.833 0.06115 0.005892 0.9 VDD 82.273,176.784 peripherals_i/apb_pulpino_i/U470
0.8339 0.06045 0.0057 0.9 VDD 84.568,172.176 peripherals_i/apb_pulpino_i/U471
0.8337 0.06055 0.005773 0.9 VDD 83.713,172.176 peripherals_i/apb_pulpino_i/U472
0.8355 0.06023 0.004228 0.9 VDD 96.988,172.752 peripherals_i/apb_pulpino_i/U473
0.8358 0.06014 0.004096 0.9 VDD 96.403,172.752 peripherals_i/apb_pulpino_i/U474
0.8371 0.05909 0.003804 0.9 VDD 97.168,171.024 peripherals_i/apb_pulpino_i/U475
0.8371 0.05908 0.003792 0.9 VDD 96.673,171.024 peripherals_i/apb_pulpino_i/U476
0.8291 0.0625 0.008426 0.9 VDD 82.318,177.936 peripherals_i/apb_pulpino_i/U477
0.8291 0.0625 0.008387 0.9 VDD 81.913,177.936 peripherals_i/apb_pulpino_i/U478
0.8332 0.06086 0.005895 0.9 VDD 82.408,174.480 peripherals_i/apb_pulpino_i/U479
0.833 0.06087 0.006124 0.9 VDD 82.363,175.056 peripherals_i/apb_pulpino_i/U480
0.8323 0.06154 0.006123 0.9 VDD 82.408,175.632 peripherals_i/apb_pulpino_i/U481
0.8326 0.06156 0.005892 0.9 VDD 82.273,176.208 peripherals_i/apb_pulpino_i/U482
0.8369 0.05909 0.003989 0.9 VDD 96.898,171.600 peripherals_i/apb_pulpino_i/U483
0.837 0.05908 0.003912 0.9 VDD 96.313,171.600 peripherals_i/apb_pulpino_i/U484
0.8326 0.06188 0.005494 0.9 VDD 81.328,180.240 peripherals_i/apb_pulpino_i/U485
0.8319 0.06187 0.006207 0.9 VDD 81.643,180.816 peripherals_i/apb_pulpino_i/U486
0.836 0.05991 0.004072 0.9 VDD 96.808,175.056 peripherals_i/apb_pulpino_i/U487
0.8361 0.05988 0.004002 0.9 VDD 96.403,175.056 peripherals_i/apb_pulpino_i/U488
0.8359 0.05994 0.004175 0.9 VDD 80.203,183.696 peripherals_i/apb_pulpino_i/U489
0.8335 0.06236 0.004176 0.9 VDD 80.293,183.120 peripherals_i/apb_pulpino_i/U490
0.834 0.05875 0.00721 0.9 VDD 115.033,160.080 peripherals_i/apb2per_debug_i/CS_reg
0.8358 0.05885 0.005303 0.9 VDD 113.728,159.504 peripherals_i/apb2per_debug_i/U3
0.8326 0.06014 0.007278 0.9 VDD 114.583,160.656 peripherals_i/apb2per_debug_i/U4
0.8323 0.0603 0.007363 0.9 VDD 113.998,160.656 peripherals_i/apb2per_debug_i/U5
0.8337 0.05889 0.007461 0.9 VDD 113.323,160.080 peripherals_i/apb2per_debug_i/U6
0.836 0.05877 0.005198 0.9 VDD 114.763,159.504 peripherals_i/apb2per_debug_i/U8
0.8374 0.05719 0.005392 0.9 VDD 172.768,184.272 axi_interconnect_i/axi_node_i/FE_OFC36_n1
0.8368 0.05614 0.007033 0.9 VDD 184.423,184.848 axi_interconnect_i/axi_node_i/FE_OFC35_n1
0.8437 0.05318 0.003164 0.9 VDD 162.958,135.312 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U2
0.8432 0.05328 0.003554 0.9 VDD 160.618,137.616 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U3
0.8435 0.05318 0.003336 0.9 VDD 162.958,135.888 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U4
0.8427 0.05397 0.003362 0.9 VDD 162.598,138.768 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U6
0.8409 0.0551 0.003995 0.9 VDD 155.623,139.344 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U8
0.8413 0.05435 0.004343 0.9 VDD 156.073,138.192 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U10
0.84 0.05526 0.004786 0.9 VDD 155.443,141.648 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U11
0.841 0.05504 0.003967 0.9 VDD 156.343,141.072 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U12
0.8416 0.05438 0.004035 0.9 VDD 155.623,140.496 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U13
0.8414 0.05435 0.00424 0.9 VDD 156.073,137.616 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U14
0.8403 0.05556 0.004129 0.9 VDD 154.093,139.344 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U17
0.8404 0.05546 0.004123 0.9 VDD 154.633,141.072 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U20
0.8414 0.0545 0.004115 0.9 VDD 154.723,140.496 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U25
0.8396 0.05546 0.004919 0.9 VDD 154.633,141.648 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U27
0.8431 0.05359 0.00329 0.9 VDD 162.328,137.616 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U41
0.8436 0.05331 0.003054 0.9 VDD 163.498,134.736 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U42
0.8437 0.05311 0.003164 0.9 VDD 162.958,134.736 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U43
0.8438 0.05289 0.00328 0.9 VDD 162.373,134.736 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U44
0.8428 0.05396 0.003224 0.9 VDD 163.498,138.192 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U2
0.8394 0.05586 0.004777 0.9 VDD 153.058,138.768 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U3
0.8396 0.05611 0.004284 0.9 VDD 152.203,139.344 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U4
0.8399 0.05518 0.004871 0.9 VDD 152.383,138.192 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U6
0.8397 0.05602 0.004316 0.9 VDD 152.203,141.072 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U7
0.8399 0.05583 0.004254 0.9 VDD 153.013,141.072 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U8
0.8409 0.05481 0.004323 0.9 VDD 152.113,140.496 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U9
0.84 0.0552 0.00479 0.9 VDD 152.293,137.616 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U10
0.841 0.05475 0.004255 0.9 VDD 152.563,139.920 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U13
0.8385 0.0561 0.005357 0.9 VDD 151.843,141.648 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U16
0.8411 0.05469 0.004247 0.9 VDD 153.103,140.496 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U21
0.839 0.05583 0.005177 0.9 VDD 153.013,141.648 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U23
0.8399 0.0554 0.004693 0.9 VDD 152.968,137.040 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U37
0.8435 0.05339 0.003123 0.9 VDD 163.768,135.888 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U38
0.8433 0.05347 0.003218 0.9 VDD 163.408,136.464 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U40
0.8428 0.0542 0.002986 0.9 VDD 164.263,137.616 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U41
0.8419 0.05408 0.003975 0.9 VDD 155.938,134.160 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U2
0.8403 0.0552 0.004454 0.9 VDD 155.308,138.768 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U3
0.8411 0.0545 0.004441 0.9 VDD 155.398,138.192 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U5
0.8408 0.05521 0.004031 0.9 VDD 155.668,141.072 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U6
0.8417 0.0543 0.003971 0.9 VDD 156.298,140.496 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U7
0.8415 0.05443 0.004031 0.9 VDD 155.218,139.920 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U8
0.8412 0.05451 0.004273 0.9 VDD 155.848,137.040 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U9
0.8398 0.0556 0.004649 0.9 VDD 153.958,138.768 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U12
0.8412 0.0546 0.004185 0.9 VDD 153.868,140.496 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U15
0.8413 0.05459 0.004141 0.9 VDD 153.958,139.920 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U20
0.8393 0.05566 0.005056 0.9 VDD 153.778,141.648 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U22
0.8425 0.05422 0.003332 0.9 VDD 165.973,134.736 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[0]
0.8427 0.05397 0.003332 0.9 VDD 165.973,135.312 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[1]
0.8436 0.05343 0.00297 0.9 VDD 163.903,135.312 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/U3
0.8435 0.05368 0.002837 0.9 VDD 164.848,135.888 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/U4
0.8432 0.05397 0.002846 0.9 VDD 165.298,134.160 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/U5
0.8365 0.05759 0.005895 0.9 VDD 178.798,154.896 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U2
0.8365 0.05758 0.005923 0.9 VDD 179.158,154.896 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U3
0.8354 0.05862 0.005969 0.9 VDD 179.788,154.320 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U4
0.8366 0.05737 0.006041 0.9 VDD 181.768,154.896 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U5
0.8392 0.05693 0.003871 0.9 VDD 180.328,159.504 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U6
0.8376 0.05695 0.005412 0.9 VDD 180.688,160.080 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U7
0.8365 0.05742 0.006044 0.9 VDD 181.408,154.896 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U9
0.8373 0.05724 0.00547 0.9 VDD 155.983,151.440 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U11
0.8374 0.0575 0.005115 0.9 VDD 155.983,153.744 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U12
0.8373 0.05744 0.005238 0.9 VDD 155.353,152.016 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U13
0.8383 0.05662 0.005095 0.9 VDD 156.073,153.168 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U14
0.8369 0.05769 0.005387 0.9 VDD 154.543,152.016 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U16
0.8377 0.05719 0.005084 0.9 VDD 156.163,152.016 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U18
0.8376 0.05699 0.005437 0.9 VDD 154.543,153.168 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U19
0.8356 0.05817 0.006232 0.9 VDD 154.633,155.472 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U20
0.8349 0.05793 0.007209 0.9 VDD 155.263,154.896 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U21
0.8379 0.05682 0.005278 0.9 VDD 155.263,153.168 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U24
0.8379 0.05691 0.005244 0.9 VDD 179.968,160.080 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U44
0.838 0.05637 0.005611 0.9 VDD 181.588,160.656 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U45
0.8383 0.05633 0.005349 0.9 VDD 180.418,160.656 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U46
0.8385 0.05631 0.005234 0.9 VDD 179.923,160.656 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U47
0.8412 0.05631 0.002521 0.9 VDD 180.058,161.232 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U2
0.8412 0.05629 0.002485 0.9 VDD 179.518,161.232 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U3
0.8357 0.0582 0.006075 0.9 VDD 152.833,151.440 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U4
0.8344 0.05809 0.007467 0.9 VDD 154.273,154.320 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U5
0.8364 0.05779 0.005829 0.9 VDD 154.183,151.440 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U6
0.8373 0.05716 0.005515 0.9 VDD 153.823,152.592 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U7
0.8362 0.05817 0.005673 0.9 VDD 152.923,152.016 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U9
0.8365 0.05793 0.005531 0.9 VDD 153.733,152.016 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U11
0.837 0.05732 0.005642 0.9 VDD 153.103,152.592 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U12
0.8351 0.05845 0.006438 0.9 VDD 153.913,155.472 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U13
0.8343 0.05828 0.007444 0.9 VDD 154.363,154.896 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U14
0.8371 0.05722 0.005649 0.9 VDD 153.553,153.168 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U17
0.8393 0.05686 0.003798 0.9 VDD 179.338,159.504 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U24
0.838 0.05686 0.005095 0.9 VDD 179.338,160.080 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U38
0.8423 0.05521 0.002491 0.9 VDD 179.608,161.808 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U40
0.8423 0.05523 0.002454 0.9 VDD 179.113,161.808 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U41
0.8381 0.05674 0.005195 0.9 VDD 155.578,152.592 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U2
0.8352 0.05767 0.007149 0.9 VDD 155.488,154.320 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U3
0.8379 0.05685 0.005279 0.9 VDD 155.128,152.592 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U4
0.8369 0.05777 0.005288 0.9 VDD 155.218,153.744 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U5
0.8376 0.05698 0.005379 0.9 VDD 154.588,152.592 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U7
0.8383 0.05661 0.005092 0.9 VDD 156.118,152.592 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U9
0.8374 0.0571 0.005543 0.9 VDD 154.048,153.168 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U10
0.834 0.05961 0.006348 0.9 VDD 154.228,156.048 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U11
0.8348 0.05786 0.007291 0.9 VDD 154.948,154.320 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U12
0.8366 0.05798 0.005427 0.9 VDD 154.588,153.744 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U15
0.8413 0.05627 0.002451 0.9 VDD 179.068,161.232 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U34
0.841 0.05639 0.002644 0.9 VDD 181.993,161.232 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[1]
0.8423 0.05514 0.002586 0.9 VDD 182.173,162.384 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[0]
0.8422 0.05516 0.002604 0.9 VDD 181.363,161.808 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/U3
0.8381 0.05636 0.005512 0.9 VDD 181.138,160.656 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/U4
0.8379 0.05639 0.00571 0.9 VDD 182.038,160.656 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/U5
0.8378 0.05632 0.00588 0.9 VDD 183.028,160.656 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/U3
0.838 0.05588 0.006134 0.9 VDD 187.258,160.656 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/U4
0.8423 0.05524 0.002416 0.9 VDD 178.618,161.808 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/U5
0.8388 0.05625 0.004967 0.9 VDD 178.798,160.656 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/U6
0.8424 0.05522 0.002394 0.9 VDD 179.338,162.384 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/U7
0.8397 0.05326 0.007031 0.9 VDD 174.388,126.096 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/FE_DBTC23_ID_int_3
0.8411 0.05418 0.004722 0.9 VDD 197.158,153.744 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CTS_cdb_buf_00325
0.8448 0.05338 0.001863 0.9 VDD 205.753,161.232 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CTS_cdb_buf_00224
0.8448 0.05336 0.00186 0.9 VDD 205.393,161.808 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CTS_cdb_buf_00225
0.8427 0.05442 0.002909 0.9 VDD 204.313,157.200 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CTS_cdb_buf_00222
0.8427 0.05443 0.002894 0.9 VDD 203.953,157.200 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CTS_cdb_buf_00223
0.8423 0.05395 0.003791 0.9 VDD 197.698,152.592 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/cg_cell/clk_en_reg
0.8411 0.05427 0.004581 0.9 VDD 193.648,160.656 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/cg_cell/U2
0.8413 0.05432 0.004379 0.9 VDD 197.698,153.744 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/cg_cell/U3
0.8446 0.05361 0.001762 0.9 VDD 200.983,161.808 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_Push_Pointer_CS_reg/latch
0.8427 0.05408 0.003225 0.9 VDD 197.923,157.200 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_Pop_Pointer_CS_reg/latch
0.8393 0.05455 0.006129 0.9 VDD 193.963,153.168 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[7]/latch
0.8427 0.05432 0.003015 0.9 VDD 199.723,152.592 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[6]/latch
0.8423 0.05481 0.002888 0.9 VDD 199.543,154.896 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[5]/latch
0.8417 0.05515 0.00311 0.9 VDD 201.343,154.896 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[4]/latch
0.8419 0.05488 0.003168 0.9 VDD 200.623,153.744 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[3]/latch
0.8406 0.05396 0.005459 0.9 VDD 195.763,153.744 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[2]/latch
0.8414 0.05493 0.003651 0.9 VDD 204.943,153.744 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.8413 0.05525 0.00345 0.9 VDD 204.943,154.896 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.8384 0.05585 0.00577 0.9 VDD 189.823,160.080 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CS_reg[1]
0.8444 0.05368 0.001929 0.9 VDD 197.833,161.232 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Push_Pointer_CS_reg[2]
0.8409 0.05455 0.004538 0.9 VDD 193.783,160.080 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CS_reg[0]
0.8393 0.05515 0.005503 0.9 VDD 193.513,156.048 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[1]
0.8415 0.05447 0.004013 0.9 VDD 193.693,158.352 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[2]
0.8441 0.05377 0.002161 0.9 VDD 195.403,161.232 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Push_Pointer_CS_reg[0]
0.8435 0.05368 0.002806 0.9 VDD 197.923,160.656 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Push_Pointer_CS_reg[1]
0.8373 0.05603 0.006674 0.9 VDD 191.533,153.744 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][4]
0.8387 0.05508 0.006225 0.9 VDD 193.603,153.744 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][3]
0.8386 0.05523 0.006178 0.9 VDD 191.803,155.472 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][2]
0.8399 0.05523 0.004899 0.9 VDD 191.803,154.896 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][1]
0.8392 0.05592 0.004899 0.9 VDD 191.803,154.320 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][0]
0.8429 0.054 0.003061 0.9 VDD 200.803,151.440 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][4]
0.8431 0.0538 0.003102 0.9 VDD 200.803,150.288 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][3]
0.8429 0.054 0.003101 0.9 VDD 200.803,152.016 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][2]
0.8433 0.0532 0.003531 0.9 VDD 198.193,149.712 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][1]
0.8427 0.05377 0.003556 0.9 VDD 198.373,152.016 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][0]
0.843 0.05441 0.002598 0.9 VDD 200.803,156.624 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][4]
0.8421 0.0549 0.003001 0.9 VDD 200.803,154.320 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][3]
0.8432 0.05436 0.002397 0.9 VDD 200.803,157.776 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][2]
0.8423 0.05457 0.003117 0.9 VDD 198.823,154.320 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][1]
0.8421 0.05507 0.00282 0.9 VDD 200.803,155.472 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][0]
0.8439 0.05348 0.002584 0.9 VDD 202.423,158.352 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][4]
0.8426 0.05459 0.002845 0.9 VDD 203.053,156.624 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][3]
0.8429 0.05445 0.002619 0.9 VDD 202.963,157.776 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][2]
0.8416 0.05525 0.003176 0.9 VDD 203.233,155.472 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][1]
0.8423 0.05459 0.003149 0.9 VDD 202.963,156.048 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][0]
0.8437 0.05306 0.00321 0.9 VDD 202.513,149.712 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][4]
0.843 0.05383 0.003129 0.9 VDD 201.433,150.864 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][3]
0.8422 0.05451 0.003251 0.9 VDD 202.243,152.592 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][2]
0.843 0.05382 0.003212 0.9 VDD 202.693,150.288 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][1]
0.842 0.05452 0.003441 0.9 VDD 202.513,153.168 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][0]
0.8416 0.05376 0.004626 0.9 VDD 195.133,152.016 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][4]
0.8422 0.05375 0.004019 0.9 VDD 195.043,150.864 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][3]
0.8408 0.05377 0.005459 0.9 VDD 195.763,153.168 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][2]
0.842 0.05365 0.004321 0.9 VDD 195.313,150.288 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][1]
0.8416 0.0539 0.004525 0.9 VDD 195.493,152.592 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][0]
0.843 0.0537 0.003305 0.9 VDD 204.583,150.864 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][4]
0.8427 0.05395 0.003306 0.9 VDD 204.673,151.440 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][3]
0.8419 0.05446 0.003644 0.9 VDD 204.763,153.168 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][2]
0.8427 0.05391 0.003378 0.9 VDD 205.213,152.016 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][1]
0.8422 0.05446 0.003378 0.9 VDD 204.763,152.592 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][0]
0.843 0.05439 0.002644 0.9 VDD 204.853,157.776 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][4]
0.8422 0.05455 0.003254 0.9 VDD 204.853,156.048 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][3]
0.8425 0.05455 0.002913 0.9 VDD 204.943,156.624 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][2]
0.8416 0.05493 0.003446 0.9 VDD 204.853,154.320 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][1]
0.8415 0.05523 0.003254 0.9 VDD 205.123,155.472 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][0]
0.84 0.05533 0.004663 0.9 VDD 193.153,156.624 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[0]
0.8425 0.0551 0.002349 0.9 VDD 190.678,161.232 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U4
0.8398 0.05548 0.004729 0.9 VDD 190.588,158.352 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U5
0.8391 0.05548 0.005423 0.9 VDD 190.948,160.080 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U7
0.8413 0.05538 0.003293 0.9 VDD 191.263,159.504 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U8
0.8398 0.0557 0.004512 0.9 VDD 191.533,157.776 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U11
0.841 0.05491 0.004097 0.9 VDD 193.333,157.776 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U12
0.8412 0.05415 0.004693 0.9 VDD 195.313,156.048 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U14
0.8415 0.05437 0.004138 0.9 VDD 194.908,156.624 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U15
0.8424 0.05372 0.003857 0.9 VDD 195.988,154.896 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U16
0.8404 0.05455 0.005018 0.9 VDD 194.593,156.048 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U17
0.8418 0.05414 0.004084 0.9 VDD 195.088,157.200 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U18
0.8399 0.05488 0.005256 0.9 VDD 191.488,160.656 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U19
0.8427 0.05361 0.003637 0.9 VDD 195.943,160.080 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U20
0.8427 0.05399 0.003266 0.9 VDD 197.788,156.624 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U21
0.8429 0.0541 0.002952 0.9 VDD 198.598,156.624 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U22
0.843 0.05417 0.002861 0.9 VDD 198.823,157.200 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U23
0.8445 0.05361 0.001932 0.9 VDD 199.768,160.656 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U25
0.8448 0.05361 0.001634 0.9 VDD 199.813,161.232 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U26
0.8443 0.05347 0.002234 0.9 VDD 198.013,159.504 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U27
0.8435 0.05349 0.002977 0.9 VDD 197.518,160.080 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U28
0.8429 0.05483 0.002312 0.9 VDD 191.668,161.232 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U29
0.8432 0.05454 0.002272 0.9 VDD 192.703,161.232 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U30
0.8405 0.05458 0.004919 0.9 VDD 192.568,160.656 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U31
0.8424 0.05404 0.00357 0.9 VDD 197.113,154.896 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U32
0.8445 0.05341 0.002066 0.9 VDD 199.048,159.504 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U33
0.8424 0.05386 0.003721 0.9 VDD 196.528,154.896 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U34
0.8424 0.05397 0.003632 0.9 VDD 197.653,156.048 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U35
0.843 0.0539 0.003061 0.9 VDD 197.023,157.776 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U36
0.8433 0.05357 0.003126 0.9 VDD 196.798,158.352 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U37
0.8432 0.05358 0.003243 0.9 VDD 196.393,158.352 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U38
0.8427 0.0539 0.003444 0.9 VDD 197.203,156.624 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U39
0.842 0.05374 0.004306 0.9 VDD 196.168,155.472 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U40
0.842 0.05376 0.004265 0.9 VDD 196.258,156.048 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U41
0.8425 0.05374 0.003744 0.9 VDD 196.213,157.200 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U43
0.8426 0.05394 0.003487 0.9 VDD 195.538,157.776 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U44
0.8428 0.05438 0.00284 0.9 VDD 194.188,159.504 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U45
0.8434 0.05421 0.002419 0.9 VDD 199.228,157.776 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U47
0.8442 0.05356 0.002256 0.9 VDD 197.878,158.928 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U48
0.8438 0.05355 0.002656 0.9 VDD 198.418,158.352 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U49
0.8431 0.0541 0.002761 0.9 VDD 198.058,157.776 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U50
0.8432 0.05353 0.003279 0.9 VDD 196.798,160.080 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U51
0.844 0.05354 0.002465 0.9 VDD 196.573,159.504 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U52
0.8437 0.05372 0.002607 0.9 VDD 195.673,158.928 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U53
0.8396 0.05545 0.004914 0.9 VDD 192.118,157.200 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U54
0.8419 0.05494 0.00314 0.9 VDD 192.253,158.928 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U55
0.8411 0.05551 0.003409 0.9 VDD 190.498,158.928 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U56
0.842 0.05489 0.003064 0.9 VDD 192.748,159.504 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U58
0.843 0.05414 0.002843 0.9 VDD 198.868,156.624 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U59
0.8428 0.05416 0.003014 0.9 VDD 199.003,156.048 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U61
0.8447 0.05336 0.001932 0.9 VDD 199.993,159.504 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U62
0.8431 0.05418 0.002715 0.9 VDD 199.183,156.624 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U64
0.8446 0.05351 0.001925 0.9 VDD 200.533,158.928 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U65
0.8432 0.05425 0.002549 0.9 VDD 199.588,157.200 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U66
0.8423 0.05446 0.003282 0.9 VDD 198.418,155.472 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U67
0.8432 0.05423 0.002586 0.9 VDD 199.498,156.624 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U68
0.8421 0.05412 0.003775 0.9 VDD 197.338,155.472 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U69
0.8423 0.0543 0.003429 0.9 VDD 197.653,154.320 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U70
0.8423 0.05401 0.003686 0.9 VDD 196.663,154.320 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U71
0.8415 0.05385 0.004694 0.9 VDD 197.203,153.168 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U72
0.8422 0.05472 0.003082 0.9 VDD 199.678,153.744 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U73
0.8423 0.0543 0.003358 0.9 VDD 197.923,154.896 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U74
0.8427 0.05444 0.00287 0.9 VDD 203.503,157.200 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U75
0.8419 0.05492 0.003224 0.9 VDD 202.513,154.320 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U76
0.843 0.05437 0.002623 0.9 VDD 201.028,157.200 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U77
0.8426 0.05445 0.002903 0.9 VDD 201.343,156.048 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U78
0.8379 0.05594 0.006178 0.9 VDD 191.803,156.048 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U79
0.8428 0.05351 0.003669 0.9 VDD 196.573,151.440 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U80
0.843 0.05374 0.003305 0.9 VDD 198.148,151.440 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U81
0.8418 0.05492 0.003276 0.9 VDD 203.053,154.320 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U82
0.8427 0.05398 0.003274 0.9 VDD 202.693,152.016 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U83
0.8423 0.0546 0.003076 0.9 VDD 198.868,155.472 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U84
0.842 0.05463 0.003407 0.9 VDD 199.183,153.744 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U85
0.8409 0.05476 0.004297 0.9 VDD 194.233,154.320 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U86
0.841 0.05404 0.004936 0.9 VDD 196.753,153.744 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U87
0.8415 0.0544 0.004143 0.9 VDD 198.058,153.744 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U88
0.8419 0.05491 0.003171 0.9 VDD 201.973,154.320 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U89
0.8416 0.05492 0.003507 0.9 VDD 203.233,153.744 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U90
0.8418 0.0549 0.003293 0.9 VDD 201.478,153.744 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U91
0.8417 0.05491 0.003364 0.9 VDD 201.973,153.744 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U92
0.8404 0.05512 0.004476 0.9 VDD 193.513,154.320 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U93
0.8431 0.0535 0.00342 0.9 VDD 197.653,150.864 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U94
0.8433 0.05368 0.00297 0.9 VDD 199.588,150.864 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U95
0.8428 0.05443 0.002777 0.9 VDD 202.423,157.200 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U96
0.8428 0.05398 0.003233 0.9 VDD 202.063,152.016 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U97
0.8425 0.05439 0.003157 0.9 VDD 200.578,153.168 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U98
0.8426 0.05435 0.003031 0.9 VDD 200.083,153.168 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U99
0.8403 0.05473 0.005019 0.9 VDD 193.423,152.592 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U100
0.8424 0.05359 0.003987 0.9 VDD 197.113,152.016 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U101
0.8425 0.05439 0.003066 0.9 VDD 200.578,152.592 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U102
0.8427 0.05445 0.002835 0.9 VDD 202.963,157.200 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U103
0.8428 0.05398 0.003206 0.9 VDD 202.783,151.440 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U104
0.8428 0.0545 0.002723 0.9 VDD 201.928,156.624 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U105
0.8423 0.05443 0.003234 0.9 VDD 201.073,153.168 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U106
0.8394 0.05521 0.005361 0.9 VDD 191.893,152.592 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U107
0.8393 0.0526 0.00808 0.9 VDD 173.488,118.032 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U13
0.8378 0.05048 0.0117 0.9 VDD 149.638,107.664 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U14
0.8481 0.04293 0.008916 0.9 VDD 173.488,87.504 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U15
0.8412 0.05041 0.00838 0.9 VDD 149.458,108.816 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U16
0.8461 0.04669 0.007192 0.9 VDD 169.618,99.024 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U17
0.8413 0.05036 0.008383 0.9 VDD 150.448,108.240 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U18
0.8456 0.04693 0.007488 0.9 VDD 170.338,99.024 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U19
0.84 0.05094 0.009058 0.9 VDD 150.538,111.120 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U20
0.8466 0.04709 0.006313 0.9 VDD 178.438,105.936 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U21
0.8387 0.05212 0.009217 0.9 VDD 148.558,114.000 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U22
0.8469 0.04678 0.006301 0.9 VDD 180.958,105.936 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U23
0.8408 0.0508 0.008368 0.9 VDD 147.388,108.240 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U24
0.8447 0.04807 0.007275 0.9 VDD 168.268,102.480 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U25
0.8396 0.05255 0.007841 0.9 VDD 145.678,113.424 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U26
0.847 0.04672 0.006298 0.9 VDD 181.408,105.936 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U27
0.8404 0.05087 0.008719 0.9 VDD 145.318,110.544 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U28
0.848 0.04241 0.009608 0.9 VDD 173.578,86.352 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U29
0.8377 0.0506 0.01172 0.9 VDD 148.828,107.664 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U30
0.8445 0.04567 0.009845 0.9 VDD 176.188,91.536 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U31
0.8406 0.05103 0.00835 0.9 VDD 145.678,108.240 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U32
0.8452 0.04747 0.007275 0.9 VDD 168.268,103.056 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U33
0.8407 0.05099 0.008342 0.9 VDD 145.138,108.816 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U34
0.8456 0.04775 0.006696 0.9 VDD 171.868,107.664 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U35
0.8393 0.05183 0.008901 0.9 VDD 149.098,115.152 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U36
0.8453 0.04776 0.006933 0.9 VDD 167.638,104.784 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U37
0.8404 0.0523 0.007265 0.9 VDD 145.678,117.456 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U38
0.8457 0.04732 0.006963 0.9 VDD 167.638,103.056 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U39
0.8396 0.05232 0.008068 0.9 VDD 145.498,116.880 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U40
0.8456 0.04769 0.006737 0.9 VDD 167.188,102.480 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U41
0.8385 0.05225 0.009271 0.9 VDD 145.768,114.576 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U42
0.8455 0.04741 0.007142 0.9 VDD 167.998,103.056 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U43
0.8376 0.05348 0.008887 0.9 VDD 148.468,115.728 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U44
0.8453 0.04763 0.007079 0.9 VDD 172.498,108.240 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U45
0.8401 0.05192 0.007994 0.9 VDD 148.648,116.880 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U46
0.8469 0.04691 0.006187 0.9 VDD 166.108,103.056 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U47
0.8403 0.05159 0.008113 0.9 VDD 144.958,111.696 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U48
0.8446 0.04749 0.007914 0.9 VDD 177.808,104.784 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U49
0.8373 0.05112 0.01155 0.9 VDD 144.958,107.664 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U50
0.8455 0.0481 0.006424 0.9 VDD 168.358,101.904 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U51
0.8403 0.05176 0.007961 0.9 VDD 149.818,116.880 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U52
0.8453 0.04684 0.007899 0.9 VDD 180.418,105.360 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U53
0.8414 0.0502 0.008382 0.9 VDD 150.988,108.816 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U54
0.8461 0.04409 0.009804 0.9 VDD 173.578,89.232 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U55
0.8408 0.05135 0.007811 0.9 VDD 149.008,112.848 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U56
0.8458 0.04725 0.006966 0.9 VDD 167.368,103.632 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U57
0.8378 0.05331 0.008905 0.9 VDD 149.278,115.728 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U58
0.8461 0.04778 0.006159 0.9 VDD 167.458,101.904 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U59
0.8401 0.05079 0.009126 0.9 VDD 151.708,111.120 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U60
0.8461 0.04713 0.006751 0.9 VDD 166.918,103.632 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U61
0.8402 0.05191 0.007843 0.9 VDD 145.228,112.848 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U62
0.8451 0.04788 0.007008 0.9 VDD 167.728,102.480 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U63
0.8389 0.05226 0.008809 0.9 VDD 145.678,115.152 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U64
0.8455 0.04778 0.00669 0.9 VDD 171.598,107.664 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U65
0.8401 0.05205 0.007811 0.9 VDD 149.008,113.424 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U66
0.8436 0.04644 0.009914 0.9 VDD 178.528,94.416 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U67
0.8409 0.05024 0.008882 0.9 VDD 150.988,109.968 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U68
0.8471 0.04684 0.006046 0.9 VDD 165.838,103.056 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U69
0.8379 0.05403 0.008065 0.9 VDD 145.678,116.304 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U70
0.8469 0.04637 0.006721 0.9 VDD 173.038,107.088 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U71
0.8408 0.05103 0.008158 0.9 VDD 149.818,111.696 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U72
0.8473 0.04563 0.007082 0.9 VDD 180.958,108.240 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U73
0.8404 0.05141 0.008153 0.9 VDD 148.648,112.272 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U74
0.8465 0.04706 0.006463 0.9 VDD 166.648,103.056 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U75
0.8407 0.05027 0.009069 0.9 VDD 150.718,110.544 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U76
0.8454 0.04788 0.006678 0.9 VDD 169.078,108.240 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U77
0.8354 0.05736 0.007284 0.9 VDD 187.843,153.744 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/CS_reg
0.8376 0.05729 0.005089 0.9 VDD 174.343,154.896 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/U4
0.8374 0.05681 0.005804 0.9 VDD 185.413,154.896 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/U6
0.8368 0.05758 0.005591 0.9 VDD 186.988,154.320 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/U7
0.8366 0.0583 0.005067 0.9 VDD 174.253,154.320 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/U8
0.8384 0.05619 0.005438 0.9 VDD 188.068,154.896 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/U9
0.8371 0.05742 0.005503 0.9 VDD 187.618,154.320 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/U10
0.8369 0.05737 0.005765 0.9 VDD 188.608,156.624 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/U12
0.8365 0.05612 0.007362 0.9 VDD 188.338,155.472 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/U13
0.8368 0.05598 0.007179 0.9 VDD 188.878,155.472 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/U14
0.8381 0.05638 0.005548 0.9 VDD 187.303,154.896 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/U15
0.836 0.05638 0.007654 0.9 VDD 187.303,155.472 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/U16
0.8376 0.05655 0.005868 0.9 VDD 183.838,171.024 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/BW_DECODER/U2
0.8381 0.05654 0.005402 0.9 VDD 183.883,171.600 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/BW_DECODER/U3
0.8372 0.05687 0.005886 0.9 VDD 184.153,170.448 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/BW_DECODER/U5
0.8371 0.05707 0.005791 0.9 VDD 182.488,170.448 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/BW_DECODER/U7
0.8376 0.05659 0.005838 0.9 VDD 183.298,171.024 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/BW_DECODER/U8
0.8376 0.05664 0.005794 0.9 VDD 182.533,171.024 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/BW_DECODER/U9
0.8551 0.03822 0.006714 0.9 VDD 136.498,82.320 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/BR_DECODER/U2
0.855 0.03824 0.006797 0.9 VDD 136.723,82.896 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/BR_DECODER/U3
0.8549 0.03766 0.007446 0.9 VDD 136.813,80.016 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/BR_DECODER/U5
0.854 0.03882 0.007174 0.9 VDD 136.858,81.168 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/BR_DECODER/U7
0.855 0.03826 0.006791 0.9 VDD 136.948,82.320 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/BR_DECODER/U8
0.8545 0.03876 0.006722 0.9 VDD 136.543,81.744 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/BR_DECODER/U9
0.8378 0.05565 0.006561 0.9 VDD 148.378,131.280 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U2
0.837 0.05695 0.006042 0.9 VDD 148.198,135.312 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U3
0.8404 0.05421 0.005443 0.9 VDD 147.388,130.128 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U5
0.8366 0.0572 0.006193 0.9 VDD 147.388,135.312 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U6
0.837 0.05748 0.005535 0.9 VDD 147.343,138.768 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U8
0.8378 0.05688 0.005267 0.9 VDD 149.503,138.768 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U9
0.8373 0.05676 0.005931 0.9 VDD 148.783,135.312 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U11
0.8364 0.05664 0.006977 0.9 VDD 148.873,136.464 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U12
0.8385 0.05606 0.005405 0.9 VDD 148.423,138.192 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U13
0.8383 0.05621 0.005492 0.9 VDD 147.703,138.192 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U15
0.8368 0.0564 0.006774 0.9 VDD 149.683,136.464 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U21
0.8367 0.05652 0.006819 0.9 VDD 149.503,135.888 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U25
0.8376 0.05708 0.00536 0.9 VDD 148.783,138.768 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U27
0.8369 0.05703 0.006093 0.9 VDD 147.928,135.312 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U41
0.8386 0.05594 0.005429 0.9 VDD 147.478,130.704 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U42
0.8375 0.0558 0.006667 0.9 VDD 147.928,131.280 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U43
0.8406 0.05408 0.005352 0.9 VDD 147.973,130.128 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U44
0.8354 0.05716 0.007404 0.9 VDD 147.118,136.464 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U2
0.839 0.05575 0.005225 0.9 VDD 149.818,138.192 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U3
0.84 0.05532 0.004642 0.9 VDD 147.523,139.920 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U4
0.8404 0.05506 0.004488 0.9 VDD 149.863,140.496 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U5
0.8388 0.05594 0.005261 0.9 VDD 148.963,137.616 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U7
0.8388 0.05588 0.005302 0.9 VDD 149.233,138.192 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U8
0.8402 0.05523 0.004595 0.9 VDD 148.333,140.496 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U9
0.8382 0.05723 0.00459 0.9 VDD 148.243,139.344 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U11
0.8389 0.05659 0.004501 0.9 VDD 149.683,141.072 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U17
0.8386 0.05688 0.004496 0.9 VDD 149.503,139.344 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U21
0.8403 0.05516 0.004537 0.9 VDD 148.963,139.920 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U23
0.8377 0.05687 0.005379 0.9 VDD 148.108,137.040 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U37
0.8356 0.05712 0.007275 0.9 VDD 147.658,135.888 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U38
0.8357 0.057 0.007275 0.9 VDD 147.658,136.464 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U40
0.8359 0.05696 0.007154 0.9 VDD 148.153,135.888 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U41
0.8414 0.05358 0.004989 0.9 VDD 150.268,130.128 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U2
0.8379 0.05747 0.004651 0.9 VDD 147.388,139.344 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U3
0.8388 0.05674 0.004458 0.9 VDD 149.998,139.344 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U4
0.8363 0.05674 0.006988 0.9 VDD 148.828,135.888 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U6
0.8384 0.05644 0.005179 0.9 VDD 149.548,137.040 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U7
0.8384 0.05707 0.004547 0.9 VDD 148.828,139.344 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U8
0.8373 0.05727 0.005443 0.9 VDD 148.108,138.768 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U10
0.8387 0.05622 0.005078 0.9 VDD 150.268,137.040 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U16
0.8372 0.05624 0.0066 0.9 VDD 150.358,135.888 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U20
0.8381 0.05674 0.0052 0.9 VDD 149.998,138.768 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U22
0.8368 0.05625 0.00696 0.9 VDD 146.533,131.280 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[0]
0.8344 0.05866 0.00691 0.9 VDD 146.893,131.856 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[1]
0.8384 0.05611 0.005505 0.9 VDD 146.983,130.704 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/U3
0.8366 0.0561 0.007335 0.9 VDD 146.848,133.008 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/U4
0.8401 0.05436 0.005552 0.9 VDD 146.668,130.128 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/U5
0.8353 0.05912 0.005603 0.9 VDD 151.618,168.144 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U2
0.8386 0.05727 0.004137 0.9 VDD 155.938,172.176 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U3
0.8383 0.05704 0.00463 0.9 VDD 154.408,173.328 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U5
0.8375 0.05788 0.004612 0.9 VDD 154.498,172.752 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U6
0.8373 0.05807 0.004622 0.9 VDD 154.048,172.176 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U8
0.8367 0.05843 0.00484 0.9 VDD 153.148,172.176 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U9
0.8379 0.05773 0.004418 0.9 VDD 154.858,172.176 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U10
0.8301 0.06213 0.007797 0.9 VDD 148.963,156.048 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U11
0.8308 0.06018 0.00902 0.9 VDD 147.883,154.320 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U13
0.8308 0.06036 0.008817 0.9 VDD 148.783,154.896 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U14
0.8312 0.05993 0.008838 0.9 VDD 148.693,154.320 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U16
0.8304 0.06064 0.009 0.9 VDD 147.973,154.896 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U17
0.8314 0.06061 0.00803 0.9 VDD 148.063,155.472 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U18
0.8319 0.06029 0.007797 0.9 VDD 148.963,155.472 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U20
0.83 0.0616 0.008371 0.9 VDD 149.863,157.200 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U22
0.8313 0.06007 0.008629 0.9 VDD 149.593,154.896 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U27
0.8384 0.05724 0.004395 0.9 VDD 154.948,171.600 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U44
0.8389 0.0567 0.004371 0.9 VDD 155.668,173.328 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U45
0.8389 0.05696 0.004166 0.9 VDD 156.658,172.752 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U46
0.8392 0.05677 0.00398 0.9 VDD 156.523,171.600 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U47
0.8403 0.05602 0.003659 0.9 VDD 158.818,172.752 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U2
0.8379 0.05748 0.0046 0.9 VDD 154.138,171.600 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U3
0.8403 0.05622 0.00348 0.9 VDD 158.368,172.176 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U4
0.8338 0.05967 0.006476 0.9 VDD 149.503,153.744 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U5
0.8299 0.06333 0.006765 0.9 VDD 147.793,150.864 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U7
0.8306 0.06277 0.006592 0.9 VDD 149.233,150.864 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U8
0.8342 0.05924 0.006592 0.9 VDD 149.233,151.440 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U10
0.8352 0.05837 0.006428 0.9 VDD 148.333,152.592 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U11
0.8341 0.05949 0.006428 0.9 VDD 148.333,152.016 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U12
0.8356 0.05816 0.006272 0.9 VDD 149.323,152.592 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U14
0.8324 0.06003 0.007605 0.9 VDD 149.683,155.472 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U16
0.8345 0.05921 0.006272 0.9 VDD 149.323,152.016 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U21
0.8387 0.05708 0.004254 0.9 VDD 155.488,171.600 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U38
0.8413 0.05558 0.003079 0.9 VDD 159.808,172.176 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U40
0.841 0.05583 0.003217 0.9 VDD 159.313,171.600 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U41
0.8306 0.06177 0.007593 0.9 VDD 149.728,156.048 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U2
0.833 0.06023 0.006814 0.9 VDD 147.748,153.744 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U4
0.8351 0.05827 0.006607 0.9 VDD 148.828,153.168 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U5
0.8335 0.05989 0.006607 0.9 VDD 148.828,153.744 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U7
0.8332 0.06006 0.006711 0.9 VDD 148.288,153.744 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U8
0.8349 0.05838 0.006711 0.9 VDD 148.288,153.168 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U9
0.8315 0.05977 0.008723 0.9 VDD 149.188,154.320 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U11
0.8297 0.06181 0.008446 0.9 VDD 149.638,156.624 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U13
0.8318 0.0596 0.008597 0.9 VDD 149.728,154.320 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U18
0.842 0.05523 0.0028 0.9 VDD 160.798,171.600 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U34
0.8398 0.05624 0.003918 0.9 VDD 158.233,174.480 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[1]
0.8402 0.05599 0.003838 0.9 VDD 158.233,173.328 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[0]
0.8397 0.0564 0.003894 0.9 VDD 157.963,172.752 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/U3
0.84 0.05605 0.003964 0.9 VDD 158.008,173.904 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/U4
0.8393 0.05645 0.004255 0.9 VDD 156.568,173.904 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/U5
0.8386 0.05684 0.004544 0.9 VDD 155.128,173.904 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/U3
0.8405 0.0562 0.003332 0.9 VDD 155.038,176.208 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/U4
0.8423 0.05528 0.002429 0.9 VDD 161.878,171.024 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/U5
0.8423 0.05511 0.002572 0.9 VDD 161.608,172.176 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/U6
0.842 0.05527 0.002768 0.9 VDD 160.708,171.024 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/U7
0.8459 0.05011 0.004005 0.9 VDD 150.538,121.488 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/FE_DBTC22_ID_int_3
0.8388 0.05439 0.006768 0.9 VDD 157.198,190.032 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CTS_cdb_buf_00324
0.8381 0.05563 0.00627 0.9 VDD 156.703,185.424 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CTS_cdb_buf_00220
0.8408 0.05451 0.004722 0.9 VDD 159.043,184.848 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CTS_cdb_buf_00221
0.8367 0.05659 0.006704 0.9 VDD 154.183,186.000 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CTS_cdb_buf_00218
0.8422 0.05316 0.004661 0.9 VDD 161.113,186.000 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CTS_cdb_buf_00219
0.8413 0.05412 0.004527 0.9 VDD 157.918,187.728 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/cg_cell/clk_en_reg
0.8423 0.05486 0.00285 0.9 VDD 157.738,181.392 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/cg_cell/U2
0.8423 0.05387 0.003784 0.9 VDD 157.108,188.880 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/cg_cell/U3
0.839 0.05504 0.005956 0.9 VDD 157.963,186.000 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_Push_Pointer_CS_reg/latch
0.8373 0.05616 0.006552 0.9 VDD 155.443,186.000 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_Pop_Pointer_CS_reg/latch
0.8407 0.05396 0.005293 0.9 VDD 159.853,186.000 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[7]/latch
0.8354 0.05698 0.007662 0.9 VDD 154.003,190.608 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[6]/latch
0.8425 0.05328 0.00422 0.9 VDD 159.943,187.728 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[5]/latch
0.8437 0.0528 0.003534 0.9 VDD 159.943,189.456 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[4]/latch
0.8389 0.05486 0.006238 0.9 VDD 157.423,191.184 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[3]/latch
0.8343 0.05782 0.007833 0.9 VDD 152.023,190.608 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[2]/latch
0.8366 0.0562 0.007151 0.9 VDD 154.453,191.760 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.8414 0.05302 0.005614 0.9 VDD 159.763,190.608 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.8401 0.05568 0.004229 0.9 VDD 156.433,183.120 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CS_reg[1]
0.8381 0.05647 0.005474 0.9 VDD 154.723,184.848 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Push_Pointer_CS_reg[2]
0.8408 0.05522 0.003965 0.9 VDD 157.783,182.544 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CS_reg[0]
0.8361 0.05709 0.006774 0.9 VDD 152.563,186.000 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[1]
0.839 0.05598 0.005066 0.9 VDD 152.743,187.728 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[2]
0.8389 0.05566 0.005474 0.9 VDD 154.723,184.272 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Push_Pointer_CS_reg[0]
0.8367 0.05664 0.006698 0.9 VDD 154.273,185.424 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Push_Pointer_CS_reg[1]
0.8408 0.0544 0.004769 0.9 VDD 158.863,184.272 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][4]
0.84 0.05506 0.004959 0.9 VDD 157.963,184.848 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][3]
0.8424 0.05393 0.003649 0.9 VDD 160.123,183.696 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][2]
0.8417 0.05389 0.004394 0.9 VDD 160.213,184.848 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][1]
0.8407 0.05404 0.005252 0.9 VDD 159.943,185.424 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][0]
0.8413 0.05427 0.004427 0.9 VDD 153.553,193.488 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][4]
0.8357 0.05707 0.00726 0.9 VDD 153.823,191.184 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][3]
0.8366 0.05578 0.007662 0.9 VDD 154.003,190.032 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][2]
0.8406 0.05544 0.00393 0.9 VDD 153.463,194.640 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][1]
0.8401 0.05544 0.004435 0.9 VDD 153.463,194.064 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][0]
0.8422 0.0539 0.003922 0.9 VDD 158.503,187.152 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][4]
0.8425 0.05314 0.004368 0.9 VDD 159.133,188.304 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][3]
0.8437 0.05236 0.003913 0.9 VDD 161.023,188.304 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][2]
0.8437 0.05275 0.003513 0.9 VDD 160.933,187.152 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][1]
0.8415 0.0546 0.003889 0.9 VDD 158.773,186.576 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][0]
0.8454 0.05138 0.00318 0.9 VDD 159.583,194.064 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][4]
0.8432 0.0519 0.004855 0.9 VDD 160.303,191.760 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][3]
0.8442 0.05258 0.003212 0.9 VDD 161.563,188.880 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][2]
0.8471 0.05025 0.002621 0.9 VDD 161.473,194.064 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][1]
0.8458 0.05146 0.002721 0.9 VDD 161.653,192.336 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][0]
0.8421 0.05419 0.003681 0.9 VDD 155.623,194.640 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][4]
0.84 0.05388 0.006081 0.9 VDD 157.783,191.760 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][3]
0.8371 0.05578 0.007158 0.9 VDD 156.073,190.608 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][2]
0.8453 0.05135 0.003346 0.9 VDD 157.603,195.216 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][1]
0.8437 0.0529 0.003366 0.9 VDD 157.513,194.640 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][0]
0.8351 0.05748 0.007459 0.9 VDD 152.203,191.760 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][4]
0.8347 0.05785 0.007478 0.9 VDD 151.933,191.184 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][3]
0.8356 0.05653 0.007832 0.9 VDD 151.933,190.032 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][2]
0.8402 0.05488 0.004953 0.9 VDD 152.023,192.912 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][1]
0.8375 0.05758 0.004953 0.9 VDD 152.023,192.336 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][0]
0.8412 0.0548 0.00405 0.9 VDD 156.523,192.336 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][4]
0.8372 0.056 0.006801 0.9 VDD 155.713,191.184 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][3]
0.8379 0.05492 0.007158 0.9 VDD 156.073,190.032 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][2]
0.8417 0.05413 0.004122 0.9 VDD 155.713,194.064 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][1]
0.8425 0.05334 0.004139 0.9 VDD 155.623,193.488 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][0]
0.8475 0.05048 0.002011 0.9 VDD 159.403,195.792 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][4]
0.8436 0.05209 0.004274 0.9 VDD 161.383,191.184 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][3]
0.8431 0.05217 0.004707 0.9 VDD 161.383,190.032 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][2]
0.8492 0.04915 0.001696 0.9 VDD 161.383,196.368 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][1]
0.8475 0.05025 0.002303 0.9 VDD 161.473,194.640 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][0]
0.8373 0.05709 0.005568 0.9 VDD 152.833,184.848 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[0]
0.841 0.05497 0.003991 0.9 VDD 157.378,181.968 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U4
0.8403 0.05558 0.00411 0.9 VDD 155.308,181.968 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U5
0.8419 0.05506 0.003004 0.9 VDD 155.308,180.816 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U6
0.8405 0.05528 0.004248 0.9 VDD 155.983,183.696 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U7
0.8408 0.05439 0.004791 0.9 VDD 155.578,188.304 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U8
0.8407 0.05448 0.004819 0.9 VDD 155.308,188.304 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U9
0.84 0.05512 0.004832 0.9 VDD 155.173,187.728 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U10
0.8388 0.05592 0.005269 0.9 VDD 156.028,184.848 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U12
0.8372 0.05621 0.006564 0.9 VDD 155.353,185.424 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U13
0.8405 0.05545 0.004085 0.9 VDD 155.758,181.968 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U14
0.8398 0.05608 0.004142 0.9 VDD 154.723,182.544 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U16
0.8398 0.05604 0.00411 0.9 VDD 155.713,186.576 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U17
0.838 0.05566 0.006301 0.9 VDD 156.568,186.000 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U18
0.8401 0.05575 0.004142 0.9 VDD 154.723,181.968 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U21
0.8362 0.05701 0.006751 0.9 VDD 153.103,185.424 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U22
0.8394 0.0556 0.004964 0.9 VDD 153.823,187.728 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U24
0.8366 0.05671 0.006722 0.9 VDD 153.778,186.000 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U25
0.842 0.05497 0.002977 0.9 VDD 155.758,180.816 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U26
0.842 0.05509 0.002901 0.9 VDD 156.973,181.392 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U27
0.8404 0.05557 0.004028 0.9 VDD 156.748,182.544 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U28
0.8412 0.05413 0.004709 0.9 VDD 156.343,188.304 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U29
0.8391 0.05569 0.005183 0.9 VDD 156.568,184.848 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U30
0.8402 0.05483 0.004925 0.9 VDD 154.228,188.304 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U31
0.8405 0.05461 0.004859 0.9 VDD 154.903,188.304 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U32
0.8407 0.05518 0.004152 0.9 VDD 154.993,187.152 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U33
0.8413 0.05462 0.004056 0.9 VDD 156.568,187.152 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U34
0.8412 0.05473 0.004077 0.9 VDD 156.253,187.152 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U35
0.8405 0.05531 0.004171 0.9 VDD 154.633,187.152 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U36
0.8397 0.05542 0.004916 0.9 VDD 154.318,187.728 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U37
0.8399 0.05526 0.004873 0.9 VDD 154.768,187.728 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U38
0.8403 0.05547 0.004195 0.9 VDD 154.183,187.152 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U40
0.8397 0.05621 0.004134 0.9 VDD 155.308,186.576 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U41
0.8407 0.05511 0.00421 0.9 VDD 156.568,183.696 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U42
0.841 0.05427 0.004752 0.9 VDD 155.938,188.304 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U43
0.8395 0.05634 0.004157 0.9 VDD 154.903,186.576 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U44
0.8413 0.05403 0.004673 0.9 VDD 156.658,188.304 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U46
0.841 0.05488 0.004102 0.9 VDD 155.848,187.152 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U47
0.8408 0.05504 0.004128 0.9 VDD 155.398,187.152 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U48
0.8404 0.05481 0.004743 0.9 VDD 156.028,187.728 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U49
0.8406 0.05538 0.004014 0.9 VDD 157.198,186.576 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U50
0.8404 0.05556 0.004042 0.9 VDD 156.793,186.576 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U51
0.8401 0.05584 0.004082 0.9 VDD 156.163,186.576 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U52
0.8417 0.05537 0.00296 0.9 VDD 156.028,181.392 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U53
0.8418 0.05522 0.002929 0.9 VDD 156.523,181.392 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U54
0.8401 0.05586 0.00409 0.9 VDD 155.668,182.544 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U55
0.8393 0.05651 0.004183 0.9 VDD 154.408,186.576 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U56
0.8402 0.05571 0.004055 0.9 VDD 156.298,182.544 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U58
0.8422 0.05398 0.003805 0.9 VDD 156.793,188.880 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U60
0.8408 0.05452 0.004652 0.9 VDD 156.838,187.728 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U61
0.8415 0.05444 0.004023 0.9 VDD 157.063,187.152 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U62
0.8421 0.0541 0.003829 0.9 VDD 156.433,188.880 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U64
0.8415 0.05466 0.003817 0.9 VDD 156.613,189.456 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U65
0.8402 0.05501 0.0048 0.9 VDD 155.488,187.728 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U66
0.8416 0.05451 0.003905 0.9 VDD 155.218,188.880 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U67
0.8418 0.05436 0.003878 0.9 VDD 155.668,188.880 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U68
0.8408 0.05531 0.003911 0.9 VDD 155.128,189.456 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U69
0.8413 0.05472 0.003945 0.9 VDD 154.543,188.880 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U70
0.8412 0.05484 0.003966 0.9 VDD 154.183,188.880 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U71
0.8402 0.05585 0.003985 0.9 VDD 153.823,189.456 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U72
0.8405 0.05557 0.003948 0.9 VDD 154.498,189.456 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U73
0.8419 0.05422 0.003853 0.9 VDD 156.073,188.880 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U74
0.8445 0.05245 0.003032 0.9 VDD 162.283,189.456 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U75
0.8418 0.05445 0.003787 0.9 VDD 157.063,189.456 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U76
0.8439 0.05264 0.003454 0.9 VDD 160.348,188.880 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U77
0.8431 0.05332 0.003615 0.9 VDD 159.043,189.456 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U78
0.8422 0.05415 0.003629 0.9 VDD 160.213,183.120 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U79
0.8388 0.05656 0.004598 0.9 VDD 153.823,192.336 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U80
0.8417 0.05384 0.004463 0.9 VDD 154.498,192.912 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U81
0.8465 0.0506 0.002862 0.9 VDD 161.113,192.912 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U82
0.8435 0.05284 0.003664 0.9 VDD 157.603,194.064 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U83
0.8436 0.05283 0.003538 0.9 VDD 159.898,188.880 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U84
0.8445 0.05233 0.003215 0.9 VDD 159.763,192.336 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U85
0.8418 0.05386 0.004365 0.9 VDD 160.303,184.272 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U86
0.8384 0.05687 0.004705 0.9 VDD 153.283,192.336 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U87
0.8401 0.05562 0.004298 0.9 VDD 155.308,192.336 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U88
0.8469 0.05065 0.002495 0.9 VDD 161.833,193.488 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U89
0.8439 0.05234 0.003774 0.9 VDD 157.603,192.912 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U90
0.8427 0.05361 0.003659 0.9 VDD 158.548,189.456 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U91
0.8446 0.05184 0.003518 0.9 VDD 158.593,192.912 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U92
0.8425 0.05384 0.003671 0.9 VDD 160.033,186.576 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U93
0.8348 0.05745 0.007756 0.9 VDD 152.923,190.608 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U94
0.8361 0.05649 0.007455 0.9 VDD 154.858,190.608 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U95
0.8447 0.05164 0.00369 0.9 VDD 162.373,191.760 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U96
0.8387 0.05472 0.006587 0.9 VDD 157.603,190.608 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U97
0.8424 0.05387 0.003698 0.9 VDD 158.098,189.456 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U98
0.8396 0.05416 0.006263 0.9 VDD 158.323,190.608 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U99
0.8389 0.05511 0.005979 0.9 VDD 157.873,185.424 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U100
0.8393 0.05625 0.00449 0.9 VDD 154.363,192.336 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U101
0.8397 0.05593 0.00439 0.9 VDD 154.858,192.336 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U102
0.8464 0.05074 0.002835 0.9 VDD 160.753,193.488 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U103
0.8435 0.0527 0.003839 0.9 VDD 156.883,193.488 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U104
0.8421 0.05413 0.003737 0.9 VDD 157.648,189.456 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U105
0.8424 0.05388 0.003728 0.9 VDD 157.783,192.336 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U106
0.8413 0.05471 0.004019 0.9 VDD 157.873,183.696 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U107
0.8404 0.05296 0.006618 0.9 VDD 143.158,118.608 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U12
0.8408 0.05184 0.007404 0.9 VDD 149.233,117.456 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U13
0.8403 0.05256 0.007158 0.9 VDD 143.428,117.456 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U14
0.8445 0.05141 0.004113 0.9 VDD 130.828,118.032 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U15
0.837 0.05419 0.008783 0.9 VDD 144.868,115.728 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U16
0.8387 0.05256 0.008721 0.9 VDD 143.158,115.152 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U17
0.8375 0.05368 0.008861 0.9 VDD 147.478,115.728 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U18
0.8367 0.05455 0.008714 0.9 VDD 142.978,115.728 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U19
0.8393 0.05257 0.008095 0.9 VDD 143.338,116.880 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U20
0.8392 0.05265 0.008102 0.9 VDD 142.618,116.880 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U21
0.8388 0.05198 0.00923 0.9 VDD 147.928,114.576 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U22
0.8381 0.05261 0.009309 0.9 VDD 142.708,114.576 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U23
0.8405 0.05123 0.008308 0.9 VDD 143.248,108.816 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U24
0.8428 0.05076 0.006467 0.9 VDD 133.528,108.240 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U25
0.8373 0.05126 0.01146 0.9 VDD 143.878,107.664 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U26
0.8431 0.04995 0.006926 0.9 VDD 133.438,106.512 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U27
0.8374 0.05094 0.01166 0.9 VDD 146.308,107.664 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U28
0.8367 0.05226 0.01107 0.9 VDD 145.048,105.936 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U29
0.8404 0.05099 0.008635 0.9 VDD 144.148,110.544 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U30
0.8427 0.05066 0.006637 0.9 VDD 134.158,109.392 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U31
0.8394 0.05273 0.007843 0.9 VDD 144.418,113.424 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U32
0.8398 0.05241 0.007805 0.9 VDD 141.538,112.848 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U33
0.838 0.05268 0.009286 0.9 VDD 144.778,114.000 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U34
0.8406 0.05249 0.006934 0.9 VDD 136.228,113.424 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U35
0.8398 0.0513 0.008864 0.9 VDD 147.478,111.120 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U36
0.8405 0.05131 0.008176 0.9 VDD 140.998,109.968 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U37
0.8405 0.0512 0.008329 0.9 VDD 144.328,108.240 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U38
0.838 0.05247 0.0095 0.9 VDD 142.978,105.360 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U39
0.8399 0.05203 0.008103 0.9 VDD 144.328,112.272 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U40
0.8396 0.05202 0.008381 0.9 VDD 140.818,111.120 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U41
0.8375 0.05076 0.0117 0.9 VDD 147.658,107.664 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U42
0.8367 0.05217 0.0111 0.9 VDD 145.588,105.936 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U43
0.8409 0.05073 0.008365 0.9 VDD 147.118,108.816 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U44
0.8373 0.05142 0.01131 0.9 VDD 142.618,107.664 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U45
0.841 0.0506 0.008377 0.9 VDD 148.828,108.240 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U46
0.8403 0.05142 0.008294 0.9 VDD 142.618,108.240 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U47
0.8405 0.05058 0.0089 0.9 VDD 148.018,110.544 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U48
0.8403 0.0513 0.008402 0.9 VDD 141.088,110.544 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U49
0.8408 0.05085 0.008356 0.9 VDD 146.218,108.816 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U50
0.8367 0.05248 0.01078 0.9 VDD 142.888,106.512 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U51
0.8399 0.05229 0.007828 0.9 VDD 147.388,113.424 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U52
0.8377 0.05298 0.00931 0.9 VDD 142.618,114.000 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U53
0.8403 0.05157 0.008145 0.9 VDD 147.568,112.272 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U54
0.8396 0.05234 0.008059 0.9 VDD 142.078,112.272 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U55
0.8408 0.05043 0.008781 0.9 VDD 149.368,109.968 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U56
0.8404 0.05133 0.008285 0.9 VDD 142.348,109.392 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U57
0.8401 0.05174 0.008132 0.9 VDD 146.398,112.272 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U58
0.8394 0.05252 0.008029 0.9 VDD 140.728,112.272 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U59
0.8407 0.05197 0.007371 0.9 VDD 148.288,117.456 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U60
0.8402 0.05267 0.007106 0.9 VDD 142.438,117.456 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U61
0.8361 0.0525 0.0114 0.9 VDD 143.338,107.088 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U62
0.8386 0.05155 0.009897 0.9 VDD 138.028,107.664 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U63
0.8397 0.05179 0.008553 0.9 VDD 143.068,111.120 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U64
0.8433 0.05043 0.006282 0.9 VDD 133.348,109.392 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U65
0.8381 0.05387 0.008048 0.9 VDD 146.488,116.304 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U66
0.8373 0.05457 0.0081 0.9 VDD 142.888,116.304 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U67
0.8399 0.05208 0.008027 0.9 VDD 147.388,116.880 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U68
0.8398 0.0522 0.008048 0.9 VDD 146.488,116.880 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U69
0.8383 0.05238 0.009287 0.9 VDD 144.688,114.576 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U70
0.8417 0.05193 0.006356 0.9 VDD 133.348,115.152 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U71
0.8401 0.05206 0.007843 0.9 VDD 144.148,112.848 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U72
0.8396 0.05284 0.007573 0.9 VDD 135.418,112.272 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U73
0.8398 0.05143 0.008792 0.9 VDD 146.398,111.120 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U74
0.8403 0.05132 0.008381 0.9 VDD 140.818,110.544 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U75
0.8377 0.05423 0.008079 0.9 VDD 144.688,116.304 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U76
0.8399 0.05302 0.007116 0.9 VDD 142.618,118.032 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U77
0.8386 0.0573 0.004112 0.9 VDD 155.623,175.056 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/CS_reg
0.8417 0.05536 0.00294 0.9 VDD 158.233,176.208 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/U4
0.8408 0.05556 0.003675 0.9 VDD 157.513,175.632 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/U6
0.8411 0.05576 0.003127 0.9 VDD 156.748,176.208 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/U7
0.8397 0.05617 0.00417 0.9 VDD 155.173,175.632 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/U8
0.8409 0.05592 0.003206 0.9 VDD 156.118,176.208 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/U9
0.8401 0.05592 0.003998 0.9 VDD 156.118,175.632 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/U10
0.8432 0.05449 0.002306 0.9 VDD 159.898,177.936 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/U12
0.843 0.05431 0.002707 0.9 VDD 160.168,179.664 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/U13
0.8428 0.05447 0.002717 0.9 VDD 159.988,178.512 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/U14
0.8415 0.0553 0.003212 0.9 VDD 156.073,176.784 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/U15
0.8406 0.05608 0.003275 0.9 VDD 155.533,176.208 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/U16
0.8374 0.05795 0.004693 0.9 VDD 180.418,173.328 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/BW_DECODER/U2
0.8391 0.05622 0.004688 0.9 VDD 180.463,172.752 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/BW_DECODER/U3
0.8389 0.0563 0.004791 0.9 VDD 179.563,172.752 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/BW_DECODER/U5
0.8388 0.05614 0.005058 0.9 VDD 181.408,172.176 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/BW_DECODER/U7
0.8375 0.05786 0.00463 0.9 VDD 180.958,173.328 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/BW_DECODER/U8
0.8388 0.05618 0.004985 0.9 VDD 180.913,172.176 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/BW_DECODER/U9
0.8554 0.03809 0.006491 0.9 VDD 135.238,82.320 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/BR_DECODER/U2
0.8553 0.03814 0.00658 0.9 VDD 135.733,82.320 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/BR_DECODER/U3
0.8541 0.03884 0.007107 0.9 VDD 135.553,78.864 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/BR_DECODER/U5
0.8545 0.03857 0.006903 0.9 VDD 135.508,81.168 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/BR_DECODER/U7
0.8547 0.03866 0.006619 0.9 VDD 135.958,81.744 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/BR_DECODER/U8
0.855 0.03851 0.006483 0.9 VDD 135.193,81.744 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/BR_DECODER/U9
0.8365 0.05739 0.006108 0.9 VDD 147.478,142.800 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U2
0.8332 0.05881 0.008017 0.9 VDD 147.118,146.256 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U3
0.836 0.05839 0.005609 0.9 VDD 149.143,145.680 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U8
0.8334 0.05865 0.007961 0.9 VDD 147.883,146.256 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U9
0.8369 0.05758 0.005487 0.9 VDD 146.893,144.528 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U10
0.837 0.05706 0.005937 0.9 VDD 148.603,143.376 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U11
0.8356 0.05861 0.005751 0.9 VDD 148.063,145.680 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U12
0.8368 0.05742 0.005797 0.9 VDD 147.703,145.104 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U13
0.8389 0.05626 0.004791 0.9 VDD 153.238,144.528 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U14
0.8386 0.05639 0.004967 0.9 VDD 151.753,143.952 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U15
0.8374 0.05685 0.005782 0.9 VDD 149.593,143.376 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U16
0.8396 0.05581 0.004536 0.9 VDD 155.173,144.528 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U17
0.8339 0.05827 0.007825 0.9 VDD 149.683,146.256 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U18
0.8326 0.0596 0.007768 0.9 VDD 150.403,146.832 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U19
0.8382 0.05699 0.004797 0.9 VDD 154.723,145.680 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U20
0.8386 0.05633 0.005072 0.9 VDD 152.923,145.104 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U21
0.8381 0.0566 0.005258 0.9 VDD 151.663,145.104 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U22
0.8341 0.0581 0.00776 0.9 VDD 150.493,146.256 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U23
0.8365 0.05808 0.005411 0.9 VDD 150.583,145.680 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U24
0.8383 0.05666 0.005008 0.9 VDD 151.393,144.528 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U25
0.8372 0.05696 0.005811 0.9 VDD 149.413,142.800 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U26
0.8419 0.05435 0.003748 0.9 VDD 161.563,143.376 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U27
0.8399 0.05582 0.004275 0.9 VDD 157.963,145.680 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U28
0.8406 0.05524 0.004203 0.9 VDD 157.603,144.528 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U29
0.841 0.05504 0.003948 0.9 VDD 159.943,145.680 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U30
0.8391 0.05611 0.004819 0.9 VDD 153.013,143.952 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U31
0.84 0.05535 0.004657 0.9 VDD 156.343,143.376 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U32
0.8386 0.05564 0.005804 0.9 VDD 158.413,146.256 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U33
0.8417 0.05465 0.003643 0.9 VDD 161.743,145.680 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U34
0.8418 0.05452 0.003659 0.9 VDD 161.653,145.104 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U35
0.8387 0.05669 0.004654 0.9 VDD 155.623,145.680 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U36
0.8392 0.05557 0.005271 0.9 VDD 159.763,146.832 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U37
0.8378 0.05729 0.00495 0.9 VDD 153.733,145.680 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U38
0.8367 0.05725 0.006013 0.9 VDD 148.108,142.800 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U40
0.8365 0.05758 0.005904 0.9 VDD 146.848,145.104 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U41
0.8365 0.05747 0.006017 0.9 VDD 147.118,142.224 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U42
0.8368 0.0573 0.005915 0.9 VDD 147.883,142.224 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U43
0.8364 0.05743 0.006196 0.9 VDD 146.848,143.376 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U44
0.8382 0.05714 0.004673 0.9 VDD 147.118,141.072 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U2
0.8384 0.05633 0.005311 0.9 VDD 152.158,142.224 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U3
0.8373 0.05709 0.005584 0.9 VDD 149.323,145.104 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U6
0.8375 0.05724 0.005312 0.9 VDD 148.603,144.528 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U7
0.8372 0.0574 0.005396 0.9 VDD 147.793,144.528 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U8
0.8375 0.05677 0.00578 0.9 VDD 148.873,141.648 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U9
0.8377 0.05699 0.005274 0.9 VDD 148.963,143.952 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U10
0.8375 0.05716 0.005359 0.9 VDD 148.153,143.952 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U11
0.8381 0.05643 0.005431 0.9 VDD 151.753,142.800 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U12
0.8377 0.05661 0.005679 0.9 VDD 149.593,141.648 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U13
0.8394 0.05569 0.00489 0.9 VDD 154.813,142.224 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U14
0.8378 0.05702 0.005197 0.9 VDD 149.683,144.528 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U15
0.8377 0.05689 0.005449 0.9 VDD 150.313,145.104 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U16
0.8393 0.05572 0.004934 0.9 VDD 154.723,143.376 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U17
0.8387 0.05613 0.005222 0.9 VDD 153.013,142.800 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U18
0.8383 0.05633 0.005387 0.9 VDD 152.023,143.376 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U19
0.8381 0.05683 0.005099 0.9 VDD 150.583,144.528 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U20
0.8384 0.05656 0.005059 0.9 VDD 150.943,143.952 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U21
0.838 0.05655 0.005448 0.9 VDD 151.213,142.224 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U22
0.8375 0.05688 0.005654 0.9 VDD 149.773,142.224 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U23
0.8419 0.05431 0.003764 0.9 VDD 161.473,142.800 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U24
0.841 0.05461 0.004343 0.9 VDD 158.053,141.648 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U25
0.8408 0.05484 0.00433 0.9 VDD 158.233,142.800 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U26
0.8415 0.05457 0.003912 0.9 VDD 159.673,143.952 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U27
0.8386 0.05617 0.005206 0.9 VDD 152.833,142.224 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U28
0.8404 0.05509 0.004481 0.9 VDD 157.243,142.224 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U29
0.8412 0.05479 0.004023 0.9 VDD 159.493,145.104 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U30
0.8413 0.05479 0.003937 0.9 VDD 159.493,144.528 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U31
0.8419 0.05446 0.003678 0.9 VDD 161.293,144.528 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U32
0.8397 0.05574 0.004608 0.9 VDD 154.633,143.952 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U33
0.8415 0.05446 0.004048 0.9 VDD 159.763,142.224 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U34
0.839 0.05593 0.005086 0.9 VDD 153.823,143.376 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U35
0.8372 0.05691 0.005872 0.9 VDD 148.198,141.648 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U37
0.8384 0.05701 0.004633 0.9 VDD 147.748,141.072 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U38
0.84 0.05532 0.004645 0.9 VDD 147.568,140.496 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U40
0.8386 0.05684 0.004583 0.9 VDD 148.513,141.072 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U41
0.8388 0.05582 0.005382 0.9 VDD 151.618,135.312 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U2
0.8362 0.05826 0.005529 0.9 VDD 149.728,145.680 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U5
0.8336 0.05851 0.007911 0.9 VDD 148.558,146.256 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U6
0.8372 0.05732 0.005437 0.9 VDD 147.388,143.952 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U7
0.8371 0.05713 0.005811 0.9 VDD 148.648,142.224 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U8
0.8358 0.05849 0.005674 0.9 VDD 148.648,145.680 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U9
0.837 0.0573 0.005722 0.9 VDD 148.288,145.104 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U10
0.8388 0.05638 0.004856 0.9 VDD 152.698,144.528 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U11
0.8376 0.05671 0.005674 0.9 VDD 150.268,143.376 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U12
0.8399 0.05568 0.004457 0.9 VDD 155.758,144.528 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U13
0.8337 0.0584 0.00787 0.9 VDD 149.098,146.256 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U14
0.8367 0.05797 0.005341 0.9 VDD 151.078,145.680 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U15
0.8393 0.05591 0.004789 0.9 VDD 154.768,145.104 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U16
0.8389 0.05618 0.00497 0.9 VDD 153.598,145.104 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U17
0.8373 0.05758 0.005105 0.9 VDD 152.698,145.680 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U18
0.8369 0.05785 0.005264 0.9 VDD 151.618,145.680 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U19
0.8371 0.05772 0.005185 0.9 VDD 152.158,145.680 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U20
0.8386 0.05649 0.00492 0.9 VDD 152.158,144.528 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U21
0.8375 0.05679 0.005688 0.9 VDD 150.178,142.800 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U22
0.8419 0.05461 0.003461 0.9 VDD 162.778,143.952 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U23
0.8392 0.05633 0.004488 0.9 VDD 156.658,145.680 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U24
0.8409 0.05498 0.004159 0.9 VDD 157.918,143.952 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U25
0.8406 0.05461 0.004752 0.9 VDD 161.068,146.256 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U26
0.8393 0.05594 0.004721 0.9 VDD 153.778,143.952 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U27
0.8404 0.0553 0.004346 0.9 VDD 156.568,143.952 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U28
0.8378 0.05639 0.005857 0.9 VDD 158.278,146.832 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U29
0.8412 0.05471 0.004086 0.9 VDD 162.688,146.256 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U30
0.8418 0.0547 0.003461 0.9 VDD 162.778,144.528 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U31
0.8399 0.05553 0.004531 0.9 VDD 156.388,145.104 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U32
0.8381 0.05574 0.006149 0.9 VDD 159.448,147.408 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U33
0.8391 0.05603 0.004873 0.9 VDD 154.228,145.104 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U34
0.8358 0.0578 0.006385 0.9 VDD 145.453,142.800 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[0]
0.8364 0.05741 0.006188 0.9 VDD 145.813,141.648 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[1]
0.8363 0.05758 0.006094 0.9 VDD 146.533,142.224 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/U3
0.8361 0.05772 0.006182 0.9 VDD 145.858,142.224 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/U4
0.8359 0.05774 0.006391 0.9 VDD 145.318,143.376 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/U5
0.8396 0.05709 0.003273 0.9 VDD 170.968,168.144 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U2
0.841 0.05644 0.002537 0.9 VDD 169.348,169.872 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U3
0.8406 0.05687 0.002496 0.9 VDD 168.628,168.144 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U4
0.8409 0.05648 0.002629 0.9 VDD 169.708,169.872 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U5
0.8393 0.05715 0.003524 0.9 VDD 171.778,168.144 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U6
0.8392 0.05716 0.003633 0.9 VDD 172.138,168.720 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U9
0.8343 0.05941 0.006316 0.9 VDD 150.313,153.744 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U12
0.8324 0.05924 0.008327 0.9 VDD 150.853,154.320 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U13
0.8357 0.05797 0.006334 0.9 VDD 150.223,153.168 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U14
0.8352 0.05882 0.005951 0.9 VDD 152.113,153.744 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U16
0.8346 0.05873 0.006642 0.9 VDD 153.193,155.472 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U17
0.836 0.05789 0.006068 0.9 VDD 150.583,152.592 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U18
0.8316 0.06072 0.00766 0.9 VDD 151.933,156.624 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U19
0.8325 0.05928 0.008213 0.9 VDD 154.183,157.776 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U20
0.829 0.06155 0.009424 0.9 VDD 149.953,157.776 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U21
0.8406 0.05628 0.003104 0.9 VDD 157.783,161.232 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U22
0.8302 0.06069 0.009071 0.9 VDD 151.573,157.776 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U23
0.8328 0.05977 0.007411 0.9 VDD 150.403,155.472 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U24
0.8297 0.06108 0.009253 0.9 VDD 150.853,157.776 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U25
0.8308 0.0603 0.00886 0.9 VDD 152.293,157.776 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U26
0.8334 0.0588 0.007791 0.9 VDD 153.013,154.896 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U27
0.831 0.06111 0.00794 0.9 VDD 151.123,156.624 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U28
0.8335 0.05864 0.007882 0.9 VDD 152.653,154.320 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U29
0.8329 0.05894 0.008107 0.9 VDD 151.753,154.320 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U30
0.8382 0.05631 0.005475 0.9 VDD 159.583,157.776 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U31
0.841 0.05626 0.002698 0.9 VDD 164.353,156.048 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U32
0.8377 0.05691 0.005387 0.9 VDD 159.763,158.928 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U33
0.8428 0.05522 0.002021 0.9 VDD 161.833,161.232 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U34
0.8336 0.05943 0.006968 0.9 VDD 153.913,157.200 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U35
0.8394 0.05612 0.004524 0.9 VDD 159.763,155.472 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U36
0.8412 0.05605 0.002763 0.9 VDD 164.893,154.896 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U37
0.8405 0.05571 0.003741 0.9 VDD 161.743,156.048 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U38
0.8407 0.05561 0.003739 0.9 VDD 159.763,160.656 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U39
0.8432 0.05538 0.0014 0.9 VDD 164.083,161.232 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U40
0.8363 0.05817 0.005569 0.9 VDD 153.643,162.384 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U41
0.8363 0.05755 0.006125 0.9 VDD 154.003,160.656 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U42
0.8405 0.05672 0.002736 0.9 VDD 169.348,168.720 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U44
0.8401 0.05687 0.003035 0.9 VDD 170.248,168.720 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U45
0.8398 0.05696 0.003214 0.9 VDD 170.788,168.720 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U46
0.8395 0.05706 0.003427 0.9 VDD 171.463,168.720 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U47
0.8401 0.05697 0.002908 0.9 VDD 170.878,169.296 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U2
0.8407 0.05654 0.002741 0.9 VDD 170.158,169.872 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U3
0.8428 0.05564 0.001507 0.9 VDD 167.908,161.232 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U4
0.8353 0.05872 0.005994 0.9 VDD 151.033,152.016 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U6
0.8364 0.05771 0.005933 0.9 VDD 151.393,152.592 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U7
0.8349 0.05898 0.006142 0.9 VDD 150.133,152.016 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U8
0.8357 0.05843 0.005827 0.9 VDD 152.023,152.016 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U10
0.836 0.05834 0.005649 0.9 VDD 153.553,153.744 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U11
0.8347 0.0589 0.006446 0.9 VDD 150.403,151.440 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U12
0.8322 0.06076 0.007018 0.9 VDD 151.843,156.048 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U13
0.8345 0.05889 0.006618 0.9 VDD 154.903,157.200 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U14
0.8303 0.06149 0.008218 0.9 VDD 150.313,156.624 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U15
0.8393 0.05622 0.00449 0.9 VDD 157.963,160.656 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U16
0.8316 0.06064 0.007754 0.9 VDD 151.663,157.200 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U17
0.8318 0.05977 0.008436 0.9 VDD 150.403,154.896 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U18
0.8308 0.06112 0.008064 0.9 VDD 150.763,157.200 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U19
0.8316 0.05982 0.008595 0.9 VDD 153.193,157.776 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U20
0.834 0.05837 0.007676 0.9 VDD 153.463,154.320 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U21
0.8334 0.05944 0.007166 0.9 VDD 151.303,155.472 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U22
0.8367 0.05751 0.005781 0.9 VDD 152.293,152.592 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U23
0.8364 0.05759 0.005988 0.9 VDD 151.933,153.168 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U24
0.8381 0.05676 0.00511 0.9 VDD 158.773,157.200 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U25
0.8413 0.0563 0.002449 0.9 VDD 164.533,156.624 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U26
0.8375 0.05672 0.005814 0.9 VDD 159.133,159.504 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U27
0.8417 0.05517 0.003131 0.9 VDD 161.203,160.656 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U28
0.8335 0.05994 0.00654 0.9 VDD 153.553,156.048 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U29
0.8385 0.0567 0.004821 0.9 VDD 159.403,156.624 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U30
0.8414 0.05605 0.002517 0.9 VDD 164.893,155.472 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U31
0.8405 0.05552 0.003955 0.9 VDD 161.203,155.472 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U32
0.8396 0.05654 0.003889 0.9 VDD 159.403,160.080 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U33
0.8427 0.05538 0.001909 0.9 VDD 164.083,160.656 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U34
0.837 0.05778 0.005262 0.9 VDD 154.633,162.384 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U35
0.837 0.05725 0.005756 0.9 VDD 154.903,160.656 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U36
0.8407 0.05672 0.002537 0.9 VDD 169.348,169.296 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U38
0.8405 0.0566 0.002867 0.9 VDD 170.698,169.872 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U40
0.8403 0.05666 0.003 0.9 VDD 171.283,169.872 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U41
0.8346 0.05922 0.006199 0.9 VDD 150.898,153.744 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U3
0.8321 0.05943 0.008468 0.9 VDD 150.268,154.320 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U4
0.8361 0.05774 0.006126 0.9 VDD 151.258,153.168 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U5
0.8368 0.05737 0.005792 0.9 VDD 152.878,153.168 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U7
0.8329 0.06031 0.006755 0.9 VDD 152.788,156.048 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U8
0.8358 0.05801 0.006164 0.9 VDD 149.998,152.592 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U9
0.8339 0.05915 0.006955 0.9 VDD 152.068,155.472 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U10
0.8332 0.05886 0.00791 0.9 VDD 154.948,157.776 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U11
0.8325 0.05932 0.00814 0.9 VDD 151.618,154.896 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U12
0.8353 0.0578 0.006879 0.9 VDD 157.558,159.504 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U13
0.8327 0.06048 0.006856 0.9 VDD 152.428,156.048 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U14
0.8322 0.05955 0.008294 0.9 VDD 150.988,154.896 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U15
0.8329 0.05912 0.008006 0.9 VDD 152.158,154.896 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U16
0.8324 0.06018 0.007456 0.9 VDD 152.518,157.200 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U17
0.8331 0.05898 0.007916 0.9 VDD 152.518,154.896 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U18
0.8316 0.06113 0.007227 0.9 VDD 151.078,156.048 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U19
0.8356 0.0586 0.00581 0.9 VDD 152.788,153.744 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U20
0.8349 0.05905 0.00609 0.9 VDD 151.438,153.744 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U21
0.8398 0.05592 0.004302 0.9 VDD 160.528,156.624 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U22
0.8411 0.05609 0.002804 0.9 VDD 163.768,157.200 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U23
0.8396 0.05577 0.004658 0.9 VDD 160.888,158.352 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U24
0.8418 0.05553 0.002693 0.9 VDD 162.238,160.080 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U25
0.834 0.05934 0.006666 0.9 VDD 154.768,156.624 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U26
0.8408 0.05569 0.003508 0.9 VDD 162.328,155.472 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U27
0.8402 0.05582 0.003951 0.9 VDD 163.228,154.896 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U28
0.841 0.05582 0.003149 0.9 VDD 163.228,155.472 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U29
0.8406 0.05589 0.003492 0.9 VDD 160.348,160.080 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U30
0.8423 0.05568 0.002043 0.9 VDD 163.768,160.080 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U31
0.8375 0.05826 0.004215 0.9 VDD 153.418,161.808 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U32
0.8338 0.0586 0.007557 0.9 VDD 156.388,159.504 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U33
0.8392 0.05718 0.00366 0.9 VDD 172.228,168.144 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U34
0.8404 0.05635 0.003245 0.9 VDD 170.563,172.176 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[1]
0.8391 0.05688 0.003984 0.9 VDD 170.833,171.024 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[0]
0.8395 0.05659 0.003913 0.9 VDD 170.653,170.448 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/U3
0.8399 0.05684 0.003253 0.9 VDD 170.608,171.600 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/U4
0.8406 0.0568 0.002652 0.9 VDD 169.798,169.296 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/U5
0.8402 0.05642 0.003357 0.9 VDD 169.258,170.448 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/U3
0.8403 0.05688 0.002784 0.9 VDD 170.338,169.296 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/U4
0.8399 0.05705 0.00303 0.9 VDD 171.418,169.296 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/U5
0.839 0.05721 0.003767 0.9 VDD 172.588,168.144 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/U6
0.84 0.05678 0.003251 0.9 VDD 172.408,169.872 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/U7
0.8466 0.05018 0.003197 0.9 VDD 160.978,127.248 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/FE_DBTC21_ID_int_3
0.8382 0.05588 0.005914 0.9 VDD 178.078,190.608 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CTS_cdb_buf_00323
0.8353 0.05744 0.007223 0.9 VDD 177.853,183.696 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CTS_cdb_buf_00216
0.8353 0.05739 0.007344 0.9 VDD 179.023,183.696 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CTS_cdb_buf_00217
0.8371 0.05721 0.005722 0.9 VDD 182.713,186.576 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CTS_cdb_buf_00214
0.8354 0.05731 0.007254 0.9 VDD 182.353,186.000 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CTS_cdb_buf_00215
0.84 0.05405 0.00598 0.9 VDD 179.518,189.456 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/cg_cell/clk_en_reg
0.8359 0.05743 0.006663 0.9 VDD 178.078,184.272 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/cg_cell/U2
0.8398 0.05419 0.006016 0.9 VDD 177.988,189.456 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/cg_cell/U3
0.8348 0.05799 0.007194 0.9 VDD 178.213,186.000 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_Push_Pointer_CS_reg/latch
0.8351 0.05793 0.006923 0.9 VDD 176.413,186.000 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_Pop_Pointer_CS_reg/latch
0.8345 0.05779 0.007745 0.9 VDD 179.563,182.544 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[7]/latch
0.8382 0.05596 0.005805 0.9 VDD 176.773,190.608 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[6]/latch
0.8398 0.05523 0.004925 0.9 VDD 180.013,188.304 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[5]/latch
0.8362 0.05676 0.006997 0.9 VDD 179.833,184.848 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[4]/latch
0.8388 0.05537 0.00586 0.9 VDD 180.463,190.608 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[3]/latch
0.8397 0.05433 0.005932 0.9 VDD 176.143,189.456 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[2]/latch
0.8412 0.0534 0.005443 0.9 VDD 180.283,191.760 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.8362 0.05787 0.005929 0.9 VDD 180.013,186.576 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.8356 0.05778 0.006669 0.9 VDD 174.343,183.120 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CS_reg[1]
0.8355 0.05747 0.007001 0.9 VDD 176.143,183.696 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Push_Pointer_CS_reg[2]
0.836 0.0574 0.006643 0.9 VDD 174.253,183.696 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CS_reg[0]
0.8409 0.05475 0.004388 0.9 VDD 173.533,187.728 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[1]
0.84 0.05474 0.005271 0.9 VDD 173.893,187.152 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[2]
0.8349 0.05785 0.007275 0.9 VDD 176.863,182.544 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Push_Pointer_CS_reg[0]
0.8369 0.05668 0.006446 0.9 VDD 176.953,184.848 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Push_Pointer_CS_reg[1]
0.8346 0.05796 0.007481 0.9 VDD 177.853,181.968 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][4]
0.8359 0.05805 0.006021 0.9 VDD 179.023,181.392 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][3]
0.8347 0.05756 0.007772 0.9 VDD 181.183,182.544 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][2]
0.8342 0.05806 0.007782 0.9 VDD 180.643,181.968 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][1]
0.8357 0.05805 0.006286 0.9 VDD 180.913,181.392 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][0]
0.8387 0.05588 0.005374 0.9 VDD 178.123,191.184 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][4]
0.8386 0.05538 0.006016 0.9 VDD 177.943,188.880 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][3]
0.8425 0.05355 0.003959 0.9 VDD 177.943,192.336 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][2]
0.8449 0.05116 0.003972 0.9 VDD 178.213,192.912 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][1]
0.8411 0.05355 0.005345 0.9 VDD 177.763,191.760 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][0]
0.8388 0.05525 0.005968 0.9 VDD 179.833,188.880 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][4]
0.8403 0.05487 0.00487 0.9 VDD 181.633,188.304 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][3]
0.8404 0.05418 0.005445 0.9 VDD 184.063,188.880 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][2]
0.8411 0.05427 0.004603 0.9 VDD 183.793,188.304 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][1]
0.8404 0.0538 0.00583 0.9 VDD 181.363,189.456 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][0]
0.8356 0.0573 0.007058 0.9 VDD 180.553,184.272 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][4]
0.8352 0.05729 0.007487 0.9 VDD 180.643,183.696 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][3]
0.8364 0.05643 0.007139 0.9 VDD 183.073,184.848 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][2]
0.836 0.05686 0.007139 0.9 VDD 183.073,184.272 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][1]
0.8349 0.05761 0.007497 0.9 VDD 180.913,183.120 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][0]
0.841 0.05353 0.005485 0.9 VDD 182.623,190.032 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][4]
0.8397 0.05497 0.005339 0.9 VDD 181.723,191.184 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][3]
0.841 0.05409 0.004951 0.9 VDD 184.063,191.184 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][2]
0.8414 0.05314 0.005445 0.9 VDD 184.063,189.456 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][1]
0.8403 0.05391 0.005826 0.9 VDD 180.733,190.032 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][0]
0.8388 0.05582 0.00539 0.9 VDD 174.613,190.608 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][4]
0.8387 0.0554 0.00585 0.9 VDD 175.603,188.880 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][3]
0.8415 0.05346 0.005041 0.9 VDD 175.513,191.760 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][2]
0.845 0.05125 0.003712 0.9 VDD 175.423,192.912 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][1]
0.839 0.05591 0.005041 0.9 VDD 175.513,191.184 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][0]
0.8429 0.05318 0.003955 0.9 VDD 181.543,192.336 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][4]
0.8474 0.05091 0.001726 0.9 VDD 181.183,193.488 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][3]
0.8434 0.0527 0.003848 0.9 VDD 183.433,192.336 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][2]
0.8456 0.05056 0.003819 0.9 VDD 183.703,192.912 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][1]
0.8417 0.05305 0.005283 0.9 VDD 182.173,191.760 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][0]
0.8349 0.05786 0.007294 0.9 VDD 180.103,186.000 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][4]
0.8361 0.05663 0.007296 0.9 VDD 181.543,185.424 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][3]
0.8365 0.05633 0.007172 0.9 VDD 183.613,185.424 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][2]
0.8378 0.05668 0.005485 0.9 VDD 184.333,186.576 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][1]
0.8366 0.05751 0.00584 0.9 VDD 181.633,186.576 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][0]
0.8392 0.05531 0.005462 0.9 VDD 173.713,188.880 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[0]
0.8371 0.05729 0.005579 0.9 VDD 173.488,184.272 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U5
0.8361 0.05761 0.006313 0.9 VDD 174.028,186.000 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U6
0.838 0.05638 0.005625 0.9 VDD 173.668,184.848 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U8
0.8373 0.05642 0.006325 0.9 VDD 174.073,185.424 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U9
0.8359 0.05766 0.006419 0.9 VDD 174.433,186.000 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U12
0.8408 0.0547 0.004492 0.9 VDD 174.613,187.728 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U13
0.8408 0.05465 0.004568 0.9 VDD 175.423,187.728 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U15
0.8408 0.05468 0.004531 0.9 VDD 175.018,187.728 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U16
0.8369 0.05767 0.005383 0.9 VDD 174.478,186.576 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U17
0.8368 0.05771 0.005443 0.9 VDD 174.793,186.576 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U18
0.8357 0.05775 0.006569 0.9 VDD 175.018,186.000 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U19
0.8369 0.05736 0.005694 0.9 VDD 173.938,184.272 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U20
0.835 0.05784 0.007176 0.9 VDD 177.493,183.120 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U21
0.8399 0.05424 0.005824 0.9 VDD 178.078,187.152 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U22
0.84 0.05421 0.005834 0.9 VDD 178.258,187.152 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U23
0.8362 0.05799 0.005821 0.9 VDD 178.033,186.576 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U24
0.8361 0.05671 0.007161 0.9 VDD 177.988,185.424 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U26
0.836 0.05745 0.00655 0.9 VDD 177.493,184.272 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U27
0.8363 0.05667 0.006992 0.9 VDD 176.863,185.424 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U28
0.8363 0.05669 0.007053 0.9 VDD 177.268,185.424 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U29
0.8367 0.05743 0.005921 0.9 VDD 174.838,184.272 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U30
0.8365 0.05745 0.006046 0.9 VDD 175.333,184.272 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U31
0.8374 0.05655 0.006079 0.9 VDD 175.468,184.848 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U32
0.8399 0.05539 0.004727 0.9 VDD 177.223,188.304 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U33
0.8363 0.05797 0.005779 0.9 VDD 177.358,186.576 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U34
0.8399 0.0554 0.004671 0.9 VDD 176.548,188.304 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U35
0.8408 0.05454 0.004659 0.9 VDD 176.413,187.728 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U36
0.8365 0.05787 0.005662 0.9 VDD 175.963,186.576 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U37
0.8362 0.05798 0.005802 0.9 VDD 177.718,186.576 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U38
0.8398 0.05448 0.005732 0.9 VDD 176.773,187.152 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U39
0.8366 0.05783 0.005595 0.9 VDD 175.603,186.576 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U40
0.84 0.0554 0.004598 0.9 VDD 175.738,188.304 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U41
0.84 0.0554 0.004639 0.9 VDD 176.188,188.304 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U42
0.8408 0.05462 0.00461 0.9 VDD 175.873,187.728 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U44
0.8367 0.05777 0.00552 0.9 VDD 175.198,186.576 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U45
0.8355 0.05782 0.006707 0.9 VDD 175.558,186.000 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U46
0.8399 0.05539 0.004751 0.9 VDD 177.538,188.304 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U48
0.8364 0.05793 0.005697 0.9 VDD 176.368,186.576 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U49
0.8363 0.05795 0.005736 0.9 VDD 176.818,186.576 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U50
0.8399 0.05433 0.005796 0.9 VDD 177.628,187.152 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U51
0.8362 0.0567 0.007107 0.9 VDD 177.628,185.424 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U52
0.8367 0.05658 0.006764 0.9 VDD 175.783,185.424 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U53
0.8364 0.05663 0.006923 0.9 VDD 176.413,185.424 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U54
0.8369 0.05653 0.006615 0.9 VDD 175.198,185.424 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U55
0.8375 0.05651 0.005978 0.9 VDD 175.063,184.848 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U56
0.837 0.05648 0.006477 0.9 VDD 174.658,185.424 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U57
0.8377 0.05646 0.005831 0.9 VDD 174.478,184.848 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U59
0.8365 0.05673 0.006792 0.9 VDD 178.753,184.848 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U61
0.836 0.05673 0.007221 0.9 VDD 178.708,185.424 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U62
0.8366 0.05672 0.006723 0.9 VDD 178.393,184.848 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U63
0.8362 0.05798 0.005842 0.9 VDD 178.393,186.576 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U65
0.8348 0.05794 0.007238 0.9 VDD 179.023,186.000 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U66
0.841 0.05423 0.004796 0.9 VDD 178.168,187.728 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U67
0.84 0.05414 0.005854 0.9 VDD 178.618,187.152 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U68
0.8409 0.05431 0.004764 0.9 VDD 177.718,187.728 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U69
0.8409 0.0544 0.004731 0.9 VDD 177.268,187.728 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U70
0.8386 0.0554 0.005967 0.9 VDD 176.863,188.880 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U71
0.8399 0.0554 0.004698 0.9 VDD 176.863,188.304 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U72
0.8399 0.0543 0.00577 0.9 VDD 176.593,190.032 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U73
0.8399 0.05426 0.005831 0.9 VDD 177.088,190.032 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U74
0.8408 0.05447 0.004698 0.9 VDD 176.863,187.728 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U75
0.8415 0.05297 0.005538 0.9 VDD 183.973,187.152 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U76
0.8402 0.05446 0.005381 0.9 VDD 183.073,190.608 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U77
0.8412 0.05317 0.00565 0.9 VDD 183.208,187.152 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U78
0.842 0.05327 0.004736 0.9 VDD 182.803,187.728 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U79
0.8358 0.05709 0.0071 0.9 VDD 181.813,184.272 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U80
0.8384 0.05593 0.005633 0.9 VDD 175.873,190.608 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U81
0.84 0.05414 0.005905 0.9 VDD 178.528,190.032 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U82
0.8372 0.05709 0.00567 0.9 VDD 183.073,186.576 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U83
0.8416 0.05319 0.005192 0.9 VDD 183.883,190.032 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U84
0.8422 0.05312 0.004657 0.9 VDD 183.388,187.728 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U85
0.841 0.05329 0.005722 0.9 VDD 182.713,187.152 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U86
0.8386 0.05499 0.006378 0.9 VDD 181.993,180.816 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U87
0.8382 0.05591 0.005881 0.9 VDD 177.673,190.608 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U88
0.8399 0.05418 0.005914 0.9 VDD 178.078,190.032 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U89
0.8406 0.05354 0.00584 0.9 VDD 181.633,187.152 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U90
0.8408 0.05353 0.005652 0.9 VDD 182.623,189.456 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U91
0.8416 0.05353 0.004866 0.9 VDD 181.678,187.728 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U92
0.8405 0.05365 0.00587 0.9 VDD 181.093,187.152 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U93
0.8386 0.05508 0.006286 0.9 VDD 180.913,180.816 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U94
0.8398 0.05427 0.005976 0.9 VDD 177.043,189.456 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U95
0.8398 0.05538 0.004783 0.9 VDD 177.988,188.304 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U96
0.8408 0.05342 0.005781 0.9 VDD 182.173,187.152 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U97
0.8398 0.05454 0.005626 0.9 VDD 182.803,188.880 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U98
0.8415 0.05362 0.004884 0.9 VDD 181.228,187.728 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U99
0.8403 0.05376 0.0059 0.9 VDD 180.553,187.152 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U100
0.8387 0.05521 0.006074 0.9 VDD 179.383,180.816 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U101
0.8399 0.05422 0.005873 0.9 VDD 177.583,190.032 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U102
0.84 0.0541 0.005895 0.9 VDD 178.978,190.032 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U103
0.8352 0.05755 0.007296 0.9 VDD 181.453,186.000 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U104
0.8401 0.05405 0.005884 0.9 VDD 179.473,190.032 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U105
0.8402 0.05389 0.005922 0.9 VDD 179.878,187.152 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U106
0.8401 0.05401 0.005891 0.9 VDD 179.293,187.152 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U107
0.8342 0.05806 0.007708 0.9 VDD 179.293,181.968 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U108
0.8406 0.05077 0.008617 0.9 VDD 146.848,109.392 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U14
0.8432 0.05163 0.005215 0.9 VDD 146.398,123.216 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U15
0.8406 0.05157 0.007826 0.9 VDD 147.568,112.848 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U16
0.8432 0.05162 0.005165 0.9 VDD 146.578,122.640 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U17
0.839 0.05212 0.008844 0.9 VDD 146.848,115.152 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U18
0.8449 0.05191 0.003198 0.9 VDD 140.998,126.096 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U19
0.84 0.05284 0.007203 0.9 VDD 144.328,118.032 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U20
0.8372 0.05743 0.005393 0.9 VDD 137.308,137.616 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U21
0.8383 0.05371 0.008029 0.9 VDD 147.298,116.304 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U22
0.8419 0.05297 0.005147 0.9 VDD 146.668,124.368 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U23
0.8405 0.05111 0.008429 0.9 VDD 144.238,109.392 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U24
0.8435 0.05166 0.004885 0.9 VDD 143.428,123.216 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U25
0.8382 0.0525 0.009299 0.9 VDD 143.698,114.576 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U26
0.8419 0.05329 0.004826 0.9 VDD 143.068,123.792 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U27
0.8378 0.05286 0.009301 0.9 VDD 143.518,114.000 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U28
0.8436 0.05166 0.00479 0.9 VDD 142.798,122.640 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U29
0.8406 0.0513 0.008144 0.9 VDD 147.478,111.696 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U30
0.8432 0.05164 0.005117 0.9 VDD 146.038,122.640 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U31
0.8407 0.05117 0.008153 0.9 VDD 148.648,111.696 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U32
0.8418 0.05294 0.005233 0.9 VDD 146.848,123.792 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U33
0.8402 0.05175 0.008087 0.9 VDD 143.428,111.696 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U34
0.8436 0.05166 0.004766 0.9 VDD 142.708,123.216 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U35
0.8397 0.05165 0.008648 0.9 VDD 144.328,111.120 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U36
0.842 0.05329 0.00475 0.9 VDD 142.618,123.792 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U37
0.8402 0.05244 0.007364 0.9 VDD 148.108,118.032 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U38
0.8423 0.05318 0.004558 0.9 VDD 141.538,123.792 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U39
0.8405 0.05093 0.008527 0.9 VDD 145.588,109.392 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U40
0.8433 0.05166 0.005014 0.9 VDD 144.958,122.640 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U41
0.8405 0.05113 0.008324 0.9 VDD 144.058,108.816 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U42
0.836 0.05805 0.005959 0.9 VDD 143.518,137.040 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U43
0.8407 0.05064 0.008684 0.9 VDD 147.838,109.392 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U44
0.8456 0.05127 0.003115 0.9 VDD 138.118,125.520 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U45
0.8406 0.0511 0.008342 0.9 VDD 143.068,109.968 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U46
0.8367 0.05745 0.005827 0.9 VDD 138.928,138.192 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U47
0.8384 0.05236 0.00925 0.9 VDD 146.938,114.000 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U48
0.8434 0.05166 0.00495 0.9 VDD 144.328,122.640 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U49
0.8407 0.05056 0.008707 0.9 VDD 148.198,109.968 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U50
0.845 0.05191 0.003132 0.9 VDD 138.658,126.096 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U51
0.8404 0.05144 0.008131 0.9 VDD 146.308,111.696 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U52
0.8432 0.05165 0.005182 0.9 VDD 145.588,123.216 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U53
0.84 0.0522 0.007841 0.9 VDD 143.158,112.848 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U54
0.8437 0.05165 0.004672 0.9 VDD 142.168,123.216 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U55
0.8399 0.05109 0.00898 0.9 VDD 149.278,111.120 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U56
0.845 0.0519 0.003115 0.9 VDD 138.118,126.096 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U57
0.8369 0.05438 0.008749 0.9 VDD 143.878,115.728 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U58
0.8368 0.05726 0.005972 0.9 VDD 141.538,138.192 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U59
0.8404 0.05126 0.008335 0.9 VDD 142.978,109.392 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U60
0.8452 0.05011 0.004653 0.9 VDD 141.538,122.064 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U61
0.8388 0.05249 0.008746 0.9 VDD 143.788,115.152 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U62
0.8388 0.05695 0.004273 0.9 VDD 133.438,137.616 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U63
0.8407 0.05074 0.008592 0.9 VDD 146.488,109.968 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U64
0.8433 0.05166 0.005053 0.9 VDD 144.508,123.216 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U65
0.8404 0.05243 0.007216 0.9 VDD 144.598,117.456 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U66
0.8367 0.05737 0.005918 0.9 VDD 140.278,138.192 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U67
0.8373 0.05387 0.008834 0.9 VDD 146.488,115.728 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U68
0.8433 0.05166 0.004998 0.9 VDD 144.148,123.216 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U69
0.8406 0.05211 0.00733 0.9 VDD 147.208,117.456 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U70
0.8373 0.057 0.005702 0.9 VDD 135.778,136.464 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U71
0.8397 0.05218 0.008083 0.9 VDD 143.248,112.272 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U72
0.8437 0.05165 0.00464 0.9 VDD 141.988,123.216 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U73
0.8404 0.05175 0.007837 0.9 VDD 146.308,112.848 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U74
0.8433 0.05165 0.005066 0.9 VDD 145.498,122.640 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U75
0.8395 0.05246 0.008083 0.9 VDD 144.328,116.880 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U76
0.8434 0.05166 0.004928 0.9 VDD 143.698,123.216 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U77
0.8395 0.05627 0.004189 0.9 VDD 170.383,176.208 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/CS_reg
0.8409 0.05599 0.003129 0.9 VDD 170.383,175.056 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/U4
0.8402 0.05625 0.003564 0.9 VDD 172.543,175.056 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/U6
0.8402 0.05638 0.003447 0.9 VDD 171.958,175.632 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/U7
0.8398 0.05614 0.004049 0.9 VDD 171.643,174.480 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/U8
0.8392 0.05636 0.004422 0.9 VDD 171.688,176.208 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/U9
0.8403 0.05634 0.003338 0.9 VDD 171.418,175.632 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/U10
0.8358 0.05746 0.006749 0.9 VDD 182.398,177.936 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/U12
0.8372 0.05671 0.006053 0.9 VDD 182.128,179.088 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/U13
0.8373 0.05716 0.00557 0.9 VDD 174.568,179.088 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/U14
0.8391 0.0564 0.004526 0.9 VDD 172.273,176.208 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/U15
0.8389 0.05643 0.00462 0.9 VDD 172.813,176.208 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/U16
0.8377 0.05688 0.005458 0.9 VDD 177.898,171.024 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/BW_DECODER/U2
0.8377 0.0569 0.005424 0.9 VDD 177.493,171.024 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/BW_DECODER/U3
0.8377 0.05692 0.005378 0.9 VDD 176.953,171.024 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/BW_DECODER/U5
0.8373 0.05719 0.005532 0.9 VDD 178.798,170.448 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/BW_DECODER/U7
0.8376 0.05685 0.005525 0.9 VDD 178.708,171.024 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/BW_DECODER/U8
0.8386 0.05687 0.004579 0.9 VDD 178.303,171.600 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/BW_DECODER/U9
0.8533 0.04105 0.005703 0.9 VDD 134.608,91.536 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/BR_DECODER/U3
0.8529 0.04119 0.005958 0.9 VDD 135.238,91.536 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/BR_DECODER/U4
0.8544 0.04026 0.005375 0.9 VDD 135.283,90.384 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/BR_DECODER/U5
0.8547 0.04012 0.005187 0.9 VDD 134.563,90.384 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/BR_DECODER/U7
0.8532 0.04022 0.006531 0.9 VDD 134.248,86.928 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/BR_DECODER/U9
0.8511 0.04661 0.002308 0.9 VDD 182.668,202.128 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/CTS_cdb_buf_00212
0.8529 0.04585 0.00126 0.9 VDD 182.443,203.280 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/CTS_cdb_buf_00213
0.8387 0.0564 0.004897 0.9 VDD 178.258,172.752 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U2
0.8385 0.05685 0.004644 0.9 VDD 178.708,171.600 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U3
0.839 0.05636 0.004658 0.9 VDD 178.798,172.176 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U5
0.839 0.05641 0.004543 0.9 VDD 178.078,172.176 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U6
0.8391 0.05647 0.004418 0.9 VDD 177.313,172.176 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U7
0.8387 0.05643 0.004903 0.9 VDD 177.808,172.752 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U8
0.8383 0.05676 0.004911 0.9 VDD 180.418,171.600 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U2
0.8383 0.05674 0.004978 0.9 VDD 180.868,171.600 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U3
0.8383 0.05672 0.005032 0.9 VDD 181.228,171.600 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U5
0.8384 0.05679 0.004828 0.9 VDD 179.878,171.600 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U6
0.8389 0.05623 0.00489 0.9 VDD 180.283,172.176 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U7
0.8389 0.05629 0.004786 0.9 VDD 179.608,172.176 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U8
0.8387 0.0569 0.00444 0.9 VDD 177.448,171.600 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U3
0.8369 0.05822 0.004891 0.9 VDD 178.663,173.328 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[0]
0.8359 0.0582 0.005908 0.9 VDD 178.933,173.904 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[1]
0.8387 0.05637 0.004891 0.9 VDD 178.663,172.752 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/U3
0.8388 0.05634 0.004846 0.9 VDD 179.068,172.752 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/U4
0.8386 0.05646 0.004906 0.9 VDD 177.448,172.752 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/U5
0.8488 0.04862 0.002594 0.9 VDD 175.423,200.976 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/clk_gate_outstanding_counter_reg/latch
0.8507 0.04803 0.001274 0.9 VDD 174.883,199.248 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[2]
0.8489 0.04946 0.00163 0.9 VDD 174.433,196.944 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[1]
0.849 0.04959 0.001388 0.9 VDD 169.483,196.944 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[9]
0.8506 0.0486 0.0008141 0.9 VDD 168.313,198.096 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[8]
0.8502 0.048 0.001796 0.9 VDD 168.133,200.400 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[7]
0.8494 0.04854 0.002044 0.9 VDD 171.913,201.552 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[6]
0.8499 0.0482 0.001861 0.9 VDD 168.493,200.976 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[5]
0.8491 0.04864 0.002241 0.9 VDD 174.793,201.552 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[4]
0.8495 0.04792 0.002576 0.9 VDD 174.973,200.400 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[3]
0.8488 0.0496 0.001568 0.9 VDD 171.733,196.944 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[0]
0.839 0.05676 0.004236 0.9 VDD 169.393,178.512 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/CS_reg[0]
0.8511 0.04807 0.0008445 0.9 VDD 172.768,198.672 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U3
0.8497 0.04798 0.002284 0.9 VDD 172.138,200.400 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U4
0.8496 0.04836 0.002062 0.9 VDD 170.158,200.976 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U5
0.8515 0.04657 0.001912 0.9 VDD 170.878,202.128 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U6
0.8499 0.048 0.002083 0.9 VDD 170.338,200.400 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U7
0.8506 0.04853 0.0008318 0.9 VDD 169.708,198.096 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U8
0.84 0.05606 0.003988 0.9 VDD 169.618,177.360 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U9
0.8394 0.05674 0.003868 0.9 VDD 169.303,177.936 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U11
0.8394 0.05635 0.00422 0.9 VDD 169.348,179.088 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U13
0.8397 0.05691 0.003406 0.9 VDD 169.573,173.904 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U14
0.8411 0.0559 0.002964 0.9 VDD 169.573,175.056 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U15
0.8401 0.05644 0.003441 0.9 VDD 169.888,179.664 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U16
0.8501 0.04851 0.001429 0.9 VDD 169.978,197.520 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U17
0.8507 0.04807 0.001207 0.9 VDD 172.903,199.248 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U18
0.8508 0.04797 0.001192 0.9 VDD 172.498,199.824 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U19
0.8509 0.048 0.001098 0.9 VDD 170.428,199.824 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U20
0.8511 0.04809 0.000837 0.9 VDD 170.338,198.672 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U21
0.85 0.04846 0.001504 0.9 VDD 170.923,197.520 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U22
0.8403 0.05638 0.003369 0.9 VDD 169.528,179.664 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U23
0.8511 0.04809 0.0008392 0.9 VDD 170.698,198.672 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U24
0.8498 0.04798 0.002245 0.9 VDD 171.778,200.400 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U25
0.8499 0.04799 0.002139 0.9 VDD 170.833,200.400 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U28
0.85 0.048 0.002024 0.9 VDD 169.843,200.400 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U29
0.8493 0.04847 0.002185 0.9 VDD 171.238,200.976 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U30
0.8495 0.04841 0.002119 0.9 VDD 170.653,200.976 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U31
0.8508 0.04809 0.001158 0.9 VDD 171.688,199.248 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U32
0.8508 0.04809 0.001128 0.9 VDD 171.058,199.248 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U34
0.8507 0.04808 0.001177 0.9 VDD 172.138,199.248 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U36
0.8493 0.04851 0.002235 0.9 VDD 171.688,200.976 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U38
0.8508 0.04841 0.0008435 0.9 VDD 171.913,198.096 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U40
0.8507 0.04843 0.0008426 0.9 VDD 171.463,198.096 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U41
0.8511 0.04809 0.0008425 0.9 VDD 171.418,198.672 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U42
0.8508 0.04797 0.00121 0.9 VDD 172.993,199.824 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U43
0.8488 0.04863 0.002526 0.9 VDD 174.478,200.976 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U44
0.8496 0.04795 0.002448 0.9 VDD 173.713,200.400 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U45
0.8489 0.04862 0.00249 0.9 VDD 174.118,200.976 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U47
0.8496 0.04796 0.002388 0.9 VDD 173.128,200.400 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U48
0.8497 0.04797 0.002331 0.9 VDD 172.588,200.400 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U50
0.8508 0.04809 0.001109 0.9 VDD 170.653,199.248 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U51
0.8509 0.04809 0.001041 0.9 VDD 169.348,199.248 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U52
0.8508 0.04809 0.001065 0.9 VDD 169.798,199.248 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U53
0.8507 0.04849 0.000837 0.9 VDD 170.338,198.096 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U54
0.85 0.04849 0.001461 0.9 VDD 170.383,197.520 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U55
0.85 0.04838 0.001585 0.9 VDD 172.408,197.520 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U56
0.8508 0.04831 0.0008439 0.9 VDD 173.533,198.096 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U57
0.8511 0.04806 0.0008442 0.9 VDD 173.308,198.672 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U59
0.8511 0.04805 0.0008424 0.9 VDD 173.938,198.672 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U60
0.8507 0.04806 0.001228 0.9 VDD 173.488,199.248 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U62
0.8509 0.048 0.001051 0.9 VDD 169.528,199.824 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U63
0.8507 0.04808 0.001166 0.9 VDD 171.868,199.248 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U64
0.8509 0.048 0.001075 0.9 VDD 169.978,199.824 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U65
0.8509 0.04809 0.0009839 0.9 VDD 168.358,199.248 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U66
0.8509 0.04809 0.001008 0.9 VDD 168.763,199.248 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U67
0.851 0.048 0.001026 0.9 VDD 169.078,199.824 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U68
0.8511 0.04809 0.0008147 0.9 VDD 168.358,198.672 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U69
0.8511 0.04809 0.0008264 0.9 VDD 169.258,198.672 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U70
0.8511 0.04809 0.0008208 0.9 VDD 168.808,198.672 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U71
0.8501 0.04833 0.001603 0.9 VDD 173.173,197.520 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U72
0.8509 0.04827 0.0008416 0.9 VDD 174.118,198.096 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U73
0.8501 0.04825 0.001629 0.9 VDD 174.388,197.520 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U74
0.8498 0.04799 0.0022 0.9 VDD 171.373,200.400 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U75
0.85 0.048 0.001965 0.9 VDD 169.348,200.400 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U76
0.8497 0.04833 0.002019 0.9 VDD 169.798,200.976 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U77
0.8508 0.04796 0.001228 0.9 VDD 173.488,199.824 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U78
0.8508 0.04793 0.001258 0.9 VDD 174.388,199.824 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U79
0.8522 0.04292 0.004896 0.9 VDD 196.708,110.544 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CTS_cdb_buf_00209
0.8523 0.04292 0.004738 0.9 VDD 197.203,110.544 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CTS_cdb_buf_00210
0.8544 0.03953 0.006082 0.9 VDD 134.968,85.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U2
0.857 0.03712 0.00591 0.9 VDD 121.963,81.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U4
0.8554 0.03833 0.006321 0.9 VDD 122.593,84.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U5
0.8571 0.03703 0.005866 0.9 VDD 122.773,81.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U6
0.8567 0.03751 0.00581 0.9 VDD 125.833,84.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U7
0.8566 0.0384 0.005002 0.9 VDD 129.973,85.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U8
0.8554 0.03829 0.00636 0.9 VDD 122.323,84.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U9
0.8559 0.03889 0.005203 0.9 VDD 130.873,85.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U10
0.8565 0.03769 0.005861 0.9 VDD 122.863,82.320 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U11
0.8549 0.03939 0.005696 0.9 VDD 133.123,85.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U12
0.8565 0.03714 0.006402 0.9 VDD 121.693,81.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U13
0.8565 0.03772 0.005808 0.9 VDD 132.043,82.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U14
0.8552 0.03913 0.005696 0.9 VDD 133.123,85.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U15
0.854 0.03829 0.007761 0.9 VDD 122.323,85.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U16
0.8561 0.0385 0.005441 0.9 VDD 127.813,86.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U17
0.857 0.03729 0.005759 0.9 VDD 124.573,82.320 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U18
0.8543 0.03899 0.006734 0.9 VDD 123.583,86.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U19
0.8557 0.03783 0.00645 0.9 VDD 125.923,85.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U20
0.8541 0.03902 0.006869 0.9 VDD 123.133,86.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U21
0.8573 0.03666 0.006006 0.9 VDD 125.923,81.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U22
0.8545 0.03809 0.007438 0.9 VDD 123.223,85.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U23
0.8535 0.03936 0.007109 0.9 VDD 122.323,86.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U24
0.8561 0.03795 0.005917 0.9 VDD 132.313,81.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U25
0.8551 0.03896 0.005912 0.9 VDD 132.403,84.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U26
0.8563 0.03854 0.005167 0.9 VDD 129.343,85.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U27
0.8545 0.03833 0.007165 0.9 VDD 122.593,83.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U28
0.855 0.03856 0.006409 0.9 VDD 124.663,86.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U29
0.8564 0.03823 0.005385 0.9 VDD 127.993,86.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U30
0.8576 0.03672 0.005703 0.9 VDD 125.473,81.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U31
0.8559 0.03822 0.005888 0.9 VDD 132.403,83.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U32
0.8564 0.03773 0.00588 0.9 VDD 132.133,82.320 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U33
0.856 0.03804 0.005941 0.9 VDD 126.193,86.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U34
0.8555 0.03907 0.005414 0.9 VDD 123.403,87.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U35
0.8543 0.03972 0.006026 0.9 VDD 134.698,85.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U37
0.8545 0.03958 0.005886 0.9 VDD 134.023,85.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U38
0.8536 0.03972 0.006697 0.9 VDD 134.698,86.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U39
0.854 0.03983 0.006137 0.9 VDD 135.238,85.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U40
0.8527 0.04045 0.006878 0.9 VDD 135.193,86.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U41
0.8548 0.03858 0.00665 0.9 VDD 134.878,84.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U2
0.8559 0.03792 0.006126 0.9 VDD 123.898,84.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U3
0.8567 0.03514 0.008211 0.9 VDD 126.823,74.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U4
0.8568 0.03698 0.006264 0.9 VDD 123.223,81.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U5
0.8545 0.03584 0.009616 0.9 VDD 124.573,74.832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U6
0.8568 0.03579 0.00742 0.9 VDD 128.533,73.104 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U7
0.8565 0.03799 0.005546 0.9 VDD 130.873,83.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U8
0.8556 0.03752 0.006921 0.9 VDD 123.583,82.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U9
0.8564 0.03803 0.005526 0.9 VDD 131.143,84.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U10
0.8564 0.03735 0.006239 0.9 VDD 123.493,80.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U11
0.8559 0.03792 0.006163 0.9 VDD 133.663,82.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U12
0.856 0.0355 0.008547 0.9 VDD 126.463,75.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U13
0.8548 0.03843 0.006774 0.9 VDD 133.123,79.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U14
0.8555 0.03826 0.006225 0.9 VDD 133.843,81.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U15
0.8539 0.03627 0.00987 0.9 VDD 123.853,74.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U16
0.8559 0.03654 0.00756 0.9 VDD 132.583,74.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U17
0.8537 0.03639 0.009868 0.9 VDD 124.123,75.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U18
0.8557 0.03805 0.006201 0.9 VDD 123.403,84.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U19
0.8568 0.03535 0.007804 0.9 VDD 127.543,73.680 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U20
0.8528 0.03753 0.009633 0.9 VDD 123.583,77.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U21
0.8567 0.03527 0.008034 0.9 VDD 127.363,74.832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U22
0.8551 0.03799 0.006899 0.9 VDD 123.673,83.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U23
0.8572 0.03695 0.005824 0.9 VDD 123.493,81.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U24
0.8561 0.03697 0.00695 0.9 VDD 132.763,75.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U25
0.8553 0.0377 0.007033 0.9 VDD 132.943,77.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U26
0.857 0.03784 0.005135 0.9 VDD 129.883,84.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U27
0.8539 0.03714 0.008952 0.9 VDD 123.853,76.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U28
0.8567 0.03779 0.005552 0.9 VDD 127.363,84.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U29
0.8563 0.03684 0.006894 0.9 VDD 130.873,73.680 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U30
0.8563 0.03498 0.0087 0.9 VDD 126.193,74.832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U31
0.8564 0.0368 0.00678 0.9 VDD 133.123,78.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U32
0.8557 0.037 0.00727 0.9 VDD 132.943,75.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U33
0.8576 0.0359 0.006502 0.9 VDD 129.883,74.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U34
0.857 0.03724 0.00578 0.9 VDD 126.013,84.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U35
0.8557 0.038 0.006318 0.9 VDD 134.383,82.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U37
0.8549 0.03863 0.006499 0.9 VDD 135.238,83.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U38
0.8535 0.03964 0.006824 0.9 VDD 135.508,84.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U39
0.8545 0.03865 0.006812 0.9 VDD 135.463,84.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U40
0.8537 0.03957 0.006725 0.9 VDD 135.148,84.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U41
0.8531 0.04046 0.006472 0.9 VDD 135.238,87.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U2
0.8563 0.03784 0.005898 0.9 VDD 122.188,82.320 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U3
0.8551 0.03853 0.006419 0.9 VDD 121.918,84.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U4
0.855 0.0378 0.00722 0.9 VDD 122.368,82.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U5
0.8558 0.03759 0.006599 0.9 VDD 125.518,85.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U6
0.856 0.03911 0.004872 0.9 VDD 130.018,86.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U7
0.8552 0.03839 0.006431 0.9 VDD 121.828,84.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U8
0.856 0.03884 0.005123 0.9 VDD 130.648,86.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U9
0.8567 0.03749 0.005811 0.9 VDD 123.718,82.320 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U10
0.8545 0.03938 0.006081 0.9 VDD 133.078,86.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U11
0.8561 0.03795 0.005921 0.9 VDD 121.738,82.320 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U12
0.8548 0.0391 0.006089 0.9 VDD 132.988,84.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U13
0.8554 0.03899 0.005569 0.9 VDD 132.538,85.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U14
0.8525 0.03957 0.007937 0.9 VDD 121.828,85.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U15
0.8568 0.03834 0.004873 0.9 VDD 127.228,87.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U16
0.8573 0.037 0.005683 0.9 VDD 125.788,82.320 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U17
0.8538 0.03926 0.006936 0.9 VDD 122.908,86.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U18
0.8559 0.03797 0.00612 0.9 VDD 125.608,86.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U19
0.8546 0.03874 0.006667 0.9 VDD 123.808,86.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U20
0.8566 0.037 0.006368 0.9 VDD 125.788,82.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U21
0.853 0.03931 0.007713 0.9 VDD 122.458,85.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U22
0.8534 0.03948 0.007095 0.9 VDD 122.368,86.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U23
0.8559 0.0379 0.006162 0.9 VDD 133.528,82.320 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U24
0.8546 0.03918 0.006198 0.9 VDD 133.348,84.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U25
0.8565 0.03888 0.004585 0.9 VDD 129.208,87.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U26
0.8556 0.03815 0.006234 0.9 VDD 123.178,84.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U27
0.8563 0.03847 0.005206 0.9 VDD 124.888,87.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U28
0.8566 0.03864 0.004717 0.9 VDD 128.308,87.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U29
0.8568 0.03702 0.006138 0.9 VDD 126.688,82.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U30
0.8558 0.03881 0.005392 0.9 VDD 131.728,85.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U31
0.8562 0.03783 0.005996 0.9 VDD 132.898,82.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U32
0.8569 0.03807 0.005065 0.9 VDD 125.878,87.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U33
0.8559 0.03871 0.005395 0.9 VDD 123.538,88.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U34
0.8538 0.03963 0.006531 0.9 VDD 134.248,86.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U36
0.8526 0.04003 0.007326 0.9 VDD 137.353,84.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/RR_FLAG_o_reg[1]
0.8522 0.04022 0.007622 0.9 VDD 137.263,86.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/RR_FLAG_o_reg[0]
0.8534 0.04014 0.006454 0.9 VDD 136.813,85.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/U3
0.8536 0.03993 0.006463 0.9 VDD 136.858,85.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/U4
0.8529 0.03995 0.007124 0.9 VDD 135.868,86.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/U5
0.8454 0.04652 0.008085 0.9 VDD 186.223,109.968 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/clk_gate_outstanding_counter_reg/latch
0.8514 0.04169 0.006886 0.9 VDD 137.533,91.536 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CS_reg[0]
0.844 0.04765 0.008334 0.9 VDD 183.973,109.392 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[2]
0.8463 0.04729 0.00642 0.9 VDD 185.953,112.272 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[1]
0.85 0.04317 0.006844 0.9 VDD 137.623,93.264 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CS_reg[1]
0.8443 0.04859 0.007158 0.9 VDD 179.203,108.816 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9]
0.8431 0.04859 0.008338 0.9 VDD 179.203,109.392 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[8]
0.8439 0.04769 0.008385 0.9 VDD 179.923,109.968 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[7]
0.8442 0.04883 0.007002 0.9 VDD 179.563,112.848 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[6]
0.8446 0.0483 0.007063 0.9 VDD 181.363,108.816 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[5]
0.8434 0.04816 0.008411 0.9 VDD 182.083,109.392 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[4]
0.8458 0.04712 0.007104 0.9 VDD 183.523,110.544 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[3]
0.8465 0.04664 0.00684 0.9 VDD 185.773,110.544 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[0]
0.8527 0.04172 0.005564 0.9 VDD 137.758,92.112 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U3
0.8497 0.04398 0.006316 0.9 VDD 137.848,94.416 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U5
0.8529 0.04166 0.005467 0.9 VDD 137.398,92.112 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U6
0.8439 0.04781 0.00829 0.9 VDD 178.798,109.968 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U7
0.8433 0.04865 0.008075 0.9 VDD 176.998,109.392 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U8
0.845 0.04797 0.007026 0.9 VDD 177.718,111.696 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U9
0.8458 0.04777 0.006465 0.9 VDD 184.018,112.848 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U10
0.8464 0.04687 0.006713 0.9 VDD 182.398,111.696 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U11
0.8459 0.04726 0.006833 0.9 VDD 180.778,111.696 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U12
0.8452 0.04784 0.006966 0.9 VDD 179.878,113.424 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U13
0.8458 0.04736 0.006861 0.9 VDD 180.373,111.696 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U14
0.8447 0.04789 0.007425 0.9 VDD 177.988,110.544 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U15
0.8511 0.04322 0.00566 0.9 VDD 138.118,92.688 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U16
0.8489 0.04405 0.007001 0.9 VDD 138.388,93.840 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U17
0.8515 0.0431 0.005442 0.9 VDD 137.308,92.688 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U18
0.8538 0.03872 0.007482 0.9 VDD 121.288,83.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U19
0.8544 0.0399 0.005697 0.9 VDD 121.288,87.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U20
0.8524 0.04001 0.007564 0.9 VDD 120.748,86.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U21
0.8568 0.03722 0.005957 0.9 VDD 121.018,81.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U22
0.854 0.03861 0.007395 0.9 VDD 121.648,83.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U23
0.8567 0.03727 0.005982 0.9 VDD 120.478,81.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U24
0.8549 0.03955 0.00558 0.9 VDD 122.188,87.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U25
0.8556 0.03893 0.005519 0.9 VDD 122.638,88.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U26
0.8529 0.04053 0.006577 0.9 VDD 136.768,90.960 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U28
0.852 0.04071 0.007269 0.9 VDD 136.273,86.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U29
0.8465 0.04699 0.006493 0.9 VDD 183.793,113.424 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U30
0.8449 0.04831 0.006743 0.9 VDD 181.768,112.848 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U31
0.8445 0.04867 0.00687 0.9 VDD 180.238,112.272 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U32
0.8451 0.04756 0.007343 0.9 VDD 179.518,111.120 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U33
0.8451 0.04807 0.006859 0.9 VDD 170.518,110.544 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U34
0.8523 0.04059 0.007092 0.9 VDD 135.778,86.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U35
0.8435 0.04938 0.007098 0.9 VDD 176.413,112.272 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U36
0.8439 0.04906 0.006995 0.9 VDD 178.258,112.272 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U37
0.8448 0.0484 0.006786 0.9 VDD 181.408,112.848 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U38
0.8448 0.04839 0.006784 0.9 VDD 181.453,112.272 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U40
0.8446 0.04853 0.00683 0.9 VDD 180.823,112.272 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U41
0.8447 0.04848 0.006829 0.9 VDD 181.048,112.848 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U42
0.8455 0.04762 0.006845 0.9 VDD 180.913,113.424 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U43
0.8439 0.04901 0.007068 0.9 VDD 178.528,112.848 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U44
0.8463 0.04696 0.006741 0.9 VDD 182.038,111.696 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U47
0.8443 0.04882 0.006911 0.9 VDD 179.608,112.272 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U49
0.8441 0.04897 0.006965 0.9 VDD 178.753,112.272 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U50
0.8453 0.04776 0.006974 0.9 VDD 178.618,111.696 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U51
0.8451 0.04788 0.007003 0.9 VDD 178.123,111.696 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U52
0.8454 0.04766 0.006945 0.9 VDD 179.068,111.696 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U53
0.8456 0.04747 0.006894 0.9 VDD 179.878,111.696 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U54
0.8455 0.04795 0.006561 0.9 VDD 183.253,112.848 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U55
0.8462 0.04722 0.006622 0.9 VDD 182.758,113.424 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U56
0.846 0.04735 0.006694 0.9 VDD 182.173,113.424 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U57
0.8453 0.04809 0.006633 0.9 VDD 182.668,112.848 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U59
0.8452 0.04814 0.006706 0.9 VDD 182.488,112.272 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U60
0.8462 0.04705 0.006768 0.9 VDD 181.678,111.696 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U62
0.847 0.04669 0.006319 0.9 VDD 185.143,113.424 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U64
0.8472 0.04626 0.006511 0.9 VDD 184.873,111.696 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U65
0.8466 0.04636 0.006994 0.9 VDD 184.468,111.120 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U66
0.8454 0.04733 0.007288 0.9 VDD 180.508,111.120 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U67
0.8474 0.04611 0.006462 0.9 VDD 185.458,111.696 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U68
0.8464 0.04734 0.006241 0.9 VDD 185.728,112.848 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U69
0.8456 0.04712 0.007237 0.9 VDD 181.363,111.120 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U70
0.8455 0.04724 0.007266 0.9 VDD 180.868,111.120 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U71
0.8453 0.04748 0.007245 0.9 VDD 181.228,110.544 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U72
0.8461 0.04756 0.006354 0.9 VDD 184.873,112.848 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U73
0.8456 0.04781 0.006597 0.9 VDD 183.838,112.272 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U75
0.8469 0.04649 0.006589 0.9 VDD 183.928,111.696 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U76
0.8464 0.04652 0.007068 0.9 VDD 183.838,111.120 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U78
0.8454 0.04794 0.006641 0.9 VDD 183.298,112.272 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U79
0.8462 0.04665 0.007118 0.9 VDD 183.298,111.120 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U80
0.8449 0.04768 0.007373 0.9 VDD 178.978,111.120 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U81
0.8438 0.04917 0.007032 0.9 VDD 177.628,112.272 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U82
0.8449 0.04805 0.007047 0.9 VDD 177.358,111.696 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U83
0.8448 0.04782 0.007406 0.9 VDD 178.348,111.120 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U84
0.8448 0.04781 0.007383 0.9 VDD 178.798,110.544 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U85
0.8445 0.04807 0.007458 0.9 VDD 177.268,111.120 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U86
0.8439 0.0479 0.008178 0.9 VDD 177.853,109.968 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U87
0.8543 0.03811 0.007545 0.9 VDD 121.018,82.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U88
0.8535 0.03888 0.007609 0.9 VDD 120.748,83.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U89
0.8546 0.03801 0.007439 0.9 VDD 121.468,82.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U90
0.8548 0.03872 0.006508 0.9 VDD 121.288,84.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U91
0.8531 0.03969 0.007254 0.9 VDD 121.828,86.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U92
0.8531 0.0386 0.008285 0.9 VDD 120.838,85.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U93
0.853 0.03968 0.007332 0.9 VDD 121.558,86.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U94
0.8542 0.03819 0.007629 0.9 VDD 120.658,82.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U95
0.8524 0.04007 0.007538 0.9 VDD 120.838,86.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U96
0.8563 0.03721 0.006453 0.9 VDD 121.108,81.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U97
0.8557 0.03829 0.005993 0.9 VDD 120.208,82.320 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U98
0.8521 0.03979 0.008128 0.9 VDD 121.288,85.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U99
0.8533 0.03853 0.00816 0.9 VDD 121.198,85.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U100
0.855 0.0393 0.005732 0.9 VDD 121.018,88.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U101
0.856 0.03805 0.005944 0.9 VDD 121.288,82.320 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U102
0.8528 0.03987 0.007384 0.9 VDD 121.378,86.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U103
0.8517 0.04001 0.008316 0.9 VDD 120.748,85.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U104
0.8551 0.0392 0.005674 0.9 VDD 121.468,88.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U105
0.8563 0.03724 0.006484 0.9 VDD 120.748,81.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U106
0.8536 0.03841 0.007969 0.9 VDD 121.738,85.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U107
0.8553 0.03907 0.005604 0.9 VDD 122.008,88.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U108
0.8567 0.03732 0.006 0.9 VDD 120.028,81.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U109
0.855 0.03847 0.006483 0.9 VDD 121.468,84.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U110
0.8539 0.03881 0.007292 0.9 VDD 123.628,85.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U111
0.8501 0.04387 0.006071 0.9 VDD 136.993,94.416 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U112
0.8469 0.04619 0.006915 0.9 VDD 185.143,111.120 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U114
0.8472 0.04602 0.006832 0.9 VDD 185.818,111.120 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U115
0.8535 0.04011 0.006359 0.9 VDD 133.798,86.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U116
0.8368 0.05696 0.006234 0.9 VDD 147.163,134.736 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/CS_reg
0.8367 0.05774 0.005569 0.9 VDD 146.038,144.528 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U3
0.8361 0.05757 0.006294 0.9 VDD 146.128,143.376 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U4
0.837 0.05747 0.005509 0.9 VDD 146.668,143.952 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U5
0.8399 0.05542 0.004707 0.9 VDD 146.578,139.920 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U6
0.8379 0.05739 0.004731 0.9 VDD 145.903,141.072 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U7
0.8397 0.05551 0.004742 0.9 VDD 145.678,140.496 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U8
0.8399 0.05542 0.004697 0.9 VDD 146.623,140.496 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U9
0.8378 0.05653 0.005671 0.9 VDD 146.128,138.192 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U10
0.8367 0.05762 0.005718 0.9 VDD 145.498,137.040 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U11
0.8347 0.05762 0.007656 0.9 VDD 146.038,135.888 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U12
0.8401 0.05257 0.007315 0.9 VDD 146.848,118.032 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U13
0.8363 0.05743 0.006274 0.9 VDD 146.668,135.312 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U15
0.8376 0.05768 0.004707 0.9 VDD 146.578,139.344 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U16
0.8374 0.05714 0.0055 0.9 VDD 147.208,137.040 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U18
0.8367 0.05769 0.005626 0.9 VDD 146.533,138.768 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U19
0.8382 0.05631 0.0055 0.9 VDD 147.208,137.616 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U20
0.8381 0.05635 0.005571 0.9 VDD 147.028,138.192 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U21
0.8384 0.05616 0.005403 0.9 VDD 147.928,137.616 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U22
0.8427 0.05417 0.003105 0.9 VDD 165.838,134.160 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U23
0.838 0.05643 0.005575 0.9 VDD 146.623,137.616 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U24
0.8371 0.0573 0.005575 0.9 VDD 146.623,137.040 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U25
0.8351 0.05734 0.007552 0.9 VDD 146.488,136.464 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U26
0.8416 0.05579 0.002622 0.9 VDD 159.628,161.808 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/FE_RC_10_0
0.8427 0.0556 0.001728 0.9 VDD 163.633,169.872 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/FE_RC_4_0
0.8398 0.05611 0.004063 0.9 VDD 169.933,176.784 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/CS_reg[0]
0.8403 0.05608 0.003618 0.9 VDD 167.683,179.088 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/CS_reg[1]
0.8408 0.05629 0.00296 0.9 VDD 168.268,170.448 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U3
0.8415 0.05629 0.002253 0.9 VDD 168.268,169.872 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U4
0.8419 0.05612 0.001941 0.9 VDD 167.098,169.872 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U5
0.8404 0.05632 0.003295 0.9 VDD 169.168,179.664 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U6
0.8403 0.05594 0.003747 0.9 VDD 168.988,177.360 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U7
0.8407 0.05582 0.003506 0.9 VDD 168.358,177.360 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U8
0.8405 0.05588 0.003627 0.9 VDD 168.673,177.360 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U9
0.8403 0.05635 0.003349 0.9 VDD 167.953,177.936 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U11
0.8406 0.0562 0.003157 0.9 VDD 167.458,177.936 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U12
0.8402 0.05604 0.00372 0.9 VDD 169.033,176.208 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U13
0.8402 0.05664 0.003174 0.9 VDD 157.513,161.808 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U14
0.8415 0.05578 0.002716 0.9 VDD 159.268,161.232 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U15
0.8364 0.0577 0.005879 0.9 VDD 155.848,155.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U16
0.833 0.05991 0.007078 0.9 VDD 153.598,156.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U17
0.836 0.05875 0.005238 0.9 VDD 156.163,160.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U18
0.8382 0.05673 0.005108 0.9 VDD 156.478,160.656 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U20
0.8425 0.05523 0.002255 0.9 VDD 160.978,161.808 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U21
0.8425 0.05559 0.001928 0.9 VDD 163.588,170.448 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U22
0.8416 0.05614 0.0023 0.9 VDD 166.648,171.024 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U23
0.8411 0.05571 0.003219 0.9 VDD 167.728,176.784 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U24
0.8413 0.05623 0.002504 0.9 VDD 167.143,171.024 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U25
0.8409 0.05576 0.003367 0.9 VDD 167.998,177.360 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U26
0.8416 0.05574 0.002695 0.9 VDD 168.268,175.056 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U27
0.8408 0.05581 0.003427 0.9 VDD 168.268,176.784 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U28
0.8425 0.05576 0.001742 0.9 VDD 163.588,169.296 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U29
0.8422 0.05575 0.002008 0.9 VDD 166.108,172.176 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U30
0.8415 0.05599 0.002497 0.9 VDD 167.863,172.176 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U32
0.8407 0.05639 0.002869 0.9 VDD 168.043,171.024 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U33
0.8411 0.05637 0.002509 0.9 VDD 167.908,171.600 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U34
0.8412 0.05616 0.002596 0.9 VDD 167.368,170.448 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U35
0.842 0.05597 0.00206 0.9 VDD 166.063,170.448 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U36
0.8403 0.05653 0.003177 0.9 VDD 168.808,171.024 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U37
0.8414 0.05528 0.003279 0.9 VDD 166.108,184.848 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00322
0.8403 0.05529 0.004388 0.9 VDD 173.533,188.304 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00206
0.8398 0.05441 0.00577 0.9 VDD 177.223,187.152 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00207
0.8417 0.05347 0.004839 0.9 VDD 181.993,187.728 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00204
0.8418 0.05338 0.004796 0.9 VDD 182.353,187.728 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00205
0.8405 0.05579 0.003748 0.9 VDD 167.368,186.000 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/cg_cell/clk_en_reg
0.8374 0.05699 0.005645 0.9 VDD 171.688,183.696 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/cg_cell/U2
0.8417 0.05524 0.003065 0.9 VDD 165.838,186.000 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/cg_cell/U3
0.8366 0.05742 0.005971 0.9 VDD 172.723,186.000 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_Push_Pointer_CS_reg/latch
0.8397 0.05462 0.005662 0.9 VDD 175.963,187.152 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_Pop_Pointer_CS_reg/latch
0.8405 0.05594 0.003574 0.9 VDD 166.603,183.696 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[7]/latch
0.8437 0.05387 0.002398 0.9 VDD 164.803,190.608 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[6]/latch
0.8435 0.05387 0.002582 0.9 VDD 165.163,187.152 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[5]/latch
0.8424 0.05488 0.002759 0.9 VDD 164.623,184.848 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[4]/latch
0.8436 0.05315 0.003246 0.9 VDD 163.003,188.304 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[3]/latch
0.8421 0.05461 0.00329 0.9 VDD 167.053,190.608 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[2]/latch
0.8432 0.05304 0.003718 0.9 VDD 163.003,190.608 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.8429 0.05402 0.003084 0.9 VDD 162.823,186.576 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.8369 0.05736 0.005786 0.9 VDD 171.193,182.544 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CS_reg[1]
0.8409 0.05419 0.004943 0.9 VDD 171.733,189.456 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Push_Pointer_CS_reg[2]
0.8374 0.0569 0.005654 0.9 VDD 170.833,181.968 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CS_reg[0]
0.8413 0.05466 0.004059 0.9 VDD 171.643,187.728 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[1]
0.8377 0.05735 0.004916 0.9 VDD 172.453,186.576 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[2]
0.8412 0.05418 0.004664 0.9 VDD 171.643,190.032 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Push_Pointer_CS_reg[0]
0.84 0.05507 0.004971 0.9 VDD 171.823,188.880 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Push_Pointer_CS_reg[1]
0.8393 0.05655 0.004182 0.9 VDD 167.773,182.544 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][2]
0.8393 0.05655 0.004101 0.9 VDD 167.773,183.120 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][1]
0.8398 0.05626 0.003913 0.9 VDD 167.863,184.272 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][0]
0.8447 0.05252 0.00277 0.9 VDD 166.513,191.760 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][2]
0.8438 0.05335 0.002863 0.9 VDD 165.973,190.032 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][1]
0.8428 0.05443 0.002739 0.9 VDD 166.423,191.184 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][0]
0.8414 0.0555 0.003081 0.9 VDD 166.513,186.576 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][2]
0.843 0.05411 0.002871 0.9 VDD 166.603,187.728 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][1]
0.8428 0.05412 0.003095 0.9 VDD 166.783,188.880 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][0]
0.8409 0.05591 0.003183 0.9 VDD 165.883,183.120 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][2]
0.8423 0.05488 0.002845 0.9 VDD 163.813,183.696 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][1]
0.8411 0.0557 0.003175 0.9 VDD 165.883,184.272 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][0]
0.844 0.05329 0.002739 0.9 VDD 163.453,188.880 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][2]
0.8445 0.05289 0.002657 0.9 VDD 163.723,189.456 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][1]
0.8435 0.0533 0.003246 0.9 VDD 163.003,187.728 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][0]
0.8444 0.05285 0.002729 0.9 VDD 168.853,192.336 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][2]
0.8462 0.05113 0.002711 0.9 VDD 168.763,192.912 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][1]
0.8415 0.05501 0.0035 0.9 VDD 169.033,191.184 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][0]
0.8439 0.05291 0.003147 0.9 VDD 163.813,190.032 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][2]
0.8452 0.052 0.002839 0.9 VDD 163.813,191.760 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][1]
0.8437 0.05343 0.002839 0.9 VDD 163.813,191.184 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][0]
0.842 0.05452 0.003466 0.9 VDD 163.003,184.272 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][2]
0.8423 0.05428 0.003466 0.9 VDD 163.003,184.848 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][1]
0.8421 0.05432 0.003619 0.9 VDD 163.093,185.424 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][0]
0.838 0.05623 0.005744 0.9 VDD 172.093,185.424 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[0]
0.8392 0.0565 0.004287 0.9 VDD 169.078,184.272 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U3
0.8379 0.05699 0.005086 0.9 VDD 169.618,182.544 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U4
0.8381 0.05674 0.005116 0.9 VDD 170.338,183.696 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U6
0.8395 0.05593 0.004616 0.9 VDD 170.158,184.848 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U7
0.8383 0.05683 0.004818 0.9 VDD 170.833,184.272 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U9
0.8377 0.05698 0.00537 0.9 VDD 171.193,186.000 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U10
0.8393 0.056 0.004738 0.9 VDD 170.563,184.848 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U12
0.8374 0.05708 0.00552 0.9 VDD 171.553,186.000 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U14
0.8385 0.05699 0.004552 0.9 VDD 171.238,186.576 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U15
0.8409 0.0546 0.004498 0.9 VDD 171.058,187.152 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U16
0.8379 0.05687 0.00522 0.9 VDD 170.833,186.000 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U17
0.8388 0.05683 0.004389 0.9 VDD 170.698,186.576 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U18
0.8396 0.05588 0.004507 0.9 VDD 169.798,184.848 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U19
0.8418 0.05396 0.004208 0.9 VDD 170.113,190.032 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U20
0.8413 0.05463 0.004097 0.9 VDD 169.438,188.880 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U21
0.8407 0.05483 0.004496 0.9 VDD 170.518,188.880 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U22
0.8418 0.05464 0.003564 0.9 VDD 169.483,188.304 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U23
0.8409 0.05477 0.004363 0.9 VDD 170.158,188.880 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U25
0.8416 0.05399 0.004413 0.9 VDD 170.293,189.456 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U26
0.8416 0.05471 0.003647 0.9 VDD 169.843,188.304 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U27
0.8414 0.05482 0.003782 0.9 VDD 170.428,188.304 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U28
0.8391 0.05656 0.004384 0.9 VDD 169.393,184.272 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U29
0.8387 0.05669 0.004589 0.9 VDD 170.068,184.272 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U30
0.842 0.05433 0.00371 0.9 VDD 168.493,187.152 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U31
0.8396 0.05581 0.004595 0.9 VDD 169.348,185.424 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U32
0.8423 0.05433 0.00334 0.9 VDD 168.538,187.728 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U33
0.8422 0.05439 0.003458 0.9 VDD 169.033,187.728 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U34
0.8394 0.05651 0.004072 0.9 VDD 169.663,186.576 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U35
0.8381 0.05677 0.005088 0.9 VDD 170.518,186.000 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U36
0.8412 0.05452 0.004265 0.9 VDD 170.293,187.152 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U37
0.8414 0.05447 0.004128 0.9 VDD 169.843,187.152 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U38
0.8417 0.05454 0.003782 0.9 VDD 170.428,187.728 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U39
0.8418 0.05449 0.003679 0.9 VDD 169.978,187.728 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U40
0.8391 0.05665 0.00421 0.9 VDD 170.113,186.576 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U42
0.8384 0.05666 0.004937 0.9 VDD 170.158,186.000 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U43
0.8398 0.05581 0.00437 0.9 VDD 169.348,184.848 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U44
0.8402 0.05613 0.003696 0.9 VDD 168.448,186.576 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U46
0.842 0.05444 0.003574 0.9 VDD 169.528,187.728 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U47
0.8416 0.05443 0.004003 0.9 VDD 169.438,187.152 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U48
0.8399 0.05627 0.003836 0.9 VDD 168.898,186.576 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U49
0.8396 0.05641 0.003975 0.9 VDD 169.348,186.576 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U50
0.8388 0.05648 0.00469 0.9 VDD 169.573,186.000 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U51
0.8399 0.05571 0.004346 0.9 VDD 168.763,185.424 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U52
0.8389 0.0565 0.004619 0.9 VDD 169.078,183.696 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U53
0.8385 0.05663 0.004886 0.9 VDD 169.753,183.696 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U54
0.8377 0.05689 0.005434 0.9 VDD 171.148,183.696 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U55
0.8379 0.05708 0.004975 0.9 VDD 169.978,183.120 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U57
0.8403 0.05563 0.004115 0.9 VDD 168.223,185.424 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U59
0.8418 0.05444 0.003726 0.9 VDD 168.448,188.880 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U60
0.84 0.05598 0.004 0.9 VDD 167.953,186.000 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U61
0.8398 0.05609 0.004154 0.9 VDD 168.313,186.000 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U63
0.8424 0.0543 0.003264 0.9 VDD 168.223,187.728 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U64
0.842 0.05457 0.003469 0.9 VDD 169.078,188.304 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U65
0.8422 0.05381 0.003962 0.9 VDD 169.078,189.456 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U66
0.8415 0.05457 0.003962 0.9 VDD 169.078,188.880 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U67
0.8419 0.0539 0.004197 0.9 VDD 169.708,189.456 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U68
0.8426 0.05426 0.003177 0.9 VDD 167.863,187.728 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U69
0.8421 0.05449 0.003373 0.9 VDD 168.673,188.304 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U70
0.8425 0.05373 0.003743 0.9 VDD 168.493,189.456 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U71
0.8431 0.05358 0.003352 0.9 VDD 167.458,189.456 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U72
0.8404 0.05603 0.003597 0.9 VDD 168.133,186.576 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U73
0.8416 0.05527 0.003166 0.9 VDD 166.063,185.424 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U74
0.844 0.05365 0.002366 0.9 VDD 164.893,188.304 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U75
0.8406 0.0559 0.003468 0.9 VDD 167.728,186.576 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U76
0.8405 0.05555 0.003922 0.9 VDD 167.773,185.424 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U77
0.8401 0.05596 0.003983 0.9 VDD 167.413,181.968 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U78
0.8424 0.05378 0.003831 0.9 VDD 168.853,190.032 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U79
0.8438 0.05339 0.002843 0.9 VDD 166.198,189.456 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U80
0.8424 0.05496 0.002625 0.9 VDD 164.893,185.424 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U81
0.8439 0.05372 0.002395 0.9 VDD 165.163,188.880 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U82
0.8423 0.05503 0.002632 0.9 VDD 165.298,186.576 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U83
0.8427 0.05482 0.002449 0.9 VDD 164.803,186.576 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U84
0.8412 0.05536 0.003459 0.9 VDD 166.603,184.848 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U85
0.8428 0.05365 0.003539 0.9 VDD 167.953,189.456 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U87
0.8431 0.05354 0.003331 0.9 VDD 167.188,190.032 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U88
0.8424 0.05493 0.002709 0.9 VDD 165.073,186.000 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U89
0.8438 0.0538 0.002366 0.9 VDD 164.893,187.728 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U90
0.841 0.05555 0.003427 0.9 VDD 166.648,186.000 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U91
0.8408 0.05547 0.003688 0.9 VDD 167.233,185.424 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U92
0.8393 0.05637 0.004352 0.9 VDD 168.403,183.696 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U93
0.8414 0.05591 0.002695 0.9 VDD 168.268,175.632 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/U4
0.8417 0.05568 0.002591 0.9 VDD 167.773,175.056 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/U5
0.8405 0.05611 0.003368 0.9 VDD 167.143,178.512 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/U6
0.8414 0.0558 0.002808 0.9 VDD 168.808,175.056 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/U7
0.8407 0.05591 0.003427 0.9 VDD 168.268,176.208 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/U9
0.8411 0.05578 0.00315 0.9 VDD 167.548,176.208 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/U10
0.8414 0.05567 0.002905 0.9 VDD 166.918,176.208 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/U11
0.8412 0.056 0.002808 0.9 VDD 168.808,175.632 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/U12
0.8419 0.0556 0.002459 0.9 VDD 167.143,175.056 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/U13
0.8456 0.05134 0.003045 0.9 VDD 208.588,180.816 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/CTS_cdb_buf_00202
0.8446 0.05244 0.003008 0.9 VDD 209.173,181.392 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/CTS_cdb_buf_00203
0.8381 0.05664 0.005212 0.9 VDD 182.488,171.600 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U2
0.8381 0.05661 0.005274 0.9 VDD 182.938,171.600 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U3
0.8381 0.05659 0.005323 0.9 VDD 183.298,171.600 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U5
0.8388 0.05609 0.005123 0.9 VDD 181.858,172.176 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U6
0.8382 0.05668 0.005117 0.9 VDD 181.813,171.600 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U7
0.8387 0.056 0.005262 0.9 VDD 182.848,172.176 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U8
0.8396 0.05601 0.004413 0.9 VDD 182.758,172.752 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U2
0.8397 0.05595 0.004344 0.9 VDD 183.298,172.752 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U3
0.8387 0.05593 0.00536 0.9 VDD 183.568,172.176 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U5
0.8395 0.05606 0.004479 0.9 VDD 182.218,172.752 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U6
0.8393 0.05612 0.004561 0.9 VDD 181.543,172.752 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U7
0.8388 0.05605 0.005187 0.9 VDD 182.308,172.176 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U8
0.8385 0.05683 0.004701 0.9 VDD 179.068,171.600 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U3
0.8373 0.05651 0.006191 0.9 VDD 182.083,174.480 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[0]
0.8361 0.05774 0.006187 0.9 VDD 181.633,173.904 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[1]
0.8365 0.05737 0.006111 0.9 VDD 182.983,173.904 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/U3
0.8378 0.05768 0.004523 0.9 VDD 181.858,173.328 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/U4
0.8383 0.05736 0.004379 0.9 VDD 183.028,173.328 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/U5
0.8442 0.05276 0.003032 0.9 VDD 207.283,181.392 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/clk_gate_outstanding_counter_reg/latch
0.8448 0.05283 0.002385 0.9 VDD 204.673,181.968 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[2]
0.8451 0.05272 0.002202 0.9 VDD 201.343,181.968 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[1]
0.8458 0.05206 0.002149 0.9 VDD 200.803,179.664 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[9]
0.8456 0.05227 0.00208 0.9 VDD 200.803,177.936 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[8]
0.8456 0.05227 0.002114 0.9 VDD 201.253,178.512 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[7]
0.8459 0.05193 0.002203 0.9 VDD 207.463,179.088 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[6]
0.8459 0.05185 0.002204 0.9 VDD 207.823,177.936 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[5]
0.8458 0.05194 0.002275 0.9 VDD 207.283,179.664 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[4]
0.8448 0.05279 0.002388 0.9 VDD 206.833,181.968 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[3]
0.8449 0.0527 0.002355 0.9 VDD 201.163,181.392 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[0]
0.8387 0.05556 0.005697 0.9 VDD 186.853,172.176 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/CS_reg[0]
0.8462 0.05153 0.002252 0.9 VDD 204.718,180.240 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U3
0.8457 0.05199 0.002261 0.9 VDD 205.438,179.664 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U4
0.8464 0.05139 0.002185 0.9 VDD 205.798,177.360 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U5
0.8465 0.05132 0.002193 0.9 VDD 206.608,177.360 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U6
0.8467 0.05146 0.001797 0.9 VDD 204.988,176.784 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U7
0.8463 0.05177 0.001891 0.9 VDD 200.938,176.784 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U8
0.8405 0.0556 0.003912 0.9 VDD 186.538,172.752 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U9
0.8407 0.05547 0.003806 0.9 VDD 187.303,172.752 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U11
0.8389 0.05689 0.004156 0.9 VDD 184.738,173.328 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U12
0.8398 0.0559 0.004281 0.9 VDD 183.793,172.752 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U13
0.8386 0.05715 0.004281 0.9 VDD 183.793,173.328 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U14
0.8387 0.05587 0.005431 0.9 VDD 184.108,172.176 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U15
0.8457 0.05221 0.002088 0.9 VDD 199.588,178.512 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U16
0.8457 0.05154 0.002726 0.9 VDD 204.403,180.816 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U17
0.8463 0.05148 0.002265 0.9 VDD 205.798,180.240 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U18
0.8464 0.05146 0.002175 0.9 VDD 204.988,177.360 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U19
0.8457 0.05219 0.002141 0.9 VDD 202.648,178.512 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U20
0.8459 0.05205 0.002054 0.9 VDD 200.443,179.088 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U21
0.8388 0.05699 0.004205 0.9 VDD 184.378,173.328 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U22
0.8458 0.05202 0.002168 0.9 VDD 204.178,179.088 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U23
0.8458 0.05204 0.002176 0.9 VDD 205.078,177.936 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U24
0.8458 0.05201 0.002185 0.9 VDD 205.483,178.512 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U27
0.8458 0.05201 0.002181 0.9 VDD 205.483,177.936 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U28
0.8468 0.05142 0.001783 0.9 VDD 205.528,176.784 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U29
0.8459 0.05195 0.002191 0.9 VDD 206.383,177.936 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U30
0.8457 0.05203 0.002237 0.9 VDD 203.818,179.664 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U31
0.8463 0.05149 0.002169 0.9 VDD 204.628,177.360 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U33
0.8458 0.05201 0.002177 0.9 VDD 204.808,179.088 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U35
0.8458 0.05198 0.002191 0.9 VDD 206.068,179.088 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U37
0.8462 0.05159 0.00222 0.9 VDD 203.053,180.240 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U39
0.8459 0.05162 0.002472 0.9 VDD 202.153,180.816 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U40
0.846 0.05163 0.002414 0.9 VDD 201.658,180.816 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U41
0.8462 0.0515 0.002258 0.9 VDD 205.213,180.240 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U42
0.8456 0.05141 0.003018 0.9 VDD 207.148,180.816 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U43
0.8456 0.05147 0.00289 0.9 VDD 205.933,180.816 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U44
0.8463 0.05142 0.002274 0.9 VDD 207.058,180.240 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U46
0.8463 0.05144 0.00227 0.9 VDD 206.518,180.240 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U47
0.8458 0.05198 0.002267 0.9 VDD 206.068,179.664 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U49
0.8458 0.05207 0.002169 0.9 VDD 204.583,177.936 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U50
0.8457 0.05211 0.002158 0.9 VDD 203.998,177.936 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U51
0.8457 0.05211 0.002165 0.9 VDD 203.998,178.512 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U52
0.8458 0.05204 0.002143 0.9 VDD 202.738,179.088 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U53
0.8458 0.05205 0.002118 0.9 VDD 201.433,179.088 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U54
0.8459 0.0516 0.00254 0.9 VDD 202.738,180.816 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U55
0.8457 0.05202 0.002245 0.9 VDD 204.313,179.664 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U56
0.8458 0.05158 0.002601 0.9 VDD 203.278,180.816 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U58
0.8458 0.05156 0.002662 0.9 VDD 203.818,180.816 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U59
0.8457 0.05152 0.002779 0.9 VDD 204.898,180.816 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U61
0.8466 0.0516 0.001838 0.9 VDD 203.278,176.784 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U62
0.8457 0.05203 0.002233 0.9 VDD 203.638,179.664 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U63
0.8463 0.05152 0.002163 0.9 VDD 204.268,177.360 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U64
0.8466 0.05157 0.001829 0.9 VDD 203.638,176.784 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U65
0.8463 0.05156 0.002153 0.9 VDD 203.773,177.360 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U66
0.8457 0.05215 0.002143 0.9 VDD 203.278,177.936 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U67
0.8447 0.05278 0.002566 0.9 VDD 202.963,181.392 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U68
0.8446 0.0528 0.002632 0.9 VDD 203.548,181.392 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U69
0.8449 0.05278 0.002289 0.9 VDD 202.918,181.968 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U70
0.8463 0.0516 0.002143 0.9 VDD 203.278,177.360 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U71
0.8457 0.05218 0.00213 0.9 VDD 202.738,177.936 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U72
0.8462 0.05166 0.002123 0.9 VDD 202.468,177.360 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U73
0.8458 0.052 0.002182 0.9 VDD 205.213,179.088 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U74
0.8458 0.05197 0.002191 0.9 VDD 206.068,178.512 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U75
0.8459 0.05193 0.002196 0.9 VDD 206.608,178.512 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U76
0.8443 0.0528 0.002942 0.9 VDD 206.428,181.392 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U77
0.8443 0.05281 0.002886 0.9 VDD 205.888,181.392 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U78
0.8543 0.04158 0.00412 0.9 VDD 201.298,105.936 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CTS_cdb_buf_00199
0.8546 0.04145 0.003981 0.9 VDD 206.563,107.088 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CTS_cdb_buf_00200
0.8519 0.04131 0.006794 0.9 VDD 135.508,89.232 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U2
0.8535 0.04 0.00645 0.9 VDD 134.698,88.656 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U3
0.857 0.03902 0.004003 0.9 VDD 128.263,89.808 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U5
0.8538 0.03998 0.00623 0.9 VDD 134.563,88.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U6
0.8539 0.0405 0.005638 0.9 VDD 132.853,89.232 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U7
0.8547 0.03962 0.005639 0.9 VDD 132.853,88.656 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U8
0.8573 0.03855 0.004166 0.9 VDD 125.563,90.384 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U9
0.8544 0.04099 0.004645 0.9 VDD 134.383,92.112 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U10
0.855 0.04001 0.004951 0.9 VDD 131.323,89.232 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U11
0.8561 0.03951 0.004351 0.9 VDD 131.323,90.960 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U12
0.8567 0.03835 0.004959 0.9 VDD 125.563,89.232 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U13
0.8554 0.03984 0.004777 0.9 VDD 133.033,90.384 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U14
0.8544 0.03977 0.005872 0.9 VDD 133.573,88.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U15
0.8569 0.03919 0.003911 0.9 VDD 129.703,90.384 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U16
0.8564 0.03914 0.00447 0.9 VDD 125.113,91.536 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U17
0.8565 0.0394 0.00407 0.9 VDD 127.723,91.536 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U18
0.854 0.04116 0.004843 0.9 VDD 135.103,92.112 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U19
0.8545 0.04058 0.004873 0.9 VDD 132.583,91.536 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U20
0.8551 0.03985 0.005096 0.9 VDD 133.123,90.960 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U21
0.8531 0.04081 0.006076 0.9 VDD 133.843,89.232 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U22
0.8567 0.03989 0.003364 0.9 VDD 129.703,92.112 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U23
0.8572 0.03913 0.00369 0.9 VDD 125.203,92.112 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U24
0.8566 0.03875 0.004632 0.9 VDD 128.893,88.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U25
0.8572 0.03848 0.004307 0.9 VDD 126.193,90.960 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U26
0.8571 0.03945 0.003499 0.9 VDD 127.903,92.112 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U27
0.8568 0.03891 0.00432 0.9 VDD 129.613,88.656 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U28
0.8559 0.03921 0.004909 0.9 VDD 130.963,88.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U29
0.8563 0.03925 0.004422 0.9 VDD 128.983,89.232 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U30
0.8549 0.04077 0.004367 0.9 VDD 133.393,92.112 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U31
0.8569 0.03818 0.004932 0.9 VDD 125.743,88.656 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U32
0.8549 0.03958 0.005543 0.9 VDD 132.673,88.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U33
0.8555 0.04021 0.004238 0.9 VDD 131.053,91.536 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U34
0.8526 0.04103 0.006392 0.9 VDD 134.563,89.232 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U35
0.8575 0.03835 0.004166 0.9 VDD 125.563,89.808 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U36
0.853 0.04018 0.006832 0.9 VDD 135.598,88.656 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U37
0.8536 0.04111 0.005258 0.9 VDD 134.833,89.808 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U38
0.8515 0.04147 0.007021 0.9 VDD 136.048,89.232 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U39
0.8531 0.04141 0.005515 0.9 VDD 135.823,89.808 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U40
0.8527 0.04163 0.005711 0.9 VDD 136.588,89.808 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U41
0.8546 0.03874 0.006685 0.9 VDD 136.138,83.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U2
0.8555 0.03805 0.00641 0.9 VDD 134.788,82.320 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U3
0.8571 0.0355 0.007395 0.9 VDD 128.263,74.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U5
0.8551 0.03776 0.007155 0.9 VDD 133.753,77.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U6
0.8559 0.0382 0.005857 0.9 VDD 132.223,84.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U7
0.8546 0.03772 0.007664 0.9 VDD 132.853,73.680 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U8
0.8554 0.03545 0.009119 0.9 VDD 125.203,74.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U9
0.8545 0.03857 0.006926 0.9 VDD 133.933,79.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U10
0.856 0.03857 0.005387 0.9 VDD 130.693,84.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U11
0.8572 0.03618 0.006628 0.9 VDD 131.053,74.832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U12
0.857 0.03682 0.006138 0.9 VDD 124.573,81.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U13
0.8563 0.03669 0.007034 0.9 VDD 133.213,74.832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U14
0.8555 0.03833 0.00613 0.9 VDD 133.123,84.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U15
0.8565 0.03819 0.005259 0.9 VDD 129.073,84.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U16
0.8551 0.03641 0.008535 0.9 VDD 125.023,76.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U17
0.8549 0.03581 0.009261 0.9 VDD 125.203,75.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U18
0.8552 0.03841 0.006384 0.9 VDD 134.653,81.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U19
0.8559 0.03646 0.007594 0.9 VDD 131.503,72.528 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U20
0.8537 0.0378 0.008498 0.9 VDD 133.033,73.104 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U21
0.855 0.03771 0.007291 0.9 VDD 133.033,76.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U22
0.8564 0.03789 0.005746 0.9 VDD 127.813,85.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U23
0.8556 0.03586 0.008503 0.9 VDD 125.113,75.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U24
0.857 0.03758 0.005399 0.9 VDD 128.263,84.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U25
0.8547 0.03674 0.008556 0.9 VDD 124.933,80.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U26
0.8566 0.03741 0.006011 0.9 VDD 127.183,83.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U27
0.8567 0.03632 0.006981 0.9 VDD 128.983,75.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U28
0.8567 0.03622 0.007035 0.9 VDD 131.233,74.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U29
0.8573 0.03568 0.006984 0.9 VDD 128.983,74.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U30
0.8553 0.03845 0.006221 0.9 VDD 133.933,83.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U31
0.8572 0.03674 0.006104 0.9 VDD 124.933,80.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U32
0.8553 0.03736 0.007351 0.9 VDD 132.043,73.680 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U33
0.8566 0.03666 0.006745 0.9 VDD 130.963,75.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U34
0.856 0.03681 0.007168 0.9 VDD 133.843,77.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U35
0.8561 0.03727 0.006652 0.9 VDD 124.663,82.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U36
0.8551 0.03855 0.006375 0.9 VDD 134.653,83.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U37
0.8554 0.03809 0.006499 0.9 VDD 135.238,82.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U38
0.8551 0.03819 0.006703 0.9 VDD 136.228,82.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U39
0.8553 0.03814 0.006602 0.9 VDD 135.733,82.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U40
0.8542 0.03876 0.007045 0.9 VDD 136.318,84.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U41
0.8573 0.03862 0.004088 0.9 VDD 126.868,90.384 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U3
0.8539 0.03989 0.006214 0.9 VDD 134.158,88.656 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U4
0.8552 0.04026 0.004519 0.9 VDD 132.088,89.808 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U5
0.8543 0.04031 0.005376 0.9 VDD 132.268,89.232 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U6
0.857 0.03881 0.00423 0.9 VDD 124.348,90.384 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U7
0.8546 0.04088 0.004506 0.9 VDD 133.888,92.112 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U8
0.8558 0.03994 0.004247 0.9 VDD 131.098,89.808 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U9
0.8562 0.03974 0.004073 0.9 VDD 130.468,89.808 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U10
0.8563 0.03852 0.00518 0.9 VDD 124.078,89.232 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U11
0.8544 0.04071 0.00491 0.9 VDD 133.528,89.808 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U12
0.8542 0.03999 0.00579 0.9 VDD 133.348,87.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U13
0.8571 0.03891 0.003978 0.9 VDD 128.308,90.960 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U14
0.8566 0.0388 0.00457 0.9 VDD 124.438,90.960 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U15
0.8572 0.03872 0.004119 0.9 VDD 127.408,90.960 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U16
0.8538 0.04084 0.005335 0.9 VDD 133.708,91.536 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U17
0.8556 0.04044 0.00397 0.9 VDD 131.998,92.112 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U18
0.8558 0.03967 0.004544 0.9 VDD 132.178,90.384 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U19
0.8535 0.04065 0.005858 0.9 VDD 133.348,89.232 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U20
0.8564 0.03974 0.003849 0.9 VDD 129.118,91.536 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U21
0.8569 0.03934 0.00377 0.9 VDD 123.988,92.112 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U22
0.8569 0.03838 0.004701 0.9 VDD 127.228,88.656 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U23
0.8573 0.03907 0.003605 0.9 VDD 126.418,92.112 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U24
0.8565 0.03991 0.00358 0.9 VDD 126.778,92.688 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U25
0.8569 0.03854 0.004587 0.9 VDD 127.948,88.656 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U26
0.856 0.03923 0.004723 0.9 VDD 130.468,87.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U27
0.8567 0.03859 0.004743 0.9 VDD 126.958,89.232 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U28
0.8552 0.04063 0.004202 0.9 VDD 132.808,92.112 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U29
0.8563 0.03854 0.005153 0.9 VDD 124.258,88.656 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U30
0.8553 0.03944 0.005255 0.9 VDD 131.998,88.656 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U31
0.857 0.03923 0.003765 0.9 VDD 129.928,90.960 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U32
0.8542 0.04082 0.005007 0.9 VDD 133.888,89.808 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U33
0.8573 0.0385 0.004235 0.9 VDD 124.258,89.808 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U34
0.854 0.04093 0.005103 0.9 VDD 134.248,89.808 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U35
0.8541 0.04035 0.005503 0.9 VDD 135.778,90.384 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U36
0.8519 0.04094 0.007195 0.9 VDD 137.263,87.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/RR_FLAG_o_reg[1]
0.8505 0.04188 0.007605 0.9 VDD 137.443,89.232 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/RR_FLAG_o_reg[0]
0.8528 0.04034 0.006906 0.9 VDD 136.453,88.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/U3
0.8523 0.04049 0.007179 0.9 VDD 137.218,88.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/U4
0.8524 0.04179 0.005846 0.9 VDD 137.128,89.808 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/U5
0.8532 0.04263 0.004176 0.9 VDD 199.183,108.816 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/clk_gate_outstanding_counter_reg/latch
0.8403 0.0553 0.00437 0.9 VDD 170.023,134.736 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CS_reg[0]
0.8534 0.04179 0.004783 0.9 VDD 196.483,108.240 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[2]
0.8536 0.04134 0.00505 0.9 VDD 196.303,105.360 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[1]
0.8393 0.05537 0.005308 0.9 VDD 170.473,134.160 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CS_reg[1]
0.8491 0.04535 0.005532 0.9 VDD 192.343,112.272 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9]
0.8494 0.04529 0.005328 0.9 VDD 192.523,112.848 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[8]
0.8514 0.04364 0.005002 0.9 VDD 195.043,111.696 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[7]
0.8518 0.0428 0.005448 0.9 VDD 192.343,107.088 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[6]
0.8519 0.04266 0.005464 0.9 VDD 192.793,106.512 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[5]
0.8517 0.04334 0.004949 0.9 VDD 196.483,111.120 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[4]
0.8516 0.04387 0.004536 0.9 VDD 196.753,112.848 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[3]
0.8535 0.04158 0.004957 0.9 VDD 195.763,106.512 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[0]
0.841 0.05444 0.004541 0.9 VDD 170.158,135.888 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U3
0.8403 0.05508 0.004622 0.9 VDD 170.428,136.464 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U4
0.8406 0.05494 0.004433 0.9 VDD 169.798,136.464 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U6
0.8412 0.05445 0.0044 0.9 VDD 170.338,135.312 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U7
0.8533 0.04262 0.004105 0.9 VDD 199.228,109.392 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U9
0.8527 0.04246 0.004847 0.9 VDD 196.888,109.392 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U10
0.8521 0.04256 0.005358 0.9 VDD 193.018,108.240 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U11
0.8523 0.04245 0.005248 0.9 VDD 193.378,107.088 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U12
0.8516 0.04326 0.005168 0.9 VDD 194.188,108.816 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U13
0.85 0.04441 0.005564 0.9 VDD 192.118,111.696 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U14
0.8411 0.05447 0.004457 0.9 VDD 170.923,135.312 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U15
0.8416 0.05436 0.004039 0.9 VDD 168.538,135.888 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U16
0.8413 0.0544 0.004283 0.9 VDD 169.303,135.888 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U17
0.8456 0.04631 0.008129 0.9 VDD 143.788,100.752 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U18
0.8454 0.04789 0.006732 0.9 VDD 142.078,99.600 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U19
0.8457 0.04627 0.008026 0.9 VDD 143.248,100.752 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U20
0.8463 0.04579 0.007947 0.9 VDD 143.068,98.448 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U21
0.8441 0.04795 0.007903 0.9 VDD 142.618,100.176 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U22
0.8474 0.04579 0.006824 0.9 VDD 142.618,99.024 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U23
0.8444 0.04787 0.00776 0.9 VDD 141.898,100.176 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U24
0.8407 0.0491 0.01025 0.9 VDD 143.428,103.632 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U25
0.8413 0.05442 0.004289 0.9 VDD 169.618,135.312 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U26
0.8445 0.04934 0.006141 0.9 VDD 167.773,112.848 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U27
0.8494 0.04469 0.005924 0.9 VDD 191.038,111.120 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U28
0.854 0.04176 0.004197 0.9 VDD 199.093,108.240 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U29
0.8526 0.0429 0.004505 0.9 VDD 197.968,109.968 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U30
0.8506 0.04355 0.005882 0.9 VDD 193.558,109.392 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U31
0.8504 0.04401 0.005576 0.9 VDD 193.018,110.544 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U32
0.8506 0.04362 0.005729 0.9 VDD 194.053,109.968 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U33
0.8461 0.04718 0.006692 0.9 VDD 167.098,103.056 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U34
0.8486 0.04471 0.006659 0.9 VDD 190.993,109.392 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U35
0.8496 0.04412 0.006266 0.9 VDD 192.298,109.392 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U36
0.8523 0.04251 0.005185 0.9 VDD 195.808,109.392 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U37
0.8527 0.04218 0.005116 0.9 VDD 194.503,108.240 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U39
0.8523 0.04243 0.005278 0.9 VDD 193.513,108.240 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U40
0.8512 0.04351 0.005257 0.9 VDD 193.648,108.816 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U41
0.8523 0.04243 0.005221 0.9 VDD 193.513,107.664 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U42
0.853 0.04253 0.004492 0.9 VDD 197.788,108.816 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U43
0.8506 0.044 0.00543 0.9 VDD 192.568,108.816 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U45
0.8504 0.04414 0.00548 0.9 VDD 192.253,108.816 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U46
0.8518 0.04272 0.005439 0.9 VDD 192.388,107.664 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U48
0.854 0.04147 0.00455 0.9 VDD 197.563,106.512 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U50
0.852 0.04268 0.005297 0.9 VDD 195.448,109.392 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U51
0.8535 0.04165 0.004815 0.9 VDD 195.583,107.088 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U52
0.8533 0.04191 0.004824 0.9 VDD 195.538,107.664 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U53
0.8529 0.04288 0.004177 0.9 VDD 199.003,109.968 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U54
0.8529 0.04327 0.00386 0.9 VDD 199.588,111.696 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U55
0.853 0.04288 0.004169 0.9 VDD 198.913,110.544 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U56
0.8525 0.0433 0.004155 0.9 VDD 198.418,111.696 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U58
0.8525 0.04329 0.004244 0.9 VDD 198.688,111.120 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U59
0.8521 0.04288 0.00499 0.9 VDD 196.258,110.544 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U61
0.8515 0.0433 0.005237 0.9 VDD 194.908,110.544 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U62
0.8531 0.04193 0.004959 0.9 VDD 195.448,108.240 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U63
0.8509 0.04377 0.005351 0.9 VDD 193.063,108.816 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U64
0.8501 0.04391 0.005965 0.9 VDD 193.288,109.968 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U65
0.8509 0.04367 0.005415 0.9 VDD 193.918,110.544 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U66
0.8507 0.04383 0.005488 0.9 VDD 193.513,110.544 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U67
0.851 0.04375 0.005286 0.9 VDD 194.638,111.120 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U68
0.8499 0.04396 0.006157 0.9 VDD 192.658,109.392 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U69
0.8496 0.04418 0.006184 0.9 VDD 192.568,109.968 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U70
0.849 0.04451 0.006456 0.9 VDD 191.668,109.968 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U71
0.8497 0.04449 0.005806 0.9 VDD 191.713,110.544 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U72
0.852 0.04295 0.005057 0.9 VDD 194.863,108.816 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U73
0.8527 0.04221 0.005054 0.9 VDD 194.368,107.664 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U74
0.8527 0.04212 0.005211 0.9 VDD 194.278,106.512 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U75
0.8543 0.04147 0.004275 0.9 VDD 198.283,107.088 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U76
0.854 0.04146 0.004574 0.9 VDD 196.798,107.088 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U77
0.8538 0.04178 0.004447 0.9 VDD 197.428,107.664 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U78
0.8541 0.04143 0.004438 0.9 VDD 198.058,105.936 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U79
0.8508 0.04396 0.005241 0.9 VDD 193.828,111.696 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U80
0.8503 0.04415 0.00556 0.9 VDD 193.108,111.120 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U81
0.8505 0.04415 0.005383 0.9 VDD 193.108,111.696 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U82
0.8543 0.04147 0.004244 0.9 VDD 198.913,106.512 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U83
0.8543 0.04175 0.00399 0.9 VDD 199.678,107.664 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U85
0.854 0.04177 0.00423 0.9 VDD 198.508,107.664 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U86
0.8528 0.04245 0.004733 0.9 VDD 196.708,108.816 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U88
0.8415 0.05438 0.004154 0.9 VDD 168.898,135.888 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U89
0.8525 0.04291 0.004634 0.9 VDD 197.518,110.544 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U90
0.8522 0.04333 0.004518 0.9 VDD 196.978,111.696 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U91
0.8465 0.04579 0.007708 0.9 VDD 142.078,98.448 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U92
0.8441 0.04913 0.006748 0.9 VDD 142.528,103.056 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U93
0.8441 0.04912 0.006803 0.9 VDD 142.888,103.056 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U94
0.8457 0.04636 0.007893 0.9 VDD 144.418,101.328 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U95
0.8472 0.04578 0.007047 0.9 VDD 143.968,99.024 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U96
0.8452 0.04796 0.006839 0.9 VDD 142.708,99.600 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U97
0.8461 0.04627 0.007641 0.9 VDD 143.338,101.328 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U98
0.8459 0.04622 0.007921 0.9 VDD 142.708,100.752 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U99
0.845 0.04802 0.006944 0.9 VDD 143.338,99.600 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U100
0.844 0.04801 0.008008 0.9 VDD 143.158,100.176 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U101
0.844 0.0491 0.006883 0.9 VDD 143.428,103.056 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U102
0.8473 0.04579 0.006914 0.9 VDD 143.158,99.024 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U103
0.8461 0.04616 0.007778 0.9 VDD 141.988,100.752 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U104
0.8464 0.04611 0.00747 0.9 VDD 142.618,101.904 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U105
0.8465 0.04616 0.007318 0.9 VDD 141.988,101.328 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U106
0.8475 0.04579 0.006732 0.9 VDD 142.078,99.024 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U107
0.8461 0.04621 0.007683 0.9 VDD 143.518,101.904 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U108
0.8461 0.04579 0.008077 0.9 VDD 143.608,98.448 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U109
0.8463 0.04621 0.00747 0.9 VDD 142.618,101.328 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U110
0.8459 0.04632 0.007767 0.9 VDD 143.878,101.328 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U111
0.8471 0.04614 0.006803 0.9 VDD 142.888,102.480 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U112
0.8454 0.04634 0.008215 0.9 VDD 144.238,100.752 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U113
0.846 0.04619 0.00785 0.9 VDD 142.348,100.752 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U114
0.8472 0.04609 0.006734 0.9 VDD 142.438,102.480 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U115
0.8383 0.05567 0.006031 0.9 VDD 172.408,133.584 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U116
0.8417 0.05433 0.003988 0.9 VDD 168.133,135.312 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/CS_reg
0.8404 0.05588 0.003715 0.9 VDD 166.108,140.496 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U3
0.8411 0.05512 0.003763 0.9 VDD 166.288,141.648 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U4
0.84 0.05595 0.00407 0.9 VDD 166.288,139.920 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U5
0.8416 0.05491 0.003486 0.9 VDD 166.558,137.616 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U6
0.8418 0.0549 0.003259 0.9 VDD 165.433,138.768 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U7
0.8408 0.05535 0.003852 0.9 VDD 166.828,138.768 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U8
0.8414 0.05487 0.003681 0.9 VDD 166.423,138.192 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U9
0.8411 0.05515 0.003757 0.9 VDD 167.368,137.616 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U10
0.8412 0.05467 0.004138 0.9 VDD 168.538,137.040 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U11
0.8416 0.05455 0.003865 0.9 VDD 167.998,136.464 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U12
0.8412 0.05471 0.004097 0.9 VDD 168.718,136.464 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U13
0.8418 0.05431 0.003865 0.9 VDD 167.998,135.888 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U15
0.8413 0.05506 0.003653 0.9 VDD 167.053,137.616 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U16
0.8427 0.05406 0.003254 0.9 VDD 165.883,137.040 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U17
0.842 0.05433 0.003638 0.9 VDD 167.008,137.040 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U18
0.842 0.05438 0.003618 0.9 VDD 167.233,136.464 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U19
0.8416 0.05449 0.003875 0.9 VDD 167.728,137.040 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U20
0.8424 0.0542 0.003369 0.9 VDD 166.468,136.464 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U22
0.8424 0.05418 0.003425 0.9 VDD 166.378,137.040 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U23
0.842 0.05475 0.003301 0.9 VDD 166.018,137.616 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U24
0.8431 0.05393 0.002985 0.9 VDD 165.298,136.464 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U25
0.8399 0.05325 0.006805 0.9 VDD 183.568,132.432 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U26
0.838 0.05623 0.005734 0.9 VDD 187.123,173.904 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/CS_reg[0]
0.8397 0.05527 0.005023 0.9 VDD 188.113,175.056 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/CS_reg[1]
0.8388 0.05704 0.004164 0.9 VDD 184.378,168.720 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U3
0.8387 0.0559 0.005396 0.9 VDD 183.838,172.176 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U4
0.8385 0.05565 0.005807 0.9 VDD 186.358,174.480 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U5
0.8393 0.0552 0.005493 0.9 VDD 188.338,174.480 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U6
0.8398 0.05636 0.003893 0.9 VDD 186.673,173.328 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U7
0.8402 0.05602 0.003755 0.9 VDD 187.663,173.328 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U9
0.8391 0.05532 0.005583 0.9 VDD 187.888,174.480 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U10
0.8385 0.05571 0.005837 0.9 VDD 186.043,174.480 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U11
0.8418 0.05601 0.002222 0.9 VDD 167.233,159.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U12
0.8421 0.05593 0.001975 0.9 VDD 166.378,160.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U13
0.8406 0.05626 0.003154 0.9 VDD 166.468,155.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U14
0.8405 0.05668 0.00279 0.9 VDD 166.378,156.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U15
0.8404 0.05673 0.00289 0.9 VDD 166.693,157.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U16
0.8418 0.05602 0.002216 0.9 VDD 167.323,160.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U17
0.8408 0.05666 0.002556 0.9 VDD 166.378,157.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U18
0.8419 0.05596 0.002143 0.9 VDD 166.648,159.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U19
0.8427 0.05534 0.002009 0.9 VDD 173.848,162.384 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U20
0.838 0.05715 0.004893 0.9 VDD 183.568,169.296 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U21
0.8387 0.05557 0.005773 0.9 VDD 186.718,174.480 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U22
0.838 0.0571 0.004906 0.9 VDD 183.883,169.296 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U23
0.8404 0.05587 0.003698 0.9 VDD 188.068,173.328 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U24
0.8394 0.05662 0.004022 0.9 VDD 185.728,173.328 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U25
0.84 0.05621 0.003824 0.9 VDD 187.168,173.328 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U26
0.8427 0.05534 0.001966 0.9 VDD 173.308,162.384 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U27
0.8427 0.05534 0.001947 0.9 VDD 172.768,161.808 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U28
0.8379 0.05723 0.004866 0.9 VDD 182.938,169.296 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U29
0.8383 0.05746 0.004246 0.9 VDD 178.168,169.296 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U30
0.8381 0.05742 0.004516 0.9 VDD 179.878,169.296 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U31
0.8382 0.05745 0.004311 0.9 VDD 178.573,169.296 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U32
0.8384 0.05719 0.004375 0.9 VDD 178.978,169.872 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U33
0.8381 0.05697 0.004883 0.9 VDD 183.343,169.872 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U34
0.8381 0.05743 0.004439 0.9 VDD 179.383,169.296 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U35
0.8382 0.0569 0.004908 0.9 VDD 183.928,169.872 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U36
0.838 0.05704 0.004925 0.9 VDD 184.378,169.296 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U37
0.8365 0.05628 0.007181 0.9 VDD 185.098,183.696 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00321
0.842 0.05332 0.004652 0.9 VDD 190.813,180.240 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00196
0.8437 0.05228 0.003979 0.9 VDD 194.053,180.240 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00197
0.8463 0.05166 0.002067 0.9 VDD 199.903,180.240 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00194
0.8462 0.05162 0.002197 0.9 VDD 202.063,180.240 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00195
0.8382 0.05527 0.006574 0.9 VDD 187.258,183.696 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/cg_cell/clk_en_reg
0.8421 0.05356 0.00431 0.9 VDD 192.748,177.936 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/cg_cell/U2
0.8369 0.05604 0.007046 0.9 VDD 185.638,183.696 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/cg_cell/U3
0.845 0.05162 0.003364 0.9 VDD 196.303,180.240 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_Push_Pointer_CS_reg/latch
0.845 0.05222 0.00282 0.9 VDD 198.283,181.392 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_Pop_Pointer_CS_reg/latch
0.8362 0.05712 0.006688 0.9 VDD 184.243,177.936 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[7]/latch
0.8377 0.05558 0.006716 0.9 VDD 186.403,184.848 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[6]/latch
0.8369 0.05687 0.00623 0.9 VDD 186.313,181.392 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[5]/latch
0.837 0.05658 0.006391 0.9 VDD 186.043,177.936 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[4]/latch
0.8361 0.0575 0.006441 0.9 VDD 184.513,181.392 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[3]/latch
0.8378 0.05555 0.006608 0.9 VDD 187.033,186.000 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[2]/latch
0.8357 0.0568 0.007484 0.9 VDD 184.153,182.544 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.8403 0.05448 0.005214 0.9 VDD 186.043,180.240 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.8407 0.05475 0.004576 0.9 VDD 189.643,176.208 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CS_reg[1]
0.8412 0.05421 0.00461 0.9 VDD 191.263,179.088 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Push_Pointer_CS_reg[2]
0.8398 0.05514 0.00501 0.9 VDD 188.203,175.632 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CS_reg[0]
0.842 0.05334 0.004652 0.9 VDD 193.243,181.968 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[1]
0.8421 0.05334 0.004543 0.9 VDD 193.243,181.392 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[2]
0.8411 0.05429 0.004612 0.9 VDD 191.083,179.664 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Push_Pointer_CS_reg[0]
0.8417 0.05319 0.005115 0.9 VDD 191.263,180.816 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Push_Pointer_CS_reg[1]
0.8372 0.05612 0.006726 0.9 VDD 183.703,177.360 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][2]
0.8367 0.05731 0.006009 0.9 VDD 183.343,178.512 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][1]
0.8387 0.05598 0.005286 0.9 VDD 184.423,176.784 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][0]
0.8369 0.05618 0.006914 0.9 VDD 185.323,184.272 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][2]
0.8388 0.05489 0.00626 0.9 VDD 188.023,184.848 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][1]
0.8372 0.05586 0.006946 0.9 VDD 185.503,185.424 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][0]
0.8365 0.05636 0.007132 0.9 VDD 185.323,183.120 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][2]
0.8379 0.05554 0.00659 0.9 VDD 187.213,183.120 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][1]
0.8365 0.05667 0.006801 0.9 VDD 186.763,181.968 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][0]
0.8395 0.05548 0.00507 0.9 VDD 186.493,176.784 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][2]
0.838 0.05632 0.005672 0.9 VDD 186.673,178.512 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][1]
0.8384 0.05537 0.006181 0.9 VDD 186.853,177.360 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][0]
0.8344 0.05789 0.007679 0.9 VDD 182.533,181.968 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][2]
0.8387 0.05488 0.006465 0.9 VDD 183.253,180.816 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][1]
0.8357 0.05783 0.006454 0.9 VDD 182.893,181.392 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][0]
0.8368 0.05627 0.006961 0.9 VDD 185.413,186.000 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][2]
0.8383 0.05518 0.006494 0.9 VDD 187.393,185.424 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][1]
0.8392 0.05577 0.005037 0.9 VDD 186.583,186.576 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][0]
0.8354 0.05718 0.007455 0.9 VDD 182.803,183.120 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][2]
0.8356 0.05697 0.007473 0.9 VDD 182.533,183.696 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][1]
0.8351 0.05752 0.007426 0.9 VDD 184.423,181.968 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][0]
0.8388 0.05596 0.005214 0.9 VDD 186.043,179.664 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][2]
0.8392 0.0554 0.00543 0.9 VDD 187.933,179.088 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][1]
0.8382 0.056 0.005786 0.9 VDD 185.863,179.088 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][0]
0.8426 0.05321 0.004141 0.9 VDD 193.423,179.664 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[0]
0.8408 0.05463 0.004544 0.9 VDD 190.138,175.056 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U3
0.839 0.05541 0.005606 0.9 VDD 188.698,177.936 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U5
0.8422 0.05375 0.004097 0.9 VDD 191.488,176.784 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U6
0.8403 0.05478 0.004901 0.9 VDD 190.093,178.512 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U8
0.8433 0.05254 0.004178 0.9 VDD 193.243,180.240 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U9
0.8417 0.05367 0.004644 0.9 VDD 191.713,177.360 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U11
0.8425 0.05269 0.004779 0.9 VDD 192.433,184.272 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U13
0.8425 0.05272 0.00476 0.9 VDD 192.928,182.544 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U14
0.8399 0.05463 0.005493 0.9 VDD 190.768,181.968 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U15
0.8413 0.05346 0.005265 0.9 VDD 191.443,182.544 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U16
0.8405 0.05439 0.005125 0.9 VDD 191.218,181.392 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U17
0.8405 0.05429 0.005208 0.9 VDD 189.958,177.360 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U18
0.8418 0.05345 0.004718 0.9 VDD 190.273,180.240 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U19
0.84 0.05433 0.005702 0.9 VDD 189.688,183.120 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U20
0.8402 0.0542 0.005604 0.9 VDD 189.958,183.120 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U21
0.8398 0.05431 0.00584 0.9 VDD 189.733,182.544 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U22
0.8404 0.05481 0.0048 0.9 VDD 189.598,179.664 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U24
0.8405 0.0546 0.004879 0.9 VDD 190.183,179.088 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U25
0.8409 0.05361 0.005491 0.9 VDD 189.643,180.816 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U26
0.8417 0.05355 0.004767 0.9 VDD 189.868,180.240 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U27
0.8405 0.05479 0.004753 0.9 VDD 188.518,176.784 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U28
0.8401 0.05449 0.005394 0.9 VDD 189.373,177.360 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U29
0.8404 0.05455 0.005006 0.9 VDD 190.588,177.936 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U30
0.8379 0.05581 0.006254 0.9 VDD 188.473,181.968 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U31
0.84 0.05506 0.004887 0.9 VDD 188.878,179.664 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U32
0.8385 0.05513 0.006385 0.9 VDD 188.068,182.544 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U33
0.8395 0.05453 0.005989 0.9 VDD 189.283,182.544 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U34
0.8407 0.05381 0.005522 0.9 VDD 190.183,183.696 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U35
0.8401 0.05468 0.005251 0.9 VDD 190.678,181.392 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U36
0.8398 0.05484 0.005325 0.9 VDD 190.363,181.392 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U37
0.8416 0.05327 0.005127 0.9 VDD 191.263,183.696 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U38
0.8396 0.05482 0.005614 0.9 VDD 190.408,181.968 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U39
0.8402 0.05411 0.005705 0.9 VDD 190.138,182.544 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U40
0.8413 0.05355 0.005127 0.9 VDD 191.263,183.120 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U42
0.8392 0.05505 0.005765 0.9 VDD 189.958,181.968 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U43
0.8399 0.05497 0.005133 0.9 VDD 189.148,179.088 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U44
0.8381 0.05606 0.005867 0.9 VDD 187.978,181.392 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U46
0.8395 0.05505 0.005418 0.9 VDD 189.958,181.392 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U47
0.8388 0.05528 0.005914 0.9 VDD 189.508,181.968 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U48
0.8384 0.05556 0.006092 0.9 VDD 188.968,181.968 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U49
0.8403 0.05391 0.005766 0.9 VDD 188.428,180.816 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U50
0.8387 0.05562 0.005675 0.9 VDD 188.833,181.392 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U51
0.8392 0.0553 0.005532 0.9 VDD 189.463,181.392 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U52
0.8397 0.05521 0.005133 0.9 VDD 189.148,178.512 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U53
0.8395 0.0551 0.005394 0.9 VDD 189.373,177.936 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U54
0.84 0.05484 0.005208 0.9 VDD 189.958,177.936 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U55
0.8398 0.05467 0.005549 0.9 VDD 188.878,177.360 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U57
0.8402 0.05398 0.005837 0.9 VDD 188.113,180.816 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U59
0.8412 0.05391 0.00494 0.9 VDD 188.428,180.240 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U60
0.8396 0.05542 0.005009 0.9 VDD 187.843,179.664 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U61
0.84 0.05407 0.005916 0.9 VDD 187.753,180.816 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U63
0.8383 0.0559 0.005796 0.9 VDD 188.293,181.392 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U64
0.8391 0.05478 0.006151 0.9 VDD 188.788,182.544 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U65
0.8396 0.05456 0.005865 0.9 VDD 189.238,183.120 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U66
0.8391 0.05482 0.006059 0.9 VDD 188.698,183.120 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U67
0.8398 0.05433 0.005897 0.9 VDD 189.148,183.696 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U68
0.8388 0.05502 0.006204 0.9 VDD 188.293,183.120 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U69
0.8387 0.05497 0.006284 0.9 VDD 188.383,182.544 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U70
0.8377 0.05559 0.006666 0.9 VDD 186.583,184.272 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U71
0.8372 0.05587 0.006942 0.9 VDD 185.998,183.696 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U72
0.8376 0.05599 0.00637 0.9 VDD 188.113,181.968 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U73
0.841 0.05401 0.004988 0.9 VDD 188.023,180.240 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U74
0.8363 0.05646 0.007258 0.9 VDD 185.053,182.544 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U75
0.8395 0.05434 0.006162 0.9 VDD 186.628,180.816 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U76
0.8391 0.05455 0.006316 0.9 VDD 185.593,180.816 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U77
0.8385 0.05636 0.005147 0.9 VDD 183.973,179.664 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U78
0.839 0.0548 0.0062 0.9 VDD 188.203,184.272 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U79
0.8385 0.05509 0.006375 0.9 VDD 187.618,184.272 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U80
0.8393 0.05558 0.005071 0.9 VDD 187.303,179.664 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U81
0.839 0.05462 0.006379 0.9 VDD 185.053,180.816 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U82
0.8378 0.05624 0.005946 0.9 VDD 187.618,181.392 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U83
0.8397 0.05422 0.006055 0.9 VDD 187.123,180.816 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U84
0.8384 0.05647 0.005128 0.9 VDD 183.433,179.664 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U85
0.8382 0.05533 0.006515 0.9 VDD 187.123,184.272 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U87
0.8376 0.05561 0.006786 0.9 VDD 186.538,183.696 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U88
0.8408 0.05414 0.00505 0.9 VDD 187.483,180.240 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U89
0.8365 0.05718 0.006337 0.9 VDD 185.413,181.392 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U90
0.8375 0.05646 0.006045 0.9 VDD 187.168,181.392 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U91
0.8393 0.05446 0.006252 0.9 VDD 186.133,180.816 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U92
0.8366 0.05685 0.006541 0.9 VDD 185.143,177.936 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U93
0.8375 0.05665 0.005874 0.9 VDD 185.638,173.904 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/U3
0.8374 0.05659 0.006029 0.9 VDD 182.803,179.088 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/U4
0.8383 0.05585 0.005898 0.9 VDD 185.368,174.480 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/U5
0.8391 0.0558 0.005112 0.9 VDD 185.638,175.056 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/U7
0.8384 0.05578 0.005866 0.9 VDD 185.728,174.480 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/U8
0.8394 0.05549 0.005093 0.9 VDD 186.178,175.632 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/U9
0.8388 0.05605 0.0052 0.9 VDD 182.848,175.632 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/U10
0.8386 0.05605 0.005369 0.9 VDD 182.848,176.208 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/U11
0.8387 0.05613 0.005165 0.9 VDD 184.018,175.056 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/U12
0.8441 0.05341 0.00252 0.9 VDD 222.178,165.840 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/CTS_cdb_buf_00192
0.8442 0.05329 0.002473 0.9 VDD 222.673,165.840 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/CTS_cdb_buf_00193
0.8372 0.05718 0.005649 0.9 VDD 180.328,170.448 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U2
0.8376 0.05676 0.005655 0.9 VDD 180.418,171.024 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U3
0.8376 0.05678 0.005636 0.9 VDD 180.148,171.024 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U5
0.8382 0.05718 0.004598 0.9 VDD 180.418,169.872 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U6
0.8372 0.05718 0.005605 0.9 VDD 179.743,170.448 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U7
0.838 0.05741 0.004626 0.9 VDD 180.598,169.296 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U8
0.8371 0.05716 0.005729 0.9 VDD 181.498,170.448 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U2
0.8376 0.05668 0.005746 0.9 VDD 181.768,171.024 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U3
0.8371 0.05712 0.005763 0.9 VDD 182.038,170.448 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U5
0.8376 0.05671 0.005723 0.9 VDD 181.408,171.024 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U6
0.8376 0.05674 0.005684 0.9 VDD 180.823,171.024 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U7
0.8371 0.05717 0.005693 0.9 VDD 180.958,170.448 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U8
0.8372 0.05719 0.005567 0.9 VDD 179.248,170.448 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U3
0.8382 0.05737 0.004468 0.9 VDD 181.813,168.720 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[0]
0.838 0.05715 0.004808 0.9 VDD 181.813,169.872 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[1]
0.8379 0.05738 0.004754 0.9 VDD 181.453,169.296 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/U3
0.8378 0.05737 0.004801 0.9 VDD 181.768,169.296 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/U4
0.8381 0.05742 0.004508 0.9 VDD 180.058,168.720 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/U5
0.842 0.05506 0.002955 0.9 VDD 212.143,165.264 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/clk_gate_outstanding_counter_reg/latch
0.844 0.05408 0.001963 0.9 VDD 208.273,162.960 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[2]
0.8439 0.05424 0.001905 0.9 VDD 205.843,162.960 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[1]
0.8429 0.05502 0.002082 0.9 VDD 204.223,165.840 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[9]
0.8438 0.05393 0.00226 0.9 VDD 204.673,166.992 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[8]
0.8441 0.05356 0.002299 0.9 VDD 205.123,167.568 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[7]
0.8437 0.05355 0.002709 0.9 VDD 210.793,166.416 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[6]
0.8445 0.05318 0.002366 0.9 VDD 210.793,167.568 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[5]
0.8421 0.05516 0.002706 0.9 VDD 210.703,165.840 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[4]
0.8437 0.05334 0.002934 0.9 VDD 210.883,164.688 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[3]
0.8442 0.05424 0.001525 0.9 VDD 204.853,163.536 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[0]
0.8388 0.05787 0.003329 0.9 VDD 181.543,165.840 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/CS_reg[0]
0.8444 0.05411 0.001517 0.9 VDD 207.868,163.536 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U4
0.842 0.05519 0.002771 0.9 VDD 208.588,165.264 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U5
0.8452 0.05333 0.001504 0.9 VDD 208.768,168.144 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U6
0.8438 0.05363 0.002614 0.9 VDD 209.668,166.416 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U7
0.8439 0.05372 0.002363 0.9 VDD 208.498,166.992 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U8
0.8439 0.05393 0.002144 0.9 VDD 204.808,166.416 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U9
0.8424 0.05531 0.002331 0.9 VDD 182.038,164.112 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U10
0.8413 0.05533 0.003421 0.9 VDD 181.453,164.688 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U12
0.8414 0.05535 0.003229 0.9 VDD 180.328,164.688 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U13
0.8392 0.05769 0.003085 0.9 VDD 179.923,165.840 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U14
0.8391 0.05774 0.003153 0.9 VDD 180.373,165.840 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U15
0.8414 0.05534 0.003276 0.9 VDD 180.598,164.688 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U16
0.8425 0.05512 0.002416 0.9 VDD 205.258,165.264 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U17
0.845 0.05349 0.001517 0.9 VDD 207.913,164.112 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U18
0.8438 0.05345 0.002784 0.9 VDD 208.768,164.688 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U19
0.8439 0.05376 0.002361 0.9 VDD 208.048,166.992 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U20
0.8438 0.05388 0.002324 0.9 VDD 205.888,166.992 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U21
0.8426 0.05518 0.00226 0.9 VDD 205.933,165.840 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U22
0.8389 0.05779 0.003307 0.9 VDD 180.778,165.264 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U23
0.8438 0.05386 0.002301 0.9 VDD 206.338,166.416 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U24
0.8438 0.05371 0.002525 0.9 VDD 208.678,166.416 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U25
0.8439 0.05369 0.002365 0.9 VDD 208.993,166.992 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U28
0.8443 0.05333 0.002364 0.9 VDD 208.723,167.568 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U29
0.8443 0.05336 0.002362 0.9 VDD 208.228,167.568 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U30
0.844 0.05364 0.002366 0.9 VDD 209.623,166.992 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U31
0.8422 0.0552 0.002637 0.9 VDD 206.878,165.264 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U32
0.8438 0.05376 0.002467 0.9 VDD 208.048,166.416 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U34
0.8423 0.05519 0.002484 0.9 VDD 208.228,165.840 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U36
0.8438 0.05366 0.002582 0.9 VDD 209.308,166.416 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U38
0.8439 0.05356 0.002579 0.9 VDD 206.203,164.688 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U40
0.8439 0.05357 0.002506 0.9 VDD 205.753,164.688 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U41
0.844 0.05359 0.002416 0.9 VDD 205.258,164.688 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U42
0.845 0.05346 0.001511 0.9 VDD 208.543,164.112 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U43
0.8451 0.05339 0.001495 0.9 VDD 210.028,164.112 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U44
0.8445 0.05399 0.001506 0.9 VDD 209.083,163.536 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U45
0.8446 0.05392 0.0015 0.9 VDD 209.668,163.536 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U47
0.8451 0.05341 0.001501 0.9 VDD 209.578,164.112 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U48
0.8437 0.05341 0.002848 0.9 VDD 209.668,164.688 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U50
0.8438 0.05378 0.002428 0.9 VDD 207.643,166.416 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U51
0.8438 0.05385 0.002336 0.9 VDD 206.698,166.416 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U52
0.8438 0.05383 0.002351 0.9 VDD 206.968,166.992 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U53
0.8439 0.05388 0.002264 0.9 VDD 205.978,166.416 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U54
0.8439 0.0539 0.002205 0.9 VDD 205.393,166.416 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U55
0.8438 0.05354 0.002622 0.9 VDD 206.698,164.688 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U56
0.8421 0.0552 0.00267 0.9 VDD 207.283,165.264 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U57
0.845 0.05351 0.00152 0.9 VDD 207.328,164.112 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U59
0.8438 0.05351 0.002681 0.9 VDD 207.418,164.688 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U60
0.8438 0.05348 0.00273 0.9 VDD 208.048,164.688 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U62
0.8438 0.05382 0.00238 0.9 VDD 207.148,166.416 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U63
0.8421 0.05519 0.002709 0.9 VDD 207.778,165.264 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U64
0.8439 0.05379 0.002358 0.9 VDD 207.598,166.992 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U65
0.8451 0.0534 0.001521 0.9 VDD 207.598,168.144 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U66
0.8442 0.05341 0.002357 0.9 VDD 207.553,167.568 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U67
0.845 0.05347 0.001535 0.9 VDD 206.608,168.144 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U68
0.8449 0.05357 0.001524 0.9 VDD 205.933,164.112 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U69
0.8449 0.05353 0.001522 0.9 VDD 206.878,164.112 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U70
0.8443 0.0542 0.001523 0.9 VDD 206.428,163.536 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U71
0.8442 0.05344 0.002352 0.9 VDD 207.058,167.568 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U72
0.8442 0.05347 0.002344 0.9 VDD 206.518,167.568 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U73
0.8438 0.05386 0.002338 0.9 VDD 206.338,166.992 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U74
0.8423 0.05518 0.002546 0.9 VDD 208.903,165.840 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U75
0.8452 0.0533 0.001497 0.9 VDD 209.218,168.144 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U76
0.844 0.05359 0.002366 0.9 VDD 210.298,166.992 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U77
0.8438 0.05343 0.002817 0.9 VDD 209.218,164.688 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U78
0.8451 0.05336 0.001489 0.9 VDD 210.478,164.112 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U79
0.8511 0.03686 0.01208 0.9 VDD 157.468,73.104 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CTS_cdb_buf_00189
0.8568 0.03494 0.008223 0.9 VDD 163.183,73.104 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CTS_cdb_buf_00190
0.8553 0.03766 0.00709 0.9 VDD 136.408,80.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U2
0.8547 0.03699 0.008298 0.9 VDD 134.518,74.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U3
0.8557 0.03651 0.007795 0.9 VDD 126.463,79.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U5
0.8564 0.0377 0.005885 0.9 VDD 131.053,81.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U6
0.8556 0.0361 0.008311 0.9 VDD 126.283,77.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U7
0.8528 0.03795 0.009203 0.9 VDD 134.113,71.376 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U8
0.8562 0.0368 0.006977 0.9 VDD 134.563,78.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U9
0.8568 0.03761 0.005563 0.9 VDD 130.603,81.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U10
0.8572 0.03706 0.005741 0.9 VDD 128.533,80.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U11
0.8559 0.03758 0.006489 0.9 VDD 133.663,80.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U12
0.8552 0.03651 0.008249 0.9 VDD 126.463,78.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U13
0.8547 0.03706 0.008264 0.9 VDD 132.313,70.800 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U14
0.8553 0.03761 0.007059 0.9 VDD 134.653,80.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U15
0.8549 0.03783 0.007284 0.9 VDD 134.653,77.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U16
0.8569 0.03592 0.007191 0.9 VDD 130.693,70.224 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U17
0.8556 0.03808 0.006324 0.9 VDD 132.943,81.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U18
0.853 0.03778 0.00921 0.9 VDD 133.753,70.800 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U19
0.8571 0.03478 0.008095 0.9 VDD 127.453,71.952 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U20
0.8577 0.03498 0.007285 0.9 VDD 128.893,70.224 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U21
0.8558 0.03584 0.008355 0.9 VDD 126.193,77.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U22
0.8569 0.03429 0.008797 0.9 VDD 126.283,72.528 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U23
0.8538 0.03728 0.008915 0.9 VDD 133.303,70.224 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U24
0.8532 0.03756 0.009257 0.9 VDD 134.203,71.952 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U25
0.8574 0.03535 0.007285 0.9 VDD 128.893,70.800 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U26
0.8567 0.03482 0.008464 0.9 VDD 126.373,73.680 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U27
0.8558 0.03639 0.007788 0.9 VDD 131.593,70.224 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U28
0.8564 0.03474 0.008852 0.9 VDD 126.193,73.104 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U29
0.8575 0.03539 0.007152 0.9 VDD 128.983,71.376 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U30
0.8557 0.03661 0.007669 0.9 VDD 131.413,70.800 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U31
0.8527 0.03777 0.009497 0.9 VDD 134.743,72.528 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U32
0.8559 0.03702 0.007118 0.9 VDD 127.813,79.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U33
0.8534 0.03835 0.008213 0.9 VDD 134.293,73.680 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U34
0.8549 0.03702 0.008061 0.9 VDD 132.223,71.376 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U35
0.857 0.03729 0.005684 0.9 VDD 129.073,81.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U36
0.8555 0.03763 0.006843 0.9 VDD 135.238,80.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U37
0.8557 0.03761 0.006692 0.9 VDD 134.563,80.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U38
0.8542 0.03872 0.007071 0.9 VDD 136.318,81.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U39
0.8547 0.03848 0.006793 0.9 VDD 135.013,81.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U40
0.8551 0.03766 0.007207 0.9 VDD 137.038,80.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U41
0.8554 0.03765 0.006962 0.9 VDD 135.778,80.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U2
0.8559 0.0368 0.007253 0.9 VDD 134.428,77.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U3
0.8543 0.0371 0.008645 0.9 VDD 124.753,79.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U5
0.8569 0.03736 0.005736 0.9 VDD 130.423,80.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U6
0.8541 0.03682 0.009106 0.9 VDD 124.753,78.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U7
0.8542 0.03716 0.00866 0.9 VDD 133.213,71.952 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U8
0.8542 0.03869 0.007059 0.9 VDD 134.653,79.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U9
0.8572 0.03691 0.005871 0.9 VDD 127.273,81.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U10
0.8574 0.03666 0.005908 0.9 VDD 126.913,80.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U11
0.8557 0.03755 0.006739 0.9 VDD 132.943,80.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U12
0.8542 0.03689 0.008926 0.9 VDD 125.113,78.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U13
0.8566 0.0362 0.00724 0.9 VDD 130.873,71.952 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U14
0.8555 0.03759 0.006909 0.9 VDD 133.843,80.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U15
0.8547 0.03778 0.007526 0.9 VDD 134.023,76.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U16
0.8567 0.03621 0.007076 0.9 VDD 130.603,71.376 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U17
0.8563 0.03753 0.006157 0.9 VDD 132.223,80.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U18
0.8538 0.03742 0.008738 0.9 VDD 133.033,70.800 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U19
0.8551 0.03555 0.00932 0.9 VDD 124.843,73.680 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U20
0.8583 0.03422 0.007456 0.9 VDD 128.803,69.072 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U21
0.8541 0.03682 0.009061 0.9 VDD 124.753,77.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U22
0.8557 0.03492 0.009427 0.9 VDD 124.933,71.952 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U23
0.8544 0.03632 0.009319 0.9 VDD 133.123,69.072 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U24
0.8539 0.0373 0.008815 0.9 VDD 133.573,72.528 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U25
0.8578 0.03536 0.006834 0.9 VDD 129.613,69.648 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U26
0.8552 0.03504 0.009727 0.9 VDD 124.753,72.528 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U27
0.8568 0.0354 0.007783 0.9 VDD 131.233,69.072 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U28
0.8547 0.03562 0.009727 0.9 VDD 124.753,73.104 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U29
0.8574 0.03542 0.007152 0.9 VDD 128.983,71.952 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U30
0.8559 0.03625 0.007856 0.9 VDD 131.323,69.648 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U31
0.8546 0.03701 0.008392 0.9 VDD 132.853,72.528 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U32
0.8557 0.03662 0.00766 0.9 VDD 126.733,80.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U33
0.8552 0.03679 0.007973 0.9 VDD 133.663,74.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U34
0.8553 0.03672 0.008007 0.9 VDD 132.133,71.952 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U35
0.8573 0.03721 0.005486 0.9 VDD 128.713,81.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U36
0.854 0.03879 0.007165 0.9 VDD 135.238,79.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U37
0.8552 0.03827 0.00655 0.9 VDD 133.933,81.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U38
0.8543 0.03866 0.006998 0.9 VDD 135.958,81.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U39
0.855 0.03766 0.007359 0.9 VDD 136.318,80.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U40
0.8538 0.03891 0.007302 0.9 VDD 136.003,79.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U41
0.8542 0.03963 0.006174 0.9 VDD 135.418,85.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U2
0.8562 0.03779 0.00601 0.9 VDD 124.618,84.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U4
0.8552 0.03945 0.005373 0.9 VDD 131.278,86.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U5
0.8563 0.03769 0.00601 0.9 VDD 124.618,84.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U6
0.8546 0.03985 0.005593 0.9 VDD 132.808,87.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U7
0.8549 0.03928 0.005839 0.9 VDD 133.798,85.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U8
0.8561 0.03883 0.005062 0.9 VDD 129.028,86.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U9
0.8562 0.03762 0.006166 0.9 VDD 126.688,85.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U10
0.8539 0.03997 0.006151 0.9 VDD 133.258,86.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U11
0.8574 0.03701 0.00563 0.9 VDD 126.598,82.320 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U12
0.8554 0.03916 0.005471 0.9 VDD 132.088,85.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U13
0.8542 0.03949 0.00629 0.9 VDD 133.618,86.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U14
0.8544 0.03928 0.006332 0.9 VDD 133.798,84.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U15
0.8572 0.03746 0.005333 0.9 VDD 129.928,82.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U16
0.8543 0.03981 0.005905 0.9 VDD 132.628,86.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U17
0.8558 0.03814 0.006108 0.9 VDD 133.258,81.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U18
0.8573 0.03716 0.005557 0.9 VDD 127.678,82.320 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U19
0.857 0.03716 0.005883 0.9 VDD 127.678,82.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U20
0.8551 0.03843 0.00645 0.9 VDD 124.528,86.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U21
0.8545 0.03847 0.006997 0.9 VDD 124.438,85.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U22
0.8551 0.03916 0.005694 0.9 VDD 132.088,86.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U23
0.855 0.03852 0.006518 0.9 VDD 134.428,84.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U24
0.8572 0.03733 0.00547 0.9 VDD 128.938,82.320 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U25
0.8551 0.03787 0.007063 0.9 VDD 124.258,85.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U26
0.8569 0.03753 0.005535 0.9 VDD 130.468,82.320 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U27
0.8558 0.03758 0.006573 0.9 VDD 124.978,83.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U28
0.8571 0.03732 0.005578 0.9 VDD 128.848,82.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U29
0.8555 0.03947 0.00506 0.9 VDD 131.368,87.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U30
0.8557 0.03801 0.00634 0.9 VDD 134.428,82.320 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U31
0.856 0.03814 0.00583 0.9 VDD 127.588,85.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U32
0.8552 0.03844 0.006359 0.9 VDD 133.888,84.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U33
0.8546 0.03966 0.005694 0.9 VDD 132.088,86.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U34
0.8565 0.03805 0.005491 0.9 VDD 128.488,85.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U35
0.8541 0.03941 0.006518 0.9 VDD 134.428,84.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U36
0.8533 0.03916 0.007527 0.9 VDD 138.793,81.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/RR_FLAG_o_reg[1]
0.8531 0.03921 0.007712 0.9 VDD 138.343,79.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/RR_FLAG_o_reg[0]
0.8547 0.03765 0.007681 0.9 VDD 138.163,80.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/U3
0.855 0.03765 0.007306 0.9 VDD 137.578,80.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/U4
0.8546 0.03765 0.007743 0.9 VDD 138.748,80.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/U5
0.8547 0.03668 0.00867 0.9 VDD 156.523,76.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/clk_gate_outstanding_counter_reg/latch
0.8509 0.04003 0.009112 0.9 VDD 150.583,81.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CS_reg[0]
0.8542 0.03691 0.008877 0.9 VDD 154.093,75.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[2]
0.8542 0.03818 0.007629 0.9 VDD 154.093,78.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[1]
0.8515 0.04004 0.008456 0.9 VDD 149.953,81.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CS_reg[1]
0.8528 0.03868 0.008501 0.9 VDD 149.593,79.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9]
0.8545 0.03759 0.007891 0.9 VDD 148.513,77.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[8]
0.8536 0.03743 0.008949 0.9 VDD 148.423,75.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[7]
0.8541 0.03755 0.008373 0.9 VDD 148.513,74.832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[6]
0.8507 0.03913 0.01016 0.9 VDD 151.483,73.680 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[5]
0.8519 0.03842 0.009699 0.9 VDD 153.823,73.680 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[4]
0.8479 0.0387 0.01345 0.9 VDD 153.013,73.104 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[3]
0.8533 0.03819 0.00854 0.9 VDD 154.003,79.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[0]
0.8482 0.03952 0.01224 0.9 VDD 139.198,71.952 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U4
0.8541 0.0375 0.008433 0.9 VDD 150.988,80.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U6
0.8541 0.0375 0.008437 0.9 VDD 150.808,80.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U7
0.854 0.03749 0.008525 0.9 VDD 151.528,80.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U9
0.854 0.0375 0.00852 0.9 VDD 150.988,80.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U10
0.8538 0.03863 0.00759 0.9 VDD 150.088,78.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U11
0.856 0.03646 0.007579 0.9 VDD 149.368,78.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U12
0.8557 0.03644 0.007834 0.9 VDD 149.998,77.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U13
0.8539 0.03719 0.008913 0.9 VDD 152.338,76.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U14
0.8547 0.03698 0.008369 0.9 VDD 152.068,74.832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U15
0.8525 0.0372 0.01026 0.9 VDD 150.808,74.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U16
0.8543 0.03732 0.008377 0.9 VDD 149.818,75.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U17
0.8544 0.03722 0.008376 0.9 VDD 150.943,75.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U18
0.856 0.03643 0.007594 0.9 VDD 150.358,78.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U19
0.854 0.03751 0.008511 0.9 VDD 150.313,80.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U21
0.854 0.03752 0.008503 0.9 VDD 149.728,80.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U22
0.854 0.03752 0.008438 0.9 VDD 149.728,80.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U23
0.8477 0.04003 0.01224 0.9 VDD 139.198,71.376 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U24
0.8481 0.04003 0.01189 0.9 VDD 139.198,70.800 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U25
0.8476 0.04023 0.01213 0.9 VDD 139.738,70.800 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U26
0.8478 0.03969 0.01251 0.9 VDD 139.648,71.952 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U27
0.849 0.03952 0.0115 0.9 VDD 139.198,72.528 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U28
0.849 0.03966 0.01137 0.9 VDD 138.838,73.104 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U29
0.8484 0.03989 0.01174 0.9 VDD 138.838,70.800 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U30
0.8488 0.0397 0.0115 0.9 VDD 139.198,73.104 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U31
0.8544 0.03761 0.007994 0.9 VDD 142.123,80.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U32
0.8553 0.03704 0.007658 0.9 VDD 153.553,77.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U33
0.8547 0.0369 0.008365 0.9 VDD 152.518,74.832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U34
0.8538 0.03727 0.008942 0.9 VDD 150.358,75.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U35
0.8547 0.03745 0.007834 0.9 VDD 149.998,77.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U36
0.8529 0.03855 0.008517 0.9 VDD 150.808,79.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U37
0.8547 0.03763 0.007676 0.9 VDD 140.548,80.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U38
0.853 0.03849 0.008523 0.9 VDD 151.303,79.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U39
0.8559 0.03639 0.007761 0.9 VDD 151.618,77.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U40
0.8545 0.03717 0.008374 0.9 VDD 151.438,75.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U41
0.8545 0.03708 0.008373 0.9 VDD 151.483,74.832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U43
0.8544 0.03725 0.008377 0.9 VDD 150.493,74.832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U44
0.8544 0.03726 0.008377 0.9 VDD 150.448,75.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U45
0.8543 0.03735 0.008377 0.9 VDD 149.863,74.832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U46
0.8537 0.03739 0.008941 0.9 VDD 150.538,76.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U47
0.8539 0.03714 0.008923 0.9 VDD 151.798,75.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U50
0.8543 0.03735 0.008376 0.9 VDD 149.458,75.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U52
0.8549 0.03732 0.007784 0.9 VDD 151.123,77.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U53
0.8538 0.03723 0.008937 0.9 VDD 150.808,75.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U54
0.8536 0.03743 0.008943 0.9 VDD 150.133,76.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U55
0.8536 0.03748 0.008945 0.9 VDD 149.638,76.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U56
0.8535 0.03753 0.008947 0.9 VDD 149.188,76.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U57
0.8546 0.03706 0.008364 0.9 VDD 152.563,75.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U59
0.8536 0.0367 0.009744 0.9 VDD 153.598,74.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U60
0.8547 0.03694 0.008346 0.9 VDD 153.823,75.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U61
0.8537 0.03664 0.009665 0.9 VDD 153.958,74.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U63
0.855 0.03669 0.008349 0.9 VDD 153.688,74.832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U64
0.8546 0.03701 0.008356 0.9 VDD 153.148,75.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U66
0.8561 0.03629 0.007632 0.9 VDD 154.003,77.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U67
0.8559 0.03636 0.007722 0.9 VDD 152.383,77.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U68
0.856 0.03636 0.007617 0.9 VDD 152.428,78.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U69
0.8537 0.03737 0.008938 0.9 VDD 150.718,76.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U70
0.856 0.03634 0.007695 0.9 VDD 152.878,77.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U71
0.856 0.03632 0.007666 0.9 VDD 153.418,77.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U72
0.8539 0.03718 0.008929 0.9 VDD 151.393,75.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U73
0.8545 0.03716 0.008376 0.9 VDD 150.988,74.832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U74
0.8527 0.0371 0.01018 0.9 VDD 151.348,74.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U75
0.8558 0.0364 0.007778 0.9 VDD 151.258,77.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U76
0.856 0.0364 0.007607 0.9 VDD 151.438,78.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U77
0.8539 0.03855 0.007599 0.9 VDD 150.808,78.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U78
0.8557 0.03643 0.007818 0.9 VDD 150.358,77.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U79
0.856 0.03645 0.007585 0.9 VDD 149.773,78.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U80
0.855 0.03724 0.00775 0.9 VDD 151.843,77.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U81
0.8552 0.0371 0.007686 0.9 VDD 153.058,77.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U83
0.8551 0.03717 0.007715 0.9 VDD 152.518,77.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U84
0.854 0.03713 0.008904 0.9 VDD 152.788,76.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U86
0.8548 0.03682 0.008359 0.9 VDD 152.968,74.832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U87
0.8533 0.03682 0.009869 0.9 VDD 152.968,74.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U88
0.8558 0.03642 0.007798 0.9 VDD 150.808,77.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U89
0.8557 0.03646 0.007862 0.9 VDD 149.278,77.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U90
0.8529 0.03904 0.008017 0.9 VDD 142.438,79.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U91
0.8535 0.03796 0.008531 0.9 VDD 140.278,76.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U92
0.8529 0.039 0.008068 0.9 VDD 143.158,79.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U93
0.8543 0.03796 0.007753 0.9 VDD 140.188,77.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U94
0.8472 0.03994 0.01288 0.9 VDD 140.278,71.952 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U95
0.8556 0.03662 0.00781 0.9 VDD 143.158,77.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U96
0.8535 0.03898 0.007483 0.9 VDD 143.698,78.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U97
0.8535 0.03901 0.007472 0.9 VDD 143.068,78.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U98
0.8556 0.03663 0.007801 0.9 VDD 142.618,77.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U99
0.8543 0.03795 0.007761 0.9 VDD 140.548,77.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U100
0.8489 0.03933 0.01174 0.9 VDD 138.838,70.224 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U101
0.8529 0.03898 0.008105 0.9 VDD 143.698,79.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U102
0.8535 0.03791 0.008588 0.9 VDD 141.358,76.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U103
0.8501 0.03857 0.01133 0.9 VDD 138.658,68.496 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U104
0.8543 0.03787 0.007796 0.9 VDD 142.348,77.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U105
0.847 0.03952 0.01351 0.9 VDD 139.468,69.648 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U106
0.8485 0.0395 0.01197 0.9 VDD 139.378,70.224 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U107
0.8478 0.03879 0.0134 0.9 VDD 139.288,69.072 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U108
0.8487 0.03972 0.01154 0.9 VDD 138.388,70.800 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U109
0.8478 0.03925 0.01299 0.9 VDD 138.568,69.648 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U110
0.8482 0.03864 0.01314 0.9 VDD 138.838,69.072 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U111
0.8481 0.03968 0.01224 0.9 VDD 140.008,70.224 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U112
0.8486 0.03848 0.01288 0.9 VDD 138.388,69.072 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U113
0.8482 0.03994 0.01189 0.9 VDD 140.278,72.528 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U114
0.8496 0.03879 0.01166 0.9 VDD 139.288,68.496 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U115
0.854 0.03837 0.007617 0.9 VDD 152.383,78.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U116
0.856 0.03634 0.007621 0.9 VDD 152.968,78.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U117
0.8521 0.03954 0.008364 0.9 VDD 153.643,81.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/FE_PHC89_CS
0.852 0.03962 0.008374 0.9 VDD 153.283,81.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/FE_PHC85_CS
0.8514 0.03943 0.009142 0.9 VDD 154.093,81.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/FE_PHC84_CS
0.8513 0.03949 0.009166 0.9 VDD 153.823,81.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/FE_PHC47_CS
0.851 0.03975 0.009261 0.9 VDD 152.743,81.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/CS_reg
0.8459 0.05096 0.003137 0.9 VDD 158.998,128.976 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U3
0.8448 0.05158 0.003577 0.9 VDD 158.728,130.128 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U4
0.8451 0.0517 0.003219 0.9 VDD 158.278,129.552 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U5
0.8451 0.05144 0.003421 0.9 VDD 156.478,128.976 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U6
0.8439 0.05213 0.003954 0.9 VDD 156.523,130.128 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U7
0.8442 0.05197 0.003839 0.9 VDD 157.198,130.128 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U8
0.8445 0.05211 0.003406 0.9 VDD 156.613,129.552 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U9
0.8445 0.05186 0.003664 0.9 VDD 154.228,128.976 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U10
0.854 0.03744 0.008537 0.9 VDD 153.418,80.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U11
0.8522 0.03946 0.008355 0.9 VDD 153.958,81.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U12
0.854 0.03747 0.00853 0.9 VDD 152.158,80.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U15
0.8541 0.03747 0.008399 0.9 VDD 152.338,80.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U16
0.8443 0.05195 0.00371 0.9 VDD 153.733,128.976 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U17
0.8434 0.05288 0.003734 0.9 VDD 153.463,129.552 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U18
0.8439 0.05202 0.004119 0.9 VDD 153.328,128.400 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U19
0.8458 0.04653 0.007696 0.9 VDD 152.743,102.480 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U20
0.8519 0.03974 0.008388 0.9 VDD 152.788,81.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U21
0.8441 0.05209 0.003776 0.9 VDD 152.968,128.976 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U23
0.8427 0.05283 0.004435 0.9 VDD 153.688,130.128 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U24
0.8436 0.05273 0.003677 0.9 VDD 154.093,129.552 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U25
0.8424 0.05305 0.004596 0.9 VDD 152.698,130.128 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U26
0.8427 0.05185 0.005409 0.9 VDD 151.978,123.792 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U27
0.8428 0.05534 0.001859 0.9 VDD 171.733,161.808 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/FE_RC_1_0
0.8428 0.05534 0.001883 0.9 VDD 172.003,161.808 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/FE_RC_0_0
0.8385 0.05787 0.003587 0.9 VDD 182.443,165.264 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/CS_reg[0]
0.8386 0.05766 0.003736 0.9 VDD 184.693,165.264 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/CS_reg[1]
0.8426 0.05547 0.00195 0.9 VDD 173.128,162.960 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U3
0.8426 0.05532 0.002062 0.9 VDD 174.568,162.384 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U5
0.8427 0.05548 0.001858 0.9 VDD 172.228,162.960 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U6
0.8423 0.05528 0.002459 0.9 VDD 183.568,164.112 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U8
0.841 0.05526 0.003698 0.9 VDD 184.108,164.688 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U9
0.8423 0.05529 0.002419 0.9 VDD 183.073,164.112 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U10
0.8388 0.05774 0.00344 0.9 VDD 183.883,165.840 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U12
0.8389 0.05767 0.003471 0.9 VDD 184.558,165.840 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U13
0.8424 0.05515 0.002455 0.9 VDD 183.523,163.536 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U14
0.8398 0.05555 0.004653 0.9 VDD 160.843,159.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U15
0.8403 0.0557 0.004009 0.9 VDD 161.788,158.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U16
0.8409 0.05555 0.003521 0.9 VDD 162.688,152.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U17
0.8407 0.05572 0.003596 0.9 VDD 162.058,157.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U18
0.8405 0.05577 0.003778 0.9 VDD 162.283,157.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U19
0.8409 0.05556 0.003517 0.9 VDD 162.508,159.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U20
0.8408 0.05583 0.003407 0.9 VDD 162.868,158.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U21
0.8411 0.05587 0.003019 0.9 VDD 163.228,158.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U22
0.8428 0.05534 0.001827 0.9 VDD 171.958,162.384 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U23
0.8425 0.05545 0.002022 0.9 VDD 174.028,162.960 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U24
0.8422 0.05526 0.002501 0.9 VDD 184.108,164.112 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U25
0.8425 0.05544 0.002045 0.9 VDD 174.343,162.960 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U26
0.8388 0.05778 0.003417 0.9 VDD 183.388,165.840 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U27
0.8424 0.05518 0.002377 0.9 VDD 182.578,163.536 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U28
0.8423 0.0553 0.002377 0.9 VDD 182.578,164.112 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U29
0.8428 0.05533 0.001822 0.9 VDD 171.328,161.808 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U30
0.8429 0.05545 0.001611 0.9 VDD 173.938,163.536 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U31
0.8431 0.05547 0.001451 0.9 VDD 172.318,164.112 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U32
0.8424 0.05534 0.002207 0.9 VDD 180.598,164.112 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U33
0.8429 0.05545 0.001624 0.9 VDD 174.073,164.112 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U34
0.843 0.05545 0.001571 0.9 VDD 173.533,164.112 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U35
0.8429 0.05544 0.001677 0.9 VDD 174.658,164.112 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U36
0.8429 0.05543 0.001686 0.9 VDD 174.748,163.536 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U37
0.8417 0.05373 0.004615 0.9 VDD 194.008,172.176 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00320
0.8424 0.05479 0.002797 0.9 VDD 189.463,164.112 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00186
0.8423 0.05485 0.002816 0.9 VDD 189.103,164.112 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00187
0.8445 0.05384 0.001691 0.9 VDD 201.163,166.992 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00184
0.8438 0.05385 0.002348 0.9 VDD 206.653,166.992 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00185
0.8434 0.05286 0.003764 0.9 VDD 196.078,172.176 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/cg_cell/clk_en_reg
0.8439 0.05364 0.002473 0.9 VDD 194.008,167.568 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/cg_cell/U2
0.8421 0.05351 0.004413 0.9 VDD 194.548,172.176 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/cg_cell/U3
0.8437 0.05377 0.002502 0.9 VDD 194.863,164.688 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_Push_Pointer_CS_reg/latch
0.8422 0.0552 0.002571 0.9 VDD 206.113,165.264 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_Pop_Pointer_CS_reg/latch
0.84 0.05483 0.005188 0.9 VDD 192.613,171.024 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[7]/latch
0.8447 0.05309 0.002209 0.9 VDD 202.963,172.176 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[6]/latch
0.8419 0.05375 0.004347 0.9 VDD 194.953,171.024 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[5]/latch
0.8427 0.0531 0.004168 0.9 VDD 194.953,174.480 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[4]/latch
0.8443 0.05319 0.002504 0.9 VDD 199.093,174.480 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[3]/latch
0.8446 0.0534 0.002016 0.9 VDD 202.963,169.872 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[2]/latch
0.8444 0.05315 0.002415 0.9 VDD 202.963,174.480 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.8436 0.05297 0.003386 0.9 VDD 197.293,174.480 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.8436 0.05419 0.002248 0.9 VDD 194.143,162.960 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CS_reg[1]
0.8445 0.05396 0.001509 0.9 VDD 198.823,163.536 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Push_Pointer_CS_reg[2]
0.8433 0.05423 0.002427 0.9 VDD 193.963,163.536 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CS_reg[0]
0.8437 0.05462 0.001716 0.9 VDD 201.523,165.264 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[1]
0.8444 0.05388 0.00168 0.9 VDD 201.703,166.416 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[2]
0.8444 0.05396 0.00163 0.9 VDD 198.823,162.960 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Push_Pointer_CS_reg[0]
0.8448 0.05364 0.001531 0.9 VDD 198.823,164.688 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Push_Pointer_CS_reg[1]
0.8409 0.05423 0.004831 0.9 VDD 193.693,170.448 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][2]
0.8406 0.05456 0.004823 0.9 VDD 193.243,171.600 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][1]
0.8419 0.05429 0.003814 0.9 VDD 193.603,169.296 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][0]
0.8449 0.05311 0.002024 0.9 VDD 202.963,171.024 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][2]
0.8447 0.05313 0.002188 0.9 VDD 202.603,171.600 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][1]
0.8446 0.05341 0.002023 0.9 VDD 202.873,170.448 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][0]
0.8431 0.05315 0.003741 0.9 VDD 196.213,170.448 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][2]
0.8435 0.05313 0.003331 0.9 VDD 197.023,171.600 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][1]
0.8438 0.05322 0.002992 0.9 VDD 196.213,169.296 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][0]
0.843 0.05298 0.003981 0.9 VDD 195.583,173.904 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][2]
0.8444 0.05294 0.002618 0.9 VDD 195.673,173.328 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][1]
0.8422 0.05364 0.004184 0.9 VDD 195.133,171.600 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][0]
0.8457 0.05223 0.00203 0.9 VDD 200.803,175.632 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][2]
0.8447 0.05322 0.00203 0.9 VDD 200.803,175.056 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][1]
0.8448 0.05304 0.002207 0.9 VDD 200.803,173.904 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][0]
0.8451 0.0533 0.001579 0.9 VDD 202.963,168.720 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][2]
0.8447 0.0533 0.002018 0.9 VDD 203.053,169.296 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][1]
0.8444 0.05358 0.001984 0.9 VDD 202.693,167.568 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][0]
0.8446 0.05301 0.002401 0.9 VDD 202.693,173.904 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][2]
0.8449 0.0531 0.001999 0.9 VDD 202.603,172.752 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][1]
0.845 0.05302 0.001997 0.9 VDD 202.513,173.328 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][0]
0.8449 0.05236 0.002689 0.9 VDD 197.743,175.632 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][2]
0.8442 0.05301 0.002742 0.9 VDD 197.563,175.056 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][1]
0.8438 0.0529 0.003306 0.9 VDD 197.473,173.904 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][0]
0.8445 0.05371 0.00176 0.9 VDD 201.703,164.688 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[0]
0.8443 0.05365 0.002102 0.9 VDD 195.718,163.536 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U3
0.844 0.05378 0.002269 0.9 VDD 194.818,164.112 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U5
0.8445 0.05357 0.001971 0.9 VDD 196.258,162.960 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U6
0.844 0.05367 0.002305 0.9 VDD 195.673,165.264 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U8
0.8442 0.0544 0.001399 0.9 VDD 200.443,165.264 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U9
0.8446 0.05346 0.001958 0.9 VDD 196.483,164.112 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U11
0.8451 0.05346 0.001474 0.9 VDD 200.173,167.568 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U13
0.8448 0.05375 0.001484 0.9 VDD 200.218,166.992 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U14
0.845 0.05349 0.001492 0.9 VDD 200.848,168.144 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U15
0.8449 0.05349 0.001593 0.9 VDD 200.713,167.568 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U16
0.8446 0.0538 0.001603 0.9 VDD 200.758,166.992 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U17
0.8444 0.05364 0.001915 0.9 VDD 196.708,163.536 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U18
0.8444 0.05378 0.001786 0.9 VDD 197.653,162.960 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U19
0.845 0.05341 0.001545 0.9 VDD 199.318,168.144 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U20
0.845 0.05337 0.001683 0.9 VDD 198.598,168.144 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U21
0.845 0.05339 0.001605 0.9 VDD 199.003,168.144 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U22
0.8448 0.05358 0.001657 0.9 VDD 198.058,164.112 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U24
0.8445 0.0538 0.001717 0.9 VDD 197.743,163.536 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U25
0.8448 0.05352 0.001695 0.9 VDD 197.923,166.416 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U26
0.8444 0.05388 0.001764 0.9 VDD 197.878,165.264 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U27
0.8434 0.054 0.002595 0.9 VDD 193.558,166.416 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U28
0.844 0.05367 0.002349 0.9 VDD 194.773,166.416 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U29
0.8443 0.05361 0.002136 0.9 VDD 195.808,165.840 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U30
0.845 0.05351 0.00151 0.9 VDD 201.253,168.144 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U31
0.8444 0.05421 0.001361 0.9 VDD 199.498,165.840 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U32
0.8452 0.05329 0.001487 0.9 VDD 200.758,168.720 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U33
0.8451 0.05343 0.001466 0.9 VDD 199.723,168.144 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U34
0.8448 0.05362 0.001579 0.9 VDD 198.913,166.992 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U35
0.8449 0.0533 0.001822 0.9 VDD 197.608,167.568 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U36
0.8449 0.05365 0.001428 0.9 VDD 199.183,166.416 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U37
0.8448 0.05367 0.001494 0.9 VDD 199.363,166.992 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U38
0.8451 0.0534 0.001519 0.9 VDD 199.228,167.568 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U39
0.8451 0.05343 0.001434 0.9 VDD 199.678,167.568 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U40
0.845 0.05369 0.001332 0.9 VDD 199.633,166.416 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U42
0.8449 0.0536 0.001533 0.9 VDD 198.688,166.416 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U43
0.8444 0.05369 0.001893 0.9 VDD 196.978,165.840 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U44
0.8447 0.05327 0.002051 0.9 VDD 198.778,169.296 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U46
0.8448 0.05358 0.001655 0.9 VDD 198.508,166.992 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U47
0.845 0.05337 0.001621 0.9 VDD 198.688,167.568 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U48
0.8449 0.05334 0.001722 0.9 VDD 198.148,167.568 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U49
0.8447 0.05343 0.001875 0.9 VDD 197.068,166.416 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U50
0.8447 0.05345 0.00188 0.9 VDD 197.293,166.992 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U51
0.8447 0.0532 0.002108 0.9 VDD 196.033,167.568 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U52
0.8442 0.05353 0.002248 0.9 VDD 195.268,166.416 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U53
0.8437 0.05384 0.002477 0.9 VDD 194.143,166.416 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U54
0.8431 0.05441 0.002504 0.9 VDD 194.008,165.840 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U55
0.8431 0.05429 0.002587 0.9 VDD 194.278,165.264 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U57
0.8448 0.05331 0.001835 0.9 VDD 197.788,168.144 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U58
0.8441 0.05357 0.002313 0.9 VDD 195.223,168.720 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U60
0.8446 0.05322 0.00213 0.9 VDD 196.213,168.720 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U61
0.8448 0.05324 0.001962 0.9 VDD 197.113,168.720 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U63
0.8444 0.05325 0.002398 0.9 VDD 197.833,169.296 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U64
0.845 0.05326 0.001734 0.9 VDD 198.328,168.720 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U65
0.8453 0.05328 0.001451 0.9 VDD 200.038,168.720 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U66
0.8449 0.05327 0.001851 0.9 VDD 199.318,169.296 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U67
0.8451 0.05346 0.00146 0.9 VDD 200.218,168.144 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U68
0.845 0.05331 0.001703 0.9 VDD 200.263,169.872 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U69
0.8452 0.05329 0.001502 0.9 VDD 201.073,168.720 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U70
0.8452 0.0533 0.001521 0.9 VDD 201.523,168.720 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U71
0.845 0.05313 0.001894 0.9 VDD 201.118,171.024 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U72
0.8449 0.05329 0.001767 0.9 VDD 199.543,169.872 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U73
0.8451 0.05296 0.001983 0.9 VDD 198.913,173.328 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U74
0.8451 0.05303 0.001857 0.9 VDD 200.623,173.328 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U75
0.8447 0.05313 0.002131 0.9 VDD 199.228,171.024 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U76
0.8447 0.05313 0.00218 0.9 VDD 199.273,171.600 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U77
0.8411 0.05418 0.004693 0.9 VDD 194.053,171.024 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U78
0.845 0.05329 0.001703 0.9 VDD 200.263,169.296 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U79
0.8449 0.05313 0.001986 0.9 VDD 200.758,171.600 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U80
0.8448 0.05292 0.00223 0.9 VDD 197.653,172.752 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U81
0.8451 0.05303 0.00185 0.9 VDD 200.533,172.752 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U82
0.8441 0.05313 0.002804 0.9 VDD 197.968,171.024 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U83
0.8446 0.05297 0.002411 0.9 VDD 198.823,172.176 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U84
0.8436 0.0536 0.002812 0.9 VDD 194.323,172.752 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U85
0.8449 0.05329 0.001798 0.9 VDD 201.073,169.296 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U87
0.8448 0.05333 0.001874 0.9 VDD 200.848,170.448 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U88
0.8442 0.05313 0.002687 0.9 VDD 198.283,171.600 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U89
0.845 0.05303 0.001981 0.9 VDD 200.713,172.176 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U90
0.8445 0.05323 0.00225 0.9 VDD 198.238,169.872 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U91
0.8447 0.05328 0.002011 0.9 VDD 199.453,170.448 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U92
0.8432 0.05421 0.002579 0.9 VDD 193.783,168.720 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U93
0.8424 0.05516 0.002422 0.9 VDD 183.118,163.536 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/U3
0.84 0.05583 0.004187 0.9 VDD 184.513,172.752 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/U4
0.8423 0.05507 0.002624 0.9 VDD 185.728,163.536 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/U5
0.8422 0.05523 0.002571 0.9 VDD 185.008,164.112 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/U7
0.8423 0.05508 0.002597 0.9 VDD 185.368,163.536 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/U8
0.8422 0.05521 0.002617 0.9 VDD 185.638,164.112 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/U9
0.8387 0.05578 0.005534 0.9 VDD 184.918,172.176 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/U10
0.838 0.05647 0.005534 0.9 VDD 184.918,171.600 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/U11
0.8421 0.0552 0.002656 0.9 VDD 186.178,164.112 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/U12
