INFO: [VRFC 10-2263] Analyzing Verilog file "/home/eligar/Desktop/Day1/counter/counter.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/eligar/Desktop/Day1/counter/counter.srcs/sim_1/new/counter_test_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_test_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/eligar/Desktop/Day1/counter/counter.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
