
---------- Begin Simulation Statistics ----------
final_tick                               197183448000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 155310                       # Simulator instruction rate (inst/s)
host_mem_usage                                 858356                       # Number of bytes of host memory used
host_op_rate                                   164291                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3219.37                       # Real time elapsed on the host
host_tick_rate                               61249025                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     528914641                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.197183                       # Number of seconds simulated
sim_ticks                                197183448000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.942439                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                68407494                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             69138678                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                149                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           6169537                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         117906936                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             853114                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          863377                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            10263                       # Number of indirect misses.
system.cpu.branchPred.lookups               138433266                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 5083415                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       104769                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 272343163                       # number of cc regfile reads
system.cpu.cc_regfile_writes                256422000                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts           6019793                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   98434032                       # Number of branches committed
system.cpu.commit.bw_lim_events              25446696                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             542                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts       112941306                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            500549311                       # Number of instructions committed
system.cpu.commit.committedOps              529463951                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    376999817                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.404414                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.374652                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    225159922     59.72%     59.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     50943564     13.51%     73.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     23029738      6.11%     79.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     20320803      5.39%     84.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     11114452      2.95%     87.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      6695391      1.78%     89.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6     10034586      2.66%     92.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      4254665      1.13%     93.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     25446696      6.75%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    376999817                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              3567908                       # Number of function calls committed.
system.cpu.commit.int_insts                 454817956                       # Number of committed integer instructions.
system.cpu.commit.loads                      85576485                       # Number of loads committed
system.cpu.commit.membars                         366                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         1268      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        396930680     74.97%     74.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         2300675      0.43%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           230301      0.04%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              6      0.00%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             18      0.00%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             6      0.00%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              6      0.00%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            49      0.00%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            2568      0.00%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            5098      0.00%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp            5064      0.00%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           3860      0.00%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        85576485     16.16%     91.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       44407867      8.39%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         529463951                       # Class of committed instruction
system.cpu.commit.refs                      129984352                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     27964                       # Number of committed Vector instructions.
system.cpu.committedInsts                   500000001                       # Number of Instructions Simulated
system.cpu.committedOps                     528914641                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.788734                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.788734                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles             169676268                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                153522                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved             66271477                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts              696916341                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 86660189                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                 124405158                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                6073546                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                219015                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles               7417897                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                   138433266                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  87332253                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     297705844                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes               2285206                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          104                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      684370430                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles             7                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                12446582                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.351027                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           90303804                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           74344023                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.735365                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          394233058                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.826381                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.879953                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                251675889     63.84%     63.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 15991670      4.06%     67.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 17567894      4.46%     72.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 10424728      2.64%     75.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 22664223      5.75%     80.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 10904934      2.77%     83.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 11586813      2.94%     86.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  4419580      1.12%     87.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 48997327     12.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            394233058                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          133839                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              6857191                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                110118352                       # Number of branches executed
system.cpu.iew.exec_nop                        830361                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.511195                       # Inst execution rate
system.cpu.iew.exec_refs                    145684275                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   48517990                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                11177196                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             103931761                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                678                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts           2370245                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             51364533                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           642568988                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              97166285                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          10687092                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             595965143                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1052                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               4860147                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                6073546                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               4858756                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked       7251547                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          2470293                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        39616                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation        13814                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       188261                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads     18355272                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      6956666                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents          13814                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      3643197                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        3213994                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 653018470                       # num instructions consuming a value
system.cpu.iew.wb_count                     589080276                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.542385                       # average fanout of values written-back
system.cpu.iew.wb_producers                 354187457                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.493737                       # insts written-back per cycle
system.cpu.iew.wb_sent                      592003232                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                660305898                       # number of integer regfile reads
system.cpu.int_regfile_writes               444222274                       # number of integer regfile writes
system.cpu.ipc                               1.267855                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.267855                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1302      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             454740408     74.96%     74.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              2519177      0.42%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                244460      0.04%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   6      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  19      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  6      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   6      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 51      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2644      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 5234      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 5188      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                4054      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            100065658     16.49%     91.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            49064024      8.09%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              606652237                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     6406517                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.010560                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 3844162     60.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    901      0.01%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      5      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     20      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     60.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1798409     28.07%     88.09% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                763020     11.91%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              613027537                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1614159235                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    589051274                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         754540430                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  641737949                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 606652237                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 678                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       112823963                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            276215                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            136                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     90470393                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     394233058                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.538816                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.032710                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           205548621     52.14%     52.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            39462161     10.01%     62.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            35311007      8.96%     71.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            42558707     10.80%     81.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            26249126      6.66%     88.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            17953933      4.55%     93.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            19188859      4.87%     97.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4692534      1.19%     99.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             3268110      0.83%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       394233058                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.538294                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  29915                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              61027                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        29002                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             34930                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads           2023125                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1771683                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            103931761                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            51364533                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               424488276                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   1501                       # number of misc regfile writes
system.cpu.numCycles                        394366897                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                19707817                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             625377252                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  88497                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 91792665                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                1389166                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                557809                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups            1111824205                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              677900631                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           804967217                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                 126168808                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents              148026998                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                6073546                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles             150417880                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                179589935                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        752213786                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          72342                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               2051                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  31020492                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            717                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            41300                       # Number of vector rename lookups
system.cpu.rob.rob_reads                    993384376                       # The number of ROB reads
system.cpu.rob.rob_writes                  1302195809                       # The number of ROB writes
system.cpu.timesIdled                            1107                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    36760                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   21090                       # number of vector regfile writes
system.cpu.workload.numSyscalls                   175                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9473738                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      17907219                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           21                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      8514381                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        71182                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     16986461                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          71186                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             135705                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8385790                       # Transaction distribution
system.membus.trans_dist::CleanEvict            28396                       # Transaction distribution
system.membus.trans_dist::ReadExReq             46031                       # Transaction distribution
system.membus.trans_dist::ReadExResp            46031                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        135705                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       8251750                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17029408                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17029408                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    548321664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               548321664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8433486                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8433486    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8433486                       # Request fanout histogram
system.membus.reqLayer0.occupancy         52476202500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              26.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          986960000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 197183448000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            153720                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16799292                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          123188                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            50290                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           50290                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1481                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       152239                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq      8251792                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp      8251792                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2961                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     25358869                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              25361830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        94720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    551425984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              551520704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8472256                       # Total snoops (count)
system.tol2bus.snoopTraffic                 536690624                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         16944336                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004203                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.064696                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16873128     99.58%     99.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  71204      0.42%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16944336                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        16938672952                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4429690000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2221999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 197183448000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    2                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                22270                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22272                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   2                       # number of overall hits
system.l2.overall_hits::.cpu.data               22270                       # number of overall hits
system.l2.overall_hits::total                   22272                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1478                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             180259                       # number of demand (read+write) misses
system.l2.demand_misses::total                 181737                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1478                       # number of overall misses
system.l2.overall_misses::.cpu.data            180259                       # number of overall misses
system.l2.overall_misses::total                181737                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    132726000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  18412442500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18545168500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    132726000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  18412442500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18545168500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1480                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           202529                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               204009                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1480                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          202529                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              204009                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.998649                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.890040                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.890828                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.998649                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.890040                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.890828                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 89801.082544                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 102144.372819                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102043.989391                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 89801.082544                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 102144.372819                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102043.989391                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             8385790                       # number of writebacks
system.l2.writebacks::total                   8385790                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1477                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        180259                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            181736                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1477                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       180259                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           181736                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    117798501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  16609852500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16727651001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    117798501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  16609852500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16727651001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.997973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.890040                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.890823                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.997973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.890040                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.890823                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79755.247800                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 92144.372819                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92043.684251                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79755.247800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 92144.372819                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92043.684251                       # average overall mshr miss latency
system.l2.replacements                        8472255                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8413502                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8413502                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8413502                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8413502                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        13113                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         13113                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              4259                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4259                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           46031                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               46031                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   5698410500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5698410500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         50290                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             50290                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.915311                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.915311                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 123795.062023                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 123795.062023                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        46031                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          46031                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   5238100500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5238100500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.915311                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.915311                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 113795.062023                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 113795.062023                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1478                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1478                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    132726000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    132726000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1480                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1480                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.998649                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998649                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 89801.082544                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89801.082544                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1477                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1477                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    117798501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    117798501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.997973                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.997973                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79755.247800                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79755.247800                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         18011                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18011                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       134228                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          134228                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  12714032000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  12714032000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       152239                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        152239                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.881693                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.881693                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 94719.671008                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94719.671008                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       134228                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       134228                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  11371752000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  11371752000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.881693                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.881693                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84719.671008                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84719.671008                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            42                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                42                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data      8251750                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total         8251750                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data      8251792                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total       8251792                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.999995                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.999995                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data      8251750                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total      8251750                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data 187347032282                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total 187347032282                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.999995                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.999995                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 22703.915204                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 22703.915204                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 197183448000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16364.827839                       # Cycle average of tags in use
system.l2.tags.total_refs                     8641153                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8488680                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.017962                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    7760.898836                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        23.782226                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8580.146777                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.473688                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001452                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.523691                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998830                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16383                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          175                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8230                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6579                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999939                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 278984952                       # Number of tag accesses
system.l2.tags.data_accesses                278984952                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 197183448000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          94528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       11536576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11631104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        94528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         94528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    536690560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       536690560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1477                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          180259                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              181736                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      8385790                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8385790                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            479391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          58506817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              58986209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       479391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           479391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     2721783017                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2721783017                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     2721783017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           479391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         58506817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2780769226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   8385790.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1477.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    180221.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000695554500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8893                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8893                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              522303                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            8403008                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      181736                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8385790                       # Number of write requests accepted
system.mem_ctrls.readBursts                    181736                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8385790                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     38                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            524179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            524318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            523731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            523909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            524159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            524067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            524278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            524227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            524480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            524174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           524165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           523853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           524111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           523972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           524094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           524048                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      38.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5791497250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  908490000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9198334750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31874.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50624.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                   1059547                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    44434                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4341626                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 24.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                51.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                181736                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8385790                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   97869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   63074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   12252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  13066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  21026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  34244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  53964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  84998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                 129793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                 193316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                 279804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                 388869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                 518076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                 685507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 857156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                1106741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                3825909                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4181396                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    131.132565                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   106.978557                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    97.450247                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2160032     51.66%     51.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1415081     33.84%     85.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       439591     10.51%     96.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       127122      3.04%     99.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        30715      0.73%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5941      0.14%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1366      0.03%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          266      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1282      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4181396                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8893                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.429776                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     34.866675                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          8892     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8893                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8893                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     942.962442                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.724239                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev  28012.512933                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-16383         8882     99.88%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::180224-196607            2      0.02%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::737280-753663            3      0.03%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::917504-933887            2      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::933888-950271            4      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8893                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11628672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               536688960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11631104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            536690560                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        58.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      2721.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     58.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   2721.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   21.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  197183312500                       # Total gap between requests
system.mem_ctrls.avgGap                      23015.20                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        94528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     11534144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    536688960                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 479391.150518881273                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 58494483.776346176863                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2721774902.729157924652                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1477                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       180259                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      8385790                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     56892250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9141442500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7881138880000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38518.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     50712.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    939820.68                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14926020060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7933341240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           647897880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        21886922340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15565143360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      76563367290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11244029760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       148766721930                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        754.458467                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  28322905500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6584240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 162276302500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14929197360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7935056580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           649425840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        21886770960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15565143360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      76734825570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11099643840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       148800063510                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        754.627556                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  27947851000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6584240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 162651357000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 197183448000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     87330396                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         87330396                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     87330396                       # number of overall hits
system.cpu.icache.overall_hits::total        87330396                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1857                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1857                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1857                       # number of overall misses
system.cpu.icache.overall_misses::total          1857                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    159960996                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    159960996                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    159960996                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    159960996                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     87332253                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     87332253                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     87332253                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     87332253                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000021                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000021                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 86139.470113                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 86139.470113                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 86139.470113                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 86139.470113                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1680                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    88.421053                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          376                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          376                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          376                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          376                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1481                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1481                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1481                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1481                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    134991496                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    134991496                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    134991496                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    134991496                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 91148.883187                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91148.883187                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 91148.883187                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91148.883187                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     87330396                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        87330396                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1857                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1857                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    159960996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    159960996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     87332253                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     87332253                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 86139.470113                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 86139.470113                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          376                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          376                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1481                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1481                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    134991496                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    134991496                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 91148.883187                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91148.883187                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 197183448000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1151.722886                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            87331877                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1481                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          58968.181634                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1151.722886                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.281182                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.281182                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1480                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1480                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.361328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         349330493                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        349330493                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 197183448000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 197183448000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 197183448000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 197183448000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 197183448000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    130155012                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        130155012                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    130155043                       # number of overall hits
system.cpu.dcache.overall_hits::total       130155043                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      8901908                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8901908                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      8901912                       # number of overall misses
system.cpu.dcache.overall_misses::total       8901912                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 359657739018                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 359657739018                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 359657739018                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 359657739018                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    139056920                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    139056920                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    139056955                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    139056955                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.064016                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064016                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.064016                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.064016                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40402.320381                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40402.320381                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40402.302227                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40402.302227                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    140732631                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          482                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           8134324                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.301085                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    80.333333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8413502                       # number of writebacks
system.cpu.dcache.writebacks::total           8413502                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       447590                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       447590                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       447590                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       447590                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      8454318                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8454318                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      8454321                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8454321                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 310894124622                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 310894124622                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 310894386622                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 310894386622                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.060798                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.060798                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.060798                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.060798                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 36773.412666                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36773.412666                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 36773.430607                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 36773.430607                       # average overall mshr miss latency
system.cpu.dcache.replacements                8450225                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     94264172                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        94264172                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       312756                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        312756                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  25333363500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  25333363500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     94576928                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     94576928                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003307                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003307                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 81000.407666                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81000.407666                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       160521                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       160521                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       152235                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       152235                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  13141743500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13141743500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001610                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001610                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 86325.375242                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 86325.375242                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     35890829                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       35890829                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       337446                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       337446                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  34147186256                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  34147186256                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     36228275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     36228275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009314                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009314                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 101193.039052                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 101193.039052                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       287069                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       287069                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        50377                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        50377                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5826897860                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5826897860                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001391                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001391                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 115665.836791                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 115665.836791                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           31                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            31                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           35                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           35                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.114286                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.114286                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       262000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       262000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.085714                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.085714                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 87333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           11                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           11                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data      8251706                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total      8251706                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data 300177189262                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total 300177189262                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data      8251717                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total      8251717                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.999999                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.999999                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 36377.591405                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 36377.591405                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data      8251706                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total      8251706                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data 291925483262                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total 291925483262                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 35377.591405                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 35377.591405                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          413                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          413                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            7                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       671500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       671500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          420                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          420                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.016667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.016667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 95928.571429                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 95928.571429                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.002381                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.002381                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          366                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          366                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          366                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          366                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 197183448000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4093.693439                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           138610144                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8454321                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.395183                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            268500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4093.693439                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999437                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999437                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          168                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1296                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         2013                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          606                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1120916249                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1120916249                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 197183448000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 197183448000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
