<stg><name>pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1</name>


<trans_list>

<trans id="54" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %pos = alloca i32 1

]]></Node>
<StgValue><ssdm name="pos"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %ctr = alloca i32 1

]]></Node>
<StgValue><ssdm name="ctr"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:2 %zext_ln344_3_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %zext_ln344_3

]]></Node>
<StgValue><ssdm name="zext_ln344_3_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i32 0, i32 %ctr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i32 0, i32 %pos

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %while.cond.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.cond.i:0 %pos_5 = load i32 %pos

]]></Node>
<StgValue><ssdm name="pos_5"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.cond.i:1 %ctr_3 = load i32 %ctr

]]></Node>
<StgValue><ssdm name="ctr_3"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
while.cond.i:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.cond.i:3 %tmp = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ctr_3, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
while.cond.i:4 %icmp_ln337 = icmp_eq  i24 %tmp, i24 0

]]></Node>
<StgValue><ssdm name="icmp_ln337"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.cond.i:5 %pos_8 = add i32 %pos_5, i32 3

]]></Node>
<StgValue><ssdm name="pos_8"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.cond.i:6 %icmp_ln337_1 = icmp_ult  i32 %pos_8, i32 841

]]></Node>
<StgValue><ssdm name="icmp_ln337_1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
while.cond.i:7 %and_ln337 = and i1 %icmp_ln337, i1 %icmp_ln337_1

]]></Node>
<StgValue><ssdm name="and_ln337"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond.i:8 %br_ln337 = br i1 %and_ln337, void %while.cond.preheader.exitStub, void %while.body.i

]]></Node>
<StgValue><ssdm name="br_ln337"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="32">
<![CDATA[
while.body.i:0 %empty = trunc i32 %pos_5

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
while.body.i:2 %pos_6 = add i10 %empty, i10 1

]]></Node>
<StgValue><ssdm name="pos_6"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="32">
<![CDATA[
while.body.i:3 %zext_ln338 = zext i32 %pos_5

]]></Node>
<StgValue><ssdm name="zext_ln338"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:4 %buf_addr = getelementptr i8 %buf_r, i64 0, i64 %zext_ln338

]]></Node>
<StgValue><ssdm name="buf_addr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="10">
<![CDATA[
while.body.i:5 %buf_load = load i10 %buf_addr

]]></Node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="10">
<![CDATA[
while.body.i:7 %zext_ln339 = zext i10 %pos_6

]]></Node>
<StgValue><ssdm name="zext_ln339"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:8 %buf_addr_33 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln339

]]></Node>
<StgValue><ssdm name="buf_addr_33"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="10">
<![CDATA[
while.body.i:9 %buf_load_11 = load i10 %buf_addr_33

]]></Node>
<StgValue><ssdm name="buf_load_11"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.cond.preheader.exitStub:0 %store_ln344 = store i32 %ctr_3, i32 %ctr_out

]]></Node>
<StgValue><ssdm name="store_ln344"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0">
<![CDATA[
while.cond.preheader.exitStub:1 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="10">
<![CDATA[
while.body.i:5 %buf_load = load i10 %buf_addr

]]></Node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
while.body.i:6 %pos_7 = add i10 %empty, i10 2

]]></Node>
<StgValue><ssdm name="pos_7"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="10">
<![CDATA[
while.body.i:9 %buf_load_11 = load i10 %buf_addr_33

]]></Node>
<StgValue><ssdm name="buf_load_11"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="10">
<![CDATA[
while.body.i:10 %zext_ln340 = zext i10 %pos_7

]]></Node>
<StgValue><ssdm name="zext_ln340"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:11 %buf_addr_34 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln340

]]></Node>
<StgValue><ssdm name="buf_addr_34"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="10">
<![CDATA[
while.body.i:12 %buf_load_12 = load i10 %buf_addr_34

]]></Node>
<StgValue><ssdm name="buf_load_12"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i:1 %specloopname_ln338 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln338"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="10">
<![CDATA[
while.body.i:12 %buf_load_12 = load i10 %buf_addr_34

]]></Node>
<StgValue><ssdm name="buf_load_12"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="8">
<![CDATA[
while.body.i:13 %trunc_ln341 = trunc i8 %buf_load_12

]]></Node>
<StgValue><ssdm name="trunc_ln341"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="23" op_0_bw="23" op_1_bw="7" op_2_bw="8" op_3_bw="8">
<![CDATA[
while.body.i:14 %t = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i7.i8.i8, i7 %trunc_ln341, i8 %buf_load_11, i8 %buf_load

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
while.body.i:15 %icmp_ln343 = icmp_ult  i23 %t, i23 8380417

]]></Node>
<StgValue><ssdm name="icmp_ln343"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i:16 %br_ln343 = br i1 %icmp_ln343, void %if.end.i, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln343"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:0 %ctr_4 = add i32 %ctr_3, i32 1

]]></Node>
<StgValue><ssdm name="ctr_4"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="32">
<![CDATA[
if.then.i:1 %trunc_ln344 = trunc i32 %ctr_3

]]></Node>
<StgValue><ssdm name="trunc_ln344"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="8">
<![CDATA[
if.then.i:2 %zext_ln344 = zext i8 %trunc_ln344

]]></Node>
<StgValue><ssdm name="zext_ln344"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then.i:3 %add_ln344_2 = add i12 %zext_ln344_3_read, i12 %zext_ln344

]]></Node>
<StgValue><ssdm name="add_ln344_2"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="12">
<![CDATA[
if.then.i:4 %zext_ln344_4 = zext i12 %add_ln344_2

]]></Node>
<StgValue><ssdm name="zext_ln344_4"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i:5 %a_addr = getelementptr i23 %a, i64 0, i64 %zext_ln344_4

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="23" op_1_bw="12">
<![CDATA[
if.then.i:6 %store_ln344 = store i23 %t, i12 %a_addr

]]></Node>
<StgValue><ssdm name="store_ln344"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:7 %store_ln344 = store i32 %ctr_4, i32 %ctr

]]></Node>
<StgValue><ssdm name="store_ln344"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
if.then.i:8 %br_ln344 = br void %if.end.i

]]></Node>
<StgValue><ssdm name="br_ln344"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end.i:0 %store_ln337 = store i32 %pos_8, i32 %pos

]]></Node>
<StgValue><ssdm name="store_ln337"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
if.end.i:1 %br_ln337 = br void %while.cond.i

]]></Node>
<StgValue><ssdm name="br_ln337"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
