<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3529" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3529{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3529{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3529{left:630px;bottom:1141px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t4_3529{left:70px;bottom:1084px;}
#t5_3529{left:96px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t6_3529{left:327px;bottom:1088px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t7_3529{left:96px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t8_3529{left:96px;bottom:1054px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t9_3529{left:70px;bottom:852px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#ta_3529{left:70px;bottom:835px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tb_3529{left:70px;bottom:818px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tc_3529{left:70px;bottom:793px;letter-spacing:-0.15px;word-spacing:-0.86px;}
#td_3529{left:70px;bottom:777px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#te_3529{left:70px;bottom:760px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tf_3529{left:70px;bottom:735px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tg_3529{left:70px;bottom:719px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#th_3529{left:70px;bottom:702px;letter-spacing:-0.17px;word-spacing:-0.73px;}
#ti_3529{left:70px;bottom:685px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tj_3529{left:70px;bottom:668px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tk_3529{left:70px;bottom:651px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tl_3529{left:70px;bottom:447px;}
#tm_3529{left:96px;bottom:450px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tn_3529{left:452px;bottom:450px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#to_3529{left:96px;bottom:434px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tp_3529{left:70px;bottom:407px;}
#tq_3529{left:96px;bottom:411px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tr_3529{left:448px;bottom:411px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ts_3529{left:96px;bottom:394px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tt_3529{left:70px;bottom:369px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tu_3529{left:70px;bottom:353px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tv_3529{left:70px;bottom:336px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tw_3529{left:70px;bottom:319px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tx_3529{left:70px;bottom:294px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#ty_3529{left:70px;bottom:278px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tz_3529{left:70px;bottom:228px;letter-spacing:-0.09px;}
#t10_3529{left:156px;bottom:228px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t11_3529{left:70px;bottom:204px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t12_3529{left:70px;bottom:187px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t13_3529{left:70px;bottom:162px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_3529{left:70px;bottom:146px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t15_3529{left:70px;bottom:129px;letter-spacing:-0.22px;word-spacing:-0.4px;}
#t16_3529{left:318px;bottom:896px;letter-spacing:0.12px;word-spacing:0.03px;}
#t17_3529{left:419px;bottom:896px;letter-spacing:0.15px;word-spacing:0.02px;}
#t18_3529{left:305px;bottom:494px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t19_3529{left:406px;bottom:494px;letter-spacing:0.16px;word-spacing:0.01px;}
#t1a_3529{left:257px;bottom:1009px;letter-spacing:-0.16px;}
#t1b_3529{left:663px;bottom:1009px;}
#t1c_3529{left:430px;bottom:985px;letter-spacing:0.11px;}
#t1d_3529{left:654px;bottom:1009px;}
#t1e_3529{left:644px;bottom:1009px;}
#t1f_3529{left:517px;bottom:934px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1g_3529{left:517px;bottom:948px;letter-spacing:-0.2px;word-spacing:0.01px;}
#t1h_3529{left:255px;bottom:607px;letter-spacing:-0.16px;}
#t1i_3529{left:661px;bottom:607px;}
#t1j_3529{left:428px;bottom:583px;letter-spacing:0.11px;}
#t1k_3529{left:652px;bottom:607px;}
#t1l_3529{left:642px;bottom:607px;}
#t1m_3529{left:417px;bottom:532px;letter-spacing:-0.24px;word-spacing:0.05px;}
#t1n_3529{left:419px;bottom:546px;letter-spacing:-0.24px;word-spacing:0.06px;}

.s1_3529{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3529{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3529{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3529{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s5_3529{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_3529{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3529{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3529{font-size:11px;font-family:Arial_b5v;color:#000;}
.s9_3529{font-size:12px;font-family:Arial_b5v;color:#000;}
.t.v0_3529{transform:scaleX(1.052);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3529" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3529Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3529" style="-webkit-user-select: none;"><object width="935" height="1210" data="3529/3529.svg" type="image/svg+xml" id="pdf3529" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3529" class="t s1_3529">Vol. 3B </span><span id="t2_3529" class="t s1_3529">15-39 </span>
<span id="t3_3529" class="t s2_3529">POWER AND THERMAL MANAGEMENT </span>
<span id="t4_3529" class="t s3_3529">• </span><span id="t5_3529" class="t s4_3529">Thermal Status Log flag, bit 1 </span><span id="t6_3529" class="t s5_3529">— When set, indicates that the thermal sensor has tripped since the last </span>
<span id="t7_3529" class="t s5_3529">power-up or reset or since the last time that software cleared this flag. This flag is a sticky bit; once set it </span>
<span id="t8_3529" class="t s5_3529">remains set until cleared by software or until a power-up or reset of the processor. The default state is clear. </span>
<span id="t9_3529" class="t s5_3529">After the second temperature sensor has been tripped, the thermal monitor (TM1/TM2) will remain engaged for a </span>
<span id="ta_3529" class="t s5_3529">minimum time period (on the order of 1 ms). The thermal monitor will remain engaged until the processor core </span>
<span id="tb_3529" class="t s5_3529">temperature drops below the preset trip temperature of the temperature sensor, taking hysteresis into account. </span>
<span id="tc_3529" class="t s5_3529">While the processor is in a stop-clock state, interrupts will be blocked from interrupting the processor. This holding </span>
<span id="td_3529" class="t s5_3529">off of interrupts increases the interrupt latency, but does not cause interrupts to be lost. Outstanding interrupts </span>
<span id="te_3529" class="t s5_3529">remain pending until clock modulation is complete. </span>
<span id="tf_3529" class="t s5_3529">The thermal monitor can be programmed to generate an interrupt to the processor when the thermal sensor is </span>
<span id="tg_3529" class="t s5_3529">tripped; this is called a thermal interrupt. The delivery mode, mask, and vector for this interrupt can be </span>
<span id="th_3529" class="t s5_3529">programmed through the thermal entry in the local APIC’s LVT (see Section 11.5.1, “Local Vector Table”). The low- </span>
<span id="ti_3529" class="t s5_3529">temperature interrupt enable and high-temperature interrupt enable flags in the IA32_THERM_INTERRUPT MSR </span>
<span id="tj_3529" class="t s5_3529">(see Figure 15-28) control when the interrupt is generated; that is, on a transition from a temperature below the </span>
<span id="tk_3529" class="t s5_3529">trip point to above and/or vice-versa. </span>
<span id="tl_3529" class="t s3_3529">• </span><span id="tm_3529" class="t s4_3529">High-Temperature Interrupt Enable flag, bit 0 </span><span id="tn_3529" class="t s5_3529">— Enables an interrupt to be generated on the transition </span>
<span id="to_3529" class="t s5_3529">from a low-temperature to a high-temperature when set; disables the interrupt when clear.(R/W). </span>
<span id="tp_3529" class="t s3_3529">• </span><span id="tq_3529" class="t s4_3529">Low-Temperature Interrupt Enable flag, bit 1 </span><span id="tr_3529" class="t s5_3529">— Enables an interrupt to be generated on the transition </span>
<span id="ts_3529" class="t s5_3529">from a high-temperature to a low-temperature when set; disables the interrupt when clear. </span>
<span id="tt_3529" class="t s5_3529">The thermal interrupt can be masked by the thermal LVT entry. After a power-up or reset, the low-temperature </span>
<span id="tu_3529" class="t s5_3529">interrupt enable and high-temperature interrupt enable flags in the IA32_THERM_INTERRUPT MSR are cleared </span>
<span id="tv_3529" class="t s5_3529">(interrupts are disabled) and the thermal LVT entry is set to mask interrupts. This interrupt should be handled </span>
<span id="tw_3529" class="t s5_3529">either by the operating system or system management mode (SMM) code. </span>
<span id="tx_3529" class="t s5_3529">Note that the operation of the thermal monitoring mechanism has no effect upon the clock rate of the processor's </span>
<span id="ty_3529" class="t s5_3529">internal high-resolution timer (time stamp counter). </span>
<span id="tz_3529" class="t s6_3529">15.8.2.6 </span><span id="t10_3529" class="t s6_3529">Adaptive Thermal Monitor </span>
<span id="t11_3529" class="t s5_3529">The Intel Core 2 Duo processor family supports enhanced thermal management mechanism, referred to as Adap- </span>
<span id="t12_3529" class="t s5_3529">tive Thermal Monitor (Adaptive TM). </span>
<span id="t13_3529" class="t s5_3529">Unlike TM2, Adaptive TM is not limited to one TM2 transition target. During a thermal trip event, Adaptive TM (if </span>
<span id="t14_3529" class="t s5_3529">enabled) selects an optimal target operating point based on whether or not the current operating point has effec- </span>
<span id="t15_3529" class="t s5_3529">tively cooled the processor. </span>
<span id="t16_3529" class="t s7_3529">Figure 15-27. </span><span id="t17_3529" class="t s7_3529">IA32_THERM_STATUS MSR </span>
<span id="t18_3529" class="t s7_3529">Figure 15-28. </span><span id="t19_3529" class="t s7_3529">IA32_THERM_INTERRUPT MSR </span>
<span id="t1a_3529" class="t s8_3529">63 </span><span id="t1b_3529" class="t s8_3529">0 </span>
<span id="t1c_3529" class="t s9_3529">Reserved </span>
<span id="t1d_3529" class="t s8_3529">1 </span><span id="t1e_3529" class="t s8_3529">2 </span>
<span id="t1f_3529" class="t s9_3529">Thermal Status </span>
<span id="t1g_3529" class="t v0_3529 s9_3529">Thermal Status Log </span>
<span id="t1h_3529" class="t s8_3529">63 </span><span id="t1i_3529" class="t s8_3529">0 </span>
<span id="t1j_3529" class="t s9_3529">Reserved </span>
<span id="t1k_3529" class="t s8_3529">1 </span><span id="t1l_3529" class="t s8_3529">2 </span>
<span id="t1m_3529" class="t v0_3529 s9_3529">High-Temperature Interrupt Enable </span>
<span id="t1n_3529" class="t v0_3529 s9_3529">Low-Temperature Interrupt Enable </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
