{"abstract":[{"type":"text","text":"A literal value."}],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/expression\/literal(value:)"]}],"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Expression\/literal(value:)","interfaceLanguage":"swift"},"kind":"symbol","sections":[],"metadata":{"fragments":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"literal"},{"kind":"text","text":"("},{"kind":"externalParam","text":"value"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"SignalLiteral","preciseIdentifier":"s:11VHDLParsing13SignalLiteralO"},{"kind":"text","text":")"}],"roleHeading":"Case","modules":[{"name":"VHDLParsing"}],"symbolKind":"case","externalID":"s:11VHDLParsing10ExpressionO7literalyAcA13SignalLiteralO_tcACmF","title":"Expression.literal(value:)","role":"symbol"},"primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["Linux"],"tokens":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"literal","kind":"identifier"},{"text":"(","kind":"text"},{"text":"value","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"SignalLiteral","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral","preciseIdentifier":"s:11VHDLParsing13SignalLiteralO","kind":"typeIdentifier"},{"text":")","kind":"text"}],"languages":["swift"]}]}],"schemaVersion":{"patch":0,"minor":3,"major":0},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Expression"]]},"references":{"doc://VHDLParsing/documentation/VHDLParsing/Expression":{"fragments":[{"text":"enum","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"Expression"}],"kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"Expression"}],"type":"topic","title":"Expression","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Expression","abstract":[{"text":"An ","type":"text"},{"code":"Expression","type":"codeVoice"},{"text":" represents a stand-alone statement that resolves to some value in ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":".","type":"text"}],"url":"\/documentation\/vhdlparsing\/expression"},"doc://VHDLParsing/documentation/VHDLParsing/SignalLiteral":{"fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"SignalLiteral"}],"kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"SignalLiteral"}],"type":"topic","title":"SignalLiteral","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral","abstract":[{"type":"text","text":"A type for representing all signal literals."}],"url":"\/documentation\/vhdlparsing\/signalliteral"},"doc://VHDLParsing/documentation/VHDLParsing/Expression/literal(value:)":{"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Expression\/literal(value:)","title":"Expression.literal(value:)","kind":"symbol","url":"\/documentation\/vhdlparsing\/expression\/literal(value:)","abstract":[{"text":"A literal value.","type":"text"}],"type":"topic","role":"symbol","fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"literal","kind":"identifier"},{"text":"(","kind":"text"},{"text":"value","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing13SignalLiteralO","text":"SignalLiteral","kind":"typeIdentifier"},{"text":")","kind":"text"}]},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"}}}