name: l1c_reg
description: Generated by bouffalo-data-parser from Bouffalo source code
size_bytes: 0x214
registers:
  - name: l1c_config
    description: L1C configuration
    offset_bytes: 0x0
    size_bytes: 0x4
    fieldset: l1c_config
  - name: hit_cnt_lsb
    description: Low 32-bit hit couter
    offset_bytes: 0x4
    size_bytes: 0x4
    fieldset: hit_cnt_lsb
  - name: hit_cnt_msb
    description: High 32-bit hit counter
    offset_bytes: 0x8
    size_bytes: 0x4
    fieldset: hit_cnt_msb
  - name: miss_cnt
    description: Miss counter
    offset_bytes: 0xc
    size_bytes: 0x4
    fieldset: miss_cnt
  - name: l1c_misc
    description: ""
    offset_bytes: 0x10
    size_bytes: 0x4
    fieldset: l1c_misc
  - name: l1c_bmx_err_addr_en
    description: ""
    offset_bytes: 0x200
    size_bytes: 0x4
    fieldset: l1c_bmx_err_addr_en
  - name: l1c_bmx_err_addr
    description: ""
    offset_bytes: 0x204
    size_bytes: 0x4
    fieldset: l1c_bmx_err_addr
  - name: irom1_misr_dataout_0
    description: ""
    offset_bytes: 0x208
    size_bytes: 0x4
    fieldset: irom1_misr_dataout_0
  - name: irom1_misr_dataout_1
    description: ""
    offset_bytes: 0x20c
    size_bytes: 0x4
    fieldset: irom1_misr_dataout_1
  - name: cpu_clk_gate
    description: ""
    offset_bytes: 0x210
    size_bytes: 0x4
    fieldset: cpu_clk_gate
fieldsets:
  - name: l1c_config
    description: ""
    fields:
      - name: l1c_cacheable
        description: ""
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: l1c_cnt_en
        description: ""
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: r/w
      - name: l1c_invalid_en
        description: ""
        size_bits: 1
        offset_bits: 2
        reset_value: 0x0
        access: r/w
      - name: l1c_invalid_done
        description: ""
        size_bits: 1
        offset_bits: 3
        reset_value: 0x0
        access: r
      - name: l1c_wt_en
        description: ""
        size_bits: 1
        offset_bits: 4
        reset_value: 0x0
        access: r/w
      - name: l1c_wb_en
        description: ""
        size_bits: 1
        offset_bits: 5
        reset_value: 0x1
        access: r/w
      - name: l1c_wa_en
        description: ""
        size_bits: 1
        offset_bits: 6
        reset_value: 0x1
        access: r/w
      - name: l1c_random_replace
        description: ""
        size_bits: 1
        offset_bits: 7
        reset_value: 0x0
        access: r/w
      - name: l1c_way_dis
        description: Disable part of cache ways & used as ITCM
        size_bits: 4
        offset_bits: 8
        reset_value: 0xf
        access: r/w
      - name: irom_2t_access
        description: Set 1 for ROM 2T access if CPU freq >72MHz
        size_bits: 1
        offset_bits: 12
        reset_value: 0x0
        access: r/w
      - name: reserved_13
        description: ""
        size_bits: 1
        offset_bits: 13
        reset_value: 0x0
        access: rsvd
      - name: l1c_bypass
        description: bypass cache ; reset cache
        size_bits: 1
        offset_bits: 14
        reset_value: 0x0
        access: r/w
      - name: l1c_bmx_err_en
        description: Bus error response enable
        size_bits: 1
        offset_bits: 15
        reset_value: 0x0
        access: r/w
      - name: l1c_bmx_arb_mode
        description: "[1:0] 0:fix, 2:round-robin, 3:random"
        size_bits: 2
        offset_bits: 16
        reset_value: 0x0
        access: r/w
      - name: reserved_18_19
        description: ""
        size_bits: 2
        offset_bits: 18
        reset_value: 0x0
        access: rsvd
      - name: l1c_bmx_timeout_en
        description: "Bus timeout enable: detect slave no reaponse in 1024 cycles"
        size_bits: 4
        offset_bits: 20
        reset_value: 0x0
        access: r/w
      - name: l1c_bmx_busy_option_dis
        description: ""
        size_bits: 1
        offset_bits: 24
        reset_value: 0x0
        access: r/w
      - name: early_resp_dis
        description: ""
        size_bits: 1
        offset_bits: 25
        reset_value: 0x1
        access: r/w
      - name: wrap_dis
        description: ""
        size_bits: 1
        offset_bits: 26
        reset_value: 0x1
        access: r/w
      - name: reserved_27
        description: ""
        size_bits: 1
        offset_bits: 27
        reset_value: 0x0
        access: rsvd
      - name: l1c_flush_en
        description: flush dirty line
        size_bits: 1
        offset_bits: 28
        reset_value: 0x0
        access: r/w
      - name: l1c_flush_done
        description: ""
        size_bits: 1
        offset_bits: 29
        reset_value: 0x0
        access: r
      - name: reserved_31_30
        description: ""
        size_bits: 2
        offset_bits: 30
        reset_value: 0x0
        access: rsvd
  - name: hit_cnt_lsb
    description: ""
    fields:
      - name: hit_cnt_lsb
        description: ""
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r
  - name: hit_cnt_msb
    description: ""
    fields:
      - name: hit_cnt_msb
        description: total hit count = hit_cnt_msb*2^32 + hit_cnt_lsb
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r
  - name: miss_cnt
    description: ""
    fields:
      - name: miss_cnt
        description: ""
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r
  - name: l1c_misc
    description: ""
    fields:
      - name: reserved_0_27
        description: ""
        size_bits: 28
        offset_bits: 0
        reset_value: 0x0
        access: rsvd
      - name: l1c_fsm
        description: ""
        size_bits: 3
        offset_bits: 28
        reset_value: 0x0
        access: r
      - name: reserved_31
        description: ""
        size_bits: 1
        offset_bits: 31
        reset_value: 0x0
        access: rsvd
  - name: l1c_bmx_err_addr_en
    description: ""
    fields:
      - name: l1c_bmx_err_addr_dis
        description: ""
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: reserved_1_3
        description: ""
        size_bits: 3
        offset_bits: 1
        reset_value: 0x0
        access: rsvd
      - name: l1c_bmx_err_dec
        description: ""
        size_bits: 1
        offset_bits: 4
        reset_value: 0x0
        access: r
      - name: l1c_bmx_err_tz
        description: ""
        size_bits: 1
        offset_bits: 5
        reset_value: 0x0
        access: r
      - name: reserved_6_15
        description: ""
        size_bits: 10
        offset_bits: 6
        reset_value: 0x0
        access: rsvd
      - name: l1c_hsel_option
        description: ""
        size_bits: 4
        offset_bits: 16
        reset_value: 0x0
        access: r/w
      - name: reserved_20_31
        description: ""
        size_bits: 12
        offset_bits: 20
        reset_value: 0x0
        access: rsvd
  - name: l1c_bmx_err_addr
    description: ""
    fields:
      - name: l1c_bmx_err_addr
        description: ""
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r
  - name: irom1_misr_dataout_0
    description: ""
    fields:
      - name: irom1_misr_dataout_0
        description: ""
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r
  - name: irom1_misr_dataout_1
    description: ""
    fields:
      - name: irom1_misr_dataout_1
        description: ""
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r
  - name: cpu_clk_gate
    description: ""
    fields:
      - name: force_e21_clock_on_0
        description: ""
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: force_e21_clock_on_1
        description: ""
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: r/w
      - name: force_e21_clock_on_2
        description: ""
        size_bits: 1
        offset_bits: 2
        reset_value: 0x0
        access: r/w
      - name: reserved_3_31
        description: ""
        size_bits: 29
        offset_bits: 3
        reset_value: 0x0
        access: rsvd
