

================================================================
== Vitis HLS Report for 'set3DFloatArray_5'
================================================================
* Date:           Sun Dec 24 00:40:11 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.529 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   107652|   107652|  1.077 ms|  1.077 ms|  107652|  107652|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                         Loop Name                        |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- set3DFloatArray1_set3DFloatArray1_2_set3DFloatArray1_3  |   107650|   107650|         4|          1|          1|  107648|       yes|
        +----------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    205|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     97|    -|
|Register         |        -|    -|     209|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     209|    366|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------+-------------------------+-----------+
    |          Instance          |          Module         | Expression|
    +----------------------------+-------------------------+-----------+
    |mul_mul_6ns_12ns_17_4_1_U1  |mul_mul_6ns_12ns_17_4_1  |    i0 * i1|
    +----------------------------+-------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln10_1_fu_169_p2            |         +|   0|  0|  19|          12|           1|
    |add_ln10_fu_215_p2              |         +|   0|  0|  13|           6|           1|
    |add_ln12_fu_242_p2              |         +|   0|  0|  13|           6|           1|
    |add_ln14_fu_288_p2              |         +|   0|  0|  24|          17|          17|
    |add_ln8_1_fu_151_p2             |         +|   0|  0|  13|           6|           1|
    |add_ln8_fu_133_p2               |         +|   0|  0|  24|          17|           1|
    |icmp_ln12_mid216_fu_209_p2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln10_fu_145_p2             |      icmp|   0|  0|  12|          12|          11|
    |icmp_ln12_fu_203_p2             |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln8_fu_139_p2              |      icmp|   0|  0|  13|          17|          16|
    |or_ln10_fu_221_p2               |        or|   0|  0|   2|           1|           1|
    |ii_mid27_fu_191_p3              |    select|   0|  0|   6|           1|           1|
    |mul7_mid2_v_v_fu_157_p3         |    select|   0|  0|   6|           1|           6|
    |select_ln10_1_fu_261_p3         |    select|   0|  0|  10|           1|          11|
    |select_ln10_2_fu_234_p3         |    select|   0|  0|   6|           1|           6|
    |select_ln10_3_fu_175_p3         |    select|   0|  0|  12|           1|           1|
    |select_ln10_fu_226_p3           |    select|   0|  0|   6|           1|           1|
    |zext_ln12_mid214_fu_248_p3      |    select|   0|  0|  10|           1|           1|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    |not_exitcond_flatten_fu_198_p2  |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0| 205|         110|          89|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter2    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3    |  14|          3|    1|          3|
    |ap_phi_mux_i_phi_fu_93_p4  |   9|          2|    6|         12|
    |i_reg_89                   |   9|          2|    6|         12|
    |ii_reg_111                 |   9|          2|    6|         12|
    |iii_reg_122                |   9|          2|    6|         12|
    |indvar_flatten17_reg_78    |   9|          2|   17|         34|
    |indvar_flatten_reg_100     |   9|          2|   12|         24|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  97|         21|   56|        115|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln10_reg_348          |   6|   0|    6|          0|
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |i_reg_89                  |   6|   0|    6|          0|
    |icmp_ln10_reg_315         |   1|   0|    1|          0|
    |icmp_ln12_mid216_reg_343  |   1|   0|    1|          0|
    |icmp_ln8_reg_311          |   1|   0|    1|          0|
    |ii_reg_111                |   6|   0|    6|          0|
    |iii_reg_122               |   6|   0|    6|          0|
    |indvar_flatten17_reg_78   |  17|   0|   17|          0|
    |indvar_flatten_reg_100    |  12|   0|   12|          0|
    |mul7_mid2_v_v_reg_323     |   6|   0|    6|          0|
    |select_ln10_reg_353       |   6|   0|    6|          0|
    |tmp_2_reg_338             |   6|   0|   11|          5|
    |icmp_ln10_reg_315         |  64|  32|    1|          0|
    |icmp_ln8_reg_311          |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 209|  64|   88|          5|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------+-----+-----+------------+-------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  set3DFloatArray.5|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  set3DFloatArray.5|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  set3DFloatArray.5|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  set3DFloatArray.5|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  set3DFloatArray.5|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  set3DFloatArray.5|  return value|
|array_r_address0  |  out|   17|   ap_memory|            array_r|         array|
|array_r_ce0       |  out|    1|   ap_memory|            array_r|         array|
|array_r_we0       |  out|    1|   ap_memory|            array_r|         array|
|array_r_d0        |  out|   32|   ap_memory|            array_r|         array|
+------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 6 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 7 [1/1] (0.48ns)   --->   "%br_ln8 = br void" [../src/hls/cnn.cpp:8]   --->   Operation 7 'br' 'br_ln8' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten17 = phi i17 0, void %.lr.ph11, i17 %add_ln8, void %._crit_edge7.loopexit" [../src/hls/cnn.cpp:8]   --->   Operation 8 'phi' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i = phi i6 0, void %.lr.ph11, i6 %mul7_mid2_v_v, void %._crit_edge7.loopexit" [../src/hls/cnn.cpp:10]   --->   Operation 9 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i12 0, void %.lr.ph11, i12 %select_ln10_3, void %._crit_edge7.loopexit" [../src/hls/cnn.cpp:10]   --->   Operation 10 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.02ns)   --->   "%add_ln8 = add i17 %indvar_flatten17, i17 1" [../src/hls/cnn.cpp:8]   --->   Operation 11 'add' 'add_ln8' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.88ns)   --->   "%icmp_ln8 = icmp_eq  i17 %indvar_flatten17, i17 107648" [../src/hls/cnn.cpp:8]   --->   Operation 12 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %._crit_edge7.loopexit, void %._crit_edge12.loopexit" [../src/hls/cnn.cpp:8]   --->   Operation 13 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.86ns)   --->   "%icmp_ln10 = icmp_eq  i12 %indvar_flatten, i12 1856" [../src/hls/cnn.cpp:10]   --->   Operation 14 'icmp' 'icmp_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.88ns)   --->   "%add_ln8_1 = add i6 %i, i6 1" [../src/hls/cnn.cpp:8]   --->   Operation 15 'add' 'add_ln8_1' <Predicate = (!icmp_ln8)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.44ns)   --->   "%mul7_mid2_v_v = select i1 %icmp_ln10, i6 %add_ln8_1, i6 %i" [../src/hls/cnn.cpp:10]   --->   Operation 16 'select' 'mul7_mid2_v_v' <Predicate = (!icmp_ln8)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%mul7_mid2_v = zext i6 %mul7_mid2_v_v" [../src/hls/cnn.cpp:10]   --->   Operation 17 'zext' 'mul7_mid2_v' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 18 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul7_mid2 = mul i17 %mul7_mid2_v, i17 1856" [../src/hls/cnn.cpp:10]   --->   Operation 18 'mul' 'mul7_mid2' <Predicate = (!icmp_ln8)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 19 [1/1] (0.96ns)   --->   "%add_ln10_1 = add i12 %indvar_flatten, i12 1" [../src/hls/cnn.cpp:10]   --->   Operation 19 'add' 'add_ln10_1' <Predicate = (!icmp_ln8)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.43ns)   --->   "%select_ln10_3 = select i1 %icmp_ln10, i12 1, i12 %add_ln10_1" [../src/hls/cnn.cpp:10]   --->   Operation 20 'select' 'select_ln10_3' <Predicate = (!icmp_ln8)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 21 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul7_mid2 = mul i17 %mul7_mid2_v, i17 1856" [../src/hls/cnn.cpp:10]   --->   Operation 21 'mul' 'mul7_mid2' <Predicate = (!icmp_ln8)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.52>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%ii = phi i6 0, void %.lr.ph11, i6 %select_ln10_2, void %._crit_edge7.loopexit" [../src/hls/cnn.cpp:10]   --->   Operation 22 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%iii = phi i6 0, void %.lr.ph11, i6 %add_ln12, void %._crit_edge7.loopexit" [../src/hls/cnn.cpp:12]   --->   Operation 23 'phi' 'iii' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %ii, i5 0" [../src/hls/cnn.cpp:10]   --->   Operation 24 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.44ns)   --->   "%ii_mid27 = select i1 %icmp_ln10, i6 0, i6 %ii" [../src/hls/cnn.cpp:10]   --->   Operation 26 'select' 'ii_mid27' <Predicate = (!icmp_ln8)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 27 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul7_mid2 = mul i17 %mul7_mid2_v, i17 1856" [../src/hls/cnn.cpp:10]   --->   Operation 27 'mul' 'mul7_mid2' <Predicate = (!icmp_ln8)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln12_mid216)   --->   "%not_exitcond_flatten = xor i1 %icmp_ln10, i1 1" [../src/hls/cnn.cpp:10]   --->   Operation 28 'xor' 'not_exitcond_flatten' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.87ns)   --->   "%icmp_ln12 = icmp_eq  i6 %iii, i6 32" [../src/hls/cnn.cpp:12]   --->   Operation 29 'icmp' 'icmp_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.33ns) (out node of the LUT)   --->   "%icmp_ln12_mid216 = and i1 %icmp_ln12, i1 %not_exitcond_flatten" [../src/hls/cnn.cpp:12]   --->   Operation 30 'and' 'icmp_ln12_mid216' <Predicate = (!icmp_ln8)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.88ns)   --->   "%add_ln10 = add i6 %ii_mid27, i6 1" [../src/hls/cnn.cpp:10]   --->   Operation 31 'add' 'add_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node select_ln10)   --->   "%or_ln10 = or i1 %icmp_ln12_mid216, i1 %icmp_ln10" [../src/hls/cnn.cpp:10]   --->   Operation 32 'or' 'or_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln10 = select i1 %or_ln10, i6 0, i6 %iii" [../src/hls/cnn.cpp:10]   --->   Operation 33 'select' 'select_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.44ns)   --->   "%select_ln10_2 = select i1 %icmp_ln12_mid216, i6 %add_ln10, i6 %ii_mid27" [../src/hls/cnn.cpp:10]   --->   Operation 34 'select' 'select_ln10_2' <Predicate = (!icmp_ln8)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.88ns)   --->   "%add_ln12 = add i6 %select_ln10, i6 1" [../src/hls/cnn.cpp:12]   --->   Operation 35 'add' 'add_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.37>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @set3DFloatArray1_set3DFloatArray1_2_set3DFloatArray1_3_str"   --->   Operation 36 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 107648, i64 107648, i64 107648"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 38 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul7_mid2 = mul i17 %mul7_mid2_v, i17 1856" [../src/hls/cnn.cpp:10]   --->   Operation 38 'mul' 'mul7_mid2' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%zext_ln12_mid214 = select i1 %icmp_ln10, i11 0, i11 %tmp_2" [../src/hls/cnn.cpp:10]   --->   Operation 39 'select' 'zext_ln12_mid214' <Predicate = (!icmp_ln8 & !icmp_ln12_mid216)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 40 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @set3DFloatArray1_2_set3DFloatArray1_3_str"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%p_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %add_ln10, i5 0" [../src/hls/cnn.cpp:10]   --->   Operation 42 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln8 & icmp_ln12_mid216)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%select_ln10_1 = select i1 %icmp_ln12_mid216, i11 %p_mid1, i11 %zext_ln12_mid214" [../src/hls/cnn.cpp:10]   --->   Operation 43 'select' 'select_ln10_1' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%select_ln10_1_cast = zext i11 %select_ln10_1" [../src/hls/cnn.cpp:10]   --->   Operation 44 'zext' 'select_ln10_1_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 45 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../src/hls/cnn.cpp:12]   --->   Operation 46 'specloopname' 'specloopname_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %mul7_mid2, i32 6, i32 16" [../src/hls/cnn.cpp:14]   --->   Operation 47 'partselect' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%tmp = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i11.i6, i11 %tmp_1, i6 %select_ln10" [../src/hls/cnn.cpp:14]   --->   Operation 48 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.02ns) (out node of the LUT)   --->   "%add_ln14 = add i17 %tmp, i17 %select_ln10_1_cast" [../src/hls/cnn.cpp:14]   --->   Operation 49 'add' 'add_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i17 %add_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 50 'zext' 'zext_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%array_addr = getelementptr i32 %array_r, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 51 'getelementptr' 'array_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i17 %array_addr" [../src/hls/cnn.cpp:14]   --->   Operation 52 'store' 'store_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 107648> <RAM>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 53 'br' 'br_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln18 = ret" [../src/hls/cnn.cpp:18]   --->   Operation 54 'ret' 'ret_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ array_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln8               (br               ) [ 0111110]
indvar_flatten17     (phi              ) [ 0010000]
i                    (phi              ) [ 0010000]
indvar_flatten       (phi              ) [ 0010000]
add_ln8              (add              ) [ 0111110]
icmp_ln8             (icmp             ) [ 0011110]
br_ln8               (br               ) [ 0000000]
icmp_ln10            (icmp             ) [ 0011110]
add_ln8_1            (add              ) [ 0000000]
mul7_mid2_v_v        (select           ) [ 0111110]
mul7_mid2_v          (zext             ) [ 0011110]
add_ln10_1           (add              ) [ 0000000]
select_ln10_3        (select           ) [ 0111110]
ii                   (phi              ) [ 0011100]
iii                  (phi              ) [ 0011100]
tmp_2                (bitconcatenate   ) [ 0010010]
specpipeline_ln0     (specpipeline     ) [ 0000000]
ii_mid27             (select           ) [ 0000000]
not_exitcond_flatten (xor              ) [ 0000000]
icmp_ln12            (icmp             ) [ 0000000]
icmp_ln12_mid216     (and              ) [ 0010010]
add_ln10             (add              ) [ 0010010]
or_ln10              (or               ) [ 0000000]
select_ln10          (select           ) [ 0010010]
select_ln10_2        (select           ) [ 0111110]
add_ln12             (add              ) [ 0111110]
specloopname_ln0     (specloopname     ) [ 0000000]
empty                (speclooptripcount) [ 0000000]
mul7_mid2            (mul              ) [ 0000000]
zext_ln12_mid214     (select           ) [ 0000000]
specpipeline_ln0     (specpipeline     ) [ 0000000]
specloopname_ln0     (specloopname     ) [ 0000000]
p_mid1               (bitconcatenate   ) [ 0000000]
select_ln10_1        (select           ) [ 0000000]
select_ln10_1_cast   (zext             ) [ 0000000]
specpipeline_ln0     (specpipeline     ) [ 0000000]
specloopname_ln12    (specloopname     ) [ 0000000]
tmp_1                (partselect       ) [ 0000000]
tmp                  (bitconcatenate   ) [ 0000000]
add_ln14             (add              ) [ 0000000]
zext_ln14            (zext             ) [ 0000000]
array_addr           (getelementptr    ) [ 0000000]
store_ln14           (store            ) [ 0000000]
br_ln0               (br               ) [ 0111110]
ret_ln18             (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="array_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="set3DFloatArray1_set3DFloatArray1_2_set3DFloatArray1_3_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="set3DFloatArray1_2_set3DFloatArray1_3_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i11.i6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="array_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="17" slack="0"/>
<pin id="68" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr/5 "/>
</bind>
</comp>

<comp id="71" class="1004" name="store_ln14_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="17" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="0"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/5 "/>
</bind>
</comp>

<comp id="78" class="1005" name="indvar_flatten17_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="17" slack="1"/>
<pin id="80" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten17 (phireg) "/>
</bind>
</comp>

<comp id="82" class="1004" name="indvar_flatten17_phi_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="1"/>
<pin id="84" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="17" slack="0"/>
<pin id="86" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten17/2 "/>
</bind>
</comp>

<comp id="89" class="1005" name="i_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="6" slack="1"/>
<pin id="91" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="93" class="1004" name="i_phi_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="1"/>
<pin id="95" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="6" slack="0"/>
<pin id="97" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="100" class="1005" name="indvar_flatten_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="12" slack="1"/>
<pin id="102" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="indvar_flatten_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="1"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="12" slack="0"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="111" class="1005" name="ii_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="6" slack="3"/>
<pin id="113" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="ii (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="ii_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="3"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="6" slack="0"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii/4 "/>
</bind>
</comp>

<comp id="122" class="1005" name="iii_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="6" slack="3"/>
<pin id="124" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="iii (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="iii_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="3"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="6" slack="0"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iii/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="add_ln8_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="17" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="icmp_ln8_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="17" slack="0"/>
<pin id="141" dir="0" index="1" bw="17" slack="0"/>
<pin id="142" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="icmp_ln10_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="12" slack="0"/>
<pin id="147" dir="0" index="1" bw="12" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="add_ln8_1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="6" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8_1/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="mul7_mid2_v_v_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="6" slack="0"/>
<pin id="160" dir="0" index="2" bw="6" slack="0"/>
<pin id="161" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mul7_mid2_v_v/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="mul7_mid2_v_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="6" slack="0"/>
<pin id="167" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mul7_mid2_v/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="add_ln10_1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="12" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10_1/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="select_ln10_3_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="12" slack="0"/>
<pin id="178" dir="0" index="2" bw="12" slack="0"/>
<pin id="179" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_3/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_2_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="11" slack="0"/>
<pin id="185" dir="0" index="1" bw="6" slack="0"/>
<pin id="186" dir="0" index="2" bw="1" slack="0"/>
<pin id="187" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="ii_mid27_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="2"/>
<pin id="193" dir="0" index="1" bw="6" slack="0"/>
<pin id="194" dir="0" index="2" bw="6" slack="0"/>
<pin id="195" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ii_mid27/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="not_exitcond_flatten_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="2"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="icmp_ln12_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="6" slack="0"/>
<pin id="205" dir="0" index="1" bw="6" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_ln12_mid216_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="icmp_ln12_mid216/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="add_ln10_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="6" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="or_ln10_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="2"/>
<pin id="224" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln10/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="select_ln10_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="6" slack="0"/>
<pin id="229" dir="0" index="2" bw="6" slack="0"/>
<pin id="230" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="select_ln10_2_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="6" slack="0"/>
<pin id="237" dir="0" index="2" bw="6" slack="0"/>
<pin id="238" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_2/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln12_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="6" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln12_mid214_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="3"/>
<pin id="250" dir="0" index="1" bw="11" slack="0"/>
<pin id="251" dir="0" index="2" bw="11" slack="1"/>
<pin id="252" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="zext_ln12_mid214/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_mid1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="11" slack="0"/>
<pin id="256" dir="0" index="1" bw="6" slack="1"/>
<pin id="257" dir="0" index="2" bw="1" slack="0"/>
<pin id="258" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid1/5 "/>
</bind>
</comp>

<comp id="261" class="1004" name="select_ln10_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="1"/>
<pin id="263" dir="0" index="1" bw="11" slack="0"/>
<pin id="264" dir="0" index="2" bw="11" slack="0"/>
<pin id="265" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_1/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="select_ln10_1_cast_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="11" slack="0"/>
<pin id="270" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln10_1_cast/5 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="11" slack="0"/>
<pin id="274" dir="0" index="1" bw="17" slack="0"/>
<pin id="275" dir="0" index="2" bw="4" slack="0"/>
<pin id="276" dir="0" index="3" bw="6" slack="0"/>
<pin id="277" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="17" slack="0"/>
<pin id="283" dir="0" index="1" bw="11" slack="0"/>
<pin id="284" dir="0" index="2" bw="6" slack="1"/>
<pin id="285" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln14_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="17" slack="0"/>
<pin id="290" dir="0" index="1" bw="11" slack="0"/>
<pin id="291" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/5 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln14_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="17" slack="0"/>
<pin id="296" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/5 "/>
</bind>
</comp>

<comp id="299" class="1007" name="grp_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="6" slack="0"/>
<pin id="301" dir="0" index="1" bw="17" slack="0"/>
<pin id="302" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul7_mid2/2 "/>
</bind>
</comp>

<comp id="306" class="1005" name="add_ln8_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="17" slack="0"/>
<pin id="308" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="311" class="1005" name="icmp_ln8_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="1"/>
<pin id="313" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="315" class="1005" name="icmp_ln10_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="2"/>
<pin id="317" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="323" class="1005" name="mul7_mid2_v_v_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="6" slack="0"/>
<pin id="325" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="mul7_mid2_v_v "/>
</bind>
</comp>

<comp id="328" class="1005" name="mul7_mid2_v_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="17" slack="1"/>
<pin id="330" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="mul7_mid2_v "/>
</bind>
</comp>

<comp id="333" class="1005" name="select_ln10_3_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="12" slack="0"/>
<pin id="335" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="select_ln10_3 "/>
</bind>
</comp>

<comp id="338" class="1005" name="tmp_2_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="11" slack="1"/>
<pin id="340" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="343" class="1005" name="icmp_ln12_mid216_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="1"/>
<pin id="345" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln12_mid216 "/>
</bind>
</comp>

<comp id="348" class="1005" name="add_ln10_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="6" slack="1"/>
<pin id="350" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

<comp id="353" class="1005" name="select_ln10_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="6" slack="1"/>
<pin id="355" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln10 "/>
</bind>
</comp>

<comp id="358" class="1005" name="select_ln10_2_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="6" slack="0"/>
<pin id="360" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln10_2 "/>
</bind>
</comp>

<comp id="363" class="1005" name="add_ln12_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="6" slack="0"/>
<pin id="365" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="60" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="62" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="77"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="78" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="89" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="4" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="82" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="82" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="10" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="104" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="93" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="145" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="151" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="93" pin="4"/><net_sink comp="157" pin=2"/></net>

<net id="168"><net_src comp="157" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="104" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="18" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="180"><net_src comp="145" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="18" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="169" pin="2"/><net_sink comp="175" pin=2"/></net>

<net id="188"><net_src comp="20" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="115" pin="4"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="22" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="196"><net_src comp="4" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="197"><net_src comp="115" pin="4"/><net_sink comp="191" pin=2"/></net>

<net id="202"><net_src comp="34" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="126" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="36" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="203" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="198" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="191" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="14" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="209" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="4" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="126" pin="4"/><net_sink comp="226" pin=2"/></net>

<net id="239"><net_src comp="209" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="215" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="191" pin="3"/><net_sink comp="234" pin=2"/></net>

<net id="246"><net_src comp="226" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="14" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="46" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="259"><net_src comp="20" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="22" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="266"><net_src comp="254" pin="3"/><net_sink comp="261" pin=1"/></net>

<net id="267"><net_src comp="248" pin="3"/><net_sink comp="261" pin=2"/></net>

<net id="271"><net_src comp="261" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="52" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="54" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="280"><net_src comp="56" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="286"><net_src comp="58" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="272" pin="4"/><net_sink comp="281" pin=1"/></net>

<net id="292"><net_src comp="281" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="268" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="297"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="303"><net_src comp="165" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="16" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="305"><net_src comp="299" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="309"><net_src comp="133" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="314"><net_src comp="139" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="145" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="320"><net_src comp="315" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="321"><net_src comp="315" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="322"><net_src comp="315" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="326"><net_src comp="157" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="331"><net_src comp="165" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="336"><net_src comp="175" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="341"><net_src comp="183" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="346"><net_src comp="209" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="351"><net_src comp="215" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="356"><net_src comp="226" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="361"><net_src comp="234" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="366"><net_src comp="242" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="126" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: array_r | {5 }
 - Input state : 
  - Chain level:
	State 1
	State 2
		add_ln8 : 1
		icmp_ln8 : 1
		br_ln8 : 2
		icmp_ln10 : 1
		add_ln8_1 : 1
		mul7_mid2_v_v : 2
		mul7_mid2_v : 3
		mul7_mid2 : 4
		add_ln10_1 : 1
		select_ln10_3 : 2
	State 3
	State 4
		tmp_2 : 1
		ii_mid27 : 1
		icmp_ln12 : 1
		icmp_ln12_mid216 : 2
		add_ln10 : 2
		or_ln10 : 2
		select_ln10 : 2
		select_ln10_2 : 2
		add_ln12 : 3
	State 5
		select_ln10_1 : 1
		select_ln10_1_cast : 2
		tmp_1 : 1
		tmp : 2
		add_ln14 : 3
		zext_ln14 : 4
		array_addr : 5
		store_ln14 : 6
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |        add_ln8_fu_133       |    0    |    0    |    24   |
|          |       add_ln8_1_fu_151      |    0    |    0    |    13   |
|    add   |      add_ln10_1_fu_169      |    0    |    0    |    19   |
|          |       add_ln10_fu_215       |    0    |    0    |    13   |
|          |       add_ln12_fu_242       |    0    |    0    |    13   |
|          |       add_ln14_fu_288       |    0    |    0    |    24   |
|----------|-----------------------------|---------|---------|---------|
|          |     mul7_mid2_v_v_fu_157    |    0    |    0    |    6    |
|          |     select_ln10_3_fu_175    |    0    |    0    |    12   |
|          |       ii_mid27_fu_191       |    0    |    0    |    6    |
|  select  |      select_ln10_fu_226     |    0    |    0    |    6    |
|          |     select_ln10_2_fu_234    |    0    |    0    |    6    |
|          |   zext_ln12_mid214_fu_248   |    0    |    0    |    10   |
|          |     select_ln10_1_fu_261    |    0    |    0    |    10   |
|----------|-----------------------------|---------|---------|---------|
|          |       icmp_ln8_fu_139       |    0    |    0    |    13   |
|   icmp   |       icmp_ln10_fu_145      |    0    |    0    |    12   |
|          |       icmp_ln12_fu_203      |    0    |    0    |    10   |
|----------|-----------------------------|---------|---------|---------|
|    xor   | not_exitcond_flatten_fu_198 |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    and   |   icmp_ln12_mid216_fu_209   |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    or    |        or_ln10_fu_221       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    mul   |          grp_fu_299         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      mul7_mid2_v_fu_165     |    0    |    0    |    0    |
|   zext   |  select_ln10_1_cast_fu_268  |    0    |    0    |    0    |
|          |       zext_ln14_fu_294      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_2_fu_183        |    0    |    0    |    0    |
|bitconcatenate|        p_mid1_fu_254        |    0    |    0    |    0    |
|          |          tmp_fu_281         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|         tmp_1_fu_272        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    1    |    0    |   203   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln10_reg_348    |    6   |
|    add_ln12_reg_363    |    6   |
|     add_ln8_reg_306    |   17   |
|        i_reg_89        |    6   |
|    icmp_ln10_reg_315   |    1   |
|icmp_ln12_mid216_reg_343|    1   |
|    icmp_ln8_reg_311    |    1   |
|       ii_reg_111       |    6   |
|       iii_reg_122      |    6   |
| indvar_flatten17_reg_78|   17   |
| indvar_flatten_reg_100 |   12   |
|   mul7_mid2_v_reg_328  |   17   |
|  mul7_mid2_v_v_reg_323 |    6   |
|  select_ln10_2_reg_358 |    6   |
|  select_ln10_3_reg_333 |   12   |
|   select_ln10_reg_353  |    6   |
|      tmp_2_reg_338     |   11   |
+------------------------+--------+
|          Total         |   137  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_299 |  p0  |   2  |   6  |   12   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   12   ||  0.489  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   203  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   137  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   137  |   212  |
+-----------+--------+--------+--------+--------+
