
*** Running vivado
    with args -log design_1_v_vid_in_axi4s_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_v_vid_in_axi4s_0_0.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_v_vid_in_axi4s_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 384.172 ; gain = 83.059
INFO: [Synth 8-638] synthesizing module 'design_1_v_vid_in_axi4s_0_0' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v4_0_6' [u:/Desktop/MP-2/hw/design_1/ipshared/00c5/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:1970]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v4_0_6_formatter' [u:/Desktop/MP-2/hw/design_1/ipshared/00c5/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:738]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v4_0_6_formatter' (1#1) [u:/Desktop/MP-2/hw/design_1/ipshared/00c5/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:738]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v4_0_6_coupler' [u:/Desktop/MP-2/hw/design_1/ipshared/00c5/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:536]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v4_0_6_fifo' [u:/Desktop/MP-2/hw/design_1/ipshared/00c5/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:59]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v4_0_6_fifo' (30#1) [u:/Desktop/MP-2/hw/design_1/ipshared/00c5/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:59]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v4_0_6_coupler' (31#1) [u:/Desktop/MP-2/hw/design_1/ipshared/00c5/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:536]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v4_0_6' (32#1) [u:/Desktop/MP-2/hw/design_1/ipshared/00c5/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:1970]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_vid_in_axi4s_0_0' (33#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:01:03 ; elapsed = 00:01:18 . Memory (MB): peak = 602.785 ; gain = 301.672
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:03 ; elapsed = 00:01:19 . Memory (MB): peak = 602.785 ; gain = 301.672
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 701.773 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:12 ; elapsed = 00:01:31 . Memory (MB): peak = 701.773 ; gain = 400.660
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:12 ; elapsed = 00:01:31 . Memory (MB): peak = 701.773 ; gain = 400.660
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:31 . Memory (MB): peak = 701.773 ; gain = 400.660
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:12 ; elapsed = 00:01:32 . Memory (MB): peak = 701.773 ; gain = 400.660
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:32 . Memory (MB): peak = 701.773 ; gain = 400.660
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:22 ; elapsed = 00:01:42 . Memory (MB): peak = 714.750 ; gain = 413.637
Finished Timing Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:01:42 . Memory (MB): peak = 723.891 ; gain = 422.777
Finished Technology Mapping : Time (s): cpu = 00:01:22 ; elapsed = 00:01:42 . Memory (MB): peak = 735.035 ; gain = 433.922
Finished IO Insertion : Time (s): cpu = 00:01:23 ; elapsed = 00:01:42 . Memory (MB): peak = 735.035 ; gain = 433.922
Finished Renaming Generated Instances : Time (s): cpu = 00:01:23 ; elapsed = 00:01:42 . Memory (MB): peak = 735.035 ; gain = 433.922
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:23 ; elapsed = 00:01:43 . Memory (MB): peak = 735.035 ; gain = 433.922
Finished Renaming Generated Ports : Time (s): cpu = 00:01:23 ; elapsed = 00:01:43 . Memory (MB): peak = 735.035 ; gain = 433.922
Finished Handling Custom Attributes : Time (s): cpu = 00:01:23 ; elapsed = 00:01:43 . Memory (MB): peak = 735.035 ; gain = 433.922
Finished Renaming Generated Nets : Time (s): cpu = 00:01:23 ; elapsed = 00:01:43 . Memory (MB): peak = 735.035 ; gain = 433.922

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     6|
|2     |LUT1     |    27|
|3     |LUT2     |     5|
|4     |LUT3     |     2|
|5     |LUT4     |    31|
|6     |LUT5     |     3|
|7     |LUT6     |     3|
|8     |MUXCY    |    24|
|9     |RAMB18E1 |     1|
|10    |RAMB36E1 |     1|
|11    |FDRE     |    93|
|12    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:23 ; elapsed = 00:01:43 . Memory (MB): peak = 735.035 ; gain = 433.922
synth_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:45 . Memory (MB): peak = 738.449 ; gain = 441.047
