#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Oct  3 20:24:40 2025
# Process ID: 25900
# Current directory: Z:/EE_277/lab4/lab3_viv
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent34512 Z:\EE_277\lab4\lab3_viv\lab3_viv.xpr
# Log file: Z:/EE_277/lab4/lab3_viv/vivado.log
# Journal file: Z:/EE_277/lab4/lab3_viv\vivado.jou
# Running On: DESKTOP-D2NNA1U, OS: Windows, CPU Frequency: 3700 MHz, CPU Physical cores: 16, Host memory: 17101 MB
#-----------------------------------------------------------
start_gui
open_project Z:/EE_277/lab4/lab3_viv/lab3_viv.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_bd_design {Z:/EE_277/lab4/lab3_viv/lab3_viv.srcs/sources_1/bd/lab3_bd/lab3_bd.bd}
set_property  ip_repo_paths  {z:/EE_277/lab4/ip_repo Z:/EE_277/repos/vivado-library} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.3 axi_vdma_0
endgroup
set_property location {2.5 1238 -549} [get_bd_cells axi_vdma_0]
set_property -dict [list \
  CONFIG.c_addr_width {64} \
  CONFIG.c_include_s2mm {0} \
  CONFIG.c_mm2s_genlock_mode {0} \
  CONFIG.c_mm2s_linebuffer_depth {1024} \
  CONFIG.c_mm2s_max_burst_length {32} \
  CONFIG.c_num_fstores {2} \
] [get_bd_cells axi_vdma_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_subset_converter:1.1 axis_subset_converter_0
endgroup
set_property location {5 1741 -506} [get_bd_cells axis_subset_converter_0]
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES.VALUE_SRC USER CONFIG.M_TDATA_NUM_BYTES.VALUE_SRC USER CONFIG.S_HAS_TREADY.VALUE_SRC PROPAGATED] [get_bd_cells axis_subset_converter_0]
set_property -dict [list \
  CONFIG.M_TDATA_NUM_BYTES {3} \
  CONFIG.S_TDATA_NUM_BYTES {4} \
  CONFIG.TDATA_REMAP {tdata[23:16],tdata[7:0],tdata[15:8]} \
] [get_bd_cells axis_subset_converter_0]
set_property location {3 1328 -292} [get_bd_cells axis_subset_converter_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_axi4s_vid_out:4.0 v_axi4s_vid_out_0
endgroup
set_property location {2 855 -559} [get_bd_cells v_axi4s_vid_out_0]
set_property -dict [list CONFIG.C_S_AXIS_VIDEO_DATA_WIDTH.VALUE_SRC PROPAGATED CONFIG.C_S_AXIS_VIDEO_FORMAT.VALUE_SRC PROPAGATED] [get_bd_cells v_axi4s_vid_out_0]
set_property -dict [list \
  CONFIG.C_ADDR_WIDTH {12} \
  CONFIG.C_HAS_ASYNC_CLK {1} \
  CONFIG.C_VTG_MASTER_SLAVE {1} \
] [get_bd_cells v_axi4s_vid_out_0]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:rgb2dvi:1.4 rgb2dvi_0
endgroup
set_property location {4 1635 -526} [get_bd_cells rgb2dvi_0]
set_property -dict [list \
  CONFIG.kGenerateSerialClk {false} \
  CONFIG.kRstActiveHigh {false} \
] [get_bd_cells rgb2dvi_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_tc:6.2 v_tc_0
endgroup
set_property location {1 687 -572} [get_bd_cells v_tc_0]
set_property location {1 539 -620} [get_bd_cells v_tc_0]
set_property CONFIG.enable_detection {false} [get_bd_cells v_tc_0]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:axi_dynclk:1.2 axi_dynclk_0
endgroup
set_property location {4 1715 -282} [get_bd_cells axi_dynclk_0]
set_property location {4.5 1984 -426} [get_bd_cells axi_dynclk_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property CONFIG.CONST_VAL {0} [get_bd_cells xlconstant_0]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins rgb2dvi_0/TMDS]
endgroup
set_property name hdmi_output [get_bd_intf_ports TMDS_0]
startgroup
set_property -dict [list \
  CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} \
  CONFIG.PCW_USE_S_AXI_HP1 {1} \
] [get_bd_cells processing_system7_0]
endgroup
set_property location {0.5 220 -645} [get_bd_cells xlconstant_0]
set_property location {1 208 -662} [get_bd_cells xlconstant_0]
set_property location {6 1984 -701} [get_bd_cells v_axi4s_vid_out_0]
set_property location {3 1133 -717} [get_bd_cells v_tc_0]
set_property location {2 583 -562} [get_bd_cells axi_vdma_0]
set_property location {4 1412 -660} [get_bd_cells xlconstant_0]
set_property location {2 1020 -567} [get_bd_cells v_tc_0]
set_property location {4 1595 -890} [get_bd_cells v_tc_0]
set_property location {2 1030 -511} [get_bd_cells axis_subset_converter_0]
set_property location {2 1010 -571} [get_bd_cells axis_subset_converter_0]
connect_bd_net [get_bd_pins axi_vdma_0/m_axis_mm2s_aclk] [get_bd_pins axis_subset_converter_0/aclk]
connect_bd_intf_net [get_bd_intf_pins axi_vdma_0/M_AXIS_MM2S] [get_bd_intf_pins axis_subset_converter_0/S_AXIS]
set_property location {1 743 -701} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins axis_subset_converter_0/aresetn]
set_property location {2.5 1353 -625} [get_bd_cells v_axi4s_vid_out_0]
connect_bd_intf_net [get_bd_intf_pins axis_subset_converter_0/M_AXIS] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
set_property location {4 1733 -659} [get_bd_cells rgb2dvi_0]
connect_bd_intf_net [get_bd_intf_pins v_axi4s_vid_out_0/vid_io_out] [get_bd_intf_pins rgb2dvi_0/RGB]
delete_bd_objs [get_bd_intf_nets v_axi4s_vid_out_0_vid_io_out]
connect_bd_intf_net [get_bd_intf_pins v_axi4s_vid_out_0/vid_io_out] [get_bd_intf_pins rgb2dvi_0/RGB]
set_property location {2 1097 -791} [get_bd_cells axi_dynclk_0]
set_property location {2 1002 -1063} [get_bd_cells axi_dynclk_0]
set_property location {2 984 -794} [get_bd_cells v_tc_0]
connect_bd_net [get_bd_pins axi_dynclk_0/REF_CLK_I] [get_bd_pins axi_dynclk_0/s_axi_lite_aclk]
connect_bd_net [get_bd_pins axi_dynclk_0/PXL_CLK_O] [get_bd_pins v_tc_0/clk]
delete_bd_objs [get_bd_nets axi_dynclk_0_PXL_CLK_O]
connect_bd_net [get_bd_pins axi_dynclk_0/PXL_CLK_O] [get_bd_pins v_tc_0/clk]
connect_bd_net [get_bd_pins axi_dynclk_0/PXL_CLK_O] [get_bd_pins v_axi4s_vid_out_0/vid_io_out_clk]
connect_bd_net [get_bd_pins axi_dynclk_0/PXL_CLK_5X_O] [get_bd_pins rgb2dvi_0/SerialClk]
connect_bd_net [get_bd_pins axi_dynclk_0/LOCKED_O] [get_bd_pins rgb2dvi_0/aRst_n]
connect_bd_net [get_bd_pins rgb2dvi_0/PixelClk] [get_bd_pins axi_dynclk_0/PXL_CLK_O]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
undo
undo
undo
regenerate_bd_layout -routing
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_dynclk_0/REF_CLK_I]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dynclk_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_dynclk_0/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_vdma_0/m_axis_mm2s_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_vdma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_vdma_0/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_vdma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP1} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins v_axi4s_vid_out_0/aclk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/v_tc_0/ctrl} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins v_tc_0/ctrl]
endgroup
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
set_property location {5 1710 572} [get_bd_cells v_tc_0]
undo
undo
undo
set_property location {5 1694 543} [get_bd_cells v_tc_0]
export_ip_user_files -of_objects  [get_files Z:/EE_277/lab4/lab3_viv/lab3_viv.srcs/constrs_1/new/lab3_const.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 Z:/EE_277/lab4/lab3_viv/lab3_viv.srcs/constrs_1/new/lab3_const.xdc
add_files -fileset constrs_1 -norecurse Z:/EE_277/lab4/lab3_viv/lab3_viv.srcs/constrs_1/new/lab4_const.xdc
validate_bd_design
save_bd_design
make_wrapper -files [get_files Z:/EE_277/lab4/lab3_viv/lab3_viv.srcs/sources_1/bd/lab3_bd/lab3_bd.bd] -top
make_wrapper -files [get_files Z:/EE_277/lab4/lab3_viv/lab3_viv.srcs/sources_1/bd/lab3_bd/lab3_bd.bd] -top
reset_run synth_1
reset_run lab3_bd_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
