###############################################################
#  Generated by:      Cadence Innovus 17.12-s095_1
#  OS:                Linux x86_64(Host ID nc-asu6-l07.apporto.com)
#  Generated on:      Mon May  5 04:53:38 2025
#  Design:            GCN
#  Command:           report_ccopt_clock_trees -filename ./cts/clock_trees.rpt
###############################################################

Clock DAG stats:
================

------------------------------------------------------------
Cell type                     Count    Area      Capacitance
------------------------------------------------------------
Buffers                        76      95.412      27.728
Inverters                       0       0.000       0.000
Integrated Clock Gates          0       0.000       0.000
Non-Integrated Clock Gates      0       0.000       0.000
Clock Logic                     0       0.000       0.000
All                            76      95.412      27.728
------------------------------------------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top          0.000
Trunk     1680.512
Leaf      4447.668
Total     6128.180
--------------------


Clock DAG capacitances:
=======================

--------------------------------------
Type     Gate       Wire       Total
--------------------------------------
Top        0.000      0.000      0.000
Trunk     27.727     41.114     68.842
Leaf     358.756    115.398    474.154
Total    386.483    156.512    542.995
--------------------------------------


Clock DAG sink capacitances:
============================

----------------------------------------------------------
Count    Total      Average    Std. Dev.    Min      Max
----------------------------------------------------------
1091     358.756     0.329       0.000      0.329    0.330
----------------------------------------------------------


Clock DAG net violations:
=========================

None


Clock DAG primary half-corner transition distribution:
======================================================

-----------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min     Max     Distribution                               Over Target
-----------------------------------------------------------------------------------------------------------------------------
Trunk       100.0       8       30.1        11.3       13.1    44.9    {2 <= 20.0ps, 5 <= 40.0ps, 1 <= 60.0ps}         -
Leaf        100.0      69       34.0         9.6       28.3    90.3    {67 <= 40.0ps, 2 <= 100.0ps}                    -
-----------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

----------------------------------------------------
Name                   Type      Inst     Inst Area 
                                 Count    (um^2)
----------------------------------------------------
BUFx12f_ASAP7_75t_R    buffer      2         8.398
BUFx5_ASAP7_75t_R      buffer      1         1.866
BUFx3_ASAP7_75t_R      buffer      2         2.799
BUFx2_ASAP7_75t_R      buffer     69        80.482
HB1xp67_ASAP7_75t_R    buffer      2         1.866
----------------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  # Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other  # Clock  # Bufs  # Invs  # Other  # Implicit  Max       Max     Max      Max          Standard   Wire     Gate     Clock Tree Root
Name        Flops      Flops      Clock  Latch     Latch         Sinks    Gates                    Clock    ignore/     Non-leaf  Leaf    Length   Source-sink  cell area  cap      cap      
                                  Pins   Sinks     Sinks                                           Cells    stop pins   Fanout    Fanout  (um)     Resistance   (um^2)     (fF)     (fF)     
                                                                                                                                                   (Ohms)                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clk           1091         0        0       0           0           0        0       76      0        0         0          14       16    229.032    32222.3     95.412    156.512  386.483  clk
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees :
================================

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other  # Clock  # Bufs  # Invs  # Other  # Implicit  Max       Average   Max     Average  Max      Max          Standard   Wire     Gate
Flops      Flops      Clock  Latch     Latch         Sinks    Gates                    Clock    ignore/     Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap      cap
                      Pins   Sinks     Sinks                                           Cells    stop pins   Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (fF)     (fF)
                                                                                                                                                          (Ohms)                           
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  1091         0        0       0           0           0        0       76      0        0         0          14       9.5       16    15.8116  229.032   3222.230     95.412    156.512  386.483
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees
=======================================

------------------------------------------------------------------------
Metric                               Minimum  Average  Maximum   Std.dev
------------------------------------------------------------------------
Source-sink routed net length (um)    15.336   37.334   229.032   34.084
Source-sink manhattan distance (um)   14.832   34.843   231.696   32.659
Source-sink resistance (Ohm)         282.510  620.473  3222.230  456.147
------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
clk                 0                 0               0             0            0
---------------------------------------------------------------------------------------
Total               0                 0               0             0            0
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 0 clock tree pins with a slew violation.

Report for clock tree: clk
==========================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   : 0
Minimum clock gating depth : 0
Maximum clock gating depth : 0
Clock gate area (um^2)     : 0.000

Clock Tree Buffering Structure (Logical):

# Buffers             : 76
# Inverters           :  0
  Total               : 76
Minimum depth         :  3
Maximum depth         :  3
Buffering area (um^2) : 95.412

Clock Tree Level Structure (Logical):

---------------------------------------------------------------------------
Level  # Full  # Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other
       Cycle   Flops      Flops      Clock  Latch     Latch         Sinks
                                     Pins   Sinks     Sinks         
---------------------------------------------------------------------------
root     0       1091         0        0       0           0           0
---------------------------------------------------------------------------
Total    0       1091         0        0       0           0           0
---------------------------------------------------------------------------

Target and measured clock slews (in ps):

---------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                 Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                              Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
---------------------------------------------------------------------------------------------------------------------------------------
delayCorner_fast:hold.early       76.5          59.0           41.1          33.8       ignored          -      ignored          -
delayCorner_fast:hold.late        90.3          69.5           44.9          36.8       ignored          -      ignored          -
delayCorner_slow:setup.early      76.5          59.0           41.1          33.8       ignored          -      ignored          -
delayCorner_slow:setup.late       90.3          69.5           44.9          36.8       explicit      100.0     explicit      100.0
---------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

