c	script\python\data_get.py	/^c = radixConvert()$/;"	v
eval_data	script\python\data_get.py	/^eval_data = mnist.test.images  # Returns np.array$/;"	v
eval_labels	script\python\data_get.py	/^eval_labels = np.asarray(mnist.test.labels, dtype=np.int32)$/;"	v
feature_get	script\python\data_get.py	/^def feature_get():$/;"	f
image_get	script\python\data_get.py	/^def image_get():$/;"	f
label_get	script\python\data_get.py	/^def label_get():$/;"	f
matplotlib	script\python\data_get.py	/^import matplotlib.pyplot as plt$/;"	i
mnist	script\python\data_get.py	/^mnist = tf.contrib.learn.datasets.load_dataset("mnist")$/;"	v
np	script\python\data_get.py	/^import numpy as np$/;"	i
plt	script\python\data_get.py	/^import matplotlib.pyplot as plt$/;"	i
radixConvert	script\python\data_get.py	/^from radix import radixConvert$/;"	i
tf	script\python\data_get.py	/^import tensorflow as tf$/;"	i
train_data	script\python\data_get.py	/^train_data = mnist.train.images  # Returns np.array$/;"	v
train_labels	script\python\data_get.py	/^train_labels = np.asarray(mnist.train.labels, dtype=np.int32)$/;"	v
a	script\python\image_get.py	/^a = a*128$/;"	v
a	script\python\image_get.py	/^a = np.around(a).astype(np.int8)$/;"	v
a	script\python\image_get.py	/^a = np.load("..\/..\/data\/5\/image.npy")$/;"	v
c	script\python\image_get.py	/^c = radixConvert()$/;"	v
np	script\python\image_get.py	/^import numpy as np$/;"	i
radixConvert	script\python\image_get.py	/^from radix import radixConvert$/;"	i
weight_file	script\python\image_get.py	/^weight_file = open('f1_rom.coe', 'w')$/;"	v
__init__	script\python\parameters_get.py	/^    def __init__(self, input_path, output_path):$/;"	m	class:weight
a	script\python\parameters_get.py	/^a = weight("C:\\\\Users\\\\YzTong\\\\Desktop\\\\LeNET_RTL\\\\data",$/;"	v
bias_get	script\python\parameters_get.py	/^    def bias_get(self):$/;"	m	class:weight
c	script\python\parameters_get.py	/^c = radixConvert()$/;"	v
np	script\python\parameters_get.py	/^import numpy as np$/;"	i
radixConvert	script\python\parameters_get.py	/^from radix import radixConvert$/;"	i
w1_get	script\python\parameters_get.py	/^    def w1_get(self):$/;"	m	class:weight
w3_get	script\python\parameters_get.py	/^    def w3_get(self):$/;"	m	class:weight
w5_get	script\python\parameters_get.py	/^    def w5_get(self):$/;"	m	class:weight
w6_get	script\python\parameters_get.py	/^    def w6_get(self):$/;"	m	class:weight
w7_get	script\python\parameters_get.py	/^    def w7_get(self):$/;"	m	class:weight
w_get	script\python\parameters_get.py	/^    def w_get(self):$/;"	m	class:weight
weight	script\python\parameters_get.py	/^class weight(object):$/;"	c
__init__	script\python\radix.py	/^    def __init__(self):$/;"	m	class:radixConvert
bin2Dec	script\python\radix.py	/^    def bin2Dec(self, srcNum=''):$/;"	m	class:radixConvert
bin2Hex	script\python\radix.py	/^    def bin2Hex(self, srcNum=''):$/;"	m	class:radixConvert
binValueGet	script\python\radix.py	/^    def binValueGet(self, srcNum=''):$/;"	m	class:radixConvert
cmpmtBin2Dec	script\python\radix.py	/^    def cmpmtBin2Dec(self, srcNum='', binTotalLen=0):$/;"	m	class:radixConvert
cmpmtBin2Hex	script\python\radix.py	/^    def cmpmtBin2Hex(self, srcNum='', binTotalLen=0):$/;"	m	class:radixConvert
cmpmtHex2Dec	script\python\radix.py	/^    def cmpmtHex2Dec(self, srcNum='', binTotalLen=0):$/;"	m	class:radixConvert
dec2Bin	script\python\radix.py	/^    def dec2Bin(self, srcNum='', binWidth=0):$/;"	m	class:radixConvert
dec2Bincmpmt	script\python\radix.py	/^    def dec2Bincmpmt(self, srcNum='', binWidth=0):$/;"	m	class:radixConvert
dec2Hex	script\python\radix.py	/^    def dec2Hex(self, srcNum=''):$/;"	m	class:radixConvert
dec2Hexcmpmt	script\python\radix.py	/^    def dec2Hexcmpmt(self, srcNum='', binWidth=''):$/;"	m	class:radixConvert
decValueGet	script\python\radix.py	/^    def decValueGet(self, srcNum=''):$/;"	m	class:radixConvert
hex2Bin	script\python\radix.py	/^    def hex2Bin(self, srcNum='', binWidth=0):$/;"	m	class:radixConvert
hex2Dec	script\python\radix.py	/^    def hex2Dec(self, srcNum=''):$/;"	m	class:radixConvert
hexValuGet	script\python\radix.py	/^    def hexValuGet(self, srcNum=''):$/;"	m	class:radixConvert
radixConvert	script\python\radix.py	/^class radixConvert(object):$/;"	c
a	script\python\result_get.py	/^a = a*128$/;"	v
a	script\python\result_get.py	/^a = np.around(a).astype(np.int16)$/;"	v
a	script\python\result_get.py	/^a = np.around(a).astype(np.int8)$/;"	v
a	script\python\result_get.py	/^a = np.load("..\/..\/data\/5\/layer4.npy")$/;"	v
a	script\python\result_get.py	/^a = np.load('..\/..\/data\/6.npy')$/;"	v
c	script\python\result_get.py	/^c = radixConvert()$/;"	v
np	script\python\result_get.py	/^import numpy as np$/;"	i
radixConvert	script\python\result_get.py	/^from radix import radixConvert$/;"	i
bd_clk	simulation\behav\top_sim.v	/^reg bd_clk;$/;"	r
class_index	simulation\behav\top_sim.v	/^wire [3:0]  class_index;$/;"	n
class_value	simulation\behav\top_sim.v	/^wire [15:0] class_value;$/;"	n
done	simulation\behav\top_sim.v	/^wire done;$/;"	n
ena	simulation\behav\top_sim.v	/^reg ena;$/;"	r
f1_waddr	simulation\behav\top_sim.v	/^reg [31:0] f1_waddr;$/;"	r
f1_wdata	simulation\behav\top_sim.v	/^reg [31:0] f1_wdata;$/;"	r
f1_wr_en	simulation\behav\top_sim.v	/^reg [3:0] f1_wr_en;$/;"	r
fc1	simulation\behav\top_sim.v	/^integer fc1,fc2,fc3;$/;"	r
fc2	simulation\behav\top_sim.v	/^integer fc1,fc2,fc3;$/;"	r
fc3	simulation\behav\top_sim.v	/^integer fc1,fc2,fc3;$/;"	r
i	simulation\behav\top_sim.v	/^integer i;$/;"	r
pool1_1	simulation\behav\top_sim.v	/^integer pool1_1,pool1_2,pool1_3,pool1_4,pool1_5,pool1_6;$/;"	r
pool1_2	simulation\behav\top_sim.v	/^integer pool1_1,pool1_2,pool1_3,pool1_4,pool1_5,pool1_6;$/;"	r
pool1_3	simulation\behav\top_sim.v	/^integer pool1_1,pool1_2,pool1_3,pool1_4,pool1_5,pool1_6;$/;"	r
pool1_4	simulation\behav\top_sim.v	/^integer pool1_1,pool1_2,pool1_3,pool1_4,pool1_5,pool1_6;$/;"	r
pool1_5	simulation\behav\top_sim.v	/^integer pool1_1,pool1_2,pool1_3,pool1_4,pool1_5,pool1_6;$/;"	r
pool1_6	simulation\behav\top_sim.v	/^integer pool1_1,pool1_2,pool1_3,pool1_4,pool1_5,pool1_6;$/;"	r
pool2_1	simulation\behav\top_sim.v	/^integer pool2_1,pool2_2,pool2_3,pool2_4,pool2_5,pool2_6,$/;"	r
pool2_10	simulation\behav\top_sim.v	/^		pool2_7,pool2_8,pool2_9,pool2_10,pool2_11,pool2_12,pool2_13,pool2_14,pool2_15,pool2_16;$/;"	r
pool2_11	simulation\behav\top_sim.v	/^		pool2_7,pool2_8,pool2_9,pool2_10,pool2_11,pool2_12,pool2_13,pool2_14,pool2_15,pool2_16;$/;"	r
pool2_12	simulation\behav\top_sim.v	/^		pool2_7,pool2_8,pool2_9,pool2_10,pool2_11,pool2_12,pool2_13,pool2_14,pool2_15,pool2_16;$/;"	r
pool2_13	simulation\behav\top_sim.v	/^		pool2_7,pool2_8,pool2_9,pool2_10,pool2_11,pool2_12,pool2_13,pool2_14,pool2_15,pool2_16;$/;"	r
pool2_14	simulation\behav\top_sim.v	/^		pool2_7,pool2_8,pool2_9,pool2_10,pool2_11,pool2_12,pool2_13,pool2_14,pool2_15,pool2_16;$/;"	r
pool2_15	simulation\behav\top_sim.v	/^		pool2_7,pool2_8,pool2_9,pool2_10,pool2_11,pool2_12,pool2_13,pool2_14,pool2_15,pool2_16;$/;"	r
pool2_16	simulation\behav\top_sim.v	/^		pool2_7,pool2_8,pool2_9,pool2_10,pool2_11,pool2_12,pool2_13,pool2_14,pool2_15,pool2_16;$/;"	r
pool2_2	simulation\behav\top_sim.v	/^integer pool2_1,pool2_2,pool2_3,pool2_4,pool2_5,pool2_6,$/;"	r
pool2_3	simulation\behav\top_sim.v	/^integer pool2_1,pool2_2,pool2_3,pool2_4,pool2_5,pool2_6,$/;"	r
pool2_4	simulation\behav\top_sim.v	/^integer pool2_1,pool2_2,pool2_3,pool2_4,pool2_5,pool2_6,$/;"	r
pool2_5	simulation\behav\top_sim.v	/^integer pool2_1,pool2_2,pool2_3,pool2_4,pool2_5,pool2_6,$/;"	r
pool2_6	simulation\behav\top_sim.v	/^integer pool2_1,pool2_2,pool2_3,pool2_4,pool2_5,pool2_6,$/;"	r
pool2_7	simulation\behav\top_sim.v	/^		pool2_7,pool2_8,pool2_9,pool2_10,pool2_11,pool2_12,pool2_13,pool2_14,pool2_15,pool2_16;$/;"	r
pool2_8	simulation\behav\top_sim.v	/^		pool2_7,pool2_8,pool2_9,pool2_10,pool2_11,pool2_12,pool2_13,pool2_14,pool2_15,pool2_16;$/;"	r
pool2_9	simulation\behav\top_sim.v	/^		pool2_7,pool2_8,pool2_9,pool2_10,pool2_11,pool2_12,pool2_13,pool2_14,pool2_15,pool2_16;$/;"	r
rst_n	simulation\behav\top_sim.v	/^reg rst_n;$/;"	r
start	simulation\behav\top_sim.v	/^reg start;$/;"	r
sys_clk	simulation\behav\top_sim.v	/^reg sys_clk;$/;"	r
top_sim	simulation\behav\top_sim.v	/^module top_sim();$/;"	m
class_index	simulation\post_synth\top_postsyn_sim.v	/^wire [3:0]  class_index;$/;"	n
class_value	simulation\post_synth\top_postsyn_sim.v	/^wire [15:0] class_value;$/;"	n
done	simulation\post_synth\top_postsyn_sim.v	/^wire done;$/;"	n
fc1	simulation\post_synth\top_postsyn_sim.v	/^integer fc1,fc2,fc3;$/;"	r
fc2	simulation\post_synth\top_postsyn_sim.v	/^integer fc1,fc2,fc3;$/;"	r
fc3	simulation\post_synth\top_postsyn_sim.v	/^integer fc1,fc2,fc3;$/;"	r
i	simulation\post_synth\top_postsyn_sim.v	/^integer i;$/;"	r
pool1_1	simulation\post_synth\top_postsyn_sim.v	/^integer pool1_1,pool1_2,pool1_3,pool1_4,pool1_5,pool1_6;$/;"	r
pool1_2	simulation\post_synth\top_postsyn_sim.v	/^integer pool1_1,pool1_2,pool1_3,pool1_4,pool1_5,pool1_6;$/;"	r
pool1_3	simulation\post_synth\top_postsyn_sim.v	/^integer pool1_1,pool1_2,pool1_3,pool1_4,pool1_5,pool1_6;$/;"	r
pool1_4	simulation\post_synth\top_postsyn_sim.v	/^integer pool1_1,pool1_2,pool1_3,pool1_4,pool1_5,pool1_6;$/;"	r
pool1_5	simulation\post_synth\top_postsyn_sim.v	/^integer pool1_1,pool1_2,pool1_3,pool1_4,pool1_5,pool1_6;$/;"	r
pool1_6	simulation\post_synth\top_postsyn_sim.v	/^integer pool1_1,pool1_2,pool1_3,pool1_4,pool1_5,pool1_6;$/;"	r
pool2_1	simulation\post_synth\top_postsyn_sim.v	/^integer pool2_1,pool2_2,pool2_3,pool2_4,pool2_5,pool2_6,$/;"	r
pool2_10	simulation\post_synth\top_postsyn_sim.v	/^		pool2_7,pool2_8,pool2_9,pool2_10,pool2_11,pool2_12,pool2_13,pool2_14,pool2_15,pool2_16;$/;"	r
pool2_11	simulation\post_synth\top_postsyn_sim.v	/^		pool2_7,pool2_8,pool2_9,pool2_10,pool2_11,pool2_12,pool2_13,pool2_14,pool2_15,pool2_16;$/;"	r
pool2_12	simulation\post_synth\top_postsyn_sim.v	/^		pool2_7,pool2_8,pool2_9,pool2_10,pool2_11,pool2_12,pool2_13,pool2_14,pool2_15,pool2_16;$/;"	r
pool2_13	simulation\post_synth\top_postsyn_sim.v	/^		pool2_7,pool2_8,pool2_9,pool2_10,pool2_11,pool2_12,pool2_13,pool2_14,pool2_15,pool2_16;$/;"	r
pool2_14	simulation\post_synth\top_postsyn_sim.v	/^		pool2_7,pool2_8,pool2_9,pool2_10,pool2_11,pool2_12,pool2_13,pool2_14,pool2_15,pool2_16;$/;"	r
pool2_15	simulation\post_synth\top_postsyn_sim.v	/^		pool2_7,pool2_8,pool2_9,pool2_10,pool2_11,pool2_12,pool2_13,pool2_14,pool2_15,pool2_16;$/;"	r
pool2_16	simulation\post_synth\top_postsyn_sim.v	/^		pool2_7,pool2_8,pool2_9,pool2_10,pool2_11,pool2_12,pool2_13,pool2_14,pool2_15,pool2_16;$/;"	r
pool2_2	simulation\post_synth\top_postsyn_sim.v	/^integer pool2_1,pool2_2,pool2_3,pool2_4,pool2_5,pool2_6,$/;"	r
pool2_3	simulation\post_synth\top_postsyn_sim.v	/^integer pool2_1,pool2_2,pool2_3,pool2_4,pool2_5,pool2_6,$/;"	r
pool2_4	simulation\post_synth\top_postsyn_sim.v	/^integer pool2_1,pool2_2,pool2_3,pool2_4,pool2_5,pool2_6,$/;"	r
pool2_5	simulation\post_synth\top_postsyn_sim.v	/^integer pool2_1,pool2_2,pool2_3,pool2_4,pool2_5,pool2_6,$/;"	r
pool2_6	simulation\post_synth\top_postsyn_sim.v	/^integer pool2_1,pool2_2,pool2_3,pool2_4,pool2_5,pool2_6,$/;"	r
pool2_7	simulation\post_synth\top_postsyn_sim.v	/^		pool2_7,pool2_8,pool2_9,pool2_10,pool2_11,pool2_12,pool2_13,pool2_14,pool2_15,pool2_16;$/;"	r
pool2_8	simulation\post_synth\top_postsyn_sim.v	/^		pool2_7,pool2_8,pool2_9,pool2_10,pool2_11,pool2_12,pool2_13,pool2_14,pool2_15,pool2_16;$/;"	r
pool2_9	simulation\post_synth\top_postsyn_sim.v	/^		pool2_7,pool2_8,pool2_9,pool2_10,pool2_11,pool2_12,pool2_13,pool2_14,pool2_15,pool2_16;$/;"	r
rst_n	simulation\post_synth\top_postsyn_sim.v	/^reg rst_n;$/;"	r
start	simulation\post_synth\top_postsyn_sim.v	/^reg start;$/;"	r
sys_clk	simulation\post_synth\top_postsyn_sim.v	/^reg sys_clk;$/;"	r
top_postsyn_sim	simulation\post_synth\top_postsyn_sim.v	/^module top_postsyn_sim();$/;"	m
CNN_accelerator	src\CNN_accelerator.v	/^module CNN_accelerator(\/*autoport*\/$/;"	m
bd_clk	src\CNN_accelerator.v	/^input bd_clk;$/;"	p
class0	src\CNN_accelerator.v	/^wire [15:0]class0;$/;"	n
class1	src\CNN_accelerator.v	/^wire [15:0]class1;$/;"	n
class2	src\CNN_accelerator.v	/^wire [15:0]class2;$/;"	n
class3	src\CNN_accelerator.v	/^wire [15:0]class3;$/;"	n
class4	src\CNN_accelerator.v	/^wire [15:0]class4;$/;"	n
class5	src\CNN_accelerator.v	/^wire [15:0]class5;$/;"	n
class6	src\CNN_accelerator.v	/^wire [15:0]class6;$/;"	n
class7	src\CNN_accelerator.v	/^wire [15:0]class7;$/;"	n
class8	src\CNN_accelerator.v	/^wire [15:0]class8;$/;"	n
class9	src\CNN_accelerator.v	/^wire [15:0]class9;$/;"	n
class_index	src\CNN_accelerator.v	/^output [3:0]  class_index;$/;"	p
class_index	src\CNN_accelerator.v	/^wire [3:0]class_index;$/;"	n
class_value	src\CNN_accelerator.v	/^output [15:0] class_value;$/;"	p
class_value	src\CNN_accelerator.v	/^wire [15:0]class_value;$/;"	n
clk	src\CNN_accelerator.v	/^wire clk;$/;"	n
conv1_clr	src\CNN_accelerator.v	/^wire conv1_clr;$/;"	n
conv1_done	src\CNN_accelerator.v	/^wire conv1_done;$/;"	n
conv1_start	src\CNN_accelerator.v	/^wire conv1_start;$/;"	n
conv2_clr	src\CNN_accelerator.v	/^wire conv2_clr;$/;"	n
conv2_done	src\CNN_accelerator.v	/^wire conv2_done;$/;"	n
conv2_start	src\CNN_accelerator.v	/^wire conv2_start;$/;"	n
done	src\CNN_accelerator.v	/^output done;$/;"	p
ena	src\CNN_accelerator.v	/^input ena;$/;"	p
ena	src\CNN_accelerator.v	/^wire ena;$/;"	n
f1_raddr	src\CNN_accelerator.v	/^wire [9:0]f1_raddr;$/;"	n
f1_rdata	src\CNN_accelerator.v	/^wire [7:0]f1_rdata;$/;"	n
f1_waddr	src\CNN_accelerator.v	/^input [31:0]f1_waddr;$/;"	p
f1_waddr	src\CNN_accelerator.v	/^wire [31:0]f1_waddr;$/;"	n
f1_wdata	src\CNN_accelerator.v	/^input [31:0]f1_wdata;$/;"	p
f1_wdata	src\CNN_accelerator.v	/^wire [31:0]f1_wdata;$/;"	n
f1_wr_en	src\CNN_accelerator.v	/^input [3:0] f1_wr_en;$/;"	p
f1_wr_en	src\CNN_accelerator.v	/^wire [3:0]f1_wr_en;$/;"	n
f2_1_rdata	src\CNN_accelerator.v	/^wire [15:0]f2_1_rdata;$/;"	n
f2_1_wdata	src\CNN_accelerator.v	/^wire [15:0]f2_1_wdata;$/;"	n
f2_2_rdata	src\CNN_accelerator.v	/^wire [15:0]f2_2_rdata;$/;"	n
f2_2_wdata	src\CNN_accelerator.v	/^wire [15:0]f2_2_wdata;$/;"	n
f2_3_rdata	src\CNN_accelerator.v	/^wire [15:0]f2_3_rdata;$/;"	n
f2_3_wdata	src\CNN_accelerator.v	/^wire [15:0]f2_3_wdata;$/;"	n
f2_4_rdata	src\CNN_accelerator.v	/^wire [15:0]f2_4_rdata;$/;"	n
f2_4_wdata	src\CNN_accelerator.v	/^wire [15:0]f2_4_wdata;$/;"	n
f2_5_rdata	src\CNN_accelerator.v	/^wire [15:0]f2_5_rdata;$/;"	n
f2_5_wdata	src\CNN_accelerator.v	/^wire [15:0]f2_5_wdata;$/;"	n
f2_6_rdata	src\CNN_accelerator.v	/^wire [15:0]f2_6_rdata;$/;"	n
f2_6_wdata	src\CNN_accelerator.v	/^wire [15:0]f2_6_wdata;$/;"	n
f2_raddr	src\CNN_accelerator.v	/^wire [9:0]f2_raddr;$/;"	n
f2_waddr	src\CNN_accelerator.v	/^wire [9:0]f2_waddr;$/;"	n
f2_wr_en	src\CNN_accelerator.v	/^wire f2_wr_en;$/;"	n
f3_1_rdata	src\CNN_accelerator.v	/^wire [15:0]f3_1_rdata;$/;"	n
f3_1_wdata	src\CNN_accelerator.v	/^wire [15:0]f3_1_wdata;$/;"	n
f3_2_rdata	src\CNN_accelerator.v	/^wire [15:0]f3_2_rdata;$/;"	n
f3_2_wdata	src\CNN_accelerator.v	/^wire [15:0]f3_2_wdata;$/;"	n
f3_3_rdata	src\CNN_accelerator.v	/^wire [15:0]f3_3_rdata;$/;"	n
f3_3_wdata	src\CNN_accelerator.v	/^wire [15:0]f3_3_wdata;$/;"	n
f3_4_rdata	src\CNN_accelerator.v	/^wire [15:0]f3_4_rdata;$/;"	n
f3_4_wdata	src\CNN_accelerator.v	/^wire [15:0]f3_4_wdata;$/;"	n
f3_5_rdata	src\CNN_accelerator.v	/^wire [15:0]f3_5_rdata;$/;"	n
f3_5_wdata	src\CNN_accelerator.v	/^wire [15:0]f3_5_wdata;$/;"	n
f3_6_rdata	src\CNN_accelerator.v	/^wire [15:0]f3_6_rdata;$/;"	n
f3_6_wdata	src\CNN_accelerator.v	/^wire [15:0]f3_6_wdata;$/;"	n
f3_raddr	src\CNN_accelerator.v	/^wire [7:0]f3_raddr;$/;"	n
f3_waddr	src\CNN_accelerator.v	/^wire [7:0]f3_waddr;$/;"	n
f3_wr_en	src\CNN_accelerator.v	/^wire f3_wr_en;$/;"	n
f4_10_rdata	src\CNN_accelerator.v	/^wire [15:0]f4_10_rdata;$/;"	n
f4_10_wdata	src\CNN_accelerator.v	/^wire [15:0]f4_10_wdata;$/;"	n
f4_11_rdata	src\CNN_accelerator.v	/^wire [15:0]f4_11_rdata;$/;"	n
f4_11_wdata	src\CNN_accelerator.v	/^wire [15:0]f4_11_wdata;$/;"	n
f4_12_rdata	src\CNN_accelerator.v	/^wire [15:0]f4_12_rdata;$/;"	n
f4_12_wdata	src\CNN_accelerator.v	/^wire [15:0]f4_12_wdata;$/;"	n
f4_13_rdata	src\CNN_accelerator.v	/^wire [15:0]f4_13_rdata;$/;"	n
f4_13_wdata	src\CNN_accelerator.v	/^wire [15:0]f4_13_wdata;$/;"	n
f4_14_rdata	src\CNN_accelerator.v	/^wire [15:0]f4_14_rdata;$/;"	n
f4_14_wdata	src\CNN_accelerator.v	/^wire [15:0]f4_14_wdata;$/;"	n
f4_15_rdata	src\CNN_accelerator.v	/^wire [15:0]f4_15_rdata;$/;"	n
f4_15_wdata	src\CNN_accelerator.v	/^wire [15:0]f4_15_wdata;$/;"	n
f4_16_rdata	src\CNN_accelerator.v	/^wire [15:0]f4_16_rdata;$/;"	n
f4_16_wdata	src\CNN_accelerator.v	/^wire [15:0]f4_16_wdata;$/;"	n
f4_1_rdata	src\CNN_accelerator.v	/^wire [15:0]f4_1_rdata;$/;"	n
f4_1_wdata	src\CNN_accelerator.v	/^wire [15:0]f4_1_wdata;$/;"	n
f4_2_rdata	src\CNN_accelerator.v	/^wire [15:0]f4_2_rdata;$/;"	n
f4_2_wdata	src\CNN_accelerator.v	/^wire [15:0]f4_2_wdata;$/;"	n
f4_3_rdata	src\CNN_accelerator.v	/^wire [15:0]f4_3_rdata;$/;"	n
f4_3_wdata	src\CNN_accelerator.v	/^wire [15:0]f4_3_wdata;$/;"	n
f4_4_rdata	src\CNN_accelerator.v	/^wire [15:0]f4_4_rdata;$/;"	n
f4_4_wdata	src\CNN_accelerator.v	/^wire [15:0]f4_4_wdata;$/;"	n
f4_5_rdata	src\CNN_accelerator.v	/^wire [15:0]f4_5_rdata;$/;"	n
f4_5_wdata	src\CNN_accelerator.v	/^wire [15:0]f4_5_wdata;$/;"	n
f4_6_rdata	src\CNN_accelerator.v	/^wire [15:0]f4_6_rdata;$/;"	n
f4_6_wdata	src\CNN_accelerator.v	/^wire [15:0]f4_6_wdata;$/;"	n
f4_7_rdata	src\CNN_accelerator.v	/^wire [15:0]f4_7_rdata;$/;"	n
f4_7_wdata	src\CNN_accelerator.v	/^wire [15:0]f4_7_wdata;$/;"	n
f4_8_rdata	src\CNN_accelerator.v	/^wire [15:0]f4_8_rdata;$/;"	n
f4_8_wdata	src\CNN_accelerator.v	/^wire [15:0]f4_8_wdata;$/;"	n
f4_9_rdata	src\CNN_accelerator.v	/^wire [15:0]f4_9_rdata;$/;"	n
f4_9_wdata	src\CNN_accelerator.v	/^wire [15:0]f4_9_wdata;$/;"	n
f4_raddr	src\CNN_accelerator.v	/^wire [6:0]f4_raddr;$/;"	n
f4_waddr	src\CNN_accelerator.v	/^wire [6:0]f4_waddr;$/;"	n
f4_wr_en	src\CNN_accelerator.v	/^wire f4_wr_en;$/;"	n
f5_10_wdata	src\CNN_accelerator.v	/^wire [15:0]f5_10_wdata;$/;"	n
f5_11_wdata	src\CNN_accelerator.v	/^wire [15:0]f5_11_wdata;$/;"	n
f5_12_wdata	src\CNN_accelerator.v	/^wire [15:0]f5_12_wdata;$/;"	n
f5_13_wdata	src\CNN_accelerator.v	/^wire [15:0]f5_13_wdata;$/;"	n
f5_14_wdata	src\CNN_accelerator.v	/^wire [15:0]f5_14_wdata;$/;"	n
f5_15_wdata	src\CNN_accelerator.v	/^wire [15:0]f5_15_wdata;$/;"	n
f5_16_wdata	src\CNN_accelerator.v	/^wire [15:0]f5_16_wdata;$/;"	n
f5_1_wdata	src\CNN_accelerator.v	/^wire [15:0]f5_1_wdata;$/;"	n
f5_2_wdata	src\CNN_accelerator.v	/^wire [15:0]f5_2_wdata;$/;"	n
f5_3_wdata	src\CNN_accelerator.v	/^wire [15:0]f5_3_wdata;$/;"	n
f5_4_wdata	src\CNN_accelerator.v	/^wire [15:0]f5_4_wdata;$/;"	n
f5_5_wdata	src\CNN_accelerator.v	/^wire [15:0]f5_5_wdata;$/;"	n
f5_6_wdata	src\CNN_accelerator.v	/^wire [15:0]f5_6_wdata;$/;"	n
f5_7_wdata	src\CNN_accelerator.v	/^wire [15:0]f5_7_wdata;$/;"	n
f5_8_wdata	src\CNN_accelerator.v	/^wire [15:0]f5_8_wdata;$/;"	n
f5_9_wdata	src\CNN_accelerator.v	/^wire [15:0]f5_9_wdata;$/;"	n
f5_raddr	src\CNN_accelerator.v	/^wire [4:0]f5_raddr;$/;"	n
f5_rdata	src\CNN_accelerator.v	/^wire [15:0]f5_rdata;$/;"	n
f5_sel	src\CNN_accelerator.v	/^wire [3:0]f5_sel;$/;"	n
f5_waddr	src\CNN_accelerator.v	/^wire [4:0]f5_waddr;$/;"	n
f5_wr_en	src\CNN_accelerator.v	/^wire f5_wr_en;$/;"	n
f6_raddr	src\CNN_accelerator.v	/^wire [6:0]f6_raddr;$/;"	n
f6_rdata	src\CNN_accelerator.v	/^wire [15:0]f6_rdata;$/;"	n
f6_wr_en	src\CNN_accelerator.v	/^wire f6_wr_en;$/;"	n
f7_raddr	src\CNN_accelerator.v	/^wire [6:0]f7_raddr;$/;"	n
f7_rdata	src\CNN_accelerator.v	/^wire [15:0]f7_rdata;$/;"	n
f7_wr_en	src\CNN_accelerator.v	/^wire f7_wr_en;$/;"	n
f8_wr_en	src\CNN_accelerator.v	/^wire f8_wr_en;$/;"	n
fc1_clr	src\CNN_accelerator.v	/^wire fc1_clr;$/;"	n
fc1_done	src\CNN_accelerator.v	/^wire fc1_done;$/;"	n
fc1_start	src\CNN_accelerator.v	/^wire fc1_start;$/;"	n
fc2_clr	src\CNN_accelerator.v	/^wire fc2_clr;$/;"	n
fc2_done	src\CNN_accelerator.v	/^wire fc2_done;$/;"	n
fc2_start	src\CNN_accelerator.v	/^wire fc2_start;$/;"	n
fc3_clr	src\CNN_accelerator.v	/^wire fc3_clr;$/;"	n
fc3_done	src\CNN_accelerator.v	/^wire fc3_done;$/;"	n
fc3_start	src\CNN_accelerator.v	/^wire fc3_start;$/;"	n
get_class_done	src\CNN_accelerator.v	/^wire get_class_done;$/;"	n
get_class_start	src\CNN_accelerator.v	/^wire get_class_start;$/;"	n
mac1_1	src\CNN_accelerator.v	/^wire [22:0]mac1_1;$/;"	n
mac1_2	src\CNN_accelerator.v	/^wire [22:0]mac1_2;$/;"	n
mac1_3	src\CNN_accelerator.v	/^wire [22:0]mac1_3;$/;"	n
mac1_4	src\CNN_accelerator.v	/^wire [22:0]mac1_4;$/;"	n
mac1_5	src\CNN_accelerator.v	/^wire [22:0]mac1_5;$/;"	n
mac1_6	src\CNN_accelerator.v	/^wire [22:0]mac1_6;$/;"	n
mac2_10_1	src\CNN_accelerator.v	/^wire [22:0]mac2_10_1;$/;"	n
mac2_10_2	src\CNN_accelerator.v	/^wire [22:0]mac2_10_2;$/;"	n
mac2_10_3	src\CNN_accelerator.v	/^wire [22:0]mac2_10_3;$/;"	n
mac2_10_4	src\CNN_accelerator.v	/^wire [22:0]mac2_10_4;$/;"	n
mac2_10_5	src\CNN_accelerator.v	/^wire [22:0]mac2_10_5;$/;"	n
mac2_10_6	src\CNN_accelerator.v	/^wire [22:0]mac2_10_6;$/;"	n
mac2_11_1	src\CNN_accelerator.v	/^wire [22:0]mac2_11_1;$/;"	n
mac2_11_2	src\CNN_accelerator.v	/^wire [22:0]mac2_11_2;$/;"	n
mac2_11_3	src\CNN_accelerator.v	/^wire [22:0]mac2_11_3;$/;"	n
mac2_11_4	src\CNN_accelerator.v	/^wire [22:0]mac2_11_4;$/;"	n
mac2_11_5	src\CNN_accelerator.v	/^wire [22:0]mac2_11_5;$/;"	n
mac2_11_6	src\CNN_accelerator.v	/^wire [22:0]mac2_11_6;$/;"	n
mac2_12_1	src\CNN_accelerator.v	/^wire [22:0]mac2_12_1;$/;"	n
mac2_12_2	src\CNN_accelerator.v	/^wire [22:0]mac2_12_2;$/;"	n
mac2_12_3	src\CNN_accelerator.v	/^wire [22:0]mac2_12_3;$/;"	n
mac2_12_4	src\CNN_accelerator.v	/^wire [22:0]mac2_12_4;$/;"	n
mac2_12_5	src\CNN_accelerator.v	/^wire [22:0]mac2_12_5;$/;"	n
mac2_12_6	src\CNN_accelerator.v	/^wire [22:0]mac2_12_6;$/;"	n
mac2_13_1	src\CNN_accelerator.v	/^wire [22:0]mac2_13_1;$/;"	n
mac2_13_2	src\CNN_accelerator.v	/^wire [22:0]mac2_13_2;$/;"	n
mac2_13_3	src\CNN_accelerator.v	/^wire [22:0]mac2_13_3;$/;"	n
mac2_13_4	src\CNN_accelerator.v	/^wire [22:0]mac2_13_4;$/;"	n
mac2_13_5	src\CNN_accelerator.v	/^wire [22:0]mac2_13_5;$/;"	n
mac2_13_6	src\CNN_accelerator.v	/^wire [22:0]mac2_13_6;$/;"	n
mac2_14_1	src\CNN_accelerator.v	/^wire [22:0]mac2_14_1;$/;"	n
mac2_14_2	src\CNN_accelerator.v	/^wire [22:0]mac2_14_2;$/;"	n
mac2_14_3	src\CNN_accelerator.v	/^wire [22:0]mac2_14_3;$/;"	n
mac2_14_4	src\CNN_accelerator.v	/^wire [22:0]mac2_14_4;$/;"	n
mac2_14_5	src\CNN_accelerator.v	/^wire [22:0]mac2_14_5;$/;"	n
mac2_14_6	src\CNN_accelerator.v	/^wire [22:0]mac2_14_6;$/;"	n
mac2_15_1	src\CNN_accelerator.v	/^wire [22:0]mac2_15_1;$/;"	n
mac2_15_2	src\CNN_accelerator.v	/^wire [22:0]mac2_15_2;$/;"	n
mac2_15_3	src\CNN_accelerator.v	/^wire [22:0]mac2_15_3;$/;"	n
mac2_15_4	src\CNN_accelerator.v	/^wire [22:0]mac2_15_4;$/;"	n
mac2_15_5	src\CNN_accelerator.v	/^wire [22:0]mac2_15_5;$/;"	n
mac2_15_6	src\CNN_accelerator.v	/^wire [22:0]mac2_15_6;$/;"	n
mac2_16_1	src\CNN_accelerator.v	/^wire [22:0]mac2_16_1;$/;"	n
mac2_16_2	src\CNN_accelerator.v	/^wire [22:0]mac2_16_2;$/;"	n
mac2_16_3	src\CNN_accelerator.v	/^wire [22:0]mac2_16_3;$/;"	n
mac2_16_4	src\CNN_accelerator.v	/^wire [22:0]mac2_16_4;$/;"	n
mac2_16_5	src\CNN_accelerator.v	/^wire [22:0]mac2_16_5;$/;"	n
mac2_16_6	src\CNN_accelerator.v	/^wire [22:0]mac2_16_6;$/;"	n
mac2_1_1	src\CNN_accelerator.v	/^wire [22:0]mac2_1_1;$/;"	n
mac2_1_2	src\CNN_accelerator.v	/^wire [22:0]mac2_1_2;$/;"	n
mac2_1_3	src\CNN_accelerator.v	/^wire [22:0]mac2_1_3;$/;"	n
mac2_1_4	src\CNN_accelerator.v	/^wire [22:0]mac2_1_4;$/;"	n
mac2_1_5	src\CNN_accelerator.v	/^wire [22:0]mac2_1_5;$/;"	n
mac2_1_6	src\CNN_accelerator.v	/^wire [22:0]mac2_1_6;$/;"	n
mac2_2_1	src\CNN_accelerator.v	/^wire [22:0]mac2_2_1;$/;"	n
mac2_2_2	src\CNN_accelerator.v	/^wire [22:0]mac2_2_2;$/;"	n
mac2_2_3	src\CNN_accelerator.v	/^wire [22:0]mac2_2_3;$/;"	n
mac2_2_4	src\CNN_accelerator.v	/^wire [22:0]mac2_2_4;$/;"	n
mac2_2_5	src\CNN_accelerator.v	/^wire [22:0]mac2_2_5;$/;"	n
mac2_2_6	src\CNN_accelerator.v	/^wire [22:0]mac2_2_6;$/;"	n
mac2_3_1	src\CNN_accelerator.v	/^wire [22:0]mac2_3_1;$/;"	n
mac2_3_2	src\CNN_accelerator.v	/^wire [22:0]mac2_3_2;$/;"	n
mac2_3_3	src\CNN_accelerator.v	/^wire [22:0]mac2_3_3;$/;"	n
mac2_3_4	src\CNN_accelerator.v	/^wire [22:0]mac2_3_4;$/;"	n
mac2_3_5	src\CNN_accelerator.v	/^wire [22:0]mac2_3_5;$/;"	n
mac2_3_6	src\CNN_accelerator.v	/^wire [22:0]mac2_3_6;$/;"	n
mac2_4_1	src\CNN_accelerator.v	/^wire [22:0]mac2_4_1;$/;"	n
mac2_4_2	src\CNN_accelerator.v	/^wire [22:0]mac2_4_2;$/;"	n
mac2_4_3	src\CNN_accelerator.v	/^wire [22:0]mac2_4_3;$/;"	n
mac2_4_4	src\CNN_accelerator.v	/^wire [22:0]mac2_4_4;$/;"	n
mac2_4_5	src\CNN_accelerator.v	/^wire [22:0]mac2_4_5;$/;"	n
mac2_4_6	src\CNN_accelerator.v	/^wire [22:0]mac2_4_6;$/;"	n
mac2_5_1	src\CNN_accelerator.v	/^wire [22:0]mac2_5_1;$/;"	n
mac2_5_2	src\CNN_accelerator.v	/^wire [22:0]mac2_5_2;$/;"	n
mac2_5_3	src\CNN_accelerator.v	/^wire [22:0]mac2_5_3;$/;"	n
mac2_5_4	src\CNN_accelerator.v	/^wire [22:0]mac2_5_4;$/;"	n
mac2_5_5	src\CNN_accelerator.v	/^wire [22:0]mac2_5_5;$/;"	n
mac2_5_6	src\CNN_accelerator.v	/^wire [22:0]mac2_5_6;$/;"	n
mac2_6_1	src\CNN_accelerator.v	/^wire [22:0]mac2_6_1;$/;"	n
mac2_6_2	src\CNN_accelerator.v	/^wire [22:0]mac2_6_2;$/;"	n
mac2_6_3	src\CNN_accelerator.v	/^wire [22:0]mac2_6_3;$/;"	n
mac2_6_4	src\CNN_accelerator.v	/^wire [22:0]mac2_6_4;$/;"	n
mac2_6_5	src\CNN_accelerator.v	/^wire [22:0]mac2_6_5;$/;"	n
mac2_6_6	src\CNN_accelerator.v	/^wire [22:0]mac2_6_6;$/;"	n
mac2_7_1	src\CNN_accelerator.v	/^wire [22:0]mac2_7_1;$/;"	n
mac2_7_2	src\CNN_accelerator.v	/^wire [22:0]mac2_7_2;$/;"	n
mac2_7_3	src\CNN_accelerator.v	/^wire [22:0]mac2_7_3;$/;"	n
mac2_7_4	src\CNN_accelerator.v	/^wire [22:0]mac2_7_4;$/;"	n
mac2_7_5	src\CNN_accelerator.v	/^wire [22:0]mac2_7_5;$/;"	n
mac2_7_6	src\CNN_accelerator.v	/^wire [22:0]mac2_7_6;$/;"	n
mac2_8_1	src\CNN_accelerator.v	/^wire [22:0]mac2_8_1;$/;"	n
mac2_8_2	src\CNN_accelerator.v	/^wire [22:0]mac2_8_2;$/;"	n
mac2_8_3	src\CNN_accelerator.v	/^wire [22:0]mac2_8_3;$/;"	n
mac2_8_4	src\CNN_accelerator.v	/^wire [22:0]mac2_8_4;$/;"	n
mac2_8_5	src\CNN_accelerator.v	/^wire [22:0]mac2_8_5;$/;"	n
mac2_8_6	src\CNN_accelerator.v	/^wire [22:0]mac2_8_6;$/;"	n
mac2_9_1	src\CNN_accelerator.v	/^wire [22:0]mac2_9_1;$/;"	n
mac2_9_2	src\CNN_accelerator.v	/^wire [22:0]mac2_9_2;$/;"	n
mac2_9_3	src\CNN_accelerator.v	/^wire [22:0]mac2_9_3;$/;"	n
mac2_9_4	src\CNN_accelerator.v	/^wire [22:0]mac2_9_4;$/;"	n
mac2_9_5	src\CNN_accelerator.v	/^wire [22:0]mac2_9_5;$/;"	n
mac2_9_6	src\CNN_accelerator.v	/^wire [22:0]mac2_9_6;$/;"	n
mac3_1	src\CNN_accelerator.v	/^wire [22:0]mac3_1;$/;"	n
mac3_10	src\CNN_accelerator.v	/^wire [22:0]mac3_10;$/;"	n
mac3_100	src\CNN_accelerator.v	/^wire [22:0]mac3_100;$/;"	n
mac3_101	src\CNN_accelerator.v	/^wire [22:0]mac3_101;$/;"	n
mac3_102	src\CNN_accelerator.v	/^wire [22:0]mac3_102;$/;"	n
mac3_103	src\CNN_accelerator.v	/^wire [22:0]mac3_103;$/;"	n
mac3_104	src\CNN_accelerator.v	/^wire [22:0]mac3_104;$/;"	n
mac3_105	src\CNN_accelerator.v	/^wire [22:0]mac3_105;$/;"	n
mac3_106	src\CNN_accelerator.v	/^wire [22:0]mac3_106;$/;"	n
mac3_107	src\CNN_accelerator.v	/^wire [22:0]mac3_107;$/;"	n
mac3_108	src\CNN_accelerator.v	/^wire [22:0]mac3_108;$/;"	n
mac3_109	src\CNN_accelerator.v	/^wire [22:0]mac3_109;$/;"	n
mac3_11	src\CNN_accelerator.v	/^wire [22:0]mac3_11;$/;"	n
mac3_110	src\CNN_accelerator.v	/^wire [22:0]mac3_110;$/;"	n
mac3_111	src\CNN_accelerator.v	/^wire [22:0]mac3_111;$/;"	n
mac3_112	src\CNN_accelerator.v	/^wire [22:0]mac3_112;$/;"	n
mac3_113	src\CNN_accelerator.v	/^wire [22:0]mac3_113;$/;"	n
mac3_114	src\CNN_accelerator.v	/^wire [22:0]mac3_114;$/;"	n
mac3_115	src\CNN_accelerator.v	/^wire [22:0]mac3_115;$/;"	n
mac3_116	src\CNN_accelerator.v	/^wire [22:0]mac3_116;$/;"	n
mac3_117	src\CNN_accelerator.v	/^wire [22:0]mac3_117;$/;"	n
mac3_118	src\CNN_accelerator.v	/^wire [22:0]mac3_118;$/;"	n
mac3_119	src\CNN_accelerator.v	/^wire [22:0]mac3_119;$/;"	n
mac3_12	src\CNN_accelerator.v	/^wire [22:0]mac3_12;$/;"	n
mac3_120	src\CNN_accelerator.v	/^wire [22:0]mac3_120;$/;"	n
mac3_13	src\CNN_accelerator.v	/^wire [22:0]mac3_13;$/;"	n
mac3_14	src\CNN_accelerator.v	/^wire [22:0]mac3_14;$/;"	n
mac3_15	src\CNN_accelerator.v	/^wire [22:0]mac3_15;$/;"	n
mac3_16	src\CNN_accelerator.v	/^wire [22:0]mac3_16;$/;"	n
mac3_17	src\CNN_accelerator.v	/^wire [22:0]mac3_17;$/;"	n
mac3_18	src\CNN_accelerator.v	/^wire [22:0]mac3_18;$/;"	n
mac3_19	src\CNN_accelerator.v	/^wire [22:0]mac3_19;$/;"	n
mac3_2	src\CNN_accelerator.v	/^wire [22:0]mac3_2;$/;"	n
mac3_20	src\CNN_accelerator.v	/^wire [22:0]mac3_20;$/;"	n
mac3_21	src\CNN_accelerator.v	/^wire [22:0]mac3_21;$/;"	n
mac3_22	src\CNN_accelerator.v	/^wire [22:0]mac3_22;$/;"	n
mac3_23	src\CNN_accelerator.v	/^wire [22:0]mac3_23;$/;"	n
mac3_24	src\CNN_accelerator.v	/^wire [22:0]mac3_24;$/;"	n
mac3_25	src\CNN_accelerator.v	/^wire [22:0]mac3_25;$/;"	n
mac3_26	src\CNN_accelerator.v	/^wire [22:0]mac3_26;$/;"	n
mac3_27	src\CNN_accelerator.v	/^wire [22:0]mac3_27;$/;"	n
mac3_28	src\CNN_accelerator.v	/^wire [22:0]mac3_28;$/;"	n
mac3_29	src\CNN_accelerator.v	/^wire [22:0]mac3_29;$/;"	n
mac3_3	src\CNN_accelerator.v	/^wire [22:0]mac3_3;$/;"	n
mac3_30	src\CNN_accelerator.v	/^wire [22:0]mac3_30;$/;"	n
mac3_31	src\CNN_accelerator.v	/^wire [22:0]mac3_31;$/;"	n
mac3_32	src\CNN_accelerator.v	/^wire [22:0]mac3_32;$/;"	n
mac3_33	src\CNN_accelerator.v	/^wire [22:0]mac3_33;$/;"	n
mac3_34	src\CNN_accelerator.v	/^wire [22:0]mac3_34;$/;"	n
mac3_35	src\CNN_accelerator.v	/^wire [22:0]mac3_35;$/;"	n
mac3_36	src\CNN_accelerator.v	/^wire [22:0]mac3_36;$/;"	n
mac3_37	src\CNN_accelerator.v	/^wire [22:0]mac3_37;$/;"	n
mac3_38	src\CNN_accelerator.v	/^wire [22:0]mac3_38;$/;"	n
mac3_39	src\CNN_accelerator.v	/^wire [22:0]mac3_39;$/;"	n
mac3_4	src\CNN_accelerator.v	/^wire [22:0]mac3_4;$/;"	n
mac3_40	src\CNN_accelerator.v	/^wire [22:0]mac3_40;$/;"	n
mac3_41	src\CNN_accelerator.v	/^wire [22:0]mac3_41;$/;"	n
mac3_42	src\CNN_accelerator.v	/^wire [22:0]mac3_42;$/;"	n
mac3_43	src\CNN_accelerator.v	/^wire [22:0]mac3_43;$/;"	n
mac3_44	src\CNN_accelerator.v	/^wire [22:0]mac3_44;$/;"	n
mac3_45	src\CNN_accelerator.v	/^wire [22:0]mac3_45;$/;"	n
mac3_46	src\CNN_accelerator.v	/^wire [22:0]mac3_46;$/;"	n
mac3_47	src\CNN_accelerator.v	/^wire [22:0]mac3_47;$/;"	n
mac3_48	src\CNN_accelerator.v	/^wire [22:0]mac3_48;$/;"	n
mac3_49	src\CNN_accelerator.v	/^wire [22:0]mac3_49;$/;"	n
mac3_5	src\CNN_accelerator.v	/^wire [22:0]mac3_5;$/;"	n
mac3_50	src\CNN_accelerator.v	/^wire [22:0]mac3_50;$/;"	n
mac3_51	src\CNN_accelerator.v	/^wire [22:0]mac3_51;$/;"	n
mac3_52	src\CNN_accelerator.v	/^wire [22:0]mac3_52;$/;"	n
mac3_53	src\CNN_accelerator.v	/^wire [22:0]mac3_53;$/;"	n
mac3_54	src\CNN_accelerator.v	/^wire [22:0]mac3_54;$/;"	n
mac3_55	src\CNN_accelerator.v	/^wire [22:0]mac3_55;$/;"	n
mac3_56	src\CNN_accelerator.v	/^wire [22:0]mac3_56;$/;"	n
mac3_57	src\CNN_accelerator.v	/^wire [22:0]mac3_57;$/;"	n
mac3_58	src\CNN_accelerator.v	/^wire [22:0]mac3_58;$/;"	n
mac3_59	src\CNN_accelerator.v	/^wire [22:0]mac3_59;$/;"	n
mac3_6	src\CNN_accelerator.v	/^wire [22:0]mac3_6;$/;"	n
mac3_60	src\CNN_accelerator.v	/^wire [22:0]mac3_60;$/;"	n
mac3_61	src\CNN_accelerator.v	/^wire [22:0]mac3_61;$/;"	n
mac3_62	src\CNN_accelerator.v	/^wire [22:0]mac3_62;$/;"	n
mac3_63	src\CNN_accelerator.v	/^wire [22:0]mac3_63;$/;"	n
mac3_64	src\CNN_accelerator.v	/^wire [22:0]mac3_64;$/;"	n
mac3_65	src\CNN_accelerator.v	/^wire [22:0]mac3_65;$/;"	n
mac3_66	src\CNN_accelerator.v	/^wire [22:0]mac3_66;$/;"	n
mac3_67	src\CNN_accelerator.v	/^wire [22:0]mac3_67;$/;"	n
mac3_68	src\CNN_accelerator.v	/^wire [22:0]mac3_68;$/;"	n
mac3_69	src\CNN_accelerator.v	/^wire [22:0]mac3_69;$/;"	n
mac3_7	src\CNN_accelerator.v	/^wire [22:0]mac3_7;$/;"	n
mac3_70	src\CNN_accelerator.v	/^wire [22:0]mac3_70;$/;"	n
mac3_71	src\CNN_accelerator.v	/^wire [22:0]mac3_71;$/;"	n
mac3_72	src\CNN_accelerator.v	/^wire [22:0]mac3_72;$/;"	n
mac3_73	src\CNN_accelerator.v	/^wire [22:0]mac3_73;$/;"	n
mac3_74	src\CNN_accelerator.v	/^wire [22:0]mac3_74;$/;"	n
mac3_75	src\CNN_accelerator.v	/^wire [22:0]mac3_75;$/;"	n
mac3_76	src\CNN_accelerator.v	/^wire [22:0]mac3_76;$/;"	n
mac3_77	src\CNN_accelerator.v	/^wire [22:0]mac3_77;$/;"	n
mac3_78	src\CNN_accelerator.v	/^wire [22:0]mac3_78;$/;"	n
mac3_79	src\CNN_accelerator.v	/^wire [22:0]mac3_79;$/;"	n
mac3_8	src\CNN_accelerator.v	/^wire [22:0]mac3_8;$/;"	n
mac3_80	src\CNN_accelerator.v	/^wire [22:0]mac3_80;$/;"	n
mac3_81	src\CNN_accelerator.v	/^wire [22:0]mac3_81;$/;"	n
mac3_82	src\CNN_accelerator.v	/^wire [22:0]mac3_82;$/;"	n
mac3_83	src\CNN_accelerator.v	/^wire [22:0]mac3_83;$/;"	n
mac3_84	src\CNN_accelerator.v	/^wire [22:0]mac3_84;$/;"	n
mac3_85	src\CNN_accelerator.v	/^wire [22:0]mac3_85;$/;"	n
mac3_86	src\CNN_accelerator.v	/^wire [22:0]mac3_86;$/;"	n
mac3_87	src\CNN_accelerator.v	/^wire [22:0]mac3_87;$/;"	n
mac3_88	src\CNN_accelerator.v	/^wire [22:0]mac3_88;$/;"	n
mac3_89	src\CNN_accelerator.v	/^wire [22:0]mac3_89;$/;"	n
mac3_9	src\CNN_accelerator.v	/^wire [22:0]mac3_9;$/;"	n
mac3_90	src\CNN_accelerator.v	/^wire [22:0]mac3_90;$/;"	n
mac3_91	src\CNN_accelerator.v	/^wire [22:0]mac3_91;$/;"	n
mac3_92	src\CNN_accelerator.v	/^wire [22:0]mac3_92;$/;"	n
mac3_93	src\CNN_accelerator.v	/^wire [22:0]mac3_93;$/;"	n
mac3_94	src\CNN_accelerator.v	/^wire [22:0]mac3_94;$/;"	n
mac3_95	src\CNN_accelerator.v	/^wire [22:0]mac3_95;$/;"	n
mac3_96	src\CNN_accelerator.v	/^wire [22:0]mac3_96;$/;"	n
mac3_97	src\CNN_accelerator.v	/^wire [22:0]mac3_97;$/;"	n
mac3_98	src\CNN_accelerator.v	/^wire [22:0]mac3_98;$/;"	n
mac3_99	src\CNN_accelerator.v	/^wire [22:0]mac3_99;$/;"	n
mac4_1	src\CNN_accelerator.v	/^wire [22:0]mac4_1;$/;"	n
mac4_10	src\CNN_accelerator.v	/^wire [22:0]mac4_10;$/;"	n
mac4_11	src\CNN_accelerator.v	/^wire [22:0]mac4_11;$/;"	n
mac4_12	src\CNN_accelerator.v	/^wire [22:0]mac4_12;$/;"	n
mac4_13	src\CNN_accelerator.v	/^wire [22:0]mac4_13;$/;"	n
mac4_14	src\CNN_accelerator.v	/^wire [22:0]mac4_14;$/;"	n
mac4_15	src\CNN_accelerator.v	/^wire [22:0]mac4_15;$/;"	n
mac4_16	src\CNN_accelerator.v	/^wire [22:0]mac4_16;$/;"	n
mac4_17	src\CNN_accelerator.v	/^wire [22:0]mac4_17;$/;"	n
mac4_18	src\CNN_accelerator.v	/^wire [22:0]mac4_18;$/;"	n
mac4_19	src\CNN_accelerator.v	/^wire [22:0]mac4_19;$/;"	n
mac4_2	src\CNN_accelerator.v	/^wire [22:0]mac4_2;$/;"	n
mac4_20	src\CNN_accelerator.v	/^wire [22:0]mac4_20;$/;"	n
mac4_21	src\CNN_accelerator.v	/^wire [22:0]mac4_21;$/;"	n
mac4_22	src\CNN_accelerator.v	/^wire [22:0]mac4_22;$/;"	n
mac4_23	src\CNN_accelerator.v	/^wire [22:0]mac4_23;$/;"	n
mac4_24	src\CNN_accelerator.v	/^wire [22:0]mac4_24;$/;"	n
mac4_25	src\CNN_accelerator.v	/^wire [22:0]mac4_25;$/;"	n
mac4_26	src\CNN_accelerator.v	/^wire [22:0]mac4_26;$/;"	n
mac4_27	src\CNN_accelerator.v	/^wire [22:0]mac4_27;$/;"	n
mac4_28	src\CNN_accelerator.v	/^wire [22:0]mac4_28;$/;"	n
mac4_29	src\CNN_accelerator.v	/^wire [22:0]mac4_29;$/;"	n
mac4_3	src\CNN_accelerator.v	/^wire [22:0]mac4_3;$/;"	n
mac4_30	src\CNN_accelerator.v	/^wire [22:0]mac4_30;$/;"	n
mac4_31	src\CNN_accelerator.v	/^wire [22:0]mac4_31;$/;"	n
mac4_32	src\CNN_accelerator.v	/^wire [22:0]mac4_32;$/;"	n
mac4_33	src\CNN_accelerator.v	/^wire [22:0]mac4_33;$/;"	n
mac4_34	src\CNN_accelerator.v	/^wire [22:0]mac4_34;$/;"	n
mac4_35	src\CNN_accelerator.v	/^wire [22:0]mac4_35;$/;"	n
mac4_36	src\CNN_accelerator.v	/^wire [22:0]mac4_36;$/;"	n
mac4_37	src\CNN_accelerator.v	/^wire [22:0]mac4_37;$/;"	n
mac4_38	src\CNN_accelerator.v	/^wire [22:0]mac4_38;$/;"	n
mac4_39	src\CNN_accelerator.v	/^wire [22:0]mac4_39;$/;"	n
mac4_4	src\CNN_accelerator.v	/^wire [22:0]mac4_4;$/;"	n
mac4_40	src\CNN_accelerator.v	/^wire [22:0]mac4_40;$/;"	n
mac4_41	src\CNN_accelerator.v	/^wire [22:0]mac4_41;$/;"	n
mac4_42	src\CNN_accelerator.v	/^wire [22:0]mac4_42;$/;"	n
mac4_43	src\CNN_accelerator.v	/^wire [22:0]mac4_43;$/;"	n
mac4_44	src\CNN_accelerator.v	/^wire [22:0]mac4_44;$/;"	n
mac4_45	src\CNN_accelerator.v	/^wire [22:0]mac4_45;$/;"	n
mac4_46	src\CNN_accelerator.v	/^wire [22:0]mac4_46;$/;"	n
mac4_47	src\CNN_accelerator.v	/^wire [22:0]mac4_47;$/;"	n
mac4_48	src\CNN_accelerator.v	/^wire [22:0]mac4_48;$/;"	n
mac4_49	src\CNN_accelerator.v	/^wire [22:0]mac4_49;$/;"	n
mac4_5	src\CNN_accelerator.v	/^wire [22:0]mac4_5;$/;"	n
mac4_50	src\CNN_accelerator.v	/^wire [22:0]mac4_50;$/;"	n
mac4_51	src\CNN_accelerator.v	/^wire [22:0]mac4_51;$/;"	n
mac4_52	src\CNN_accelerator.v	/^wire [22:0]mac4_52;$/;"	n
mac4_53	src\CNN_accelerator.v	/^wire [22:0]mac4_53;$/;"	n
mac4_54	src\CNN_accelerator.v	/^wire [22:0]mac4_54;$/;"	n
mac4_55	src\CNN_accelerator.v	/^wire [22:0]mac4_55;$/;"	n
mac4_56	src\CNN_accelerator.v	/^wire [22:0]mac4_56;$/;"	n
mac4_57	src\CNN_accelerator.v	/^wire [22:0]mac4_57;$/;"	n
mac4_58	src\CNN_accelerator.v	/^wire [22:0]mac4_58;$/;"	n
mac4_59	src\CNN_accelerator.v	/^wire [22:0]mac4_59;$/;"	n
mac4_6	src\CNN_accelerator.v	/^wire [22:0]mac4_6;$/;"	n
mac4_60	src\CNN_accelerator.v	/^wire [22:0]mac4_60;$/;"	n
mac4_61	src\CNN_accelerator.v	/^wire [22:0]mac4_61;$/;"	n
mac4_62	src\CNN_accelerator.v	/^wire [22:0]mac4_62;$/;"	n
mac4_63	src\CNN_accelerator.v	/^wire [22:0]mac4_63;$/;"	n
mac4_64	src\CNN_accelerator.v	/^wire [22:0]mac4_64;$/;"	n
mac4_65	src\CNN_accelerator.v	/^wire [22:0]mac4_65;$/;"	n
mac4_66	src\CNN_accelerator.v	/^wire [22:0]mac4_66;$/;"	n
mac4_67	src\CNN_accelerator.v	/^wire [22:0]mac4_67;$/;"	n
mac4_68	src\CNN_accelerator.v	/^wire [22:0]mac4_68;$/;"	n
mac4_69	src\CNN_accelerator.v	/^wire [22:0]mac4_69;$/;"	n
mac4_7	src\CNN_accelerator.v	/^wire [22:0]mac4_7;$/;"	n
mac4_70	src\CNN_accelerator.v	/^wire [22:0]mac4_70;$/;"	n
mac4_71	src\CNN_accelerator.v	/^wire [22:0]mac4_71;$/;"	n
mac4_72	src\CNN_accelerator.v	/^wire [22:0]mac4_72;$/;"	n
mac4_73	src\CNN_accelerator.v	/^wire [22:0]mac4_73;$/;"	n
mac4_74	src\CNN_accelerator.v	/^wire [22:0]mac4_74;$/;"	n
mac4_75	src\CNN_accelerator.v	/^wire [22:0]mac4_75;$/;"	n
mac4_76	src\CNN_accelerator.v	/^wire [22:0]mac4_76;$/;"	n
mac4_77	src\CNN_accelerator.v	/^wire [22:0]mac4_77;$/;"	n
mac4_78	src\CNN_accelerator.v	/^wire [22:0]mac4_78;$/;"	n
mac4_79	src\CNN_accelerator.v	/^wire [22:0]mac4_79;$/;"	n
mac4_8	src\CNN_accelerator.v	/^wire [22:0]mac4_8;$/;"	n
mac4_80	src\CNN_accelerator.v	/^wire [22:0]mac4_80;$/;"	n
mac4_81	src\CNN_accelerator.v	/^wire [22:0]mac4_81;$/;"	n
mac4_82	src\CNN_accelerator.v	/^wire [22:0]mac4_82;$/;"	n
mac4_83	src\CNN_accelerator.v	/^wire [22:0]mac4_83;$/;"	n
mac4_84	src\CNN_accelerator.v	/^wire [22:0]mac4_84;$/;"	n
mac4_9	src\CNN_accelerator.v	/^wire [22:0]mac4_9;$/;"	n
mac5_1	src\CNN_accelerator.v	/^wire [22:0]mac5_1;$/;"	n
mac5_10	src\CNN_accelerator.v	/^wire [22:0]mac5_10;$/;"	n
mac5_2	src\CNN_accelerator.v	/^wire [22:0]mac5_2;$/;"	n
mac5_3	src\CNN_accelerator.v	/^wire [22:0]mac5_3;$/;"	n
mac5_4	src\CNN_accelerator.v	/^wire [22:0]mac5_4;$/;"	n
mac5_5	src\CNN_accelerator.v	/^wire [22:0]mac5_5;$/;"	n
mac5_6	src\CNN_accelerator.v	/^wire [22:0]mac5_6;$/;"	n
mac5_7	src\CNN_accelerator.v	/^wire [22:0]mac5_7;$/;"	n
mac5_8	src\CNN_accelerator.v	/^wire [22:0]mac5_8;$/;"	n
mac5_9	src\CNN_accelerator.v	/^wire [22:0]mac5_9;$/;"	n
pool1_clr	src\CNN_accelerator.v	/^wire pool1_clr;$/;"	n
pool1_done	src\CNN_accelerator.v	/^wire pool1_done;$/;"	n
pool1_start	src\CNN_accelerator.v	/^wire pool1_start;$/;"	n
pool2_clr	src\CNN_accelerator.v	/^wire pool2_clr;$/;"	n
pool2_done	src\CNN_accelerator.v	/^wire pool2_done;$/;"	n
pool2_start	src\CNN_accelerator.v	/^wire pool2_start;$/;"	n
rst_n	src\CNN_accelerator.v	/^input rst_n;$/;"	p
sel	src\CNN_accelerator.v	/^wire sel;$/;"	n
start	src\CNN_accelerator.v	/^input start;$/;"	p
sys_clk	src\CNN_accelerator.v	/^input sys_clk;$/;"	p
w1_1_rdata	src\CNN_accelerator.v	/^wire [7:0]w1_1_rdata;$/;"	n
w1_2_rdata	src\CNN_accelerator.v	/^wire [7:0]w1_2_rdata;$/;"	n
w1_3_rdata	src\CNN_accelerator.v	/^wire [7:0]w1_3_rdata;$/;"	n
w1_4_rdata	src\CNN_accelerator.v	/^wire [7:0]w1_4_rdata;$/;"	n
w1_5_rdata	src\CNN_accelerator.v	/^wire [7:0]w1_5_rdata;$/;"	n
w1_6_rdata	src\CNN_accelerator.v	/^wire [7:0]w1_6_rdata;$/;"	n
w1_raddr	src\CNN_accelerator.v	/^wire [4:0]w1_raddr;$/;"	n
w3_10_1_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_10_1_rdata;$/;"	n
w3_10_2_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_10_2_rdata;$/;"	n
w3_10_3_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_10_3_rdata;$/;"	n
w3_10_4_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_10_4_rdata;$/;"	n
w3_10_5_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_10_5_rdata;$/;"	n
w3_10_6_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_10_6_rdata;$/;"	n
w3_11_1_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_11_1_rdata;$/;"	n
w3_11_2_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_11_2_rdata;$/;"	n
w3_11_3_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_11_3_rdata;$/;"	n
w3_11_4_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_11_4_rdata;$/;"	n
w3_11_5_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_11_5_rdata;$/;"	n
w3_11_6_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_11_6_rdata;$/;"	n
w3_12_1_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_12_1_rdata;$/;"	n
w3_12_2_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_12_2_rdata;$/;"	n
w3_12_3_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_12_3_rdata;$/;"	n
w3_12_4_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_12_4_rdata;$/;"	n
w3_12_5_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_12_5_rdata;$/;"	n
w3_12_6_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_12_6_rdata;$/;"	n
w3_13_1_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_13_1_rdata;$/;"	n
w3_13_2_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_13_2_rdata;$/;"	n
w3_13_3_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_13_3_rdata;$/;"	n
w3_13_4_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_13_4_rdata;$/;"	n
w3_13_5_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_13_5_rdata;$/;"	n
w3_13_6_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_13_6_rdata;$/;"	n
w3_14_1_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_14_1_rdata;$/;"	n
w3_14_2_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_14_2_rdata;$/;"	n
w3_14_3_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_14_3_rdata;$/;"	n
w3_14_4_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_14_4_rdata;$/;"	n
w3_14_5_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_14_5_rdata;$/;"	n
w3_14_6_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_14_6_rdata;$/;"	n
w3_15_1_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_15_1_rdata;$/;"	n
w3_15_2_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_15_2_rdata;$/;"	n
w3_15_3_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_15_3_rdata;$/;"	n
w3_15_4_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_15_4_rdata;$/;"	n
w3_15_5_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_15_5_rdata;$/;"	n
w3_15_6_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_15_6_rdata;$/;"	n
w3_16_1_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_16_1_rdata;$/;"	n
w3_16_2_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_16_2_rdata;$/;"	n
w3_16_3_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_16_3_rdata;$/;"	n
w3_16_4_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_16_4_rdata;$/;"	n
w3_16_5_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_16_5_rdata;$/;"	n
w3_16_6_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_16_6_rdata;$/;"	n
w3_1_1_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_1_1_rdata;$/;"	n
w3_1_2_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_1_2_rdata;$/;"	n
w3_1_3_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_1_3_rdata;$/;"	n
w3_1_4_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_1_4_rdata;$/;"	n
w3_1_5_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_1_5_rdata;$/;"	n
w3_1_6_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_1_6_rdata;$/;"	n
w3_2_1_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_2_1_rdata;$/;"	n
w3_2_2_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_2_2_rdata;$/;"	n
w3_2_3_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_2_3_rdata;$/;"	n
w3_2_4_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_2_4_rdata;$/;"	n
w3_2_5_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_2_5_rdata;$/;"	n
w3_2_6_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_2_6_rdata;$/;"	n
w3_3_1_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_3_1_rdata;$/;"	n
w3_3_2_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_3_2_rdata;$/;"	n
w3_3_3_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_3_3_rdata;$/;"	n
w3_3_4_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_3_4_rdata;$/;"	n
w3_3_5_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_3_5_rdata;$/;"	n
w3_3_6_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_3_6_rdata;$/;"	n
w3_4_1_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_4_1_rdata;$/;"	n
w3_4_2_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_4_2_rdata;$/;"	n
w3_4_3_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_4_3_rdata;$/;"	n
w3_4_4_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_4_4_rdata;$/;"	n
w3_4_5_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_4_5_rdata;$/;"	n
w3_4_6_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_4_6_rdata;$/;"	n
w3_5_1_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_5_1_rdata;$/;"	n
w3_5_2_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_5_2_rdata;$/;"	n
w3_5_3_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_5_3_rdata;$/;"	n
w3_5_4_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_5_4_rdata;$/;"	n
w3_5_5_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_5_5_rdata;$/;"	n
w3_5_6_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_5_6_rdata;$/;"	n
w3_6_1_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_6_1_rdata;$/;"	n
w3_6_2_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_6_2_rdata;$/;"	n
w3_6_3_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_6_3_rdata;$/;"	n
w3_6_4_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_6_4_rdata;$/;"	n
w3_6_5_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_6_5_rdata;$/;"	n
w3_6_6_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_6_6_rdata;$/;"	n
w3_7_1_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_7_1_rdata;$/;"	n
w3_7_2_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_7_2_rdata;$/;"	n
w3_7_3_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_7_3_rdata;$/;"	n
w3_7_4_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_7_4_rdata;$/;"	n
w3_7_5_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_7_5_rdata;$/;"	n
w3_7_6_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_7_6_rdata;$/;"	n
w3_8_1_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_8_1_rdata;$/;"	n
w3_8_2_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_8_2_rdata;$/;"	n
w3_8_3_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_8_3_rdata;$/;"	n
w3_8_4_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_8_4_rdata;$/;"	n
w3_8_5_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_8_5_rdata;$/;"	n
w3_8_6_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_8_6_rdata;$/;"	n
w3_9_1_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_9_1_rdata;$/;"	n
w3_9_2_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_9_2_rdata;$/;"	n
w3_9_3_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_9_3_rdata;$/;"	n
w3_9_4_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_9_4_rdata;$/;"	n
w3_9_5_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_9_5_rdata;$/;"	n
w3_9_6_rdata	src\CNN_accelerator.v	/^wire [7:0]w3_9_6_rdata;$/;"	n
w3_raddr	src\CNN_accelerator.v	/^wire [4:0]w3_raddr;$/;"	n
w5_100_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_100_rdata;$/;"	n
w5_101_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_101_rdata;$/;"	n
w5_102_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_102_rdata;$/;"	n
w5_103_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_103_rdata;$/;"	n
w5_104_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_104_rdata;$/;"	n
w5_105_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_105_rdata;$/;"	n
w5_106_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_106_rdata;$/;"	n
w5_107_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_107_rdata;$/;"	n
w5_108_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_108_rdata;$/;"	n
w5_109_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_109_rdata;$/;"	n
w5_10_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_10_rdata;$/;"	n
w5_110_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_110_rdata;$/;"	n
w5_111_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_111_rdata;$/;"	n
w5_112_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_112_rdata;$/;"	n
w5_113_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_113_rdata;$/;"	n
w5_114_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_114_rdata;$/;"	n
w5_115_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_115_rdata;$/;"	n
w5_116_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_116_rdata;$/;"	n
w5_117_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_117_rdata;$/;"	n
w5_118_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_118_rdata;$/;"	n
w5_119_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_119_rdata;$/;"	n
w5_11_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_11_rdata;$/;"	n
w5_120_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_120_rdata;$/;"	n
w5_12_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_12_rdata;$/;"	n
w5_13_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_13_rdata;$/;"	n
w5_14_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_14_rdata;$/;"	n
w5_15_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_15_rdata;$/;"	n
w5_16_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_16_rdata;$/;"	n
w5_17_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_17_rdata;$/;"	n
w5_18_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_18_rdata;$/;"	n
w5_19_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_19_rdata;$/;"	n
w5_1_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_1_rdata;$/;"	n
w5_20_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_20_rdata;$/;"	n
w5_21_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_21_rdata;$/;"	n
w5_22_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_22_rdata;$/;"	n
w5_23_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_23_rdata;$/;"	n
w5_24_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_24_rdata;$/;"	n
w5_25_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_25_rdata;$/;"	n
w5_26_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_26_rdata;$/;"	n
w5_27_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_27_rdata;$/;"	n
w5_28_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_28_rdata;$/;"	n
w5_29_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_29_rdata;$/;"	n
w5_2_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_2_rdata;$/;"	n
w5_30_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_30_rdata;$/;"	n
w5_31_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_31_rdata;$/;"	n
w5_32_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_32_rdata;$/;"	n
w5_33_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_33_rdata;$/;"	n
w5_34_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_34_rdata;$/;"	n
w5_35_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_35_rdata;$/;"	n
w5_36_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_36_rdata;$/;"	n
w5_37_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_37_rdata;$/;"	n
w5_38_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_38_rdata;$/;"	n
w5_39_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_39_rdata;$/;"	n
w5_3_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_3_rdata;$/;"	n
w5_40_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_40_rdata;$/;"	n
w5_41_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_41_rdata;$/;"	n
w5_42_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_42_rdata;$/;"	n
w5_43_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_43_rdata;$/;"	n
w5_44_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_44_rdata;$/;"	n
w5_45_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_45_rdata;$/;"	n
w5_46_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_46_rdata;$/;"	n
w5_47_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_47_rdata;$/;"	n
w5_48_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_48_rdata;$/;"	n
w5_49_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_49_rdata;$/;"	n
w5_4_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_4_rdata;$/;"	n
w5_50_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_50_rdata;$/;"	n
w5_51_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_51_rdata;$/;"	n
w5_52_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_52_rdata;$/;"	n
w5_53_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_53_rdata;$/;"	n
w5_54_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_54_rdata;$/;"	n
w5_55_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_55_rdata;$/;"	n
w5_56_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_56_rdata;$/;"	n
w5_57_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_57_rdata;$/;"	n
w5_58_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_58_rdata;$/;"	n
w5_59_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_59_rdata;$/;"	n
w5_5_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_5_rdata;$/;"	n
w5_60_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_60_rdata;$/;"	n
w5_61_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_61_rdata;$/;"	n
w5_62_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_62_rdata;$/;"	n
w5_63_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_63_rdata;$/;"	n
w5_64_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_64_rdata;$/;"	n
w5_65_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_65_rdata;$/;"	n
w5_66_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_66_rdata;$/;"	n
w5_67_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_67_rdata;$/;"	n
w5_68_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_68_rdata;$/;"	n
w5_69_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_69_rdata;$/;"	n
w5_6_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_6_rdata;$/;"	n
w5_70_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_70_rdata;$/;"	n
w5_71_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_71_rdata;$/;"	n
w5_72_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_72_rdata;$/;"	n
w5_73_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_73_rdata;$/;"	n
w5_74_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_74_rdata;$/;"	n
w5_75_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_75_rdata;$/;"	n
w5_76_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_76_rdata;$/;"	n
w5_77_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_77_rdata;$/;"	n
w5_78_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_78_rdata;$/;"	n
w5_79_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_79_rdata;$/;"	n
w5_7_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_7_rdata;$/;"	n
w5_80_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_80_rdata;$/;"	n
w5_81_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_81_rdata;$/;"	n
w5_82_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_82_rdata;$/;"	n
w5_83_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_83_rdata;$/;"	n
w5_84_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_84_rdata;$/;"	n
w5_85_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_85_rdata;$/;"	n
w5_86_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_86_rdata;$/;"	n
w5_87_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_87_rdata;$/;"	n
w5_88_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_88_rdata;$/;"	n
w5_89_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_89_rdata;$/;"	n
w5_8_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_8_rdata;$/;"	n
w5_90_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_90_rdata;$/;"	n
w5_91_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_91_rdata;$/;"	n
w5_92_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_92_rdata;$/;"	n
w5_93_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_93_rdata;$/;"	n
w5_94_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_94_rdata;$/;"	n
w5_95_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_95_rdata;$/;"	n
w5_96_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_96_rdata;$/;"	n
w5_97_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_97_rdata;$/;"	n
w5_98_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_98_rdata;$/;"	n
w5_99_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_99_rdata;$/;"	n
w5_9_rdata	src\CNN_accelerator.v	/^wire [7:0]w5_9_rdata;$/;"	n
w5_raddr	src\CNN_accelerator.v	/^wire [8:0]w5_raddr;$/;"	n
w6_10_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_10_rdata;$/;"	n
w6_11_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_11_rdata;$/;"	n
w6_12_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_12_rdata;$/;"	n
w6_13_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_13_rdata;$/;"	n
w6_14_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_14_rdata;$/;"	n
w6_15_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_15_rdata;$/;"	n
w6_16_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_16_rdata;$/;"	n
w6_17_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_17_rdata;$/;"	n
w6_18_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_18_rdata;$/;"	n
w6_19_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_19_rdata;$/;"	n
w6_1_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_1_rdata;$/;"	n
w6_20_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_20_rdata;$/;"	n
w6_21_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_21_rdata;$/;"	n
w6_22_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_22_rdata;$/;"	n
w6_23_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_23_rdata;$/;"	n
w6_24_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_24_rdata;$/;"	n
w6_25_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_25_rdata;$/;"	n
w6_26_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_26_rdata;$/;"	n
w6_27_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_27_rdata;$/;"	n
w6_28_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_28_rdata;$/;"	n
w6_29_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_29_rdata;$/;"	n
w6_2_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_2_rdata;$/;"	n
w6_30_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_30_rdata;$/;"	n
w6_31_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_31_rdata;$/;"	n
w6_32_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_32_rdata;$/;"	n
w6_33_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_33_rdata;$/;"	n
w6_34_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_34_rdata;$/;"	n
w6_35_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_35_rdata;$/;"	n
w6_36_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_36_rdata;$/;"	n
w6_37_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_37_rdata;$/;"	n
w6_38_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_38_rdata;$/;"	n
w6_39_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_39_rdata;$/;"	n
w6_3_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_3_rdata;$/;"	n
w6_40_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_40_rdata;$/;"	n
w6_41_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_41_rdata;$/;"	n
w6_42_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_42_rdata;$/;"	n
w6_43_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_43_rdata;$/;"	n
w6_44_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_44_rdata;$/;"	n
w6_45_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_45_rdata;$/;"	n
w6_46_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_46_rdata;$/;"	n
w6_47_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_47_rdata;$/;"	n
w6_48_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_48_rdata;$/;"	n
w6_49_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_49_rdata;$/;"	n
w6_4_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_4_rdata;$/;"	n
w6_50_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_50_rdata;$/;"	n
w6_51_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_51_rdata;$/;"	n
w6_52_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_52_rdata;$/;"	n
w6_53_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_53_rdata;$/;"	n
w6_54_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_54_rdata;$/;"	n
w6_55_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_55_rdata;$/;"	n
w6_56_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_56_rdata;$/;"	n
w6_57_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_57_rdata;$/;"	n
w6_58_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_58_rdata;$/;"	n
w6_59_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_59_rdata;$/;"	n
w6_5_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_5_rdata;$/;"	n
w6_60_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_60_rdata;$/;"	n
w6_61_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_61_rdata;$/;"	n
w6_62_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_62_rdata;$/;"	n
w6_63_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_63_rdata;$/;"	n
w6_64_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_64_rdata;$/;"	n
w6_65_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_65_rdata;$/;"	n
w6_66_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_66_rdata;$/;"	n
w6_67_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_67_rdata;$/;"	n
w6_68_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_68_rdata;$/;"	n
w6_69_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_69_rdata;$/;"	n
w6_6_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_6_rdata;$/;"	n
w6_70_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_70_rdata;$/;"	n
w6_71_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_71_rdata;$/;"	n
w6_72_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_72_rdata;$/;"	n
w6_73_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_73_rdata;$/;"	n
w6_74_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_74_rdata;$/;"	n
w6_75_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_75_rdata;$/;"	n
w6_76_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_76_rdata;$/;"	n
w6_77_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_77_rdata;$/;"	n
w6_78_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_78_rdata;$/;"	n
w6_79_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_79_rdata;$/;"	n
w6_7_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_7_rdata;$/;"	n
w6_80_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_80_rdata;$/;"	n
w6_81_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_81_rdata;$/;"	n
w6_82_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_82_rdata;$/;"	n
w6_83_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_83_rdata;$/;"	n
w6_84_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_84_rdata;$/;"	n
w6_8_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_8_rdata;$/;"	n
w6_9_rdata	src\CNN_accelerator.v	/^wire [7:0]w6_9_rdata;$/;"	n
w6_raddr	src\CNN_accelerator.v	/^wire [6:0]w6_raddr;$/;"	n
w7_10_rdata	src\CNN_accelerator.v	/^wire [7:0]w7_10_rdata;$/;"	n
w7_1_rdata	src\CNN_accelerator.v	/^wire [7:0]w7_1_rdata;$/;"	n
w7_2_rdata	src\CNN_accelerator.v	/^wire [7:0]w7_2_rdata;$/;"	n
w7_3_rdata	src\CNN_accelerator.v	/^wire [7:0]w7_3_rdata;$/;"	n
w7_4_rdata	src\CNN_accelerator.v	/^wire [7:0]w7_4_rdata;$/;"	n
w7_5_rdata	src\CNN_accelerator.v	/^wire [7:0]w7_5_rdata;$/;"	n
w7_6_rdata	src\CNN_accelerator.v	/^wire [7:0]w7_6_rdata;$/;"	n
w7_7_rdata	src\CNN_accelerator.v	/^wire [7:0]w7_7_rdata;$/;"	n
w7_8_rdata	src\CNN_accelerator.v	/^wire [7:0]w7_8_rdata;$/;"	n
w7_9_rdata	src\CNN_accelerator.v	/^wire [7:0]w7_9_rdata;$/;"	n
w7_raddr	src\CNN_accelerator.v	/^wire [6:0]w7_raddr;$/;"	n
wclk	src\CNN_accelerator.v	/^wire wclk;$/;"	n
channel_adder	src\conv\channel_adder.v	/^module channel_adder(\/*autoport*\/$/;"	m
clk	src\conv\channel_adder.v	/^	input clk;$/;"	p
d1	src\conv\channel_adder.v	/^	input [22:0] d1;$/;"	p
d2	src\conv\channel_adder.v	/^	input [22:0] d2;$/;"	p
d3	src\conv\channel_adder.v	/^	input [22:0] d3;$/;"	p
d4	src\conv\channel_adder.v	/^	input [22:0] d4;$/;"	p
d5	src\conv\channel_adder.v	/^	input [22:0] d5;$/;"	p
d6	src\conv\channel_adder.v	/^	input [22:0] d6;$/;"	p
result	src\conv\channel_adder.v	/^	output [22:0] result;$/;"	p
rst_n	src\conv\channel_adder.v	/^	input rst_n;$/;"	p
s1	src\conv\channel_adder.v	/^wire [22:0] s1,s2,s3;$/;"	n
s2	src\conv\channel_adder.v	/^wire [22:0] s1,s2,s3;$/;"	n
s2_1	src\conv\channel_adder.v	/^wire [22:0] s2_1;$/;"	n
s2_2	src\conv\channel_adder.v	/^reg  [22:0] s2_2;$/;"	r
s3	src\conv\channel_adder.v	/^wire [22:0] s1,s2,s3;$/;"	n
IDLE2RUN_start	src\conv\conv1_ctrl.v	/^	wire IDLE2RUN_start,RUN2DONE_start;$/;"	n
RUN2DONE_start	src\conv\conv1_ctrl.v	/^	wire IDLE2RUN_start,RUN2DONE_start;$/;"	n
add_cnt0	src\conv\conv1_ctrl.v	/^	wire add_cnt0,end_cnt0,add_cnt1,add_cnt2,end_cnt2,end_cnt1,add_cnt3,end_cnt3;$/;"	n
add_cnt1	src\conv\conv1_ctrl.v	/^	wire add_cnt0,end_cnt0,add_cnt1,add_cnt2,end_cnt2,end_cnt1,add_cnt3,end_cnt3;$/;"	n
add_cnt2	src\conv\conv1_ctrl.v	/^	wire add_cnt0,end_cnt0,add_cnt1,add_cnt2,end_cnt2,end_cnt1,add_cnt3,end_cnt3;$/;"	n
add_cnt3	src\conv\conv1_ctrl.v	/^	wire add_cnt0,end_cnt0,add_cnt1,add_cnt2,end_cnt2,end_cnt1,add_cnt3,end_cnt3;$/;"	n
clk	src\conv\conv1_ctrl.v	/^	input  clk;$/;"	p
cnt0	src\conv\conv1_ctrl.v	/^	reg[2:0] cnt0,cnt1;$/;"	r
cnt1	src\conv\conv1_ctrl.v	/^	reg[2:0] cnt0,cnt1;$/;"	r
cnt2	src\conv\conv1_ctrl.v	/^	reg[4:0] cnt2,cnt3;$/;"	r
cnt3	src\conv\conv1_ctrl.v	/^	reg[4:0] cnt2,cnt3;$/;"	r
conv1_clr	src\conv\conv1_ctrl.v	/^	output        conv1_clr;$/;"	p
conv1_clr_reg	src\conv\conv1_ctrl.v	/^	reg  		conv1_clr_reg[5:0];$/;"	r
conv1_clr_temp	src\conv\conv1_ctrl.v	/^	wire 	  conv1_clr_temp;$/;"	n
conv1_ctrl	src\conv\conv1_ctrl.v	/^module conv1_ctrl(\/*autoport*\/$/;"	m
conv1_done	src\conv\conv1_ctrl.v	/^	output        conv1_done;$/;"	p
conv1_done_reg	src\conv\conv1_ctrl.v	/^	reg  	    conv1_done_reg[9:0];$/;"	r
conv1_done_temp	src\conv\conv1_ctrl.v	/^	wire      conv1_done_temp;$/;"	n
conv1_start	src\conv\conv1_ctrl.v	/^	input         conv1_start;$/;"	p
current_state	src\conv\conv1_ctrl.v	/^	reg[2:0] current_state;$/;"	r
end_cnt0	src\conv\conv1_ctrl.v	/^	wire add_cnt0,end_cnt0,add_cnt1,add_cnt2,end_cnt2,end_cnt1,add_cnt3,end_cnt3;$/;"	n
end_cnt1	src\conv\conv1_ctrl.v	/^	wire add_cnt0,end_cnt0,add_cnt1,add_cnt2,end_cnt2,end_cnt1,add_cnt3,end_cnt3;$/;"	n
end_cnt2	src\conv\conv1_ctrl.v	/^	wire add_cnt0,end_cnt0,add_cnt1,add_cnt2,end_cnt2,end_cnt1,add_cnt3,end_cnt3;$/;"	n
end_cnt3	src\conv\conv1_ctrl.v	/^	wire add_cnt0,end_cnt0,add_cnt1,add_cnt2,end_cnt2,end_cnt1,add_cnt3,end_cnt3;$/;"	n
f1_raddr	src\conv\conv1_ctrl.v	/^	output  [9:0] f1_raddr;$/;"	p
f1_raddr_s1_1	src\conv\conv1_ctrl.v	/^	reg [9:0]  f1_raddr_s1_1,f1_raddr_s1_2,f1_raddr_s2;        $/;"	r
f1_raddr_s1_2	src\conv\conv1_ctrl.v	/^	reg [9:0]  f1_raddr_s1_1,f1_raddr_s1_2,f1_raddr_s2;        $/;"	r
f1_raddr_s2	src\conv\conv1_ctrl.v	/^	reg [9:0]  f1_raddr_s1_1,f1_raddr_s1_2,f1_raddr_s2;        $/;"	r
f2_waddr	src\conv\conv1_ctrl.v	/^	output  [9:0] f2_waddr;$/;"	p
f2_waddr_reg	src\conv\conv1_ctrl.v	/^	reg [9:0]   f2_waddr_reg[7:0];$/;"	r
f2_waddr_s1_1	src\conv\conv1_ctrl.v	/^	reg[9:0] f2_waddr_s1_1,f2_waddr_s1_2,f2_waddr_s2;$/;"	r
f2_waddr_s1_2	src\conv\conv1_ctrl.v	/^	reg[9:0] f2_waddr_s1_1,f2_waddr_s1_2,f2_waddr_s2;$/;"	r
f2_waddr_s2	src\conv\conv1_ctrl.v	/^	reg[9:0] f2_waddr_s1_1,f2_waddr_s1_2,f2_waddr_s2;$/;"	r
f2_waddr_temp	src\conv\conv1_ctrl.v	/^	wire[9:0] f2_waddr_temp;$/;"	n
f2_wr_en	src\conv\conv1_ctrl.v	/^	output        f2_wr_en;$/;"	p
f2_wr_en_reg	src\conv\conv1_ctrl.v	/^	reg  		f2_wr_en_reg[9:0];$/;"	r
f2_wr_en_temp	src\conv\conv1_ctrl.v	/^	wire      f2_wr_en_temp;$/;"	n
next_state	src\conv\conv1_ctrl.v	/^	reg[2:0] next_state;$/;"	r
rst_n	src\conv\conv1_ctrl.v	/^	input  rst_n;$/;"	p
w1_raddr	src\conv\conv1_ctrl.v	/^	output  [4:0] w1_raddr;     $/;"	p
w1_raddr_s1_1	src\conv\conv1_ctrl.v	/^	reg [4:0]  w1_raddr_s1_1,w1_raddr_s1_2,w1_raddr_s2;$/;"	r
w1_raddr_s1_2	src\conv\conv1_ctrl.v	/^	reg [4:0]  w1_raddr_s1_1,w1_raddr_s1_2,w1_raddr_s2;$/;"	r
w1_raddr_s2	src\conv\conv1_ctrl.v	/^	reg [4:0]  w1_raddr_s1_1,w1_raddr_s1_2,w1_raddr_s2;$/;"	r
b_1	src\conv\conv1_exec.v	/^parameter b_1 = 16'b0000010111101010;$/;"	c
b_2	src\conv\conv1_exec.v	/^parameter b_2 = 16'b1111101111001000;$/;"	c
b_3	src\conv\conv1_exec.v	/^parameter b_3 = 16'b0000000000101011;$/;"	c
b_4	src\conv\conv1_exec.v	/^parameter b_4 = 16'b1111111000100110;$/;"	c
b_5	src\conv\conv1_exec.v	/^parameter b_5 = 16'b1111100100101110;$/;"	c
b_6	src\conv\conv1_exec.v	/^parameter b_6 = 16'b0000000001101010;$/;"	c
b_in	src\conv\conv1_exec.v	/^wire [15:0]  b_in [5:0];$/;"	n
clk	src\conv\conv1_exec.v	/^	input  clk;$/;"	p
conv1_exec	src\conv\conv1_exec.v	/^module conv1_exec(\/*autoport*\/$/;"	m
d_in	src\conv\conv1_exec.v	/^wire [22:0]  d_in [5:0];$/;"	n
d_out	src\conv\conv1_exec.v	/^wire [15:0]  d_out[5:0];$/;"	n
f2_wdata	src\conv\conv1_exec.v	/^	output	[95:0] f2_wdata;$/;"	p
mac_1	src\conv\conv1_exec.v	/^	input	[137:0] mac_1;$/;"	p
rst_n	src\conv\conv1_exec.v	/^	input  rst_n;$/;"	p
IDLE2RUN_start	src\conv\conv2_ctrl.v	/^	wire IDLE2RUN_start,RUN2DONE_start;$/;"	n
RUN2DONE_start	src\conv\conv2_ctrl.v	/^	wire IDLE2RUN_start,RUN2DONE_start;$/;"	n
add_cnt0	src\conv\conv2_ctrl.v	/^	wire add_cnt0,end_cnt0,add_cnt1,add_cnt2,end_cnt2,end_cnt1,add_cnt3,end_cnt3;$/;"	n
add_cnt1	src\conv\conv2_ctrl.v	/^	wire add_cnt0,end_cnt0,add_cnt1,add_cnt2,end_cnt2,end_cnt1,add_cnt3,end_cnt3;$/;"	n
add_cnt2	src\conv\conv2_ctrl.v	/^	wire add_cnt0,end_cnt0,add_cnt1,add_cnt2,end_cnt2,end_cnt1,add_cnt3,end_cnt3;$/;"	n
add_cnt3	src\conv\conv2_ctrl.v	/^	wire add_cnt0,end_cnt0,add_cnt1,add_cnt2,end_cnt2,end_cnt1,add_cnt3,end_cnt3;$/;"	n
clk	src\conv\conv2_ctrl.v	/^	input  clk;$/;"	p
cnt0	src\conv\conv2_ctrl.v	/^	reg[2:0] cnt0,cnt1;$/;"	r
cnt1	src\conv\conv2_ctrl.v	/^	reg[2:0] cnt0,cnt1;$/;"	r
cnt2	src\conv\conv2_ctrl.v	/^	reg[3:0] cnt2,cnt3;$/;"	r
cnt3	src\conv\conv2_ctrl.v	/^	reg[3:0] cnt2,cnt3;$/;"	r
conv2_clr	src\conv\conv2_ctrl.v	/^	output        conv2_clr;$/;"	p
conv2_clr_reg	src\conv\conv2_ctrl.v	/^	reg  		conv2_clr_reg[6:0];$/;"	r
conv2_clr_temp	src\conv\conv2_ctrl.v	/^	wire 	  conv2_clr_temp;$/;"	n
conv2_ctrl	src\conv\conv2_ctrl.v	/^module conv2_ctrl(\/*autoport*\/$/;"	m
conv2_done	src\conv\conv2_ctrl.v	/^	output        conv2_done;$/;"	p
conv2_done_reg	src\conv\conv2_ctrl.v	/^	reg  	    conv2_done_reg[13:0];$/;"	r
conv2_done_temp	src\conv\conv2_ctrl.v	/^	wire      conv2_done_temp;$/;"	n
conv2_start	src\conv\conv2_ctrl.v	/^	input         conv2_start;$/;"	p
current_state	src\conv\conv2_ctrl.v	/^	reg[2:0] current_state;$/;"	r
end_cnt0	src\conv\conv2_ctrl.v	/^	wire add_cnt0,end_cnt0,add_cnt1,add_cnt2,end_cnt2,end_cnt1,add_cnt3,end_cnt3;$/;"	n
end_cnt1	src\conv\conv2_ctrl.v	/^	wire add_cnt0,end_cnt0,add_cnt1,add_cnt2,end_cnt2,end_cnt1,add_cnt3,end_cnt3;$/;"	n
end_cnt2	src\conv\conv2_ctrl.v	/^	wire add_cnt0,end_cnt0,add_cnt1,add_cnt2,end_cnt2,end_cnt1,add_cnt3,end_cnt3;$/;"	n
end_cnt3	src\conv\conv2_ctrl.v	/^	wire add_cnt0,end_cnt0,add_cnt1,add_cnt2,end_cnt2,end_cnt1,add_cnt3,end_cnt3;$/;"	n
f3_raddr	src\conv\conv2_ctrl.v	/^	output  [7:0] f3_raddr;$/;"	p
f3_raddr_s1_1	src\conv\conv2_ctrl.v	/^	reg [7:0]  f3_raddr_s1_1,f3_raddr_s1_2,f3_raddr_s2_1,f3_raddr_s2_2,f3_raddr_s3;        $/;"	r
f3_raddr_s1_2	src\conv\conv2_ctrl.v	/^	reg [7:0]  f3_raddr_s1_1,f3_raddr_s1_2,f3_raddr_s2_1,f3_raddr_s2_2,f3_raddr_s3;        $/;"	r
f3_raddr_s2_1	src\conv\conv2_ctrl.v	/^	reg [7:0]  f3_raddr_s1_1,f3_raddr_s1_2,f3_raddr_s2_1,f3_raddr_s2_2,f3_raddr_s3;        $/;"	r
f3_raddr_s2_2	src\conv\conv2_ctrl.v	/^	reg [7:0]  f3_raddr_s1_1,f3_raddr_s1_2,f3_raddr_s2_1,f3_raddr_s2_2,f3_raddr_s3;        $/;"	r
f3_raddr_s3	src\conv\conv2_ctrl.v	/^	reg [7:0]  f3_raddr_s1_1,f3_raddr_s1_2,f3_raddr_s2_1,f3_raddr_s2_2,f3_raddr_s3;        $/;"	r
f4_waddr	src\conv\conv2_ctrl.v	/^	output  [6:0] f4_waddr;$/;"	p
f4_waddr_reg	src\conv\conv2_ctrl.v	/^	reg [6:0]   f4_waddr_reg[10:0];$/;"	r
f4_waddr_s1_1	src\conv\conv2_ctrl.v	/^	reg[6:0] f4_waddr_s1_1,f4_waddr_s1_2,f4_waddr_s2,f4_waddr_s3;$/;"	r
f4_waddr_s1_2	src\conv\conv2_ctrl.v	/^	reg[6:0] f4_waddr_s1_1,f4_waddr_s1_2,f4_waddr_s2,f4_waddr_s3;$/;"	r
f4_waddr_s2	src\conv\conv2_ctrl.v	/^	reg[6:0] f4_waddr_s1_1,f4_waddr_s1_2,f4_waddr_s2,f4_waddr_s3;$/;"	r
f4_waddr_s3	src\conv\conv2_ctrl.v	/^	reg[6:0] f4_waddr_s1_1,f4_waddr_s1_2,f4_waddr_s2,f4_waddr_s3;$/;"	r
f4_waddr_temp	src\conv\conv2_ctrl.v	/^	wire[6:0] f4_waddr_temp;$/;"	n
f4_wr_en	src\conv\conv2_ctrl.v	/^	output        f4_wr_en;$/;"	p
f4_wr_en_reg	src\conv\conv2_ctrl.v	/^	reg  		f4_wr_en_reg[13:0];$/;"	r
f4_wr_en_temp	src\conv\conv2_ctrl.v	/^	wire      f4_wr_en_temp;$/;"	n
next_state	src\conv\conv2_ctrl.v	/^	reg[2:0] next_state;$/;"	r
rst_n	src\conv\conv2_ctrl.v	/^	input  rst_n;$/;"	p
w3_raddr	src\conv\conv2_ctrl.v	/^	output  [4:0] w3_raddr;$/;"	p
w3_raddr_s1_1	src\conv\conv2_ctrl.v	/^	reg [4:0]  w3_raddr_s1_1,w3_raddr_s1_2,w3_raddr_s2,w3_raddr_s3;$/;"	r
w3_raddr_s1_2	src\conv\conv2_ctrl.v	/^	reg [4:0]  w3_raddr_s1_1,w3_raddr_s1_2,w3_raddr_s2,w3_raddr_s3;$/;"	r
w3_raddr_s2	src\conv\conv2_ctrl.v	/^	reg [4:0]  w3_raddr_s1_1,w3_raddr_s1_2,w3_raddr_s2,w3_raddr_s3;$/;"	r
w3_raddr_s3	src\conv\conv2_ctrl.v	/^	reg [4:0]  w3_raddr_s1_1,w3_raddr_s1_2,w3_raddr_s2,w3_raddr_s3;$/;"	r
b_1	src\conv\conv2_exec.v	/^parameter b_1 = 16'b0000001100101101;$/;"	c
b_10	src\conv\conv2_exec.v	/^parameter b_10 = 16'b1111010010111100;$/;"	c
b_11	src\conv\conv2_exec.v	/^parameter b_11 = 16'b1111100011001010;$/;"	c
b_12	src\conv\conv2_exec.v	/^parameter b_12 = 16'b1111011101010010;$/;"	c
b_13	src\conv\conv2_exec.v	/^parameter b_13 = 16'b1111100100100110;$/;"	c
b_14	src\conv\conv2_exec.v	/^parameter b_14 = 16'b1111110010101111;$/;"	c
b_15	src\conv\conv2_exec.v	/^parameter b_15 = 16'b1111110111000000;$/;"	c
b_16	src\conv\conv2_exec.v	/^parameter b_16 = 16'b1111011100110000;$/;"	c
b_2	src\conv\conv2_exec.v	/^parameter b_2 = 16'b1111111010111110;$/;"	c
b_3	src\conv\conv2_exec.v	/^parameter b_3 = 16'b0000000010100000;$/;"	c
b_4	src\conv\conv2_exec.v	/^parameter b_4 = 16'b1111100101000010;$/;"	c
b_5	src\conv\conv2_exec.v	/^parameter b_5 = 16'b1111111011101010;$/;"	c
b_6	src\conv\conv2_exec.v	/^parameter b_6 = 16'b1111011001101101;$/;"	c
b_7	src\conv\conv2_exec.v	/^parameter b_7 = 16'b1111111111100000;$/;"	c
b_8	src\conv\conv2_exec.v	/^parameter b_8 = 16'b1111110100101000;$/;"	c
b_9	src\conv\conv2_exec.v	/^parameter b_9 = 16'b0000000011011001;$/;"	c
b_in	src\conv\conv2_exec.v	/^wire [15:0]  b_in[15:0];$/;"	n
clk	src\conv\conv2_exec.v	/^	input clk;$/;"	p
conv2_exec	src\conv\conv2_exec.v	/^module conv2_exec(\/*autoport*\/$/;"	m
d_in	src\conv\conv2_exec.v	/^wire [22:0] d_in[15:0];$/;"	n
d_out	src\conv\conv2_exec.v	/^wire [15:0] d_out[15:0];$/;"	n
f4_wdata	src\conv\conv2_exec.v	/^	output [255:0] f4_wdata;$/;"	p
mac2	src\conv\conv2_exec.v	/^wire [22:0] mac2[95:0];$/;"	n
mac_2	src\conv\conv2_exec.v	/^	input [2207:0] mac_2;$/;"	p
rst_n	src\conv\conv2_exec.v	/^	input rst_n;$/;"	p
b_in	src\conv\conv_unit.v	/^	input [15:0]  b_in;  \/\/bias$/;"	p
clk	src\conv\conv_unit.v	/^	input clk;$/;"	p
conv_unit	src\conv\conv_unit.v	/^module conv_unit(\/*autoport*\/$/;"	m
d_in	src\conv\conv_unit.v	/^	input [22:0]  d_in;	 \/\/conv result$/;"	p
d_out	src\conv\conv_unit.v	/^	output[15:0]  d_out; \/\/final output$/;"	p
rst_n	src\conv\conv_unit.v	/^	input rst_n;$/;"	p
temp1	src\conv\conv_unit.v	/^wire [22:0] temp1;$/;"	n
temp2	src\conv\conv_unit.v	/^wire[15:0] temp2;$/;"	n
temp2_r	src\conv\conv_unit.v	/^reg [15:0] temp2_r;$/;"	r
DDR_addr	src\design_1_wrapper.v	/^  inout [14:0]DDR_addr;$/;"	p
DDR_addr	src\design_1_wrapper.v	/^  wire [14:0]DDR_addr;$/;"	n
DDR_ba	src\design_1_wrapper.v	/^  inout [2:0]DDR_ba;$/;"	p
DDR_ba	src\design_1_wrapper.v	/^  wire [2:0]DDR_ba;$/;"	n
DDR_cas_n	src\design_1_wrapper.v	/^  inout DDR_cas_n;$/;"	p
DDR_cas_n	src\design_1_wrapper.v	/^  wire DDR_cas_n;$/;"	n
DDR_ck_n	src\design_1_wrapper.v	/^  inout DDR_ck_n;$/;"	p
DDR_ck_n	src\design_1_wrapper.v	/^  wire DDR_ck_n;$/;"	n
DDR_ck_p	src\design_1_wrapper.v	/^  inout DDR_ck_p;$/;"	p
DDR_ck_p	src\design_1_wrapper.v	/^  wire DDR_ck_p;$/;"	n
DDR_cke	src\design_1_wrapper.v	/^  inout DDR_cke;$/;"	p
DDR_cke	src\design_1_wrapper.v	/^  wire DDR_cke;$/;"	n
DDR_cs_n	src\design_1_wrapper.v	/^  inout DDR_cs_n;$/;"	p
DDR_cs_n	src\design_1_wrapper.v	/^  wire DDR_cs_n;$/;"	n
DDR_dm	src\design_1_wrapper.v	/^  inout [3:0]DDR_dm;$/;"	p
DDR_dm	src\design_1_wrapper.v	/^  wire [3:0]DDR_dm;$/;"	n
DDR_dq	src\design_1_wrapper.v	/^  inout [31:0]DDR_dq;$/;"	p
DDR_dq	src\design_1_wrapper.v	/^  wire [31:0]DDR_dq;$/;"	n
DDR_dqs_n	src\design_1_wrapper.v	/^  inout [3:0]DDR_dqs_n;$/;"	p
DDR_dqs_n	src\design_1_wrapper.v	/^  wire [3:0]DDR_dqs_n;$/;"	n
DDR_dqs_p	src\design_1_wrapper.v	/^  inout [3:0]DDR_dqs_p;$/;"	p
DDR_dqs_p	src\design_1_wrapper.v	/^  wire [3:0]DDR_dqs_p;$/;"	n
DDR_odt	src\design_1_wrapper.v	/^  inout DDR_odt;$/;"	p
DDR_odt	src\design_1_wrapper.v	/^  wire DDR_odt;$/;"	n
DDR_ras_n	src\design_1_wrapper.v	/^  inout DDR_ras_n;$/;"	p
DDR_ras_n	src\design_1_wrapper.v	/^  wire DDR_ras_n;$/;"	n
DDR_reset_n	src\design_1_wrapper.v	/^  inout DDR_reset_n;$/;"	p
DDR_reset_n	src\design_1_wrapper.v	/^  wire DDR_reset_n;$/;"	n
DDR_we_n	src\design_1_wrapper.v	/^  inout DDR_we_n;$/;"	p
DDR_we_n	src\design_1_wrapper.v	/^  wire DDR_we_n;$/;"	n
FCLK_CLK1_0	src\design_1_wrapper.v	/^  output FCLK_CLK1_0;$/;"	p
FCLK_CLK1_0	src\design_1_wrapper.v	/^  wire FCLK_CLK1_0;$/;"	n
FIXED_IO_ddr_vrn	src\design_1_wrapper.v	/^  inout FIXED_IO_ddr_vrn;$/;"	p
FIXED_IO_ddr_vrn	src\design_1_wrapper.v	/^  wire FIXED_IO_ddr_vrn;$/;"	n
FIXED_IO_ddr_vrp	src\design_1_wrapper.v	/^  inout FIXED_IO_ddr_vrp;$/;"	p
FIXED_IO_ddr_vrp	src\design_1_wrapper.v	/^  wire FIXED_IO_ddr_vrp;$/;"	n
FIXED_IO_mio	src\design_1_wrapper.v	/^  inout [53:0]FIXED_IO_mio;$/;"	p
FIXED_IO_mio	src\design_1_wrapper.v	/^  wire [53:0]FIXED_IO_mio;$/;"	n
FIXED_IO_ps_clk	src\design_1_wrapper.v	/^  inout FIXED_IO_ps_clk;$/;"	p
FIXED_IO_ps_clk	src\design_1_wrapper.v	/^  wire FIXED_IO_ps_clk;$/;"	n
FIXED_IO_ps_porb	src\design_1_wrapper.v	/^  inout FIXED_IO_ps_porb;$/;"	p
FIXED_IO_ps_porb	src\design_1_wrapper.v	/^  wire FIXED_IO_ps_porb;$/;"	n
FIXED_IO_ps_srstb	src\design_1_wrapper.v	/^  inout FIXED_IO_ps_srstb;$/;"	p
FIXED_IO_ps_srstb	src\design_1_wrapper.v	/^  wire FIXED_IO_ps_srstb;$/;"	n
GPIO_0_tri_o	src\design_1_wrapper.v	/^  output [0:0]GPIO_0_tri_o;$/;"	p
GPIO_0_tri_o	src\design_1_wrapper.v	/^  wire [0:0]GPIO_0_tri_o;$/;"	n
GPIO_1_tri_i	src\design_1_wrapper.v	/^  input [20:0]GPIO_1_tri_i;$/;"	p
GPIO_1_tri_i	src\design_1_wrapper.v	/^  wire [20:0]GPIO_1_tri_i;$/;"	n
bram_addr_a_0	src\design_1_wrapper.v	/^  output [14:0]bram_addr_a_0;$/;"	p
bram_addr_a_0	src\design_1_wrapper.v	/^  wire [14:0]bram_addr_a_0;$/;"	n
bram_clk_a_0	src\design_1_wrapper.v	/^  output bram_clk_a_0;$/;"	p
bram_clk_a_0	src\design_1_wrapper.v	/^  wire bram_clk_a_0;$/;"	n
bram_en_a_0	src\design_1_wrapper.v	/^  output bram_en_a_0;$/;"	p
bram_en_a_0	src\design_1_wrapper.v	/^  wire bram_en_a_0;$/;"	n
bram_we_a_0	src\design_1_wrapper.v	/^  output [3:0]bram_we_a_0;$/;"	p
bram_we_a_0	src\design_1_wrapper.v	/^  wire [3:0]bram_we_a_0;$/;"	n
bram_wrdata_a_0	src\design_1_wrapper.v	/^  output [31:0]bram_wrdata_a_0;$/;"	p
bram_wrdata_a_0	src\design_1_wrapper.v	/^  wire [31:0]bram_wrdata_a_0;$/;"	n
design_1_wrapper	src\design_1_wrapper.v	/^module design_1_wrapper$/;"	m
peripheral_aresetn	src\design_1_wrapper.v	/^  output [0:0]peripheral_aresetn;$/;"	p
peripheral_aresetn	src\design_1_wrapper.v	/^  wire [0:0]peripheral_aresetn;$/;"	n
IDLE2RUN_start	src\fc\fc1_ctrl.v	/^	wire IDLE2RUN_start,RUN2DONE_start;$/;"	n
RUN2DONE_start	src\fc\fc1_ctrl.v	/^	wire IDLE2RUN_start,RUN2DONE_start;$/;"	n
add_cnt0	src\fc\fc1_ctrl.v	/^	wire add_cnt0,end_cnt0,add_cnt1,end_cnt1;$/;"	n
add_cnt1	src\fc\fc1_ctrl.v	/^	wire add_cnt0,end_cnt0,add_cnt1,end_cnt1;$/;"	n
clk	src\fc\fc1_ctrl.v	/^	input 		clk;$/;"	p
cnt0	src\fc\fc1_ctrl.v	/^	reg[4:0] cnt0;$/;"	r
cnt1	src\fc\fc1_ctrl.v	/^	reg[3:0] cnt1;$/;"	r
current_state	src\fc\fc1_ctrl.v	/^	reg[2:0] current_state;$/;"	r
end_cnt0	src\fc\fc1_ctrl.v	/^	wire add_cnt0,end_cnt0,add_cnt1,end_cnt1;$/;"	n
end_cnt1	src\fc\fc1_ctrl.v	/^	wire add_cnt0,end_cnt0,add_cnt1,end_cnt1;$/;"	n
f5_raddr	src\fc\fc1_ctrl.v	/^	output [4:0]f5_raddr;$/;"	p
f5_raddr_s1	src\fc\fc1_ctrl.v	/^	reg	[4:0]  f5_raddr_s1;$/;"	r
f5_sel	src\fc\fc1_ctrl.v	/^	output [3:0]f5_sel;$/;"	p
f5_sel_s1	src\fc\fc1_ctrl.v	/^	reg	[3:0]  f5_sel_s1;$/;"	r
f6_wr_en	src\fc\fc1_ctrl.v	/^	output      f6_wr_en;$/;"	p
f6_wr_en_temp	src\fc\fc1_ctrl.v	/^	wire f6_wr_en_temp,fc1_clr_temp,fc1_done_temp;$/;"	n
f6_wr_en_temp_r1	src\fc\fc1_ctrl.v	/^	reg 	f6_wr_en_temp_r1,f6_wr_en_temp_r2,f6_wr_en_temp_r3,$/;"	r
f6_wr_en_temp_r2	src\fc\fc1_ctrl.v	/^	reg 	f6_wr_en_temp_r1,f6_wr_en_temp_r2,f6_wr_en_temp_r3,$/;"	r
f6_wr_en_temp_r3	src\fc\fc1_ctrl.v	/^	reg 	f6_wr_en_temp_r1,f6_wr_en_temp_r2,f6_wr_en_temp_r3,$/;"	r
f6_wr_en_temp_r4	src\fc\fc1_ctrl.v	/^			f6_wr_en_temp_r4,f6_wr_en_temp_r5,f6_wr_en_temp_r6,f6_wr_en_temp_r7,$/;"	r
f6_wr_en_temp_r5	src\fc\fc1_ctrl.v	/^			f6_wr_en_temp_r4,f6_wr_en_temp_r5,f6_wr_en_temp_r6,f6_wr_en_temp_r7,$/;"	r
f6_wr_en_temp_r6	src\fc\fc1_ctrl.v	/^			f6_wr_en_temp_r4,f6_wr_en_temp_r5,f6_wr_en_temp_r6,f6_wr_en_temp_r7,$/;"	r
f6_wr_en_temp_r7	src\fc\fc1_ctrl.v	/^			f6_wr_en_temp_r4,f6_wr_en_temp_r5,f6_wr_en_temp_r6,f6_wr_en_temp_r7,$/;"	r
f6_wr_en_temp_r8	src\fc\fc1_ctrl.v	/^			f6_wr_en_temp_r8;$/;"	r
fc1_clr	src\fc\fc1_ctrl.v	/^	output 		fc1_clr;$/;"	p
fc1_clr_temp	src\fc\fc1_ctrl.v	/^	wire f6_wr_en_temp,fc1_clr_temp,fc1_done_temp;$/;"	n
fc1_clr_temp_r1	src\fc\fc1_ctrl.v	/^	reg 	fc1_clr_temp_r1,fc1_clr_temp_r2,fc1_clr_temp_r3,fc1_clr_temp_r4;$/;"	r
fc1_clr_temp_r2	src\fc\fc1_ctrl.v	/^	reg 	fc1_clr_temp_r1,fc1_clr_temp_r2,fc1_clr_temp_r3,fc1_clr_temp_r4;$/;"	r
fc1_clr_temp_r3	src\fc\fc1_ctrl.v	/^	reg 	fc1_clr_temp_r1,fc1_clr_temp_r2,fc1_clr_temp_r3,fc1_clr_temp_r4;$/;"	r
fc1_clr_temp_r4	src\fc\fc1_ctrl.v	/^	reg 	fc1_clr_temp_r1,fc1_clr_temp_r2,fc1_clr_temp_r3,fc1_clr_temp_r4;$/;"	r
fc1_ctrl	src\fc\fc1_ctrl.v	/^module fc1_ctrl(\/*autoport*\/$/;"	m
fc1_done	src\fc\fc1_ctrl.v	/^	output 		fc1_done;$/;"	p
fc1_done_temp	src\fc\fc1_ctrl.v	/^	wire f6_wr_en_temp,fc1_clr_temp,fc1_done_temp;$/;"	n
fc1_done_temp_r1	src\fc\fc1_ctrl.v	/^	reg 	fc1_done_temp_r1,fc1_done_temp_r2,fc1_done_temp_r3,$/;"	r
fc1_done_temp_r2	src\fc\fc1_ctrl.v	/^	reg 	fc1_done_temp_r1,fc1_done_temp_r2,fc1_done_temp_r3,$/;"	r
fc1_done_temp_r3	src\fc\fc1_ctrl.v	/^	reg 	fc1_done_temp_r1,fc1_done_temp_r2,fc1_done_temp_r3,$/;"	r
fc1_done_temp_r4	src\fc\fc1_ctrl.v	/^			fc1_done_temp_r4,fc1_done_temp_r5,fc1_done_temp_r6,fc1_done_temp_r7,$/;"	r
fc1_done_temp_r5	src\fc\fc1_ctrl.v	/^			fc1_done_temp_r4,fc1_done_temp_r5,fc1_done_temp_r6,fc1_done_temp_r7,$/;"	r
fc1_done_temp_r6	src\fc\fc1_ctrl.v	/^			fc1_done_temp_r4,fc1_done_temp_r5,fc1_done_temp_r6,fc1_done_temp_r7,$/;"	r
fc1_done_temp_r7	src\fc\fc1_ctrl.v	/^			fc1_done_temp_r4,fc1_done_temp_r5,fc1_done_temp_r6,fc1_done_temp_r7,$/;"	r
fc1_done_temp_r8	src\fc\fc1_ctrl.v	/^			fc1_done_temp_r8,fc1_done_temp_r9;$/;"	r
fc1_done_temp_r9	src\fc\fc1_ctrl.v	/^			fc1_done_temp_r8,fc1_done_temp_r9;$/;"	r
fc1_start	src\fc\fc1_ctrl.v	/^	input 		fc1_start;$/;"	p
next_state	src\fc\fc1_ctrl.v	/^	reg[2:0] next_state;$/;"	r
rst_n	src\fc\fc1_ctrl.v	/^	input 		rst_n;$/;"	p
w5_raddr	src\fc\fc1_ctrl.v	/^	output [8:0]w5_raddr;$/;"	p
w5_raddr_s1_1	src\fc\fc1_ctrl.v	/^	reg	[8:0]  w5_raddr_s1_1,w5_raddr_s1_2,w5_raddr_s2;$/;"	r
w5_raddr_s1_2	src\fc\fc1_ctrl.v	/^	reg	[8:0]  w5_raddr_s1_1,w5_raddr_s1_2,w5_raddr_s2;$/;"	r
w5_raddr_s2	src\fc\fc1_ctrl.v	/^	reg	[8:0]  w5_raddr_s1_1,w5_raddr_s1_2,w5_raddr_s2;$/;"	r
b_1	src\fc\fc1_exec.v	/^parameter b_1 = 16'b0000010110000110;$/;"	c
b_10	src\fc\fc1_exec.v	/^parameter b_10 = 16'b1111111110001010;$/;"	c
b_100	src\fc\fc1_exec.v	/^parameter b_100 = 16'b1111110110100000;$/;"	c
b_101	src\fc\fc1_exec.v	/^parameter b_101 = 16'b1111111110100101;$/;"	c
b_102	src\fc\fc1_exec.v	/^parameter b_102 = 16'b1111110011101000;$/;"	c
b_103	src\fc\fc1_exec.v	/^parameter b_103 = 16'b0000010101001110;$/;"	c
b_104	src\fc\fc1_exec.v	/^parameter b_104 = 16'b0000100010100011;$/;"	c
b_105	src\fc\fc1_exec.v	/^parameter b_105 = 16'b1111110110010101;$/;"	c
b_106	src\fc\fc1_exec.v	/^parameter b_106 = 16'b0000000100001001;$/;"	c
b_107	src\fc\fc1_exec.v	/^parameter b_107 = 16'b1111110100000000;$/;"	c
b_108	src\fc\fc1_exec.v	/^parameter b_108 = 16'b0000011011100001;$/;"	c
b_109	src\fc\fc1_exec.v	/^parameter b_109 = 16'b0000001010000010;$/;"	c
b_11	src\fc\fc1_exec.v	/^parameter b_11 = 16'b0000001110010110;$/;"	c
b_110	src\fc\fc1_exec.v	/^parameter b_110 = 16'b0000001000111001;$/;"	c
b_111	src\fc\fc1_exec.v	/^parameter b_111 = 16'b1111110111100101;$/;"	c
b_112	src\fc\fc1_exec.v	/^parameter b_112 = 16'b0000000011010001;$/;"	c
b_113	src\fc\fc1_exec.v	/^parameter b_113 = 16'b0000010010100010;$/;"	c
b_114	src\fc\fc1_exec.v	/^parameter b_114 = 16'b1111111111000000;$/;"	c
b_115	src\fc\fc1_exec.v	/^parameter b_115 = 16'b0000000111101011;$/;"	c
b_116	src\fc\fc1_exec.v	/^parameter b_116 = 16'b1111111100111011;$/;"	c
b_117	src\fc\fc1_exec.v	/^parameter b_117 = 16'b0000001010010101;$/;"	c
b_118	src\fc\fc1_exec.v	/^parameter b_118 = 16'b0000000010000100;$/;"	c
b_119	src\fc\fc1_exec.v	/^parameter b_119 = 16'b0000000000110100;$/;"	c
b_12	src\fc\fc1_exec.v	/^parameter b_12 = 16'b1111111011100111;$/;"	c
b_120	src\fc\fc1_exec.v	/^parameter b_120 = 16'b0000000000010101;$/;"	c
b_13	src\fc\fc1_exec.v	/^parameter b_13 = 16'b1111110100100000;$/;"	c
b_14	src\fc\fc1_exec.v	/^parameter b_14 = 16'b0000001011111100;$/;"	c
b_15	src\fc\fc1_exec.v	/^parameter b_15 = 16'b0000010101111110;$/;"	c
b_16	src\fc\fc1_exec.v	/^parameter b_16 = 16'b1111111101111011;$/;"	c
b_17	src\fc\fc1_exec.v	/^parameter b_17 = 16'b0000000100100110;$/;"	c
b_18	src\fc\fc1_exec.v	/^parameter b_18 = 16'b0000000011011111;$/;"	c
b_19	src\fc\fc1_exec.v	/^parameter b_19 = 16'b0000011000101101;$/;"	c
b_2	src\fc\fc1_exec.v	/^parameter b_2 = 16'b1111111110101111;$/;"	c
b_20	src\fc\fc1_exec.v	/^parameter b_20 = 16'b0000000100011111;$/;"	c
b_21	src\fc\fc1_exec.v	/^parameter b_21 = 16'b0000010000110000;$/;"	c
b_22	src\fc\fc1_exec.v	/^parameter b_22 = 16'b0000000001100000;$/;"	c
b_23	src\fc\fc1_exec.v	/^parameter b_23 = 16'b1111110110101010;$/;"	c
b_24	src\fc\fc1_exec.v	/^parameter b_24 = 16'b0000010000100011;$/;"	c
b_25	src\fc\fc1_exec.v	/^parameter b_25 = 16'b0000010000011010;$/;"	c
b_26	src\fc\fc1_exec.v	/^parameter b_26 = 16'b1111110010100110;$/;"	c
b_27	src\fc\fc1_exec.v	/^parameter b_27 = 16'b1111101101100011;$/;"	c
b_28	src\fc\fc1_exec.v	/^parameter b_28 = 16'b0000001010001111;$/;"	c
b_29	src\fc\fc1_exec.v	/^parameter b_29 = 16'b0000001010011111;$/;"	c
b_3	src\fc\fc1_exec.v	/^parameter b_3 = 16'b1111101000100100;$/;"	c
b_30	src\fc\fc1_exec.v	/^parameter b_30 = 16'b1111111001011100;$/;"	c
b_31	src\fc\fc1_exec.v	/^parameter b_31 = 16'b0000001010011100;$/;"	c
b_32	src\fc\fc1_exec.v	/^parameter b_32 = 16'b1111110110010000;$/;"	c
b_33	src\fc\fc1_exec.v	/^parameter b_33 = 16'b1111101110010110;$/;"	c
b_34	src\fc\fc1_exec.v	/^parameter b_34 = 16'b1111110001001101;$/;"	c
b_35	src\fc\fc1_exec.v	/^parameter b_35 = 16'b0000000100011000;$/;"	c
b_36	src\fc\fc1_exec.v	/^parameter b_36 = 16'b1111111100000110;$/;"	c
b_37	src\fc\fc1_exec.v	/^parameter b_37 = 16'b1111110100000101;$/;"	c
b_38	src\fc\fc1_exec.v	/^parameter b_38 = 16'b1111110001101001;$/;"	c
b_39	src\fc\fc1_exec.v	/^parameter b_39 = 16'b1111110001111100;$/;"	c
b_4	src\fc\fc1_exec.v	/^parameter b_4 = 16'b1111111000100110;$/;"	c
b_40	src\fc\fc1_exec.v	/^parameter b_40 = 16'b1111111111000111;$/;"	c
b_41	src\fc\fc1_exec.v	/^parameter b_41 = 16'b1111110101001100;$/;"	c
b_42	src\fc\fc1_exec.v	/^parameter b_42 = 16'b0000000000001010;$/;"	c
b_43	src\fc\fc1_exec.v	/^parameter b_43 = 16'b0000000111001001;$/;"	c
b_44	src\fc\fc1_exec.v	/^parameter b_44 = 16'b1111110110000001;$/;"	c
b_45	src\fc\fc1_exec.v	/^parameter b_45 = 16'b1111110011011111;$/;"	c
b_46	src\fc\fc1_exec.v	/^parameter b_46 = 16'b1111110100101001;$/;"	c
b_47	src\fc\fc1_exec.v	/^parameter b_47 = 16'b1111111111001100;$/;"	c
b_48	src\fc\fc1_exec.v	/^parameter b_48 = 16'b1111111010101110;$/;"	c
b_49	src\fc\fc1_exec.v	/^parameter b_49 = 16'b1111111010011011;$/;"	c
b_5	src\fc\fc1_exec.v	/^parameter b_5 = 16'b1111101011110100;$/;"	c
b_50	src\fc\fc1_exec.v	/^parameter b_50 = 16'b1111110100110110;$/;"	c
b_51	src\fc\fc1_exec.v	/^parameter b_51 = 16'b1111110011100111;$/;"	c
b_52	src\fc\fc1_exec.v	/^parameter b_52 = 16'b1111111001110110;$/;"	c
b_53	src\fc\fc1_exec.v	/^parameter b_53 = 16'b1111110001101010;$/;"	c
b_54	src\fc\fc1_exec.v	/^parameter b_54 = 16'b0000010011100110;$/;"	c
b_55	src\fc\fc1_exec.v	/^parameter b_55 = 16'b0000000100011000;$/;"	c
b_56	src\fc\fc1_exec.v	/^parameter b_56 = 16'b0000000001110000;$/;"	c
b_57	src\fc\fc1_exec.v	/^parameter b_57 = 16'b0000000100100011;$/;"	c
b_58	src\fc\fc1_exec.v	/^parameter b_58 = 16'b1111110110100100;$/;"	c
b_59	src\fc\fc1_exec.v	/^parameter b_59 = 16'b0000011000011000;$/;"	c
b_6	src\fc\fc1_exec.v	/^parameter b_6 = 16'b1111101111011000;$/;"	c
b_60	src\fc\fc1_exec.v	/^parameter b_60 = 16'b1111111011001010;$/;"	c
b_61	src\fc\fc1_exec.v	/^parameter b_61 = 16'b1111101100000000;$/;"	c
b_62	src\fc\fc1_exec.v	/^parameter b_62 = 16'b1111111000001111;$/;"	c
b_63	src\fc\fc1_exec.v	/^parameter b_63 = 16'b1111101001010000;$/;"	c
b_64	src\fc\fc1_exec.v	/^parameter b_64 = 16'b0000001100100011;$/;"	c
b_65	src\fc\fc1_exec.v	/^parameter b_65 = 16'b1111110111000100;$/;"	c
b_66	src\fc\fc1_exec.v	/^parameter b_66 = 16'b1111110010011011;$/;"	c
b_67	src\fc\fc1_exec.v	/^parameter b_67 = 16'b1111111000111111;$/;"	c
b_68	src\fc\fc1_exec.v	/^parameter b_68 = 16'b1111111000110111;$/;"	c
b_69	src\fc\fc1_exec.v	/^parameter b_69 = 16'b1111111001001101;$/;"	c
b_7	src\fc\fc1_exec.v	/^parameter b_7 = 16'b1111100111001111;$/;"	c
b_70	src\fc\fc1_exec.v	/^parameter b_70 = 16'b1111110000010100;$/;"	c
b_71	src\fc\fc1_exec.v	/^parameter b_71 = 16'b1111110001101011;$/;"	c
b_72	src\fc\fc1_exec.v	/^parameter b_72 = 16'b0000010000000111;$/;"	c
b_73	src\fc\fc1_exec.v	/^parameter b_73 = 16'b0000001001100011;$/;"	c
b_74	src\fc\fc1_exec.v	/^parameter b_74 = 16'b1111100011111111;$/;"	c
b_75	src\fc\fc1_exec.v	/^parameter b_75 = 16'b1111111000110100;$/;"	c
b_76	src\fc\fc1_exec.v	/^parameter b_76 = 16'b0000010011000111;$/;"	c
b_77	src\fc\fc1_exec.v	/^parameter b_77 = 16'b0000001000111100;$/;"	c
b_78	src\fc\fc1_exec.v	/^parameter b_78 = 16'b1111111000111101;$/;"	c
b_79	src\fc\fc1_exec.v	/^parameter b_79 = 16'b1111110000011110;$/;"	c
b_8	src\fc\fc1_exec.v	/^parameter b_8 = 16'b1111110001100001;$/;"	c
b_80	src\fc\fc1_exec.v	/^parameter b_80 = 16'b0000001001101110;$/;"	c
b_81	src\fc\fc1_exec.v	/^parameter b_81 = 16'b1111111110101110;$/;"	c
b_82	src\fc\fc1_exec.v	/^parameter b_82 = 16'b0000001011000100;$/;"	c
b_83	src\fc\fc1_exec.v	/^parameter b_83 = 16'b0000001010000000;$/;"	c
b_84	src\fc\fc1_exec.v	/^parameter b_84 = 16'b0000000010010010;$/;"	c
b_85	src\fc\fc1_exec.v	/^parameter b_85 = 16'b0000000111101010;$/;"	c
b_86	src\fc\fc1_exec.v	/^parameter b_86 = 16'b0000000110110001;$/;"	c
b_87	src\fc\fc1_exec.v	/^parameter b_87 = 16'b0000001111000110;$/;"	c
b_88	src\fc\fc1_exec.v	/^parameter b_88 = 16'b0000001111101010;$/;"	c
b_89	src\fc\fc1_exec.v	/^parameter b_89 = 16'b1111100100100111;$/;"	c
b_9	src\fc\fc1_exec.v	/^parameter b_9 = 16'b1111110110000010;$/;"	c
b_90	src\fc\fc1_exec.v	/^parameter b_90 = 16'b0000000101110101;$/;"	c
b_91	src\fc\fc1_exec.v	/^parameter b_91 = 16'b1111110111000001;$/;"	c
b_92	src\fc\fc1_exec.v	/^parameter b_92 = 16'b0000010000110011;$/;"	c
b_93	src\fc\fc1_exec.v	/^parameter b_93 = 16'b0000001010011110;$/;"	c
b_94	src\fc\fc1_exec.v	/^parameter b_94 = 16'b0000001100101000;$/;"	c
b_95	src\fc\fc1_exec.v	/^parameter b_95 = 16'b1111101101110111;$/;"	c
b_96	src\fc\fc1_exec.v	/^parameter b_96 = 16'b0000001101010100;$/;"	c
b_97	src\fc\fc1_exec.v	/^parameter b_97 = 16'b1111111011110101;$/;"	c
b_98	src\fc\fc1_exec.v	/^parameter b_98 = 16'b1111111010110101;$/;"	c
b_99	src\fc\fc1_exec.v	/^parameter b_99 = 16'b0000010100100001;$/;"	c
clk	src\fc\fc1_exec.v	/^input clk;$/;"	p
f6_raddr	src\fc\fc1_exec.v	/^input [6:0]  f6_raddr;$/;"	p
f6_raddr_r	src\fc\fc1_exec.v	/^reg [6:0] f6_raddr_r;$/;"	r
f6_rdata	src\fc\fc1_exec.v	/^output[15:0] f6_rdata;$/;"	p
f6_wr_en	src\fc\fc1_exec.v	/^input f6_wr_en;$/;"	p
fc1_b_in	src\fc\fc1_exec.v	/^wire [15:0] fc1_b_in[119:0];$/;"	n
fc1_d_in	src\fc\fc1_exec.v	/^wire[22:0] fc1_d_in[119:0];$/;"	n
fc1_d_out	src\fc\fc1_exec.v	/^wire [15:0] fc1_d_out[119:0];$/;"	n
fc1_exec	src\fc\fc1_exec.v	/^module fc1_exec(\/*autoport*\/$/;"	m
mac_3	src\fc\fc1_exec.v	/^input [2759:0] mac_3;$/;"	p
rst_n	src\fc\fc1_exec.v	/^input rst_n;$/;"	p
IDLE2RUN_start	src\fc\fc2_ctrl.v	/^	wire IDLE2RUN_start,RUN2DONE_start;$/;"	n
RUN2DONE_start	src\fc\fc2_ctrl.v	/^	wire IDLE2RUN_start,RUN2DONE_start;$/;"	n
add_cnt0	src\fc\fc2_ctrl.v	/^	wire add_cnt0,end_cnt0;$/;"	n
clk	src\fc\fc2_ctrl.v	/^	input clk;$/;"	p
cnt0	src\fc\fc2_ctrl.v	/^	reg[6:0] cnt0;$/;"	r
current_state	src\fc\fc2_ctrl.v	/^	reg[2:0] current_state;$/;"	r
end_cnt0	src\fc\fc2_ctrl.v	/^	wire add_cnt0,end_cnt0;$/;"	n
f6_raddr	src\fc\fc2_ctrl.v	/^	output [6:0]f6_raddr;$/;"	p
f7_wr_en	src\fc\fc2_ctrl.v	/^	output      f7_wr_en;$/;"	p
f7_wr_en_temp	src\fc\fc2_ctrl.v	/^	wire f7_wr_en_temp,fc2_clr_temp,fc2_done_temp;$/;"	n
f7_wr_en_temp_r1	src\fc\fc2_ctrl.v	/^	reg f7_wr_en_temp_r1,f7_wr_en_temp_r2,f7_wr_en_temp_r3,$/;"	r
f7_wr_en_temp_r2	src\fc\fc2_ctrl.v	/^	reg f7_wr_en_temp_r1,f7_wr_en_temp_r2,f7_wr_en_temp_r3,$/;"	r
f7_wr_en_temp_r3	src\fc\fc2_ctrl.v	/^	reg f7_wr_en_temp_r1,f7_wr_en_temp_r2,f7_wr_en_temp_r3,$/;"	r
f7_wr_en_temp_r4	src\fc\fc2_ctrl.v	/^			f7_wr_en_temp_r4,f7_wr_en_temp_r5,f7_wr_en_temp_r6;$/;"	r
f7_wr_en_temp_r5	src\fc\fc2_ctrl.v	/^			f7_wr_en_temp_r4,f7_wr_en_temp_r5,f7_wr_en_temp_r6;$/;"	r
f7_wr_en_temp_r6	src\fc\fc2_ctrl.v	/^			f7_wr_en_temp_r4,f7_wr_en_temp_r5,f7_wr_en_temp_r6;$/;"	r
fc2_clr	src\fc\fc2_ctrl.v	/^	output fc2_clr;$/;"	p
fc2_clr_temp	src\fc\fc2_ctrl.v	/^	wire f7_wr_en_temp,fc2_clr_temp,fc2_done_temp;$/;"	n
fc2_clr_temp_r1	src\fc\fc2_ctrl.v	/^	reg fc2_clr_temp_r1,fc2_clr_temp_r2;$/;"	r
fc2_clr_temp_r2	src\fc\fc2_ctrl.v	/^	reg fc2_clr_temp_r1,fc2_clr_temp_r2;$/;"	r
fc2_ctrl	src\fc\fc2_ctrl.v	/^module fc2_ctrl(\/*autoport*\/$/;"	m
fc2_done	src\fc\fc2_ctrl.v	/^	output fc2_done;$/;"	p
fc2_done_temp	src\fc\fc2_ctrl.v	/^	wire f7_wr_en_temp,fc2_clr_temp,fc2_done_temp;$/;"	n
fc2_done_temp_r1	src\fc\fc2_ctrl.v	/^	reg fc2_done_temp_r1,fc2_done_temp_r2,fc2_done_temp_r3,$/;"	r
fc2_done_temp_r2	src\fc\fc2_ctrl.v	/^	reg fc2_done_temp_r1,fc2_done_temp_r2,fc2_done_temp_r3,$/;"	r
fc2_done_temp_r3	src\fc\fc2_ctrl.v	/^	reg fc2_done_temp_r1,fc2_done_temp_r2,fc2_done_temp_r3,$/;"	r
fc2_done_temp_r4	src\fc\fc2_ctrl.v	/^			fc2_done_temp_r4,fc2_done_temp_r5,fc2_done_temp_r6,fc2_done_temp_r7;$/;"	r
fc2_done_temp_r5	src\fc\fc2_ctrl.v	/^			fc2_done_temp_r4,fc2_done_temp_r5,fc2_done_temp_r6,fc2_done_temp_r7;$/;"	r
fc2_done_temp_r6	src\fc\fc2_ctrl.v	/^			fc2_done_temp_r4,fc2_done_temp_r5,fc2_done_temp_r6,fc2_done_temp_r7;$/;"	r
fc2_done_temp_r7	src\fc\fc2_ctrl.v	/^			fc2_done_temp_r4,fc2_done_temp_r5,fc2_done_temp_r6,fc2_done_temp_r7;$/;"	r
fc2_start	src\fc\fc2_ctrl.v	/^	input fc2_start;$/;"	p
next_state	src\fc\fc2_ctrl.v	/^	reg[2:0] next_state;$/;"	r
rst_n	src\fc\fc2_ctrl.v	/^	input rst_n;$/;"	p
w6_raddr	src\fc\fc2_ctrl.v	/^	output [6:0]w6_raddr;$/;"	p
b_1	src\fc\fc2_exec.v	/^parameter b_1 = 16'b0000011001110101;$/;"	c
b_10	src\fc\fc2_exec.v	/^parameter b_10 = 16'b1111110010110110;$/;"	c
b_11	src\fc\fc2_exec.v	/^parameter b_11 = 16'b0000010001011010;$/;"	c
b_12	src\fc\fc2_exec.v	/^parameter b_12 = 16'b0000001110001010;$/;"	c
b_13	src\fc\fc2_exec.v	/^parameter b_13 = 16'b0000001110101000;$/;"	c
b_14	src\fc\fc2_exec.v	/^parameter b_14 = 16'b1111110010000011;$/;"	c
b_15	src\fc\fc2_exec.v	/^parameter b_15 = 16'b1111101111001001;$/;"	c
b_16	src\fc\fc2_exec.v	/^parameter b_16 = 16'b0000001100000111;$/;"	c
b_17	src\fc\fc2_exec.v	/^parameter b_17 = 16'b0000100000000001;$/;"	c
b_18	src\fc\fc2_exec.v	/^parameter b_18 = 16'b1111011111001000;$/;"	c
b_19	src\fc\fc2_exec.v	/^parameter b_19 = 16'b0000010110000000;$/;"	c
b_2	src\fc\fc2_exec.v	/^parameter b_2 = 16'b0000100011000100;$/;"	c
b_20	src\fc\fc2_exec.v	/^parameter b_20 = 16'b1111100010101011;$/;"	c
b_21	src\fc\fc2_exec.v	/^parameter b_21 = 16'b1111110111100010;$/;"	c
b_22	src\fc\fc2_exec.v	/^parameter b_22 = 16'b1111111101110001;$/;"	c
b_23	src\fc\fc2_exec.v	/^parameter b_23 = 16'b0000001001001010;$/;"	c
b_24	src\fc\fc2_exec.v	/^parameter b_24 = 16'b1111101000000111;$/;"	c
b_25	src\fc\fc2_exec.v	/^parameter b_25 = 16'b0000011010010011;$/;"	c
b_26	src\fc\fc2_exec.v	/^parameter b_26 = 16'b0000000011001100;$/;"	c
b_27	src\fc\fc2_exec.v	/^parameter b_27 = 16'b1111101110011110;$/;"	c
b_28	src\fc\fc2_exec.v	/^parameter b_28 = 16'b0000011010111110;$/;"	c
b_29	src\fc\fc2_exec.v	/^parameter b_29 = 16'b0000001001010111;$/;"	c
b_3	src\fc\fc2_exec.v	/^parameter b_3 = 16'b1111110001111000;$/;"	c
b_30	src\fc\fc2_exec.v	/^parameter b_30 = 16'b0000001001010001;$/;"	c
b_31	src\fc\fc2_exec.v	/^parameter b_31 = 16'b0000101000000111;$/;"	c
b_32	src\fc\fc2_exec.v	/^parameter b_32 = 16'b0000010111110100;$/;"	c
b_33	src\fc\fc2_exec.v	/^parameter b_33 = 16'b1111101111000111;$/;"	c
b_34	src\fc\fc2_exec.v	/^parameter b_34 = 16'b1111111001001011;$/;"	c
b_35	src\fc\fc2_exec.v	/^parameter b_35 = 16'b1111100100001010;$/;"	c
b_36	src\fc\fc2_exec.v	/^parameter b_36 = 16'b1111110011010010;$/;"	c
b_37	src\fc\fc2_exec.v	/^parameter b_37 = 16'b0000000100001111;$/;"	c
b_38	src\fc\fc2_exec.v	/^parameter b_38 = 16'b1111011111101011;$/;"	c
b_39	src\fc\fc2_exec.v	/^parameter b_39 = 16'b1111111111101100;$/;"	c
b_4	src\fc\fc2_exec.v	/^parameter b_4 = 16'b1111111000000011;$/;"	c
b_40	src\fc\fc2_exec.v	/^parameter b_40 = 16'b1111110110000110;$/;"	c
b_41	src\fc\fc2_exec.v	/^parameter b_41 = 16'b0000001001010110;$/;"	c
b_42	src\fc\fc2_exec.v	/^parameter b_42 = 16'b0000000010011111;$/;"	c
b_43	src\fc\fc2_exec.v	/^parameter b_43 = 16'b1111111111010101;$/;"	c
b_44	src\fc\fc2_exec.v	/^parameter b_44 = 16'b0000010010101010;$/;"	c
b_45	src\fc\fc2_exec.v	/^parameter b_45 = 16'b0000100111000011;$/;"	c
b_46	src\fc\fc2_exec.v	/^parameter b_46 = 16'b1111101101011011;$/;"	c
b_47	src\fc\fc2_exec.v	/^parameter b_47 = 16'b0000011110111001;$/;"	c
b_48	src\fc\fc2_exec.v	/^parameter b_48 = 16'b1111111110101100;$/;"	c
b_49	src\fc\fc2_exec.v	/^parameter b_49 = 16'b1111111011011010;$/;"	c
b_5	src\fc\fc2_exec.v	/^parameter b_5 = 16'b0000101011000010;$/;"	c
b_50	src\fc\fc2_exec.v	/^parameter b_50 = 16'b0000000111001101;$/;"	c
b_51	src\fc\fc2_exec.v	/^parameter b_51 = 16'b1111100011010001;$/;"	c
b_52	src\fc\fc2_exec.v	/^parameter b_52 = 16'b0000010100101011;$/;"	c
b_53	src\fc\fc2_exec.v	/^parameter b_53 = 16'b0000011010100110;$/;"	c
b_54	src\fc\fc2_exec.v	/^parameter b_54 = 16'b1111110110101010;$/;"	c
b_55	src\fc\fc2_exec.v	/^parameter b_55 = 16'b1111110100010000;$/;"	c
b_56	src\fc\fc2_exec.v	/^parameter b_56 = 16'b0000100001001000;$/;"	c
b_57	src\fc\fc2_exec.v	/^parameter b_57 = 16'b0000000011000101;$/;"	c
b_58	src\fc\fc2_exec.v	/^parameter b_58 = 16'b1111111011000001;$/;"	c
b_59	src\fc\fc2_exec.v	/^parameter b_59 = 16'b0000000101010100;$/;"	c
b_6	src\fc\fc2_exec.v	/^parameter b_6 = 16'b1111110001100100;$/;"	c
b_60	src\fc\fc2_exec.v	/^parameter b_60 = 16'b0000010001001000;$/;"	c
b_61	src\fc\fc2_exec.v	/^parameter b_61 = 16'b1111101101110000;$/;"	c
b_62	src\fc\fc2_exec.v	/^parameter b_62 = 16'b0000010010110001;$/;"	c
b_63	src\fc\fc2_exec.v	/^parameter b_63 = 16'b0000010011100011;$/;"	c
b_64	src\fc\fc2_exec.v	/^parameter b_64 = 16'b1111111111010100;$/;"	c
b_65	src\fc\fc2_exec.v	/^parameter b_65 = 16'b1111011001100011;$/;"	c
b_66	src\fc\fc2_exec.v	/^parameter b_66 = 16'b1111110110100110;$/;"	c
b_67	src\fc\fc2_exec.v	/^parameter b_67 = 16'b0000011001110111;$/;"	c
b_68	src\fc\fc2_exec.v	/^parameter b_68 = 16'b0000010000110110;$/;"	c
b_69	src\fc\fc2_exec.v	/^parameter b_69 = 16'b1111111100111010;$/;"	c
b_7	src\fc\fc2_exec.v	/^parameter b_7 = 16'b0000010010001111;$/;"	c
b_70	src\fc\fc2_exec.v	/^parameter b_70 = 16'b1111101111100010;$/;"	c
b_71	src\fc\fc2_exec.v	/^parameter b_71 = 16'b1111110111101010;$/;"	c
b_72	src\fc\fc2_exec.v	/^parameter b_72 = 16'b1111110111101110;$/;"	c
b_73	src\fc\fc2_exec.v	/^parameter b_73 = 16'b1111111010101110;$/;"	c
b_74	src\fc\fc2_exec.v	/^parameter b_74 = 16'b0000000110011011;$/;"	c
b_75	src\fc\fc2_exec.v	/^parameter b_75 = 16'b1111101110100001;$/;"	c
b_76	src\fc\fc2_exec.v	/^parameter b_76 = 16'b0000000100011100;$/;"	c
b_77	src\fc\fc2_exec.v	/^parameter b_77 = 16'b0000010010010000;$/;"	c
b_78	src\fc\fc2_exec.v	/^parameter b_78 = 16'b1111100101010111;$/;"	c
b_79	src\fc\fc2_exec.v	/^parameter b_79 = 16'b0000010100111010;$/;"	c
b_8	src\fc\fc2_exec.v	/^parameter b_8 = 16'b1111100011101000;$/;"	c
b_80	src\fc\fc2_exec.v	/^parameter b_80 = 16'b1111110000011110;$/;"	c
b_81	src\fc\fc2_exec.v	/^parameter b_81 = 16'b1111110011011000;$/;"	c
b_82	src\fc\fc2_exec.v	/^parameter b_82 = 16'b0000001010100111;$/;"	c
b_83	src\fc\fc2_exec.v	/^parameter b_83 = 16'b0000010111011000;$/;"	c
b_84	src\fc\fc2_exec.v	/^parameter b_84 = 16'b0000010000110010;$/;"	c
b_9	src\fc\fc2_exec.v	/^parameter b_9 = 16'b1111110011110010;$/;"	c
clk	src\fc\fc2_exec.v	/^input clk;$/;"	p
f7_raddr	src\fc\fc2_exec.v	/^input [6:0]  f7_raddr;$/;"	p
f7_raddr_r	src\fc\fc2_exec.v	/^reg [6:0] f7_raddr_r;$/;"	r
f7_rdata	src\fc\fc2_exec.v	/^output[15:0] f7_rdata;$/;"	p
f7_wr_en	src\fc\fc2_exec.v	/^input f7_wr_en;$/;"	p
fc2_b_in	src\fc\fc2_exec.v	/^wire [15:0] fc2_b_in[83:0];$/;"	n
fc2_d_in	src\fc\fc2_exec.v	/^wire[22:0] fc2_d_in[83:0];$/;"	n
fc2_d_out	src\fc\fc2_exec.v	/^wire [15:0] fc2_d_out[83:0];$/;"	n
fc2_exec	src\fc\fc2_exec.v	/^module fc2_exec(\/*autoport*\/$/;"	m
mac_4	src\fc\fc2_exec.v	/^input [1931:0] mac_4;$/;"	p
rst_n	src\fc\fc2_exec.v	/^input rst_n;$/;"	p
IDLE2RUN_start	src\fc\fc3_ctrl.v	/^	wire IDLE2RUN_start,RUN2DONE_start;$/;"	n
RUN2DONE_start	src\fc\fc3_ctrl.v	/^	wire IDLE2RUN_start,RUN2DONE_start;$/;"	n
add_cnt0	src\fc\fc3_ctrl.v	/^	wire add_cnt0,end_cnt0;$/;"	n
clk	src\fc\fc3_ctrl.v	/^	input 	clk;$/;"	p
cnt0	src\fc\fc3_ctrl.v	/^	reg[6:0] cnt0;$/;"	r
current_state	src\fc\fc3_ctrl.v	/^	reg[2:0] current_state;$/;"	r
end_cnt0	src\fc\fc3_ctrl.v	/^	wire add_cnt0,end_cnt0;$/;"	n
f7_raddr	src\fc\fc3_ctrl.v	/^	output [6:0]f7_raddr;$/;"	p
f8_wr_en	src\fc\fc3_ctrl.v	/^	output      f8_wr_en;$/;"	p
f8_wr_en_temp	src\fc\fc3_ctrl.v	/^	wire f8_wr_en_temp,fc3_clr_temp,fc3_done_temp;$/;"	n
f8_wr_en_temp_r1	src\fc\fc3_ctrl.v	/^	reg f8_wr_en_temp_r1,f8_wr_en_temp_r2,f8_wr_en_temp_r3,$/;"	r
f8_wr_en_temp_r2	src\fc\fc3_ctrl.v	/^	reg f8_wr_en_temp_r1,f8_wr_en_temp_r2,f8_wr_en_temp_r3,$/;"	r
f8_wr_en_temp_r3	src\fc\fc3_ctrl.v	/^	reg f8_wr_en_temp_r1,f8_wr_en_temp_r2,f8_wr_en_temp_r3,$/;"	r
f8_wr_en_temp_r4	src\fc\fc3_ctrl.v	/^			f8_wr_en_temp_r4,f8_wr_en_temp_r5,f8_wr_en_temp_r6,f8_wr_en_temp_r7;$/;"	r
f8_wr_en_temp_r5	src\fc\fc3_ctrl.v	/^			f8_wr_en_temp_r4,f8_wr_en_temp_r5,f8_wr_en_temp_r6,f8_wr_en_temp_r7;$/;"	r
f8_wr_en_temp_r6	src\fc\fc3_ctrl.v	/^			f8_wr_en_temp_r4,f8_wr_en_temp_r5,f8_wr_en_temp_r6,f8_wr_en_temp_r7;$/;"	r
f8_wr_en_temp_r7	src\fc\fc3_ctrl.v	/^			f8_wr_en_temp_r4,f8_wr_en_temp_r5,f8_wr_en_temp_r6,f8_wr_en_temp_r7;$/;"	r
fc3_clr	src\fc\fc3_ctrl.v	/^	output 	fc3_clr;$/;"	p
fc3_clr_temp	src\fc\fc3_ctrl.v	/^	wire f8_wr_en_temp,fc3_clr_temp,fc3_done_temp;$/;"	n
fc3_clr_temp_r1	src\fc\fc3_ctrl.v	/^	reg fc3_clr_temp_r1,fc3_clr_temp_r2,fc3_clr_temp_r3;$/;"	r
fc3_clr_temp_r2	src\fc\fc3_ctrl.v	/^	reg fc3_clr_temp_r1,fc3_clr_temp_r2,fc3_clr_temp_r3;$/;"	r
fc3_clr_temp_r3	src\fc\fc3_ctrl.v	/^	reg fc3_clr_temp_r1,fc3_clr_temp_r2,fc3_clr_temp_r3;$/;"	r
fc3_ctrl	src\fc\fc3_ctrl.v	/^module fc3_ctrl(\/*autoport*\/$/;"	m
fc3_done	src\fc\fc3_ctrl.v	/^	output 	fc3_done;$/;"	p
fc3_done_temp	src\fc\fc3_ctrl.v	/^	wire f8_wr_en_temp,fc3_clr_temp,fc3_done_temp;$/;"	n
fc3_done_temp_r1	src\fc\fc3_ctrl.v	/^	reg fc3_done_temp_r1,fc3_done_temp_r2,fc3_done_temp_r3,$/;"	r
fc3_done_temp_r2	src\fc\fc3_ctrl.v	/^	reg fc3_done_temp_r1,fc3_done_temp_r2,fc3_done_temp_r3,$/;"	r
fc3_done_temp_r3	src\fc\fc3_ctrl.v	/^	reg fc3_done_temp_r1,fc3_done_temp_r2,fc3_done_temp_r3,$/;"	r
fc3_done_temp_r4	src\fc\fc3_ctrl.v	/^			fc3_done_temp_r4,fc3_done_temp_r5,fc3_done_temp_r6,fc3_done_temp_r7;$/;"	r
fc3_done_temp_r5	src\fc\fc3_ctrl.v	/^			fc3_done_temp_r4,fc3_done_temp_r5,fc3_done_temp_r6,fc3_done_temp_r7;$/;"	r
fc3_done_temp_r6	src\fc\fc3_ctrl.v	/^			fc3_done_temp_r4,fc3_done_temp_r5,fc3_done_temp_r6,fc3_done_temp_r7;$/;"	r
fc3_done_temp_r7	src\fc\fc3_ctrl.v	/^			fc3_done_temp_r4,fc3_done_temp_r5,fc3_done_temp_r6,fc3_done_temp_r7;$/;"	r
fc3_start	src\fc\fc3_ctrl.v	/^	input 	fc3_start;$/;"	p
next_state	src\fc\fc3_ctrl.v	/^	reg[2:0] next_state;$/;"	r
rst_n	src\fc\fc3_ctrl.v	/^	input 	rst_n;$/;"	p
w7_raddr	src\fc\fc3_ctrl.v	/^	output [6:0]w7_raddr;$/;"	p
b_1	src\fc\fc3_exec.v	/^parameter b_1 = 16'b0000011001000101;$/;"	c
b_10	src\fc\fc3_exec.v	/^parameter b_10 = 16'b0000000101111101;$/;"	c
b_2	src\fc\fc3_exec.v	/^parameter b_2 = 16'b1111100101111001;$/;"	c
b_3	src\fc\fc3_exec.v	/^parameter b_3 = 16'b0000000001101010;$/;"	c
b_4	src\fc\fc3_exec.v	/^parameter b_4 = 16'b1111100111010010;$/;"	c
b_5	src\fc\fc3_exec.v	/^parameter b_5 = 16'b1111110001110001;$/;"	c
b_6	src\fc\fc3_exec.v	/^parameter b_6 = 16'b1111110100100000;$/;"	c
b_7	src\fc\fc3_exec.v	/^parameter b_7 = 16'b1111011010010100;$/;"	c
b_8	src\fc\fc3_exec.v	/^parameter b_8 = 16'b1111100001110001;$/;"	c
b_9	src\fc\fc3_exec.v	/^parameter b_9 = 16'b0000101110000110;$/;"	c
class0	src\fc\fc3_exec.v	/^output [15:0]  class0;$/;"	p
class1	src\fc\fc3_exec.v	/^output [15:0]  class1;$/;"	p
class2	src\fc\fc3_exec.v	/^output [15:0]  class2;$/;"	p
class3	src\fc\fc3_exec.v	/^output [15:0]  class3;$/;"	p
class4	src\fc\fc3_exec.v	/^output [15:0]  class4;$/;"	p
class5	src\fc\fc3_exec.v	/^output [15:0]  class5;$/;"	p
class6	src\fc\fc3_exec.v	/^output [15:0]  class6;$/;"	p
class7	src\fc\fc3_exec.v	/^output [15:0]  class7;$/;"	p
class8	src\fc\fc3_exec.v	/^output [15:0]  class8;$/;"	p
class9	src\fc\fc3_exec.v	/^output [15:0]  class9;$/;"	p
clk	src\fc\fc3_exec.v	/^input clk;$/;"	p
f8_wr_en	src\fc\fc3_exec.v	/^input f8_wr_en;$/;"	p
fc3_b_in	src\fc\fc3_exec.v	/^wire [15:0] fc3_b_in[9:0];$/;"	n
fc3_d_in	src\fc\fc3_exec.v	/^wire [22:0] fc3_d_in[9:0];$/;"	n
fc3_d_out	src\fc\fc3_exec.v	/^wire [15:0] fc3_d_out[9:0];$/;"	n
fc3_exec	src\fc\fc3_exec.v	/^module fc3_exec(\/*autoport*\/$/;"	m
mac_5	src\fc\fc3_exec.v	/^input [229:0]	mac_5;$/;"	p
rst_n	src\fc\fc3_exec.v	/^input rst_n;$/;"	p
b_in	src\fc\fc_unit.v	/^	input [15:0]  	b_in;$/;"	p
clk	src\fc\fc_unit.v	/^	input clk;$/;"	p
d_in	src\fc\fc_unit.v	/^	input [22:0] 	d_in;$/;"	p
d_out	src\fc\fc_unit.v	/^	output [15:0] 	d_out;$/;"	p
fc_unit	src\fc\fc_unit.v	/^module fc_unit(\/*autoport*\/$/;"	m
rst_n	src\fc\fc_unit.v	/^	input rst_n;$/;"	p
temp1	src\fc\fc_unit.v	/^wire[22:0] temp1;  $/;"	n
temp2	src\fc\fc_unit.v	/^wire[15:0] temp2;$/;"	n
temp2_r	src\fc\fc_unit.v	/^reg [15:0] temp2_r;$/;"	r
temp3_r	src\fc\fc_unit.v	/^reg [15:0] temp3_r;$/;"	r
wr_en	src\fc\fc_unit.v	/^	input			wr_en;$/;"	p
class0	src\fc\get_class.v	/^input [15:0]  class0;$/;"	p
class1	src\fc\get_class.v	/^input [15:0]  class1;$/;"	p
class2	src\fc\get_class.v	/^input [15:0]  class2;$/;"	p
class3	src\fc\get_class.v	/^input [15:0]  class3;$/;"	p
class4	src\fc\get_class.v	/^input [15:0]  class4;$/;"	p
class5	src\fc\get_class.v	/^input [15:0]  class5;$/;"	p
class6	src\fc\get_class.v	/^input [15:0]  class6;$/;"	p
class7	src\fc\get_class.v	/^input [15:0]  class7;$/;"	p
class8	src\fc\get_class.v	/^input [15:0]  class8;$/;"	p
class9	src\fc\get_class.v	/^input [15:0]  class9;		$/;"	p
class_index	src\fc\get_class.v	/^output [3:0]  class_index;$/;"	p
class_value	src\fc\get_class.v	/^output [15:0] class_value;$/;"	p
clk	src\fc\get_class.v	/^input clk;$/;"	p
done_r1	src\fc\get_class.v	/^reg done_r1,done_r2,done_r3,done_r4;$/;"	r
done_r2	src\fc\get_class.v	/^reg done_r1,done_r2,done_r3,done_r4;$/;"	r
done_r3	src\fc\get_class.v	/^reg done_r1,done_r2,done_r3,done_r4;$/;"	r
done_r4	src\fc\get_class.v	/^reg done_r1,done_r2,done_r3,done_r4;$/;"	r
get_class	src\fc\get_class.v	/^module get_class(\/*autoport*\/$/;"	m
get_class_done	src\fc\get_class.v	/^output get_class_done;$/;"	p
get_class_start	src\fc\get_class.v	/^input get_class_start;$/;"	p
index_0_1	src\fc\get_class.v	/^wire [3:0]index_0_1;$/;"	n
index_0_1_r	src\fc\get_class.v	/^reg [3:0]index_0_1_r;$/;"	r
index_2_3	src\fc\get_class.v	/^wire [3:0]index_2_3;$/;"	n
index_2_3_r	src\fc\get_class.v	/^reg [3:0]index_2_3_r;$/;"	r
index_4_5	src\fc\get_class.v	/^wire [3:0]index_4_5;$/;"	n
index_4_5_r	src\fc\get_class.v	/^reg [3:0]index_4_5_r;$/;"	r
index_6_7	src\fc\get_class.v	/^wire [3:0]index_6_7;$/;"	n
index_6_7_r	src\fc\get_class.v	/^reg [3:0]index_6_7_r;$/;"	r
index_8_9	src\fc\get_class.v	/^wire [3:0]index_8_9;$/;"	n
index_8_9_r	src\fc\get_class.v	/^reg [3:0]index_8_9_r;$/;"	r
index_s2_0	src\fc\get_class.v	/^wire [3:0] index_s2_0,index_s2_1,index_s2_2;$/;"	n
index_s2_0_r	src\fc\get_class.v	/^reg [3:0] index_s2_0_r,index_s2_1_r,index_s2_2_r;$/;"	r
index_s2_1	src\fc\get_class.v	/^wire [3:0] index_s2_0,index_s2_1,index_s2_2;$/;"	n
index_s2_1_r	src\fc\get_class.v	/^reg [3:0] index_s2_0_r,index_s2_1_r,index_s2_2_r;$/;"	r
index_s2_2	src\fc\get_class.v	/^wire [3:0] index_s2_0,index_s2_1,index_s2_2;$/;"	n
index_s2_2_r	src\fc\get_class.v	/^reg [3:0] index_s2_0_r,index_s2_1_r,index_s2_2_r;$/;"	r
index_s3_0	src\fc\get_class.v	/^wire [3:0] index_s3_0,index_s3_1;$/;"	n
index_s3_0_r	src\fc\get_class.v	/^reg [3:0]  index_s3_0_r,index_s3_1_r;$/;"	r
index_s3_1	src\fc\get_class.v	/^wire [3:0] index_s3_0,index_s3_1;$/;"	n
index_s3_1_r	src\fc\get_class.v	/^reg [3:0]  index_s3_0_r,index_s3_1_r;$/;"	r
index_s4_0	src\fc\get_class.v	/^wire [3:0] index_s4_0;$/;"	n
index_s4_0_r	src\fc\get_class.v	/^reg [3:0]  index_s4_0_r;$/;"	r
value_0_1	src\fc\get_class.v	/^wire [15:0] value_0_1;$/;"	n
value_0_1_r	src\fc\get_class.v	/^reg [15:0] value_0_1_r;$/;"	r
value_2_3	src\fc\get_class.v	/^wire [15:0] value_2_3;$/;"	n
value_2_3_r	src\fc\get_class.v	/^reg [15:0] value_2_3_r;$/;"	r
value_4_5	src\fc\get_class.v	/^wire [15:0] value_4_5;$/;"	n
value_4_5_r	src\fc\get_class.v	/^reg [15:0] value_4_5_r;$/;"	r
value_6_7	src\fc\get_class.v	/^wire [15:0] value_6_7;$/;"	n
value_6_7_r	src\fc\get_class.v	/^reg [15:0] value_6_7_r;$/;"	r
value_8_9	src\fc\get_class.v	/^wire [15:0] value_8_9;$/;"	n
value_8_9_r	src\fc\get_class.v	/^reg [15:0] value_8_9_r;$/;"	r
value_s2_0	src\fc\get_class.v	/^wire [15:0]value_s2_0,value_s2_1,value_s2_2;$/;"	n
value_s2_0_r	src\fc\get_class.v	/^reg [15:0]value_s2_0_r,value_s2_1_r,value_s2_2_r;$/;"	r
value_s2_1	src\fc\get_class.v	/^wire [15:0]value_s2_0,value_s2_1,value_s2_2;$/;"	n
value_s2_1_r	src\fc\get_class.v	/^reg [15:0]value_s2_0_r,value_s2_1_r,value_s2_2_r;$/;"	r
value_s2_2	src\fc\get_class.v	/^wire [15:0]value_s2_0,value_s2_1,value_s2_2;$/;"	n
value_s2_2_r	src\fc\get_class.v	/^reg [15:0]value_s2_0_r,value_s2_1_r,value_s2_2_r;$/;"	r
value_s3_0	src\fc\get_class.v	/^wire [15:0] value_s3_0,value_s3_1;$/;"	n
value_s3_0_r	src\fc\get_class.v	/^reg [15:0] value_s3_0_r,value_s3_1_r;$/;"	r
value_s3_1	src\fc\get_class.v	/^wire [15:0] value_s3_0,value_s3_1;$/;"	n
value_s3_1_r	src\fc\get_class.v	/^reg [15:0] value_s3_0_r,value_s3_1_r;$/;"	r
value_s4_0	src\fc\get_class.v	/^wire [15:0] value_s4_0;$/;"	n
value_s4_0_r	src\fc\get_class.v	/^reg [15:0] value_s4_0_r;$/;"	r
ena	src\memory\f1_ram.v	/^input			ena;$/;"	p
f1_raddr	src\memory\f1_ram.v	/^input [9:0]    	f1_raddr;$/;"	p
f1_ram	src\memory\f1_ram.v	/^module f1_ram(\/*autoport*\/$/;"	m
f1_rdata	src\memory\f1_ram.v	/^output[7:0]  	f1_rdata; $/;"	p
f1_waddr	src\memory\f1_ram.v	/^input [31:0]   	f1_waddr;$/;"	p
f1_wdata	src\memory\f1_ram.v	/^input [31:0]   	f1_wdata;$/;"	p
f1_wr_en	src\memory\f1_ram.v	/^input [3:0]    	f1_wr_en;$/;"	p
rclk	src\memory\f1_ram.v	/^input			rclk;$/;"	p
wclk	src\memory\f1_ram.v	/^input			wclk;$/;"	p
clk	src\memory\f2_ram.v	/^	input clk;$/;"	p
f2_raddr	src\memory\f2_ram.v	/^	input [9:0]  	f2_raddr;$/;"	p
f2_ram	src\memory\f2_ram.v	/^module f2_ram(\/*autoport*\/$/;"	m
f2_rdata	src\memory\f2_ram.v	/^	input [95:0]	f2_rdata;$/;"	p
f2_waddr	src\memory\f2_ram.v	/^	input [9:0]  	f2_waddr;$/;"	p
f2_wdata	src\memory\f2_ram.v	/^	input [95:0]	f2_wdata;$/;"	p
f2_wr_en	src\memory\f2_ram.v	/^	input 		  	f2_wr_en;$/;"	p
clk	src\memory\f3_ram.v	/^	input clk;$/;"	p
f3_raddr	src\memory\f3_ram.v	/^	input [7:0]  f3_raddr;$/;"	p
f3_ram	src\memory\f3_ram.v	/^module f3_ram(\/*autoport*\/$/;"	m
f3_rdata	src\memory\f3_ram.v	/^	output[95:0] f3_rdata;$/;"	p
f3_waddr	src\memory\f3_ram.v	/^	input [7:0]  f3_waddr;$/;"	p
f3_wdata	src\memory\f3_ram.v	/^	input [95:0] f3_wdata;$/;"	p
f3_wr_en	src\memory\f3_ram.v	/^	input 		 f3_wr_en;$/;"	p
clk	src\memory\f4_ram.v	/^	input clk;$/;"	p
f4_raddr	src\memory\f4_ram.v	/^	input [6:0]   f4_raddr;$/;"	p
f4_ram	src\memory\f4_ram.v	/^module f4_ram(\/*autoport*\/$/;"	m
f4_rdata	src\memory\f4_ram.v	/^	output[255:0] f4_rdata;$/;"	p
f4_waddr	src\memory\f4_ram.v	/^	input [6:0]   f4_waddr;$/;"	p
f4_wdata	src\memory\f4_ram.v	/^	input [255:0] f4_wdata;$/;"	p
f4_wr_en	src\memory\f4_ram.v	/^	input 		  f4_wr_en;$/;"	p
clk	src\memory\f5_ram.v	/^	input clk;$/;"	p
f5_10_rdata	src\memory\f5_ram.v	/^  wire [15:0] f5_10_rdata;$/;"	n
f5_11_rdata	src\memory\f5_ram.v	/^  wire [15:0] f5_11_rdata;$/;"	n
f5_12_rdata	src\memory\f5_ram.v	/^  wire [15:0] f5_12_rdata;$/;"	n
f5_13_rdata	src\memory\f5_ram.v	/^  wire [15:0] f5_13_rdata;$/;"	n
f5_14_rdata	src\memory\f5_ram.v	/^  wire [15:0] f5_14_rdata;$/;"	n
f5_15_rdata	src\memory\f5_ram.v	/^  wire [15:0] f5_15_rdata;$/;"	n
f5_16_rdata	src\memory\f5_ram.v	/^  wire [15:0] f5_16_rdata;$/;"	n
f5_1_rdata	src\memory\f5_ram.v	/^  wire [15:0] f5_1_rdata;$/;"	n
f5_2_rdata	src\memory\f5_ram.v	/^  wire [15:0] f5_2_rdata;$/;"	n
f5_3_rdata	src\memory\f5_ram.v	/^  wire [15:0] f5_3_rdata;$/;"	n
f5_4_rdata	src\memory\f5_ram.v	/^  wire [15:0] f5_4_rdata;$/;"	n
f5_5_rdata	src\memory\f5_ram.v	/^  wire [15:0] f5_5_rdata;$/;"	n
f5_6_rdata	src\memory\f5_ram.v	/^  wire [15:0] f5_6_rdata;$/;"	n
f5_7_rdata	src\memory\f5_ram.v	/^  wire [15:0] f5_7_rdata;$/;"	n
f5_8_rdata	src\memory\f5_ram.v	/^  wire [15:0] f5_8_rdata;$/;"	n
f5_9_rdata	src\memory\f5_ram.v	/^  wire [15:0] f5_9_rdata;$/;"	n
f5_raddr	src\memory\f5_ram.v	/^	input [4:0]  f5_raddr;$/;"	p
f5_ram	src\memory\f5_ram.v	/^module f5_ram(\/*autoport*\/$/;"	m
f5_rdata	src\memory\f5_ram.v	/^	output [15:0] f5_rdata;$/;"	p
f5_rdata_all	src\memory\f5_ram.v	/^  wire [255:0] f5_rdata_all;$/;"	n
f5_rdata_temp	src\memory\f5_ram.v	/^  reg[15:0] f5_rdata_temp;$/;"	r
f5_sel	src\memory\f5_ram.v	/^	input [3:0]  f5_sel;$/;"	p
f5_sel_r1	src\memory\f5_ram.v	/^  reg[3:0] f5_sel_r1,f5_sel_r2;$/;"	r
f5_sel_r2	src\memory\f5_ram.v	/^  reg[3:0] f5_sel_r1,f5_sel_r2;$/;"	r
f5_waddr	src\memory\f5_ram.v	/^	input [4:0]  f5_waddr;$/;"	p
f5_wdata	src\memory\f5_ram.v	/^  input [255:0]f5_wdata;$/;"	p
f5_wr_en	src\memory\f5_ram.v	/^	input        f5_wr_en;$/;"	p
clk	src\memory\w1_rom.v	/^	input clk;$/;"	p
w1_raddr	src\memory\w1_rom.v	/^	input  [4:0] 	w1_raddr;$/;"	p
w1_rdata	src\memory\w1_rom.v	/^	output [47:0]	w1_rdata;$/;"	p
w1_rom	src\memory\w1_rom.v	/^module w1_rom(\/*autoport*\/$/;"	m
clk	src\memory\w3_rom.v	/^	input clk;$/;"	p
w3_raddr	src\memory\w3_rom.v	/^	input [4:0] 	w3_raddr;$/;"	p
w3_rdata	src\memory\w3_rom.v	/^	output[767:0] 	w3_rdata;$/;"	p
w3_rom	src\memory\w3_rom.v	/^module w3_rom(\/*autoport*\/$/;"	m
clk	src\memory\w5_rom.v	/^	input clk;$/;"	p
w5_raddr	src\memory\w5_rom.v	/^	input [8:0] w5_raddr;$/;"	p
w5_rdata	src\memory\w5_rom.v	/^  output[959:0] w5_rdata;$/;"	p
w5_rom	src\memory\w5_rom.v	/^module w5_rom(\/*autoport*\/$/;"	m
clk	src\memory\w6_rom.v	/^	  input		 clk;$/;"	p
w6_raddr	src\memory\w6_rom.v	/^	  input  [6:0] w6_raddr;$/;"	p
w6_rdata	src\memory\w6_rom.v	/^    output [671:0] w6_rdata;$/;"	p
w6_rom	src\memory\w6_rom.v	/^module w6_rom(\/*autoport*\/$/;"	m
clk	src\memory\w7_rom.v	/^	input		 clk;$/;"	p
w7_raddr	src\memory\w7_rom.v	/^	input  [6:0] w7_raddr;$/;"	p
w7_rdata	src\memory\w7_rom.v	/^  output [79:0] w7_rdata;$/;"	p
w7_rom	src\memory\w7_rom.v	/^module w7_rom(\/*autoport*\/$/;"	m
IDLE2RUN_start	src\pool\pool1_ctrl.v	/^	wire IDLE2RUN_start,RUN2DONE_start;$/;"	n
RUN2DONE_start	src\pool\pool1_ctrl.v	/^	wire IDLE2RUN_start,RUN2DONE_start;$/;"	n
add_cnt0	src\pool\pool1_ctrl.v	/^	wire add_cnt0,end_cnt0;$/;"	n
add_cnt1	src\pool\pool1_ctrl.v	/^	wire add_cnt1,end_cnt1;$/;"	n
add_cnt2	src\pool\pool1_ctrl.v	/^	wire add_cnt2,end_cnt2;$/;"	n
add_cnt3	src\pool\pool1_ctrl.v	/^	wire add_cnt3,end_cnt3;$/;"	n
clk	src\pool\pool1_ctrl.v	/^	input 	clk;$/;"	p
cnt0	src\pool\pool1_ctrl.v	/^	reg cnt0;$/;"	r
cnt1	src\pool\pool1_ctrl.v	/^	reg cnt1;$/;"	r
cnt2	src\pool\pool1_ctrl.v	/^	reg[3:0] cnt2;$/;"	r
cnt3	src\pool\pool1_ctrl.v	/^	reg[3:0] cnt3;$/;"	r
current_state	src\pool\pool1_ctrl.v	/^	reg [2:0]  current_state,next_state;$/;"	r
end_cnt0	src\pool\pool1_ctrl.v	/^	wire add_cnt0,end_cnt0;$/;"	n
end_cnt1	src\pool\pool1_ctrl.v	/^	wire add_cnt1,end_cnt1;$/;"	n
end_cnt2	src\pool\pool1_ctrl.v	/^	wire add_cnt2,end_cnt2;$/;"	n
end_cnt3	src\pool\pool1_ctrl.v	/^	wire add_cnt3,end_cnt3;$/;"	n
f2_raddr	src\pool\pool1_ctrl.v	/^	output [9:0] f2_raddr;$/;"	p
f2_raddr_s1_1	src\pool\pool1_ctrl.v	/^	reg [9:0]  f2_raddr_s1_1,f2_raddr_s1_2,f2_raddr_s2_1,f2_raddr_s2_2,f2_raddr_s3;        $/;"	r
f2_raddr_s1_2	src\pool\pool1_ctrl.v	/^	reg [9:0]  f2_raddr_s1_1,f2_raddr_s1_2,f2_raddr_s2_1,f2_raddr_s2_2,f2_raddr_s3;        $/;"	r
f2_raddr_s2_1	src\pool\pool1_ctrl.v	/^	reg [9:0]  f2_raddr_s1_1,f2_raddr_s1_2,f2_raddr_s2_1,f2_raddr_s2_2,f2_raddr_s3;        $/;"	r
f2_raddr_s2_2	src\pool\pool1_ctrl.v	/^	reg [9:0]  f2_raddr_s1_1,f2_raddr_s1_2,f2_raddr_s2_1,f2_raddr_s2_2,f2_raddr_s3;        $/;"	r
f2_raddr_s3	src\pool\pool1_ctrl.v	/^	reg [9:0]  f2_raddr_s1_1,f2_raddr_s1_2,f2_raddr_s2_1,f2_raddr_s2_2,f2_raddr_s3;        $/;"	r
f3_waddr	src\pool\pool1_ctrl.v	/^	output [7:0] f3_waddr;$/;"	p
f3_waddr_r1	src\pool\pool1_ctrl.v	/^	reg[7:0] f3_waddr_r1,f3_waddr_r2,f3_waddr_r3;$/;"	r
f3_waddr_r2	src\pool\pool1_ctrl.v	/^	reg[7:0] f3_waddr_r1,f3_waddr_r2,f3_waddr_r3;$/;"	r
f3_waddr_r3	src\pool\pool1_ctrl.v	/^	reg[7:0] f3_waddr_r1,f3_waddr_r2,f3_waddr_r3;$/;"	r
f3_waddr_s1_1	src\pool\pool1_ctrl.v	/^	reg[7:0] f3_waddr_s1_1,f3_waddr_s1_2,f3_waddr_s2,f3_waddr_s3;$/;"	r
f3_waddr_s1_2	src\pool\pool1_ctrl.v	/^	reg[7:0] f3_waddr_s1_1,f3_waddr_s1_2,f3_waddr_s2,f3_waddr_s3;$/;"	r
f3_waddr_s2	src\pool\pool1_ctrl.v	/^	reg[7:0] f3_waddr_s1_1,f3_waddr_s1_2,f3_waddr_s2,f3_waddr_s3;$/;"	r
f3_waddr_s3	src\pool\pool1_ctrl.v	/^	reg[7:0] f3_waddr_s1_1,f3_waddr_s1_2,f3_waddr_s2,f3_waddr_s3;$/;"	r
f3_waddr_temp	src\pool\pool1_ctrl.v	/^	wire[7:0] f3_waddr_temp;$/;"	n
f3_wr_en	src\pool\pool1_ctrl.v	/^	output 	f3_wr_en;$/;"	p
f3_wr_en_r1	src\pool\pool1_ctrl.v	/^	reg f3_wr_en_r1,f3_wr_en_r2,f3_wr_en_r3,f3_wr_en_r4,f3_wr_en_r5,f3_wr_en_r6;$/;"	r
f3_wr_en_r2	src\pool\pool1_ctrl.v	/^	reg f3_wr_en_r1,f3_wr_en_r2,f3_wr_en_r3,f3_wr_en_r4,f3_wr_en_r5,f3_wr_en_r6;$/;"	r
f3_wr_en_r3	src\pool\pool1_ctrl.v	/^	reg f3_wr_en_r1,f3_wr_en_r2,f3_wr_en_r3,f3_wr_en_r4,f3_wr_en_r5,f3_wr_en_r6;$/;"	r
f3_wr_en_r4	src\pool\pool1_ctrl.v	/^	reg f3_wr_en_r1,f3_wr_en_r2,f3_wr_en_r3,f3_wr_en_r4,f3_wr_en_r5,f3_wr_en_r6;$/;"	r
f3_wr_en_r5	src\pool\pool1_ctrl.v	/^	reg f3_wr_en_r1,f3_wr_en_r2,f3_wr_en_r3,f3_wr_en_r4,f3_wr_en_r5,f3_wr_en_r6;$/;"	r
f3_wr_en_r6	src\pool\pool1_ctrl.v	/^	reg f3_wr_en_r1,f3_wr_en_r2,f3_wr_en_r3,f3_wr_en_r4,f3_wr_en_r5,f3_wr_en_r6;$/;"	r
f3_wr_en_temp	src\pool\pool1_ctrl.v	/^	wire      f3_wr_en_temp;$/;"	n
next_state	src\pool\pool1_ctrl.v	/^	reg [2:0]  current_state,next_state;$/;"	r
pool1_clr	src\pool\pool1_ctrl.v	/^	output 	pool1_clr;$/;"	p
pool1_clr_r1	src\pool\pool1_ctrl.v	/^	reg pool1_clr_r1,pool1_clr_r2,pool1_clr_r3,pool1_clr_r4,pool1_clr_r5;$/;"	r
pool1_clr_r2	src\pool\pool1_ctrl.v	/^	reg pool1_clr_r1,pool1_clr_r2,pool1_clr_r3,pool1_clr_r4,pool1_clr_r5;$/;"	r
pool1_clr_r3	src\pool\pool1_ctrl.v	/^	reg pool1_clr_r1,pool1_clr_r2,pool1_clr_r3,pool1_clr_r4,pool1_clr_r5;$/;"	r
pool1_clr_r4	src\pool\pool1_ctrl.v	/^	reg pool1_clr_r1,pool1_clr_r2,pool1_clr_r3,pool1_clr_r4,pool1_clr_r5;$/;"	r
pool1_clr_r5	src\pool\pool1_ctrl.v	/^	reg pool1_clr_r1,pool1_clr_r2,pool1_clr_r3,pool1_clr_r4,pool1_clr_r5;$/;"	r
pool1_clr_temp	src\pool\pool1_ctrl.v	/^	wire 	  pool1_clr_temp;$/;"	n
pool1_ctrl	src\pool\pool1_ctrl.v	/^module pool1_ctrl(\/*autoport*\/$/;"	m
pool1_done	src\pool\pool1_ctrl.v	/^	output  pool1_done;$/;"	p
pool1_done_r1	src\pool\pool1_ctrl.v	/^	reg pool1_done_r1,pool1_done_r2,pool1_done_r3,pool1_done_r4,pool1_done_r5,pool1_done_r6;$/;"	r
pool1_done_r2	src\pool\pool1_ctrl.v	/^	reg pool1_done_r1,pool1_done_r2,pool1_done_r3,pool1_done_r4,pool1_done_r5,pool1_done_r6;$/;"	r
pool1_done_r3	src\pool\pool1_ctrl.v	/^	reg pool1_done_r1,pool1_done_r2,pool1_done_r3,pool1_done_r4,pool1_done_r5,pool1_done_r6;$/;"	r
pool1_done_r4	src\pool\pool1_ctrl.v	/^	reg pool1_done_r1,pool1_done_r2,pool1_done_r3,pool1_done_r4,pool1_done_r5,pool1_done_r6;$/;"	r
pool1_done_r5	src\pool\pool1_ctrl.v	/^	reg pool1_done_r1,pool1_done_r2,pool1_done_r3,pool1_done_r4,pool1_done_r5,pool1_done_r6;$/;"	r
pool1_done_r6	src\pool\pool1_ctrl.v	/^	reg pool1_done_r1,pool1_done_r2,pool1_done_r3,pool1_done_r4,pool1_done_r5,pool1_done_r6;$/;"	r
pool1_done_temp	src\pool\pool1_ctrl.v	/^	wire      pool1_done_temp;$/;"	n
pool1_start	src\pool\pool1_ctrl.v	/^	input 	pool1_start;$/;"	p
rst_n	src\pool\pool1_ctrl.v	/^	input  	rst_n;$/;"	p
clk	src\pool\pool1_exec.v	/^	input  	clk;$/;"	p
f2_rdata	src\pool\pool1_exec.v	/^	output	[95:0] 	f2_rdata;$/;"	p
f3_wdata	src\pool\pool1_exec.v	/^	input	[95:0]	f3_wdata;$/;"	p
pool1_clr	src\pool\pool1_exec.v	/^	input 	pool1_clr;$/;"	p
pool1_exec	src\pool\pool1_exec.v	/^module pool1_exec(\/*autoport*\/$/;"	m
rst_n	src\pool\pool1_exec.v	/^	input  	rst_n;$/;"	p
IDLE2RUN_start	src\pool\pool2_ctrl.v	/^	wire IDLE2RUN_start,RUN2DONE_start;$/;"	n
RUN2DONE_start	src\pool\pool2_ctrl.v	/^	wire IDLE2RUN_start,RUN2DONE_start;$/;"	n
add_cnt0	src\pool\pool2_ctrl.v	/^	wire add_cnt0,end_cnt0;$/;"	n
add_cnt1	src\pool\pool2_ctrl.v	/^	wire add_cnt1,end_cnt1;$/;"	n
add_cnt2	src\pool\pool2_ctrl.v	/^	wire add_cnt2,end_cnt2;$/;"	n
add_cnt3	src\pool\pool2_ctrl.v	/^	wire add_cnt3,end_cnt3;$/;"	n
clk	src\pool\pool2_ctrl.v	/^	input 	clk;$/;"	p
cnt0	src\pool\pool2_ctrl.v	/^	reg cnt0;$/;"	r
cnt1	src\pool\pool2_ctrl.v	/^	reg cnt1;$/;"	r
cnt2	src\pool\pool2_ctrl.v	/^	reg[2:0] cnt2;$/;"	r
cnt3	src\pool\pool2_ctrl.v	/^	reg[2:0] cnt3;$/;"	r
current_state	src\pool\pool2_ctrl.v	/^	reg [2:0]  current_state,next_state;$/;"	r
end_cnt0	src\pool\pool2_ctrl.v	/^	wire add_cnt0,end_cnt0;$/;"	n
end_cnt1	src\pool\pool2_ctrl.v	/^	wire add_cnt1,end_cnt1;$/;"	n
end_cnt2	src\pool\pool2_ctrl.v	/^	wire add_cnt2,end_cnt2;$/;"	n
end_cnt3	src\pool\pool2_ctrl.v	/^	wire add_cnt3,end_cnt3;$/;"	n
f4_raddr	src\pool\pool2_ctrl.v	/^	output 	[6:0] 	f4_raddr;$/;"	p
f4_raddr_s1_1	src\pool\pool2_ctrl.v	/^	reg [6:0]  f4_raddr_s1_1,f4_raddr_s1_2,f4_raddr_s2_1,f4_raddr_s2_2,f4_raddr_s3;        $/;"	r
f4_raddr_s1_2	src\pool\pool2_ctrl.v	/^	reg [6:0]  f4_raddr_s1_1,f4_raddr_s1_2,f4_raddr_s2_1,f4_raddr_s2_2,f4_raddr_s3;        $/;"	r
f4_raddr_s2_1	src\pool\pool2_ctrl.v	/^	reg [6:0]  f4_raddr_s1_1,f4_raddr_s1_2,f4_raddr_s2_1,f4_raddr_s2_2,f4_raddr_s3;        $/;"	r
f4_raddr_s2_2	src\pool\pool2_ctrl.v	/^	reg [6:0]  f4_raddr_s1_1,f4_raddr_s1_2,f4_raddr_s2_1,f4_raddr_s2_2,f4_raddr_s3;        $/;"	r
f4_raddr_s3	src\pool\pool2_ctrl.v	/^	reg [6:0]  f4_raddr_s1_1,f4_raddr_s1_2,f4_raddr_s2_1,f4_raddr_s2_2,f4_raddr_s3;        $/;"	r
f5_waddr	src\pool\pool2_ctrl.v	/^	output 	[4:0] 	f5_waddr;$/;"	p
f5_waddr_r1	src\pool\pool2_ctrl.v	/^	reg[7:0] f5_waddr_r1,f5_waddr_r2,f5_waddr_r3;$/;"	r
f5_waddr_r2	src\pool\pool2_ctrl.v	/^	reg[7:0] f5_waddr_r1,f5_waddr_r2,f5_waddr_r3;$/;"	r
f5_waddr_r3	src\pool\pool2_ctrl.v	/^	reg[7:0] f5_waddr_r1,f5_waddr_r2,f5_waddr_r3;$/;"	r
f5_waddr_s1_1	src\pool\pool2_ctrl.v	/^	reg[4:0] f5_waddr_s1_1,f5_waddr_s1_2,f5_waddr_s2,f5_waddr_s3;$/;"	r
f5_waddr_s1_2	src\pool\pool2_ctrl.v	/^	reg[4:0] f5_waddr_s1_1,f5_waddr_s1_2,f5_waddr_s2,f5_waddr_s3;$/;"	r
f5_waddr_s2	src\pool\pool2_ctrl.v	/^	reg[4:0] f5_waddr_s1_1,f5_waddr_s1_2,f5_waddr_s2,f5_waddr_s3;$/;"	r
f5_waddr_s3	src\pool\pool2_ctrl.v	/^	reg[4:0] f5_waddr_s1_1,f5_waddr_s1_2,f5_waddr_s2,f5_waddr_s3;$/;"	r
f5_waddr_temp	src\pool\pool2_ctrl.v	/^	wire[4:0] f5_waddr_temp;$/;"	n
f5_wr_en	src\pool\pool2_ctrl.v	/^	output 	f5_wr_en;$/;"	p
f5_wr_en_r1	src\pool\pool2_ctrl.v	/^	reg f5_wr_en_r1,f5_wr_en_r2,f5_wr_en_r3,f5_wr_en_r4,f5_wr_en_r5,f5_wr_en_r6;$/;"	r
f5_wr_en_r2	src\pool\pool2_ctrl.v	/^	reg f5_wr_en_r1,f5_wr_en_r2,f5_wr_en_r3,f5_wr_en_r4,f5_wr_en_r5,f5_wr_en_r6;$/;"	r
f5_wr_en_r3	src\pool\pool2_ctrl.v	/^	reg f5_wr_en_r1,f5_wr_en_r2,f5_wr_en_r3,f5_wr_en_r4,f5_wr_en_r5,f5_wr_en_r6;$/;"	r
f5_wr_en_r4	src\pool\pool2_ctrl.v	/^	reg f5_wr_en_r1,f5_wr_en_r2,f5_wr_en_r3,f5_wr_en_r4,f5_wr_en_r5,f5_wr_en_r6;$/;"	r
f5_wr_en_r5	src\pool\pool2_ctrl.v	/^	reg f5_wr_en_r1,f5_wr_en_r2,f5_wr_en_r3,f5_wr_en_r4,f5_wr_en_r5,f5_wr_en_r6;$/;"	r
f5_wr_en_r6	src\pool\pool2_ctrl.v	/^	reg f5_wr_en_r1,f5_wr_en_r2,f5_wr_en_r3,f5_wr_en_r4,f5_wr_en_r5,f5_wr_en_r6;$/;"	r
f5_wr_en_temp	src\pool\pool2_ctrl.v	/^	wire      f5_wr_en_temp;$/;"	n
next_state	src\pool\pool2_ctrl.v	/^	reg [2:0]  current_state,next_state;$/;"	r
pool2_clr	src\pool\pool2_ctrl.v	/^	output 	pool2_clr;$/;"	p
pool2_clr_r1	src\pool\pool2_ctrl.v	/^	reg pool2_clr_r1,pool2_clr_r2,pool2_clr_r3,pool2_clr_r4,pool2_clr_r5;$/;"	r
pool2_clr_r2	src\pool\pool2_ctrl.v	/^	reg pool2_clr_r1,pool2_clr_r2,pool2_clr_r3,pool2_clr_r4,pool2_clr_r5;$/;"	r
pool2_clr_r3	src\pool\pool2_ctrl.v	/^	reg pool2_clr_r1,pool2_clr_r2,pool2_clr_r3,pool2_clr_r4,pool2_clr_r5;$/;"	r
pool2_clr_r4	src\pool\pool2_ctrl.v	/^	reg pool2_clr_r1,pool2_clr_r2,pool2_clr_r3,pool2_clr_r4,pool2_clr_r5;$/;"	r
pool2_clr_r5	src\pool\pool2_ctrl.v	/^	reg pool2_clr_r1,pool2_clr_r2,pool2_clr_r3,pool2_clr_r4,pool2_clr_r5;$/;"	r
pool2_clr_temp	src\pool\pool2_ctrl.v	/^	wire 	  pool2_clr_temp;$/;"	n
pool2_ctrl	src\pool\pool2_ctrl.v	/^module pool2_ctrl(\/*autoport*\/$/;"	m
pool2_done	src\pool\pool2_ctrl.v	/^	output  pool2_done;$/;"	p
pool2_done_r1	src\pool\pool2_ctrl.v	/^	reg pool2_done_r1,pool2_done_r2,pool2_done_r3,pool2_done_r4,pool2_done_r5,pool2_done_r6;$/;"	r
pool2_done_r2	src\pool\pool2_ctrl.v	/^	reg pool2_done_r1,pool2_done_r2,pool2_done_r3,pool2_done_r4,pool2_done_r5,pool2_done_r6;$/;"	r
pool2_done_r3	src\pool\pool2_ctrl.v	/^	reg pool2_done_r1,pool2_done_r2,pool2_done_r3,pool2_done_r4,pool2_done_r5,pool2_done_r6;$/;"	r
pool2_done_r4	src\pool\pool2_ctrl.v	/^	reg pool2_done_r1,pool2_done_r2,pool2_done_r3,pool2_done_r4,pool2_done_r5,pool2_done_r6;$/;"	r
pool2_done_r5	src\pool\pool2_ctrl.v	/^	reg pool2_done_r1,pool2_done_r2,pool2_done_r3,pool2_done_r4,pool2_done_r5,pool2_done_r6;$/;"	r
pool2_done_r6	src\pool\pool2_ctrl.v	/^	reg pool2_done_r1,pool2_done_r2,pool2_done_r3,pool2_done_r4,pool2_done_r5,pool2_done_r6;$/;"	r
pool2_done_temp	src\pool\pool2_ctrl.v	/^	wire      pool2_done_temp;$/;"	n
pool2_start	src\pool\pool2_ctrl.v	/^	input 	pool2_start;	$/;"	p
rst_n	src\pool\pool2_ctrl.v	/^	input 	rst_n;$/;"	p
clk	src\pool\pool2_exec.v	/^	input  	clk;$/;"	p
f4_rdata	src\pool\pool2_exec.v	/^	input	[255:0]	f4_rdata;$/;"	p
f5_wdata	src\pool\pool2_exec.v	/^	output	[255:0]	f5_wdata;$/;"	p
pool2_clr	src\pool\pool2_exec.v	/^	input 	pool2_clr;$/;"	p
pool2_exec	src\pool\pool2_exec.v	/^module pool2_exec(\/*autoport*\/$/;"	m
rst_n	src\pool\pool2_exec.v	/^	input  	rst_n;$/;"	p
clk	src\pool\pool_unit.v	/^	input  	clk;$/;"	p
d_in	src\pool\pool_unit.v	/^	input 	[15:0]	d_in;$/;"	p
d_out	src\pool\pool_unit.v	/^	output 	[15:0]	d_out;$/;"	p
pool_clr	src\pool\pool_unit.v	/^	input 	pool_clr;$/;"	p
pool_unit	src\pool\pool_unit.v	/^module pool_unit(\/*autoport*\/$/;"	m
rst_n	src\pool\pool_unit.v	/^	input  	rst_n;$/;"	p
temp	src\pool\pool_unit.v	/^wire [15:0] temp;$/;"	n
temp_r	src\pool\pool_unit.v	/^reg [15:0] temp_r;$/;"	r
A	src\shared_mac_bank.v	/^wire [15:0] A[213:0];$/;"	n
B	src\shared_mac_bank.v	/^wire [7:0] B[213:0];$/;"	n
P	src\shared_mac_bank.v	/^wire [22:0] P[213:0];$/;"	n
SEL	src\shared_mac_bank.v	/^wire	    SEL[213:0];$/;"	n
f1_rdata	src\shared_mac_bank.v	/^	input [7:0] 	f1_rdata;	$/;"	p
f3_rdata	src\shared_mac_bank.v	/^	input [95:0]	f3_rdata;	\/\/f3_1 ~ f3_6$/;"	p
f5_rdata	src\shared_mac_bank.v	/^	input [15:0]    f5_rdata;	$/;"	p
f6_rdata	src\shared_mac_bank.v	/^	input [15:0] 	f6_rdata;	$/;"	p
f7_rdata	src\shared_mac_bank.v	/^	input [15:0]	f7_rdata;$/;"	p
mac_1	src\shared_mac_bank.v	/^	output [137:0]	mac_1;		\/\/mac1_1 ~ mac1_6$/;"	p
mac_2	src\shared_mac_bank.v	/^	output [2207:0]	mac_2;		\/\/mac2_1_1 ~ mac2_16_6$/;"	p
mac_3	src\shared_mac_bank.v	/^	output [2759:0]	mac_3;		\/\/mac3_1 ~ mac3_120$/;"	p
mac_4	src\shared_mac_bank.v	/^	output [1931:0]	mac_4;		\/\/mac4_1 ~ mac4_84	$/;"	p
mac_5	src\shared_mac_bank.v	/^	output [229:0]	mac_5;		\/\/mac5_1 ~ mac5_10$/;"	p
shared_mac_bank	src\shared_mac_bank.v	/^module shared_mac_bank(\/*autoport*\/$/;"	m
w1_rdata	src\shared_mac_bank.v	/^	input [47:0]	w1_rdata;	\/\/w1_1 ~ w1_6$/;"	p
w3_rdata	src\shared_mac_bank.v	/^	input [767:0]	w3_rdata;	\/\/w3_1_1 ~ w3_16_6$/;"	p
w5_rdata	src\shared_mac_bank.v	/^	input [959:0]	w5_rdata;	\/\/w5_1 ~ w5_120$/;"	p
w6_rdata	src\shared_mac_bank.v	/^	input [671:0]	w6_rdata;	\/\/w6_1 ~ w6_84$/;"	p
w7_rdata	src\shared_mac_bank.v	/^	input [79:0]	w7_rdata;	\/\/w7_1 ~ w7_10$/;"	p
wire	src\shared_mac_bank.v	/^	input wire 	fc2_clr;$/;"	p
wire	src\shared_mac_bank.v	/^	input wire 	fc3_clr;$/;"	p
wire	src\shared_mac_bank.v	/^	input wire  conv1_clr;$/;"	p
wire	src\shared_mac_bank.v	/^	input wire  conv2_clr;$/;"	p
wire	src\shared_mac_bank.v	/^	input wire  fc1_clr;$/;"	p
wire	src\shared_mac_bank.v	/^	input wire  sel;$/;"	p
wire	src\shared_mac_bank.v	/^	input wire clk;$/;"	p
DDR_addr	src\top.v	/^  inout [14:0]DDR_addr;$/;"	p
DDR_addr	src\top.v	/^wire [14:0]DDR_addr;$/;"	n
DDR_ba	src\top.v	/^  inout [2:0]DDR_ba;$/;"	p
DDR_ba	src\top.v	/^wire [2:0]DDR_ba;$/;"	n
DDR_cas_n	src\top.v	/^  inout DDR_cas_n;$/;"	p
DDR_cas_n	src\top.v	/^wire DDR_cas_n;$/;"	n
DDR_ck_n	src\top.v	/^  inout DDR_ck_n;$/;"	p
DDR_ck_n	src\top.v	/^wire DDR_ck_n;$/;"	n
DDR_ck_p	src\top.v	/^  inout DDR_ck_p;$/;"	p
DDR_ck_p	src\top.v	/^wire DDR_ck_p;$/;"	n
DDR_cke	src\top.v	/^  inout DDR_cke;$/;"	p
DDR_cke	src\top.v	/^wire DDR_cke;$/;"	n
DDR_cs_n	src\top.v	/^  inout DDR_cs_n;$/;"	p
DDR_cs_n	src\top.v	/^wire DDR_cs_n;$/;"	n
DDR_dm	src\top.v	/^  inout [3:0]DDR_dm;$/;"	p
DDR_dm	src\top.v	/^wire [3:0]DDR_dm;$/;"	n
DDR_dq	src\top.v	/^  inout [31:0]DDR_dq;$/;"	p
DDR_dq	src\top.v	/^wire [31:0]DDR_dq;$/;"	n
DDR_dqs_n	src\top.v	/^  inout [3:0]DDR_dqs_n;$/;"	p
DDR_dqs_n	src\top.v	/^wire [3:0]DDR_dqs_n;$/;"	n
DDR_dqs_p	src\top.v	/^  inout [3:0]DDR_dqs_p;$/;"	p
DDR_dqs_p	src\top.v	/^wire [3:0]DDR_dqs_p;$/;"	n
DDR_odt	src\top.v	/^  inout DDR_odt;$/;"	p
DDR_odt	src\top.v	/^wire DDR_odt;$/;"	n
DDR_ras_n	src\top.v	/^  inout DDR_ras_n;$/;"	p
DDR_ras_n	src\top.v	/^wire DDR_ras_n;$/;"	n
DDR_reset_n	src\top.v	/^  inout DDR_reset_n;$/;"	p
DDR_reset_n	src\top.v	/^wire DDR_reset_n;$/;"	n
DDR_we_n	src\top.v	/^  inout DDR_we_n;$/;"	p
DDR_we_n	src\top.v	/^wire DDR_we_n;$/;"	n
FCLK_CLK1_0	src\top.v	/^wire FCLK_CLK1_0;$/;"	n
FIXED_IO_ddr_vrn	src\top.v	/^  inout FIXED_IO_ddr_vrn;$/;"	p
FIXED_IO_ddr_vrn	src\top.v	/^wire FIXED_IO_ddr_vrn;$/;"	n
FIXED_IO_ddr_vrp	src\top.v	/^  inout FIXED_IO_ddr_vrp;$/;"	p
FIXED_IO_ddr_vrp	src\top.v	/^wire FIXED_IO_ddr_vrp;$/;"	n
FIXED_IO_mio	src\top.v	/^  inout [53:0]FIXED_IO_mio;$/;"	p
FIXED_IO_mio	src\top.v	/^wire [53:0]FIXED_IO_mio;$/;"	n
FIXED_IO_ps_clk	src\top.v	/^  inout FIXED_IO_ps_clk;$/;"	p
FIXED_IO_ps_clk	src\top.v	/^wire FIXED_IO_ps_clk;$/;"	n
FIXED_IO_ps_porb	src\top.v	/^  inout FIXED_IO_ps_porb;$/;"	p
FIXED_IO_ps_porb	src\top.v	/^wire FIXED_IO_ps_porb;$/;"	n
FIXED_IO_ps_srstb	src\top.v	/^  inout FIXED_IO_ps_srstb;$/;"	p
FIXED_IO_ps_srstb	src\top.v	/^wire FIXED_IO_ps_srstb;$/;"	n
GPIO_0_tri_o	src\top.v	/^wire [0:0]GPIO_0_tri_o;$/;"	n
GPIO_1_tri_i	src\top.v	/^wire [20:0]GPIO_1_tri_i;$/;"	n
bd_clk	src\top.v	/^wire bd_clk;$/;"	n
bram_addr_a_0	src\top.v	/^wire [14:0]bram_addr_a_0;$/;"	n
bram_clk_a_0	src\top.v	/^wire bram_clk_a_0;$/;"	n
bram_en_a_0	src\top.v	/^wire bram_en_a_0;$/;"	n
bram_we_a_0	src\top.v	/^wire [3:0]bram_we_a_0;$/;"	n
bram_wrdata_a_0	src\top.v	/^wire [31:0]bram_wrdata_a_0;$/;"	n
class_index	src\top.v	/^wire [3:0]class_index;$/;"	n
class_value	src\top.v	/^wire [15:0]class_value;$/;"	n
done	src\top.v	/^wire done;$/;"	n
ena	src\top.v	/^wire ena;$/;"	n
f1_waddr	src\top.v	/^wire [31:0]f1_waddr;$/;"	n
f1_wdata	src\top.v	/^wire [31:0]f1_wdata;$/;"	n
f1_wr_en	src\top.v	/^wire [3:0]f1_wr_en;$/;"	n
peripheral_aresetn	src\top.v	/^wire [0:0]peripheral_aresetn;$/;"	n
rst_n	src\top.v	/^wire rst_n;$/;"	n
start	src\top.v	/^wire start;$/;"	n
sys_clk	src\top.v	/^wire sys_clk;$/;"	n
top	src\top.v	/^module top(\/*autoport*\/$/;"	m
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_PROGRAM_VERSION	5.8	//
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
