#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Sep  2 10:26:16 2020
# Process ID: 72551
# Current directory: /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.runs/axis_dma_design_pwm_capture_0_0_synth_1
# Command line: vivado -log axis_dma_design_pwm_capture_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source axis_dma_design_pwm_capture_0_0.tcl
# Log file: /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.runs/axis_dma_design_pwm_capture_0_0_synth_1/axis_dma_design_pwm_capture_0_0.vds
# Journal file: /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.runs/axis_dma_design_pwm_capture_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source axis_dma_design_pwm_capture_0_0.tcl -notrace
Command: synth_design -top axis_dma_design_pwm_capture_0_0 -part xc7s25csga225-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'axis_dma_design_pwm_capture_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Device 21-403] Loading part xc7s25csga225-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 72613
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2122.824 ; gain = 0.000 ; free physical = 631 ; free virtual = 9623
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axis_dma_design_pwm_capture_0_0' [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_pwm_capture_0_0/synth/axis_dma_design_pwm_capture_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'pwm_capture' [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/ip/pwm/rtl/pwm_capture.v:30]
	Parameter C_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter OPT_SKIDBUFFER bound to: 1'b0 
	Parameter OPT_LOWPOWER bound to: 1'b0 
	Parameter clockFreq bound to: 120000000 - type: integer 
	Parameter ADDRLSB bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pwm_decode' [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/ip/pwm/rtl/pwm_decode.v:3]
	Parameter clockFreq bound to: 120000000 - type: integer 
	Parameter CLK_DIVIDER bound to: 119 - type: integer 
	Parameter GUARD_ERROR bound to: 16'b1000000000000000 
	Parameter MEASURING_ON bound to: 2'b01 
	Parameter MEASURING_OFF bound to: 2'b00 
	Parameter MEASURE_COMPLETE bound to: 2'b10 
	Parameter NO_ERROR bound to: 16'b0000000000000000 
	Parameter GUARD_TIME_ON_MAX bound to: 16'b0000101000101000 
	Parameter GUARD_TIME_ON_MIN bound to: 16'b0000001100100000 
	Parameter GUARD_TIME_OFF_MAX bound to: 16'b0100111000100000 
INFO: [Synth 8-6155] done synthesizing module 'pwm_decode' (1#1) [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/ip/pwm/rtl/pwm_decode.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/ip/pwm/rtl/pwm_capture.v:322]
INFO: [Synth 8-6155] done synthesizing module 'pwm_capture' (2#1) [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/ip/pwm/rtl/pwm_capture.v:30]
INFO: [Synth 8-6155] done synthesizing module 'axis_dma_design_pwm_capture_0_0' (3#1) [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_pwm_capture_0_0/synth/axis_dma_design_pwm_capture_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2149.734 ; gain = 26.910 ; free physical = 1818 ; free virtual = 10804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2167.578 ; gain = 44.754 ; free physical = 1976 ; free virtual = 10972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2167.578 ; gain = 44.754 ; free physical = 1976 ; free virtual = 10972
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2167.578 ; gain = 0.000 ; free physical = 1969 ; free virtual = 10964
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2334.359 ; gain = 0.000 ; free physical = 1859 ; free virtual = 10854
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2334.359 ; gain = 0.000 ; free physical = 1856 ; free virtual = 10852
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2334.359 ; gain = 211.535 ; free physical = 1800 ; free virtual = 10797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2334.359 ; gain = 211.535 ; free physical = 1801 ; free virtual = 10797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2334.359 ; gain = 211.535 ; free physical = 1800 ; free virtual = 10796
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pwm_decode'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           MEASURING_OFF |                               00 |                               00
            MEASURING_ON |                               01 |                               01
                  iSTATE |                               10 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pwm_decode'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2334.359 ; gain = 211.535 ; free physical = 1792 ; free virtual = 10788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   15 Bit       Adders := 6     
	   2 Input   12 Bit       Adders := 6     
	   2 Input    7 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 7     
	               16 Bit    Registers := 18    
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   3 Input   32 Bit        Muxes := 6     
	   2 Input   16 Bit        Muxes := 12    
	   3 Input   16 Bit        Muxes := 18    
	   2 Input   15 Bit        Muxes := 6     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 38    
	   3 Input    1 Bit        Muxes := 42    
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2334.359 ; gain = 211.535 ; free physical = 1754 ; free virtual = 10757
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2334.359 ; gain = 211.535 ; free physical = 1790 ; free virtual = 10784
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2334.359 ; gain = 211.535 ; free physical = 1788 ; free virtual = 10782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2334.359 ; gain = 211.535 ; free physical = 1722 ; free virtual = 10716
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2334.359 ; gain = 211.535 ; free physical = 2413 ; free virtual = 11408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2334.359 ; gain = 211.535 ; free physical = 2413 ; free virtual = 11408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2334.359 ; gain = 211.535 ; free physical = 2411 ; free virtual = 11407
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2334.359 ; gain = 211.535 ; free physical = 2411 ; free virtual = 11406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2334.359 ; gain = 211.535 ; free physical = 2437 ; free virtual = 11432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2334.359 ; gain = 211.535 ; free physical = 2442 ; free virtual = 11437
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    42|
|2     |LUT1   |     2|
|3     |LUT2   |    79|
|4     |LUT3   |   126|
|5     |LUT4   |    56|
|6     |LUT5   |   141|
|7     |LUT6   |    37|
|8     |MUXF7  |    13|
|9     |FDCE   |   312|
|10    |FDRE   |    22|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2334.359 ; gain = 211.535 ; free physical = 2441 ; free virtual = 11436
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2334.359 ; gain = 44.754 ; free physical = 2492 ; free virtual = 11487
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2334.359 ; gain = 211.535 ; free physical = 2492 ; free virtual = 11487
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2334.359 ; gain = 0.000 ; free physical = 2565 ; free virtual = 11560
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2334.359 ; gain = 0.000 ; free physical = 2514 ; free virtual = 11509
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2334.359 ; gain = 211.625 ; free physical = 2652 ; free virtual = 11647
INFO: [Common 17-1381] The checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.runs/axis_dma_design_pwm_capture_0_0_synth_1/axis_dma_design_pwm_capture_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.runs/axis_dma_design_pwm_capture_0_0_synth_1/axis_dma_design_pwm_capture_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axis_dma_design_pwm_capture_0_0_utilization_synth.rpt -pb axis_dma_design_pwm_capture_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep  2 10:26:50 2020...
