# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do sls_fa_behavioral_v_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sls3445/Documents/DS2_Labs/Lab2/sls_fa_behavioral_v {C:/Users/sls3445/Documents/DS2_Labs/Lab2/sls_fa_behavioral_v/sls_fa_behavioral_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:48 on Jan 24,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sls3445/Documents/DS2_Labs/Lab2/sls_fa_behavioral_v" C:/Users/sls3445/Documents/DS2_Labs/Lab2/sls_fa_behavioral_v/sls_fa_behavioral_v.v 
# -- Compiling module sls_fa_behavioral_v
# 
# Top level modules:
# 	sls_fa_behavioral_v
# End time: 15:42:48 on Jan 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sls3445/Documents/DS2_Labs/Lab2/sls_fa_behavioral_v {C:/Users/sls3445/Documents/DS2_Labs/Lab2/sls_fa_behavioral_v/sls_fa_behavioral_v_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:48 on Jan 24,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sls3445/Documents/DS2_Labs/Lab2/sls_fa_behavioral_v" C:/Users/sls3445/Documents/DS2_Labs/Lab2/sls_fa_behavioral_v/sls_fa_behavioral_v_tb.v 
# -- Compiling module sls_fa_behavioral_v_tb
# 
# Top level modules:
# 	sls_fa_behavioral_v_tb
# End time: 15:42:48 on Jan 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  sls_fa_behavioral_v_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" sls_fa_behavioral_v_tb 
# Start time: 15:42:48 on Jan 24,2025
# Loading work.sls_fa_behavioral_v_tb
# Loading work.sls_fa_behavioral_v
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 15:46:13 on Jan 24,2025, Elapsed time: 0:03:25
# Errors: 0, Warnings: 0
