{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1739485043486 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739485043491 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 13 22:17:23 2025 " "Processing started: Thu Feb 13 22:17:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739485043491 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485043491 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RUBIKS_CUBE_DISPLAY_INPUT -c RUBIKS_CUBE_DISPLAY_INPUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off RUBIKS_CUBE_DISPLAY_INPUT -c RUBIKS_CUBE_DISPLAY_INPUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485043491 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1739485045030 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1739485045030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/output_files/synthesis/dual_boot.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/output_files/synthesis/dual_boot.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_boot " "Found entity 1: dual_boot" {  } { { "output_files/output_files/synthesis/dual_boot.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/dual_boot.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485052287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485052287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/output_files/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/output_files/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "output_files/output_files/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485052297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485052297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/output_files/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/output_files/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "output_files/output_files/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485052307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485052307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/output_files/synthesis/submodules/altera_dual_boot.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/output_files/synthesis/submodules/altera_dual_boot.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dual_boot " "Found entity 1: altera_dual_boot" {  } { { "output_files/output_files/synthesis/submodules/altera_dual_boot.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/altera_dual_boot.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485052317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485052317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot_avmm.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/output_files/synthesis/submodules/rtl/alt_dual_boot_avmm.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_dual_boot_avmm " "Found entity 1: alt_dual_boot_avmm" {  } { { "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot_avmm.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/rtl/alt_dual_boot_avmm.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485052381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485052381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_dual_boot " "Found entity 1: alt_dual_boot" {  } { { "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485052454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485052454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "touch_spi_master.sv 1 1 " "Found 1 design units, including 1 entities, in source file touch_spi_master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TOUCH_SPI_MASTER " "Found entity 1: TOUCH_SPI_MASTER" {  } { { "TOUCH_SPI_MASTER.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/TOUCH_SPI_MASTER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485052468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485052468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rubiks_cube_state_lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file rubiks_cube_state_lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RUBIKS_CUBE_STATE_LCD " "Found entity 1: RUBIKS_CUBE_STATE_LCD" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485052481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485052481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_spi_master_improved.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd_spi_master_improved.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_SPI_MASTER_IMPROVED " "Found entity 1: LCD_SPI_MASTER_IMPROVED" {  } { { "LCD_SPI_MASTER_IMPROVED.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_MASTER_IMPROVED.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485052494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485052494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_spi_controller_rubik.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd_spi_controller_rubik.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_SPI_CONTROLLER_RUBIK " "Found entity 1: LCD_SPI_CONTROLLER_RUBIK" {  } { { "LCD_SPI_CONTROLLER_RUBIK.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_CONTROLLER_RUBIK.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485052508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485052508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_rubiks_cube_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd_rubiks_cube_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_RUBIKS_CUBE_DISPLAY " "Found entity 1: LCD_RUBIKS_CUBE_DISPLAY" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485052521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485052521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ip/pll.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ip/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485052535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485052535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "touch_spi_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file touch_spi_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TOUCH_SPI_CONTROLLER " "Found entity 1: TOUCH_SPI_CONTROLLER" {  } { { "TOUCH_SPI_CONTROLLER.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/TOUCH_SPI_CONTROLLER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485052550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485052550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square_state.sv 1 1 " "Found 1 design units, including 1 entities, in source file square_state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SQUARE_STATE " "Found entity 1: SQUARE_STATE" {  } { { "SQUARE_STATE.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/SQUARE_STATE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485052563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485052563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "touch_calibration.sv 1 1 " "Found 1 design units, including 1 entities, in source file touch_calibration.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TOUCH_CALIBRATION " "Found entity 1: TOUCH_CALIBRATION" {  } { { "TOUCH_CALIBRATION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/TOUCH_CALIBRATION.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485052577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485052577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colour_choice_lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file colour_choice_lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COLOUR_CHOICE_LCD " "Found entity 1: COLOUR_CHOICE_LCD" {  } { { "COLOUR_CHOICE_LCD.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485052591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485052591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square_touch.sv 1 1 " "Found 1 design units, including 1 entities, in source file square_touch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SQUARE_TOUCH " "Found entity 1: SQUARE_TOUCH" {  } { { "SQUARE_TOUCH.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/SQUARE_TOUCH.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485052606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485052606 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RUBIKS_CUBE_STATE_TOUCH.sv(94) " "Verilog HDL information at RUBIKS_CUBE_STATE_TOUCH.sv(94): always construct contains both blocking and non-blocking assignments" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 94 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1739485052617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rubiks_cube_state_touch.sv 1 1 " "Found 1 design units, including 1 entities, in source file rubiks_cube_state_touch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RUBIKS_CUBE_STATE_TOUCH " "Found entity 1: RUBIKS_CUBE_STATE_TOUCH" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485052623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485052623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square_touch_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file square_touch_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SQUARE_TOUCH_tb " "Found entity 1: SQUARE_TOUCH_tb" {  } { { "SQUARE_TOUCH_tb.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/SQUARE_TOUCH_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485052638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485052638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "touch_spi_master_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file touch_spi_master_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TOUCH_SPI_MASTER_tb " "Found entity 1: TOUCH_SPI_MASTER_tb" {  } { { "TOUCH_SPI_MASTER_tb.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/TOUCH_SPI_MASTER_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485052655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485052655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "step_conversion.sv 1 1 " "Found 1 design units, including 1 entities, in source file step_conversion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 STEP_CONVERSION " "Found entity 1: STEP_CONVERSION" {  } { { "STEP_CONVERSION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/STEP_CONVERSION.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485052670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485052670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "step_conversion_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file step_conversion_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 STEP_CONVERSION_tb " "Found entity 1: STEP_CONVERSION_tb" {  } { { "STEP_CONVERSION_tb.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/STEP_CONVERSION_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485052685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485052685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_sccb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ov7670_sccb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OV7670_SCCB " "Found entity 1: OV7670_SCCB" {  } { { "OV7670_SCCB.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_SCCB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485052700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485052700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_sccb_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ov7670_sccb_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OV7670_SCCB_tb " "Found entity 1: OV7670_SCCB_tb" {  } { { "OV7670_SCCB_tb.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_SCCB_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485052715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485052715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_init.sv 1 1 " "Found 1 design units, including 1 entities, in source file ov7670_init.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OV7670_INIT " "Found entity 1: OV7670_INIT" {  } { { "OV7670_INIT.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_INIT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485052730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485052730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_init_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ov7670_init_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OV7670_INIT_tb " "Found entity 1: OV7670_INIT_tb" {  } { { "OV7670_INIT_tb.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_INIT_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485052744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485052744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_cam.sv 1 1 " "Found 1 design units, including 1 entities, in source file ov7670_cam.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OV7670_Cam " "Found entity 1: OV7670_Cam" {  } { { "OV7670_Cam.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_Cam.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485052760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485052760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file async_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ASYNC_FIFO " "Found entity 1: ASYNC_FIFO" {  } { { "ASYNC_FIFO.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ASYNC_FIFO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485052775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485052775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_fifo_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file async_fifo_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ASYNC_FIFO_tb " "Found entity 1: ASYNC_FIFO_tb" {  } { { "ASYNC_FIFO_tb.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ASYNC_FIFO_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485052789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485052789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_debounce.sv 1 1 " "Found 1 design units, including 1 entities, in source file switch_debounce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SWITCH_DEBOUNCE " "Found entity 1: SWITCH_DEBOUNCE" {  } { { "SWITCH_DEBOUNCE.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/SWITCH_DEBOUNCE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485052805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485052805 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DETECT_SWITCH_EDGE.sv(57) " "Verilog HDL information at DETECT_SWITCH_EDGE.sv(57): always construct contains both blocking and non-blocking assignments" {  } { { "DETECT_SWITCH_EDGE.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/DETECT_SWITCH_EDGE.sv" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1739485052814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detect_switch_edge.sv 1 1 " "Found 1 design units, including 1 entities, in source file detect_switch_edge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DETECT_SWITCH_EDGE " "Found entity 1: DETECT_SWITCH_EDGE" {  } { { "DETECT_SWITCH_EDGE.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/DETECT_SWITCH_EDGE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485052821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485052821 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LCD_RUBIKS_CUBE_DISPLAY " "Elaborating entity \"LCD_RUBIKS_CUBE_DISPLAY\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1739485053434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_boot dual_boot:u0 " "Elaborating entity \"dual_boot\" for hierarchy \"dual_boot:u0\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "u0" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485053440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dual_boot dual_boot:u0\|altera_dual_boot:dual_boot " "Elaborating entity \"altera_dual_boot\" for hierarchy \"dual_boot:u0\|altera_dual_boot:dual_boot\"" {  } { { "output_files/output_files/synthesis/dual_boot.v" "dual_boot" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/dual_boot.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485053444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dual_boot_avmm dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp " "Elaborating entity \"alt_dual_boot_avmm\" for hierarchy \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\"" {  } { { "output_files/output_files/synthesis/submodules/altera_dual_boot.v" "alt_dual_boot_avmm_comp" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/altera_dual_boot.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485053472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dual_boot dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot " "Elaborating entity \"alt_dual_boot\" for hierarchy \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\"" {  } { { "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot_avmm.v" "alt_dual_boot" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/rtl/alt_dual_boot_avmm.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485053529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg\"" {  } { { "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" "read_reg" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485053654 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg " "Elaborated megafunction instantiation \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg\"" {  } { { "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" 286 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485053656 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg " "Instantiated megafunction \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485053656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 41 " "Parameter \"lpm_width\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485053656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485053656 ""}  } { { "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" 286 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739485053656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg\"" {  } { { "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" "write_reg" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485053687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg " "Elaborated megafunction instantiation \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg\"" {  } { { "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" 324 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485053689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg " "Instantiated megafunction \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485053689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 41 " "Parameter \"lpm_width\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485053689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485053689 ""}  } { { "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" 324 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739485053689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter " "Elaborating entity \"lpm_counter\" for hierarchy \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\"" {  } { { "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" "counter" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485053889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter " "Elaborated megafunction instantiation \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\"" {  } { { "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" 339 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485053890 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter " "Instantiated megafunction \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485053891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485053891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485053891 ""}  } { { "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" 339 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739485053891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d7i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d7i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d7i " "Found entity 1: cntr_d7i" {  } { { "db/cntr_d7i.tdf" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/cntr_d7i.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485053987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485053987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d7i dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\|cntr_d7i:auto_generated " "Elaborating entity \"cntr_d7i\" for hierarchy \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\|cntr_d7i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485053992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller dual_boot:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"dual_boot:u0\|altera_reset_controller:rst_controller\"" {  } { { "output_files/output_files/synthesis/dual_boot.v" "rst_controller" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/dual_boot.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer dual_boot:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"dual_boot:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "output_files/output_files/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer dual_boot:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"dual_boot:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "output_files/output_files/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STEP_CONVERSION STEP_CONVERSION:convert " "Elaborating entity \"STEP_CONVERSION\" for hierarchy \"STEP_CONVERSION:convert\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "convert" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "pll_inst" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ip/pll.v" "altpll_component" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ip/pll.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ip/pll.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ip/pll.v" 106 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50 " "Parameter \"clk1_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 125 " "Parameter \"clk2_divide_by\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 125 " "Parameter \"clk3_divide_by\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 2 " "Parameter \"clk3_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 104167 " "Parameter \"clk3_phase_shift\" = \"104167\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 1 " "Parameter \"clk4_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 4 " "Parameter \"clk4_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739485054200 ""}  } { { "ip/pll.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ip/pll.v" 106 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739485054200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739485054297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485054297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DETECT_SWITCH_EDGE DETECT_SWITCH_EDGE:sw0_det " "Elaborating entity \"DETECT_SWITCH_EDGE\" for hierarchy \"DETECT_SWITCH_EDGE:sw0_det\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "sw0_det" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SWITCH_DEBOUNCE DETECT_SWITCH_EDGE:sw0_det\|SWITCH_DEBOUNCE:debounce " "Elaborating entity \"SWITCH_DEBOUNCE\" for hierarchy \"DETECT_SWITCH_EDGE:sw0_det\|SWITCH_DEBOUNCE:debounce\"" {  } { { "DETECT_SWITCH_EDGE.sv" "debounce" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/DETECT_SWITCH_EDGE.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RUBIKS_CUBE_STATE_LCD RUBIKS_CUBE_STATE_LCD:cube " "Elaborating entity \"RUBIKS_CUBE_STATE_LCD\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "cube" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq0 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq0\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq0" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq1 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq1\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq1" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq2 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq2\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq2" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq3 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq3\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq3" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq4 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq4\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq4" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq5 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq5\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq5" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq6 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq6\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq6" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq7 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq7\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq7" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq8 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq8\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq8" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq9 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq9\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq9" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq10 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq10\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq10" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq11 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq11\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq11" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq12 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq12\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq12" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq13 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq13\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq13" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq14 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq14\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq14" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq15 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq15\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq15" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq16 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq16\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq16" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq17 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq17\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq17" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq18 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq18\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq18" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq19 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq19\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq19" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq20 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq20\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq20" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq21 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq21\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq21" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq22 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq22\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq22" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq23 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq23\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq23" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq24 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq24\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq24" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq25 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq25\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq25" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq26 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq26\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq26" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq27 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq27\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq27" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq28 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq28\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq28" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq29 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq29\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq29" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq30 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq30\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq30" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq31 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq31\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq31" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq32 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq32\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq32" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq33 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq33\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq33" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq34 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq34\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq34" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq35 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq35\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq35" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq36 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq36\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq36" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq37 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq37\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq37" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq38 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq38\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq38" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq39 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq39\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq39" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq40 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq40\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq40" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq41 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq41\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq41" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq42 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq42\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq42" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq43 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq43\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq43" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq44 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq44\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq44" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq45 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq45\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq45" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq46 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq46\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq46" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq47 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq47\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq47" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq48 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq48\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq48" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq49 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq49\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq49" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq50 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq50\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq50" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq51 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq51\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq51" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq52 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq52\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq52" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq53 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq53\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq53" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_SPI_CONTROLLER_RUBIK LCD_SPI_CONTROLLER_RUBIK:lcd " "Elaborating entity \"LCD_SPI_CONTROLLER_RUBIK\" for hierarchy \"LCD_SPI_CONTROLLER_RUBIK:lcd\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "lcd" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_SPI_MASTER_IMPROVED LCD_SPI_CONTROLLER_RUBIK:lcd\|LCD_SPI_MASTER_IMPROVED:spi " "Elaborating entity \"LCD_SPI_MASTER_IMPROVED\" for hierarchy \"LCD_SPI_CONTROLLER_RUBIK:lcd\|LCD_SPI_MASTER_IMPROVED:spi\"" {  } { { "LCD_SPI_CONTROLLER_RUBIK.sv" "spi" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_CONTROLLER_RUBIK.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOUCH_SPI_CONTROLLER TOUCH_SPI_CONTROLLER:touch " "Elaborating entity \"TOUCH_SPI_CONTROLLER\" for hierarchy \"TOUCH_SPI_CONTROLLER:touch\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "touch" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOUCH_SPI_MASTER TOUCH_SPI_CONTROLLER:touch\|TOUCH_SPI_MASTER:touch " "Elaborating entity \"TOUCH_SPI_MASTER\" for hierarchy \"TOUCH_SPI_CONTROLLER:touch\|TOUCH_SPI_MASTER:touch\"" {  } { { "TOUCH_SPI_CONTROLLER.sv" "touch" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/TOUCH_SPI_CONTROLLER.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOUCH_CALIBRATION TOUCH_CALIBRATION:calibration " "Elaborating entity \"TOUCH_CALIBRATION\" for hierarchy \"TOUCH_CALIBRATION:calibration\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "calibration" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE TOUCH_CALIBRATION:calibration\|SQUARE_STATE:cali_sq0 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"TOUCH_CALIBRATION:calibration\|SQUARE_STATE:cali_sq0\"" {  } { { "TOUCH_CALIBRATION.sv" "cali_sq0" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/TOUCH_CALIBRATION.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE TOUCH_CALIBRATION:calibration\|SQUARE_STATE:cali_sq1 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"TOUCH_CALIBRATION:calibration\|SQUARE_STATE:cali_sq1\"" {  } { { "TOUCH_CALIBRATION.sv" "cali_sq1" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/TOUCH_CALIBRATION.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE TOUCH_CALIBRATION:calibration\|SQUARE_STATE:cali_sq2 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"TOUCH_CALIBRATION:calibration\|SQUARE_STATE:cali_sq2\"" {  } { { "TOUCH_CALIBRATION.sv" "cali_sq2" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/TOUCH_CALIBRATION.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE TOUCH_CALIBRATION:calibration\|SQUARE_STATE:cali_sq3 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"TOUCH_CALIBRATION:calibration\|SQUARE_STATE:cali_sq3\"" {  } { { "TOUCH_CALIBRATION.sv" "cali_sq3" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/TOUCH_CALIBRATION.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COLOUR_CHOICE_LCD COLOUR_CHOICE_LCD:colour_choice " "Elaborating entity \"COLOUR_CHOICE_LCD\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "colour_choice" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054957 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "COLOUR_CHOICE_LCD.sv(95) " "Verilog HDL Case Statement information at COLOUR_CHOICE_LCD.sv(95): all case item expressions in this case statement are onehot" {  } { { "COLOUR_CHOICE_LCD.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 95 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1739485054960 "|LCD_RUBIKS_CUBE_DISPLAY|COLOUR_CHOICE_LCD:colour_choice"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq0 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq0\"" {  } { { "COLOUR_CHOICE_LCD.sv" "colour_sq0" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq1 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq1\"" {  } { { "COLOUR_CHOICE_LCD.sv" "colour_sq1" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq2 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq2\"" {  } { { "COLOUR_CHOICE_LCD.sv" "colour_sq2" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq3 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq3\"" {  } { { "COLOUR_CHOICE_LCD.sv" "colour_sq3" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485054998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq4 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq4\"" {  } { { "COLOUR_CHOICE_LCD.sv" "colour_sq4" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq5 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq5\"" {  } { { "COLOUR_CHOICE_LCD.sv" "colour_sq5" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq00 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq00\"" {  } { { "COLOUR_CHOICE_LCD.sv" "touch_sq00" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq01 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq01\"" {  } { { "COLOUR_CHOICE_LCD.sv" "touch_sq01" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq02 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq02\"" {  } { { "COLOUR_CHOICE_LCD.sv" "touch_sq02" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq10 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq10\"" {  } { { "COLOUR_CHOICE_LCD.sv" "touch_sq10" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq11 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq11\"" {  } { { "COLOUR_CHOICE_LCD.sv" "touch_sq11" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq12 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq12\"" {  } { { "COLOUR_CHOICE_LCD.sv" "touch_sq12" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RUBIKS_CUBE_STATE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch " "Elaborating entity \"RUBIKS_CUBE_STATE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "state_touch" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq0 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq0\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq0" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq1 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq1\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq1" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq2 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq2\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq2" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq3 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq3\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq3" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq4 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq4\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq4" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq5 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq5\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq5" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq6 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq6\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq6" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq7 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq7\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq7" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq8 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq8\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq8" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq9 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq9\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq9" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq10 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq10\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq10" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq11 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq11\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq11" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq12 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq12\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq12" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq13 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq13\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq13" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq14 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq14\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq14" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq15 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq15\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq15" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq16 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq16\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq16" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq17 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq17\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq17" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq18 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq18\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq18" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq19 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq19\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq19" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq20 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq20\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq20" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq21 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq21\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq21" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq22 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq22\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq22" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq23 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq23\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq23" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq24 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq24\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq24" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq25 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq25\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq25" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq26 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq26\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq26" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq27 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq27\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq27" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq28 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq28\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq28" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq29 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq29\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq29" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq30 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq30\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq30" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq31 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq31\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq31" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq32 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq32\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq32" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq33 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq33\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq33" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq34 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq34\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq34" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq35 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq35\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq35" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq36 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq36\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq36" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq37 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq37\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq37" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq38 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq38\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq38" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq39 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq39\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq39" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq40 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq40\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq40" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq41 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq41\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq41" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq42 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq42\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq42" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq43 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq43\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq43" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq44 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq44\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq44" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq45 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq45\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq45" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq46 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq46\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq46" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq47 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq47\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq47" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq48 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq48\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq48" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq49 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq49\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq49" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq50 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq50\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq50" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq51 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq51\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq51" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq52 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq52\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq52" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq53 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq53\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq53" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASYNC_FIFO ASYNC_FIFO:fifo " "Elaborating entity \"ASYNC_FIFO\" for hierarchy \"ASYNC_FIFO:fifo\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "fifo" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OV7670_Cam OV7670_Cam:cam " "Elaborating entity \"OV7670_Cam\" for hierarchy \"OV7670_Cam:cam\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "cam" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OV7670_INIT OV7670_Cam:cam\|OV7670_INIT:cam_init " "Elaborating entity \"OV7670_INIT\" for hierarchy \"OV7670_Cam:cam\|OV7670_INIT:cam_init\"" {  } { { "OV7670_Cam.sv" "cam_init" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_Cam.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055637 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ.data_a 0 OV7670_INIT.sv(138) " "Net \"INIT_SEQ.data_a\" at OV7670_INIT.sv(138) has no driver or initial value, using a default initial value '0'" {  } { { "OV7670_INIT.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_INIT.sv" 138 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1739485055638 "|LCD_RUBIKS_CUBE_DISPLAY|OV7670_Cam:cam|OV7670_INIT:cam_init"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ.waddr_a 0 OV7670_INIT.sv(138) " "Net \"INIT_SEQ.waddr_a\" at OV7670_INIT.sv(138) has no driver or initial value, using a default initial value '0'" {  } { { "OV7670_INIT.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_INIT.sv" 138 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1739485055638 "|LCD_RUBIKS_CUBE_DISPLAY|OV7670_Cam:cam|OV7670_INIT:cam_init"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ.we_a 0 OV7670_INIT.sv(138) " "Net \"INIT_SEQ.we_a\" at OV7670_INIT.sv(138) has no driver or initial value, using a default initial value '0'" {  } { { "OV7670_INIT.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_INIT.sv" 138 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1739485055638 "|LCD_RUBIKS_CUBE_DISPLAY|OV7670_Cam:cam|OV7670_INIT:cam_init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OV7670_SCCB OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam " "Elaborating entity \"OV7670_SCCB\" for hierarchy \"OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\"" {  } { { "OV7670_INIT.sv" "cam" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_INIT.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485055644 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 78 C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/RUBIKS_CUBE_DISPLAY_INPUT.ram0_OV7670_INIT_cfd62e96.hdl.mif " "Memory depth (128) in the design file differs from memory depth (78) in the Memory Initialization File \"C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/RUBIKS_CUBE_DISPLAY_INPUT.ram0_OV7670_INIT_cfd62e96.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1739485056246 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "OV7670_Cam:cam\|OV7670_INIT:cam_init\|INIT_SEQ " "RAM logic \"OV7670_Cam:cam\|OV7670_INIT:cam_init\|INIT_SEQ\" is uninferred because MIF is not supported for the selected family" {  } { { "OV7670_INIT.sv" "INIT_SEQ" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_INIT.sv" 138 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1739485056270 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1739485056270 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "TOUCH_SPI_MASTER.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/TOUCH_SPI_MASTER.sv" 19 -1 0 } } { "TOUCH_SPI_MASTER.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/TOUCH_SPI_MASTER.sv" 11 -1 0 } } { "OV7670_Cam.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_Cam.sv" 81 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1739485057374 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1739485057374 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "c_PWRN GND " "Pin \"c_PWRN\" is stuck at GND" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739485058094 "|LCD_RUBIKS_CUBE_DISPLAY|c_PWRN"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1739485058094 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1739485058189 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1739485060641 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk " "Logic cell \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk\"" {  } { { "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot_avmm.v" "dual_boot_int_clk" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/rtl/alt_dual_boot_avmm.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1739485060652 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1739485060652 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/RUBIKS_CUBE_DISPLAY_INPUT.map.smsg " "Generated suppressed messages file C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/RUBIKS_CUBE_DISPLAY_INPUT.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485060824 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1739485061350 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739485061350 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 CLK\[4\] clk4_multiply_by clk4_divide_by " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has parameters clk4_multiply_by and clk4_divide_by specified but port CLK\[4\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ip/pll.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ip/pll.v" 106 0 0 } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 91 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1739485061418 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "c_VSYNC " "No output dependent on input pin \"c_VSYNC\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739485061555 "|LCD_RUBIKS_CUBE_DISPLAY|c_VSYNC"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1739485061555 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2044 " "Implemented 2044 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1739485061556 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1739485061556 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1739485061556 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1998 " "Implemented 1998 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1739485061556 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1739485061556 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1739485061556 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739485061597 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 13 22:17:41 2025 " "Processing ended: Thu Feb 13 22:17:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739485061597 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739485061597 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739485061597 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1739485061597 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1739485062950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739485062955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 13 22:17:42 2025 " "Processing started: Thu Feb 13 22:17:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739485062955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1739485062955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RUBIKS_CUBE_DISPLAY_INPUT -c RUBIKS_CUBE_DISPLAY_INPUT " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RUBIKS_CUBE_DISPLAY_INPUT -c RUBIKS_CUBE_DISPLAY_INPUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1739485062955 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1739485063189 ""}
{ "Info" "0" "" "Project  = RUBIKS_CUBE_DISPLAY_INPUT" {  } {  } 0 0 "Project  = RUBIKS_CUBE_DISPLAY_INPUT" 0 0 "Fitter" 0 0 1739485063190 ""}
{ "Info" "0" "" "Revision = RUBIKS_CUBE_DISPLAY_INPUT" {  } {  } 0 0 "Revision = RUBIKS_CUBE_DISPLAY_INPUT" 0 0 "Fitter" 0 0 1739485063190 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1739485063341 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1739485063342 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RUBIKS_CUBE_DISPLAY_INPUT 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"RUBIKS_CUBE_DISPLAY_INPUT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1739485063359 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1739485063396 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1739485063396 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 1331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1739485063451 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 1332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1739485063451 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 2 125 0 0 " "Implementing clock multiplication of 2, clock division of 125, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 1333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1739485063451 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] 2 125 30 104167 " "Implementing clock multiplication of 2, clock division of 125, and phase shift of 30 degrees (104167 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 1334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1739485063451 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 1331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1739485063451 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1739485063572 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1739485063588 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1739485064303 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 3664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1739485064308 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 3666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1739485064308 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 3668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1739485064308 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 3670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1739485064308 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 3672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1739485064308 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 3674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1739485064308 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 3676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1739485064308 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 3678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1739485064308 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1739485064308 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1739485064309 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1739485064309 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1739485064309 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1739485064309 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1739485064310 ""}
{ "Info" "ISTA_SDC_FOUND" "output_files/output_files/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'output_files/output_files/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1739485065064 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1739485065071 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1739485065072 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1739485065084 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1739485065085 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1739485065085 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1739485065225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk " "Destination node dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk" {  } { { "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot_avmm.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/rtl/alt_dual_boot_avmm.v" 43 -1 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 1382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1739485065225 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1739485065225 ""}  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 3643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1739485065225 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1739485065225 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 1331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1739485065225 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1739485065225 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 1331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1739485065225 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1739485065225 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 1331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1739485065225 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1739485065225 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 1331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1739485065225 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock  " "Automatically promoted node OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1739485065225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|always0~0 " "Destination node OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|always0~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 1561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1739485065225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_SDA~5 " "Destination node OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_SDA~5" {  } { { "OV7670_SCCB.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_SCCB.sv" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 2478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1739485065225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_SDA~6 " "Destination node OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_SDA~6" {  } { { "OV7670_SCCB.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_SCCB.sv" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 2480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1739485065225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|drive_SDA~2 " "Destination node OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|drive_SDA~2" {  } { { "OV7670_SCCB.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_SCCB.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 2483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1739485065225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_SDA~7 " "Destination node OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_SDA~7" {  } { { "OV7670_SCCB.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_SCCB.sv" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 2484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1739485065225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock~0 " "Destination node OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock~0" {  } { { "OV7670_SCCB.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_SCCB.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 3513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1739485065225 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1739485065225 ""}  } { { "OV7670_SCCB.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_SCCB.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1739485065225 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_SPI_CONTROLLER_RUBIK:lcd\|bufferClk  " "Automatically promoted node LCD_SPI_CONTROLLER_RUBIK:lcd\|bufferClk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1739485065226 ""}  } { { "LCD_SPI_CONTROLLER_RUBIK.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_CONTROLLER_RUBIK.sv" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 1209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1739485065226 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OV7670_Cam:cam\|w_en  " "Automatically promoted node OV7670_Cam:cam\|w_en " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1739485065226 ""}  } { { "OV7670_Cam.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_Cam.sv" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1739485065226 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk  " "Automatically promoted node dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1739485065226 ""}  } { { "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot_avmm.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/rtl/alt_dual_boot_avmm.v" 43 -1 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 1382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1739485065226 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1739485065588 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1739485065589 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1739485065589 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1739485065592 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1739485065595 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1739485065598 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1739485065598 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1739485065600 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1739485065672 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1739485065673 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1739485065673 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1739485065848 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1739485065854 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1739485066694 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1739485066949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1739485066973 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1739485069724 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1739485069724 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1739485070244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X22_Y11 X32_Y21 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X22_Y11 to location X32_Y21" {  } { { "loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X22_Y11 to location X32_Y21"} { { 12 { 0 ""} 22 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1739485072015 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1739485072015 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1739485073900 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1739485073900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1739485073903 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.26 " "Total time spent on timing analysis during the Fitter is 1.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1739485074070 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1739485074086 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1739485074086 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1739485074651 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1739485074652 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1739485074652 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1739485075105 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1739485075846 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "26 MAX 10 " "26 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c_VSYNC 3.3-V LVTTL Y4 " "Pin c_VSYNC uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { c_VSYNC } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c_VSYNC" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1739485076201 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c_SDATA 3.3-V LVTTL AB3 " "Pin c_SDATA uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { c_SDATA } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c_SDATA" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1739485076201 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[5\] 3.3-V LVTTL B12 " "Pin switches\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { switches[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[5\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1739485076201 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[0\] 3.3-V LVTTL C10 " "Pin switches\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { switches[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[0\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1739485076201 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[2\] 3.3-V LVTTL D12 " "Pin switches\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { switches[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[2\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1739485076201 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[4\] 3.3-V LVTTL A12 " "Pin switches\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { switches[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[4\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1739485076201 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[3\] 3.3-V LVTTL C12 " "Pin switches\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { switches[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[3\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1739485076201 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[8\] 3.3-V LVTTL B14 " "Pin switches\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { switches[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[8\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1739485076201 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[9\] 3.3-V LVTTL F15 " "Pin switches\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { switches[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[9\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1739485076201 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[7\] 3.3-V LVTTL A14 " "Pin switches\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { switches[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[7\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1739485076201 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[1\] 3.3-V LVTTL C11 " "Pin switches\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { switches[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[1\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1739485076201 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[6\] 3.3-V LVTTL A13 " "Pin switches\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { switches[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[6\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1739485076201 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 3.3 V Schmitt Trigger B8 " "Pin rst_n uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rst_n } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1739485076201 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1739485076201 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "t_irq 3.3-V LVTTL AB13 " "Pin t_irq uses I/O standard 3.3-V LVTTL at AB13" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { t_irq } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "t_irq" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1739485076201 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c_HREF 3.3-V LVTTL AA5 " "Pin c_HREF uses I/O standard 3.3-V LVTTL at AA5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { c_HREF } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c_HREF" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1739485076201 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c_PCLK 3.3-V LVTTL Y5 " "Pin c_PCLK uses I/O standard 3.3-V LVTTL at Y5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { c_PCLK } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c_PCLK" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1739485076201 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c_DOUT\[1\] 3.3-V LVTTL W9 " "Pin c_DOUT\[1\] uses I/O standard 3.3-V LVTTL at W9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { c_DOUT[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c_DOUT\[1\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1739485076201 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c_DOUT\[2\] 3.3-V LVTTL V8 " "Pin c_DOUT\[2\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { c_DOUT[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c_DOUT\[2\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1739485076201 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c_DOUT\[3\] 3.3-V LVTTL W8 " "Pin c_DOUT\[3\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { c_DOUT[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c_DOUT\[3\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1739485076201 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c_DOUT\[0\] 3.3-V LVTTL V9 " "Pin c_DOUT\[0\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { c_DOUT[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c_DOUT\[0\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1739485076201 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c_DOUT\[5\] 3.3-V LVTTL W7 " "Pin c_DOUT\[5\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { c_DOUT[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c_DOUT\[5\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1739485076201 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c_DOUT\[6\] 3.3-V LVTTL W6 " "Pin c_DOUT\[6\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { c_DOUT[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c_DOUT\[6\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1739485076201 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c_DOUT\[7\] 3.3-V LVTTL V5 " "Pin c_DOUT\[7\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { c_DOUT[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c_DOUT\[7\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1739485076201 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c_DOUT\[4\] 3.3-V LVTTL V7 " "Pin c_DOUT\[4\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { c_DOUT[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c_DOUT\[4\]" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1739485076201 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "t_sdo 3.3-V LVTTL W12 " "Pin t_sdo uses I/O standard 3.3-V LVTTL at W12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { t_sdo } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "t_sdo" } } } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1739485076201 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1739485076201 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/RUBIKS_CUBE_DISPLAY_INPUT.fit.smsg " "Generated suppressed messages file C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/RUBIKS_CUBE_DISPLAY_INPUT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1739485076302 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5994 " "Peak virtual memory: 5994 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739485076825 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 13 22:17:56 2025 " "Processing ended: Thu Feb 13 22:17:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739485076825 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739485076825 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739485076825 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1739485076825 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1739485077833 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739485077838 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 13 22:17:57 2025 " "Processing started: Thu Feb 13 22:17:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739485077838 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1739485077838 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RUBIKS_CUBE_DISPLAY_INPUT -c RUBIKS_CUBE_DISPLAY_INPUT " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RUBIKS_CUBE_DISPLAY_INPUT -c RUBIKS_CUBE_DISPLAY_INPUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1739485077838 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1739485078366 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1739485079674 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1739485079772 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4685 " "Peak virtual memory: 4685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739485080062 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 13 22:18:00 2025 " "Processing ended: Thu Feb 13 22:18:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739485080062 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739485080062 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739485080062 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1739485080062 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1739485080660 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1739485081377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739485081381 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 13 22:18:00 2025 " "Processing started: Thu Feb 13 22:18:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739485081381 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1739485081381 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RUBIKS_CUBE_DISPLAY_INPUT -c RUBIKS_CUBE_DISPLAY_INPUT " "Command: quartus_sta RUBIKS_CUBE_DISPLAY_INPUT -c RUBIKS_CUBE_DISPLAY_INPUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1739485081381 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1739485081614 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1739485082560 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1739485082560 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1739485082605 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1739485082605 ""}
{ "Info" "ISTA_SDC_FOUND" "output_files/output_files/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'output_files/output_files/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1739485082855 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1739485082863 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name MAX10_CLK1_50 MAX10_CLK1_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name MAX10_CLK1_50 MAX10_CLK1_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1739485082864 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1739485082864 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1739485082864 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 125 -multiply_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 125 -multiply_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1739485082864 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 125 -multiply_by 2 -phase 30.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 125 -multiply_by 2 -phase 30.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1739485082864 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1739485082864 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1739485082864 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock " "create_clock -period 1.000 -name OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1739485082865 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ASYNC_FIFO:fifo\|d_available ASYNC_FIFO:fifo\|d_available " "create_clock -period 1.000 -name ASYNC_FIFO:fifo\|d_available ASYNC_FIFO:fifo\|d_available" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1739485082865 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name OV7670_Cam:cam\|w_en OV7670_Cam:cam\|w_en " "create_clock -period 1.000 -name OV7670_Cam:cam\|w_en OV7670_Cam:cam\|w_en" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1739485082865 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name c_PCLK c_PCLK " "create_clock -period 1.000 -name c_PCLK c_PCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1739485082865 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name c_HREF c_HREF " "create_clock -period 1.000 -name c_HREF c_HREF" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1739485082865 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1739485082865 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1739485082873 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1739485082875 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1739485082875 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1739485082885 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1739485082899 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1739485082906 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.269 " "Worst-case setup slack is -13.269" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.269            -100.360 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -13.269            -100.360 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.124             -66.221 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -8.124             -66.221 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.627            -175.100 OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock  " "   -5.627            -175.100 OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.947            -242.709 c_PCLK  " "   -4.947            -242.709 c_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.865             -64.829 ASYNC_FIFO:fifo\|d_available  " "   -2.865             -64.829 ASYNC_FIFO:fifo\|d_available " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.484             -20.413 OV7670_Cam:cam\|w_en  " "   -1.484             -20.413 OV7670_Cam:cam\|w_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.942              -0.942 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -0.942              -0.942 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 c_HREF  " "    0.135               0.000 c_HREF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.541               0.000 MAX10_CLK1_50  " "   17.541               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  989.953               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  989.953               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1739485082908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.010 " "Worst-case hold slack is 0.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.010               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.010               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.311               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.325               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.325               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 MAX10_CLK1_50  " "    0.326               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock  " "    0.327               0.000 OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 c_PCLK  " "    0.359               0.000 c_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 c_HREF  " "    0.371               0.000 c_HREF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.541               0.000 ASYNC_FIFO:fifo\|d_available  " "    0.541               0.000 ASYNC_FIFO:fifo\|d_available " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.391               0.000 OV7670_Cam:cam\|w_en  " "    1.391               0.000 OV7670_Cam:cam\|w_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1739485082917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.434 " "Worst-case recovery slack is -0.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.434             -13.339 ASYNC_FIFO:fifo\|d_available  " "   -0.434             -13.339 ASYNC_FIFO:fifo\|d_available " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.419              -7.065 OV7670_Cam:cam\|w_en  " "   -0.419              -7.065 OV7670_Cam:cam\|w_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.943               0.000 MAX10_CLK1_50  " "   17.943               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1246.709               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " " 1246.709               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082923 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1739485082923 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.689 " "Worst-case removal slack is -0.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.689             -11.697 OV7670_Cam:cam\|w_en  " "   -0.689             -11.697 OV7670_Cam:cam\|w_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.617               0.000 ASYNC_FIFO:fifo\|d_available  " "    0.617               0.000 ASYNC_FIFO:fifo\|d_available " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.947               0.000 MAX10_CLK1_50  " "    0.947               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.721               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.721               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082926 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1739485082926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -66.544 c_PCLK  " "   -3.000             -66.544 c_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.444 c_HREF  " "   -3.000              -5.444 c_HREF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -56.212 OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock  " "   -1.222             -56.212 OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -41.548 ASYNC_FIFO:fifo\|d_available  " "   -1.222             -41.548 ASYNC_FIFO:fifo\|d_available " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -20.774 OV7670_Cam:cam\|w_en  " "   -1.222             -20.774 OV7670_Cam:cam\|w_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.726               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.726               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.398               0.000 MAX10_CLK1_50  " "    9.398               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.717               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  499.717               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  624.726               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  624.726               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  624.731               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "  624.731               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485082933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1739485082933 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1739485082946 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1739485082965 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "TimeQuest Timing Analyzer" 0 -1 1739485082965 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1739485083438 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1739485083525 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1739485083546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.535 " "Worst-case setup slack is -11.535" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.535             -87.061 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -11.535             -87.061 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.871             -55.442 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -6.871             -55.442 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.149            -156.681 OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock  " "   -5.149            -156.681 OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.442            -219.485 c_PCLK  " "   -4.442            -219.485 c_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.508             -55.687 ASYNC_FIFO:fifo\|d_available  " "   -2.508             -55.687 ASYNC_FIFO:fifo\|d_available " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.333             -17.939 OV7670_Cam:cam\|w_en  " "   -1.333             -17.939 OV7670_Cam:cam\|w_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.365              -0.365 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -0.365              -0.365 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219               0.000 c_HREF  " "    0.219               0.000 c_HREF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.781               0.000 MAX10_CLK1_50  " "   17.781               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  990.861               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  990.861               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1739485083548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.428 " "Worst-case hold slack is -0.428" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.428              -0.428 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -0.428              -0.428 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.135              -0.340 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.135              -0.340 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.283               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.294               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 MAX10_CLK1_50  " "    0.296               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock  " "    0.296               0.000 OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 c_PCLK  " "    0.325               0.000 c_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 c_HREF  " "    0.338               0.000 c_HREF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.498               0.000 ASYNC_FIFO:fifo\|d_available  " "    0.498               0.000 ASYNC_FIFO:fifo\|d_available " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.381               0.000 OV7670_Cam:cam\|w_en  " "    1.381               0.000 OV7670_Cam:cam\|w_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1739485083559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.698 " "Worst-case recovery slack is -0.698" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.698             -11.840 OV7670_Cam:cam\|w_en  " "   -0.698             -11.840 OV7670_Cam:cam\|w_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.310              -9.206 ASYNC_FIFO:fifo\|d_available  " "   -0.310              -9.206 ASYNC_FIFO:fifo\|d_available " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.226               0.000 MAX10_CLK1_50  " "   18.226               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1247.027               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " " 1247.027               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1739485083566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.162 " "Worst-case removal slack is -0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.162              -2.732 OV7670_Cam:cam\|w_en  " "   -0.162              -2.732 OV7670_Cam:cam\|w_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.582               0.000 ASYNC_FIFO:fifo\|d_available  " "    0.582               0.000 ASYNC_FIFO:fifo\|d_available " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.825               0.000 MAX10_CLK1_50  " "    0.825               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.593               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.593               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1739485083576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -66.544 c_PCLK  " "   -3.000             -66.544 c_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.444 c_HREF  " "   -3.000              -5.444 c_HREF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -56.212 OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock  " "   -1.222             -56.212 OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -41.548 ASYNC_FIFO:fifo\|d_available  " "   -1.222             -41.548 ASYNC_FIFO:fifo\|d_available " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -20.774 OV7670_Cam:cam\|w_en  " "   -1.222             -20.774 OV7670_Cam:cam\|w_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.715               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.715               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.512               0.000 MAX10_CLK1_50  " "    9.512               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.705               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  499.705               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  624.712               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  624.712               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  624.713               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "  624.713               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1739485083579 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1739485083594 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1739485083715 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1739485083722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.954 " "Worst-case setup slack is -5.954" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.954             -45.088 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.954             -45.088 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.463             -28.013 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -3.463             -28.013 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.769             -70.145 OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock  " "   -2.769             -70.145 OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.173            -105.427 c_PCLK  " "   -2.173            -105.427 c_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.889             -16.373 ASYNC_FIFO:fifo\|d_available  " "   -0.889             -16.373 ASYNC_FIFO:fifo\|d_available " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.384              -0.384 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -0.384              -0.384 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088              -0.178 OV7670_Cam:cam\|w_en  " "   -0.088              -0.178 OV7670_Cam:cam\|w_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.591               0.000 c_HREF  " "    0.591               0.000 c_HREF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.802               0.000 MAX10_CLK1_50  " "   18.802               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  995.136               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  995.136               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083724 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1739485083724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.005 " "Worst-case hold slack is -0.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.005              -0.009 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.005              -0.009 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.023               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.023               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.143               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.149               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 MAX10_CLK1_50  " "    0.150               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock  " "    0.150               0.000 OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 c_PCLK  " "    0.166               0.000 c_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 c_HREF  " "    0.170               0.000 c_HREF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 ASYNC_FIFO:fifo\|d_available  " "    0.246               0.000 ASYNC_FIFO:fifo\|d_available " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374               0.000 OV7670_Cam:cam\|w_en  " "    0.374               0.000 OV7670_Cam:cam\|w_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1739485083734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.073 " "Worst-case recovery slack is 0.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.073               0.000 OV7670_Cam:cam\|w_en  " "    0.073               0.000 OV7670_Cam:cam\|w_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.317               0.000 ASYNC_FIFO:fifo\|d_available  " "    0.317               0.000 ASYNC_FIFO:fifo\|d_available " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.679               0.000 MAX10_CLK1_50  " "   18.679               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1248.294               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " " 1248.294               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1739485083739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.372 " "Worst-case removal slack is -0.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.372              -6.279 OV7670_Cam:cam\|w_en  " "   -0.372              -6.279 OV7670_Cam:cam\|w_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196               0.000 ASYNC_FIFO:fifo\|d_available  " "    0.196               0.000 ASYNC_FIFO:fifo\|d_available " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.568               0.000 MAX10_CLK1_50  " "    0.568               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.817               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.817               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1739485083744 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -66.648 c_PCLK  " "   -3.000             -66.648 c_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.542 c_HREF  " "   -3.000              -5.542 c_HREF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -46.000 OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock  " "   -1.000             -46.000 OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -34.000 ASYNC_FIFO:fifo\|d_available  " "   -1.000             -34.000 ASYNC_FIFO:fifo\|d_available " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -17.000 OV7670_Cam:cam\|w_en  " "   -1.000             -17.000 OV7670_Cam:cam\|w_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.754               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.754               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.114               0.000 MAX10_CLK1_50  " "    9.114               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.755               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  499.755               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  624.776               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  624.776               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  624.776               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "  624.776               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739485083748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1739485083748 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1739485084340 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1739485084341 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739485084401 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 13 22:18:04 2025 " "Processing ended: Thu Feb 13 22:18:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739485084401 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739485084401 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739485084401 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1739485084401 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1739485085341 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739485085346 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 13 22:18:05 2025 " "Processing started: Thu Feb 13 22:18:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739485085346 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1739485085346 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RUBIKS_CUBE_DISPLAY_INPUT -c RUBIKS_CUBE_DISPLAY_INPUT " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RUBIKS_CUBE_DISPLAY_INPUT -c RUBIKS_CUBE_DISPLAY_INPUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1739485085346 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1739485086388 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1739485086473 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RUBIKS_CUBE_DISPLAY_INPUT.vo C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/simulation/modelsim/ simulation " "Generated file RUBIKS_CUBE_DISPLAY_INPUT.vo in folder \"C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1739485086801 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739485086962 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 13 22:18:06 2025 " "Processing ended: Thu Feb 13 22:18:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739485086962 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739485086962 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739485086962 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1739485086962 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 24 s " "Quartus Prime Full Compilation was successful. 0 errors, 24 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1739485087572 ""}
