# system info blockram_system_v1_tb on 2023.11.03.12:25:42
system_info:
name,value
DEVICE,10CL025YE144C8G
DEVICE_FAMILY,Cyclone 10 LP
GENERATION_ID,1699010736
#
#
# Files generated for blockram_system_v1_tb on 2023.11.03.12:25:42
files:
filepath,kind,attributes,module,is_top
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/blockram_system_v1_tb.vhd,VHDL,,blockram_system_v1_tb,true
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1.vhd,VHDL,,blockram_system_v1,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/altera_avalon_clock_source.vhd,VHDL,,altera_avalon_clock_source,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/altera_avalon_reset_source.vhd,VHDL,,altera_avalon_reset_source,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_LEDs.vhd,VHDL,,blockram_system_v1_LEDs,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/reg.vhd,VHDL,,custom_OCRAM,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/avs_to_blockram_converter_CU.vhd,VHDL,,custom_OCRAM,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/avs_to_blockram_converter.vhd,VHDL,,custom_OCRAM,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_1port.vhd,VHDL,,custom_OCRAM,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/custom_OCRAM.vhd,VHDL,,custom_OCRAM,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_nios2.v,VERILOG,,blockram_system_v1_nios2,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_switches.vhd,VHDL,,blockram_system_v1_switches,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_mm_interconnect_0.v,VERILOG,,blockram_system_v1_mm_interconnect_0,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_irq_mapper.sv,SYSTEM_VERILOG,,blockram_system_v1_irq_mapper,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_nios2_cpu_ociram_default_contents.dat,DAT,,blockram_system_v1_nios2_cpu,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_nios2_cpu_rf_ram_a.dat,DAT,,blockram_system_v1_nios2_cpu,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_nios2_cpu_rf_ram_b.dat,DAT,,blockram_system_v1_nios2_cpu,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_nios2_cpu_test_bench.v,VERILOG,,blockram_system_v1_nios2_cpu,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_nios2_cpu_debug_slave_sysclk.v,VERILOG,,blockram_system_v1_nios2_cpu,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_nios2_cpu_nios2_waves.do,OTHER,,blockram_system_v1_nios2_cpu,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_nios2_cpu_rf_ram_a.hex,HEX,,blockram_system_v1_nios2_cpu,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_nios2_cpu_debug_slave_tck.v,VERILOG,,blockram_system_v1_nios2_cpu,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_nios2_cpu.v,VERILOG,,blockram_system_v1_nios2_cpu,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_nios2_cpu.sdc,SDC,,blockram_system_v1_nios2_cpu,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_nios2_cpu_ociram_default_contents.mif,MIF,,blockram_system_v1_nios2_cpu,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_nios2_cpu_rf_ram_b.mif,MIF,,blockram_system_v1_nios2_cpu,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_nios2_cpu_rf_ram_b.hex,HEX,,blockram_system_v1_nios2_cpu,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_nios2_cpu_ociram_default_contents.hex,HEX,,blockram_system_v1_nios2_cpu,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_nios2_cpu_rf_ram_a.mif,MIF,,blockram_system_v1_nios2_cpu,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_nios2_cpu_debug_slave_wrapper.v,VERILOG,,blockram_system_v1_nios2_cpu,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,blockram_system_v1_mm_interconnect_0_router,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,blockram_system_v1_mm_interconnect_0_router_001,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,blockram_system_v1_mm_interconnect_0_router_002,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,blockram_system_v1_mm_interconnect_0_router_004,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,blockram_system_v1_mm_interconnect_0_cmd_demux,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,blockram_system_v1_mm_interconnect_0_cmd_demux_001,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,blockram_system_v1_mm_interconnect_0_cmd_mux,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,blockram_system_v1_mm_interconnect_0_cmd_mux,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_mm_interconnect_0_cmd_mux_002.sv,SYSTEM_VERILOG,,blockram_system_v1_mm_interconnect_0_cmd_mux_002,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,blockram_system_v1_mm_interconnect_0_cmd_mux_002,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_mm_interconnect_0_rsp_demux_002.sv,SYSTEM_VERILOG,,blockram_system_v1_mm_interconnect_0_rsp_demux_002,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,blockram_system_v1_mm_interconnect_0_rsp_mux,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,blockram_system_v1_mm_interconnect_0_rsp_mux,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,blockram_system_v1_mm_interconnect_0_rsp_mux_001,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,blockram_system_v1_mm_interconnect_0_rsp_mux_001,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,blockram_system_v1_mm_interconnect_0_avalon_st_adapter,false
blockram_system_v1/testbench/blockram_system_v1_tb/simulation/submodules/blockram_system_v1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,blockram_system_v1_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
blockram_system_v1_tb.blockram_system_v1_inst,blockram_system_v1
blockram_system_v1_tb.blockram_system_v1_inst.LEDs,blockram_system_v1_LEDs
blockram_system_v1_tb.blockram_system_v1_inst.OCRAM,custom_OCRAM
blockram_system_v1_tb.blockram_system_v1_inst.nios2,blockram_system_v1_nios2
blockram_system_v1_tb.blockram_system_v1_inst.nios2.cpu,blockram_system_v1_nios2_cpu
blockram_system_v1_tb.blockram_system_v1_inst.switches,blockram_system_v1_switches
blockram_system_v1_tb.blockram_system_v1_inst.mm_interconnect_0,blockram_system_v1_mm_interconnect_0
blockram_system_v1_tb.blockram_system_v1_inst.mm_interconnect_0.nios2_data_master_translator,altera_merlin_master_translator
blockram_system_v1_tb.blockram_system_v1_inst.mm_interconnect_0.nios2_instruction_master_translator,altera_merlin_master_translator
blockram_system_v1_tb.blockram_system_v1_inst.mm_interconnect_0.OCRAM_avalon_slave_0_translator,altera_merlin_slave_translator
blockram_system_v1_tb.blockram_system_v1_inst.mm_interconnect_0.nios2_debug_mem_slave_translator,altera_merlin_slave_translator
blockram_system_v1_tb.blockram_system_v1_inst.mm_interconnect_0.LEDs_s1_translator,altera_merlin_slave_translator
blockram_system_v1_tb.blockram_system_v1_inst.mm_interconnect_0.switches_s1_translator,altera_merlin_slave_translator
blockram_system_v1_tb.blockram_system_v1_inst.mm_interconnect_0.nios2_data_master_agent,altera_merlin_master_agent
blockram_system_v1_tb.blockram_system_v1_inst.mm_interconnect_0.nios2_instruction_master_agent,altera_merlin_master_agent
blockram_system_v1_tb.blockram_system_v1_inst.mm_interconnect_0.OCRAM_avalon_slave_0_agent,altera_merlin_slave_agent
blockram_system_v1_tb.blockram_system_v1_inst.mm_interconnect_0.nios2_debug_mem_slave_agent,altera_merlin_slave_agent
blockram_system_v1_tb.blockram_system_v1_inst.mm_interconnect_0.LEDs_s1_agent,altera_merlin_slave_agent
blockram_system_v1_tb.blockram_system_v1_inst.mm_interconnect_0.switches_s1_agent,altera_merlin_slave_agent
blockram_system_v1_tb.blockram_system_v1_inst.mm_interconnect_0.OCRAM_avalon_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
blockram_system_v1_tb.blockram_system_v1_inst.mm_interconnect_0.nios2_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
blockram_system_v1_tb.blockram_system_v1_inst.mm_interconnect_0.LEDs_s1_agent_rsp_fifo,altera_avalon_sc_fifo
blockram_system_v1_tb.blockram_system_v1_inst.mm_interconnect_0.switches_s1_agent_rsp_fifo,altera_avalon_sc_fifo
blockram_system_v1_tb.blockram_system_v1_inst.mm_interconnect_0.router,blockram_system_v1_mm_interconnect_0_router
blockram_system_v1_tb.blockram_system_v1_inst.mm_interconnect_0.router_001,blockram_system_v1_mm_interconnect_0_router_001
blockram_system_v1_tb.blockram_system_v1_inst.mm_interconnect_0.router_002,blockram_system_v1_mm_interconnect_0_router_002
blockram_system_v1_tb.blockram_system_v1_inst.mm_interconnect_0.router_003,blockram_system_v1_mm_interconnect_0_router_002
blockram_system_v1_tb.blockram_system_v1_inst.mm_interconnect_0.router_004,blockram_system_v1_mm_interconnect_0_router_004
blockram_system_v1_tb.blockram_system_v1_inst.mm_interconnect_0.router_005,blockram_system_v1_mm_interconnect_0_router_004
blockram_system_v1_tb.blockram_system_v1_inst.mm_interconnect_0.cmd_demux,blockram_system_v1_mm_interconnect_0_cmd_demux
blockram_system_v1_tb.blockram_system_v1_inst.mm_interconnect_0.cmd_demux_001,blockram_system_v1_mm_interconnect_0_cmd_demux_001
blockram_system_v1_tb.blockram_system_v1_inst.mm_interconnect_0.rsp_demux,blockram_system_v1_mm_interconnect_0_cmd_demux_001
blockram_system_v1_tb.blockram_system_v1_inst.mm_interconnect_0.rsp_demux_001,blockram_system_v1_mm_interconnect_0_cmd_demux_001
blockram_system_v1_tb.blockram_system_v1_inst.mm_interconnect_0.cmd_mux,blockram_system_v1_mm_interconnect_0_cmd_mux
blockram_system_v1_tb.blockram_system_v1_inst.mm_interconnect_0.cmd_mux_001,blockram_system_v1_mm_interconnect_0_cmd_mux
blockram_system_v1_tb.blockram_system_v1_inst.mm_interconnect_0.cmd_mux_002,blockram_system_v1_mm_interconnect_0_cmd_mux_002
blockram_system_v1_tb.blockram_system_v1_inst.mm_interconnect_0.cmd_mux_003,blockram_system_v1_mm_interconnect_0_cmd_mux_002
blockram_system_v1_tb.blockram_system_v1_inst.mm_interconnect_0.rsp_demux_002,blockram_system_v1_mm_interconnect_0_rsp_demux_002
blockram_system_v1_tb.blockram_system_v1_inst.mm_interconnect_0.rsp_demux_003,blockram_system_v1_mm_interconnect_0_rsp_demux_002
blockram_system_v1_tb.blockram_system_v1_inst.mm_interconnect_0.rsp_mux,blockram_system_v1_mm_interconnect_0_rsp_mux
blockram_system_v1_tb.blockram_system_v1_inst.mm_interconnect_0.rsp_mux_001,blockram_system_v1_mm_interconnect_0_rsp_mux_001
blockram_system_v1_tb.blockram_system_v1_inst.mm_interconnect_0.avalon_st_adapter,blockram_system_v1_mm_interconnect_0_avalon_st_adapter
blockram_system_v1_tb.blockram_system_v1_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,blockram_system_v1_mm_interconnect_0_avalon_st_adapter_error_adapter_0
blockram_system_v1_tb.blockram_system_v1_inst.mm_interconnect_0.avalon_st_adapter_001,blockram_system_v1_mm_interconnect_0_avalon_st_adapter
blockram_system_v1_tb.blockram_system_v1_inst.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,blockram_system_v1_mm_interconnect_0_avalon_st_adapter_error_adapter_0
blockram_system_v1_tb.blockram_system_v1_inst.mm_interconnect_0.avalon_st_adapter_002,blockram_system_v1_mm_interconnect_0_avalon_st_adapter
blockram_system_v1_tb.blockram_system_v1_inst.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,blockram_system_v1_mm_interconnect_0_avalon_st_adapter_error_adapter_0
blockram_system_v1_tb.blockram_system_v1_inst.mm_interconnect_0.avalon_st_adapter_003,blockram_system_v1_mm_interconnect_0_avalon_st_adapter
blockram_system_v1_tb.blockram_system_v1_inst.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,blockram_system_v1_mm_interconnect_0_avalon_st_adapter_error_adapter_0
blockram_system_v1_tb.blockram_system_v1_inst.irq_mapper,blockram_system_v1_irq_mapper
blockram_system_v1_tb.blockram_system_v1_inst.rst_controller,altera_reset_controller
blockram_system_v1_tb.blockram_system_v1_inst_clk_bfm,altera_avalon_clock_source
blockram_system_v1_tb.blockram_system_v1_inst_reset_bfm,altera_avalon_reset_source
