<?xml version="1.0"?>
<tool_log>
	<message>
		<code_num>1290</code_num>
		<severity>WARNING</severity>
		<message_text>SC_METHOD _of_ctrl has of_cnt_max as an input, but is not sensitive to it. It will be added to the sensitivity list.</message_text>
		<source_path>bias_addr_gen.h</source_path>
		<source_line>117</source_line>
		<phase>sched</phase>
		<order>1</order>
	</message>
	<message>
		<code_num>1290</code_num>
		<severity>WARNING</severity>
		<message_text>SC_METHOD _oy_ctrl has oy_cnt_max as an input, but is not sensitive to it. It will be added to the sensitivity list.</message_text>
		<source_path>bias_addr_gen.h</source_path>
		<source_line>101</source_line>
		<phase>sched</phase>
		<order>2</order>
	</message>
	<message>
		<code_num>1290</code_num>
		<severity>WARNING</severity>
		<message_text>SC_METHOD _ox_ctrl has bias_en as an input, but is not sensitive to it. It will be added to the sensitivity list.</message_text>
		<source_path>bias_addr_gen.h</source_path>
		<source_line>85</source_line>
		<phase>sched</phase>
		<order>3</order>
	</message>
	<message>
		<code_num>1290</code_num>
		<severity>WARNING</severity>
		<message_text>SC_METHOD _ox_ctrl has ox_cnt_max as an input, but is not sensitive to it. It will be added to the sensitivity list.</message_text>
		<source_path>bias_addr_gen.h</source_path>
		<source_line>85</source_line>
		<phase>sched</phase>
		<order>4</order>
	</message>
	<message>
		<code_num>1037</code_num>
		<severity>NOTE</severity>
		<message_text>Characterizing multiplexors up to 32 bits by 33 inputs.</message_text>
		<phase>sched</phase>
		<order>18</order>
	</message>
	<resource>
		<res_id>27</res_id>
		<opcode>33</opcode>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>bias_addr_gen_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>28</res_id>
		<opcode>34</opcode>
		<latency>0</latency>
		<delay>0.0456</delay>
		<module_name>bias_addr_gen_And_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_bias_addr_valid</thread>
		<op>
			<id>2614</id>
			<opcode>33</opcode>
			<source_loc>2653</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2616</id>
			<opcode>34</opcode>
			<source_loc>2653</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>29</res_id>
		<opcode>35</opcode>
		<latency>0</latency>
		<delay>0.3574</delay>
		<module_name>bias_addr_gen_Add_32Ux14U_32U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>366.8805</unit_area>
		<comb_area>366.8805</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>25</res_id>
		<opcode>31</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>bias_addr_gen_N_Mux_32_2_12_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>375.9264</unit_area>
		<comb_area>375.9264</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_bias_add</thread>
		<op>
			<id>2619</id>
			<opcode>35</opcode>
			<source_loc>1851</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="14">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2620</id>
			<opcode>31</opcode>
			<source_loc>2654</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>_set_max_num</thread>
	</pm_ops>
	<resource>
		<res_id>30</res_id>
		<opcode>36</opcode>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>bias_addr_gen_Or_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>21</res_id>
		<opcode>27</opcode>
		<latency>0</latency>
		<delay>0.2828</delay>
		<module_name>bias_addr_gen_MuxAdd2i1u16u16u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(c ? (sc_uint&lt;16&gt; )
  ((a + 1ULL)) : (sc_uint&lt;16&gt; )
  (b))</label>
		<unit_area>154.0881</unit_area>
		<comb_area>154.0881</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>20</res_id>
		<opcode>26</opcode>
		<latency>0</latency>
		<delay>0.0394</delay>
		<module_name>bias_addr_gen_Muxi0u16u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>114.9120</unit_area>
		<comb_area>114.9120</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_of_counter</thread>
		<op>
			<id>2622</id>
			<opcode>36</opcode>
			<source_loc>1805</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>2623</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2655,1817,1816</sub_loc>
		</source_loc>
		<op>
			<id>2624</id>
			<opcode>27</opcode>
			<source_loc>2655,1817,1816</source_loc>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>2625</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2657,1807</sub_loc>
		</source_loc>
		<op>
			<id>2630</id>
			<opcode>26</opcode>
			<source_loc>2657,1807</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>24</res_id>
		<opcode>30</opcode>
		<latency>0</latency>
		<delay>0.4209</delay>
		<module_name>bias_addr_gen_EqSubi1u16u16_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(b == a - 1ULL)</label>
		<unit_area>171.6498</unit_area>
		<comb_area>171.6498</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_of_ctrl</thread>
		<source_loc>
			<id>2632</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>1794,1793,1792</sub_loc>
		</source_loc>
		<op>
			<id>2633</id>
			<opcode>30</opcode>
			<source_loc>1794,1793,1792</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2634</id>
			<opcode>34</opcode>
			<source_loc>1795</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>_oy_counter</thread>
		<op>
			<id>2636</id>
			<opcode>36</opcode>
			<source_loc>1762</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>2637</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2658,1774,1773</sub_loc>
		</source_loc>
		<op>
			<id>2638</id>
			<opcode>27</opcode>
			<source_loc>2658,1774,1773</source_loc>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>2639</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2660,1764</sub_loc>
		</source_loc>
		<op>
			<id>2642</id>
			<opcode>26</opcode>
			<source_loc>2660,1764</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>_oy_ctrl</thread>
		<source_loc>
			<id>2644</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>1751,1750,1749</sub_loc>
		</source_loc>
		<op>
			<id>2645</id>
			<opcode>30</opcode>
			<source_loc>1751,1750,1749</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2646</id>
			<opcode>34</opcode>
			<source_loc>1752</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>_ox_counter</thread>
		<op>
			<id>2648</id>
			<opcode>36</opcode>
			<source_loc>1719</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>2649</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2661,1731,1730</sub_loc>
		</source_loc>
		<op>
			<id>2650</id>
			<opcode>27</opcode>
			<source_loc>2661,1731,1730</source_loc>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>2651</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2663,1721</sub_loc>
		</source_loc>
		<op>
			<id>2652</id>
			<opcode>26</opcode>
			<source_loc>2663,1721</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>_ox_ctrl</thread>
		<source_loc>
			<id>2659</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>1708,1707,1706</sub_loc>
		</source_loc>
		<op>
			<id>2662</id>
			<opcode>30</opcode>
			<source_loc>1708,1707,1706</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2664</id>
			<opcode>34</opcode>
			<source_loc>1709</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2665</id>
			<opcode>34</opcode>
			<source_loc>1698</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>_bias_addr_update</thread>
		<op>
			<id>2668</id>
			<opcode>36</opcode>
			<source_loc>1670</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2669</id>
			<opcode>34</opcode>
			<source_loc>1673</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>_delay</thread>
	</pm_ops>
	<phase_complete>pm</phase_complete>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>bias_addr_gen.h</source_path>
		<source_line>146</source_line>
		<phase>sched</phase>
		<order>23</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>bias_addr_gen.h</source_path>
		<source_line>139</source_line>
		<phase>sched</phase>
		<order>24</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>bias_addr_gen.h</source_path>
		<source_line>133</source_line>
		<phase>sched</phase>
		<order>25</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>bias_addr_gen.h</source_path>
		<source_line>122</source_line>
		<phase>sched</phase>
		<order>26</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>bias_addr_gen.h</source_path>
		<source_line>106</source_line>
		<phase>sched</phase>
		<order>27</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>bias_addr_gen.h</source_path>
		<source_line>90</source_line>
		<phase>sched</phase>
		<order>28</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>bias_addr_gen.h</source_path>
		<source_line>85</source_line>
		<phase>sched</phase>
		<order>29</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>bias_addr_gen.h</source_path>
		<source_line>73</source_line>
		<phase>sched</phase>
		<order>30</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>bias_addr_gen.h</source_path>
		<source_line>54</source_line>
		<phase>sched</phase>
		<order>31</order>
	</message>
	<sched_order>
		<thread>_bias_addr_valid</thread>
		<value>1</value>
	</sched_order>
	<sched_order>
		<thread>_bias_add</thread>
		<value>2</value>
	</sched_order>
	<sched_order>
		<thread>_set_max_num</thread>
		<value>3</value>
	</sched_order>
	<sched_order>
		<thread>_bias_addr_update</thread>
		<value>4</value>
	</sched_order>
	<sched_order>
		<thread>_ox_ctrl</thread>
		<value>5</value>
	</sched_order>
	<sched_order>
		<thread>_ox_counter</thread>
		<value>6</value>
	</sched_order>
	<sched_order>
		<thread>_oy_ctrl</thread>
		<value>7</value>
	</sched_order>
	<sched_order>
		<thread>_oy_counter</thread>
		<value>8</value>
	</sched_order>
	<sched_order>
		<thread>_of_ctrl</thread>
		<value>9</value>
	</sched_order>
	<sched_order>
		<thread>_of_counter</thread>
		<value>10</value>
	</sched_order>
	<sched_order>
		<thread>_delay</thread>
		<value>11</value>
	</sched_order>
	<source_loc>
		<id>2343</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>739,1860</sub_loc>
	</source_loc>
	<source_loc>
		<id>2341</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>620,1862</sub_loc>
	</source_loc>
	<source_loc>
		<id>2342</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>871,1865</sub_loc>
	</source_loc>
	<source_loc>
		<id>2344</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>739,1870</sub_loc>
	</source_loc>
	<source_loc>
		<id>2671</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2344,1870</sub_loc>
	</source_loc>
	<source_loc>
		<id>2672</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9754</opcode>
		<sub_loc>2344,1870</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr</path>
		<name>pre_sched</name>
		<thread>_bias_addr_valid</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_bias_addr_valid</thread>
		<value>6</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_bias_addr_valid</thread>
		<value>4</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_bias_addr_valid</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>13</res_id>
		<opcode>19</opcode>
		<latency>0</latency>
		<delay>0.0288</delay>
		<module_name>bias_addr_gen_Not_1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!</label>
		<unit_area>0.6840</unit_area>
		<comb_area>0.6840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>14</res_id>
		<opcode>20</opcode>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>bias_addr_gen_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_bias_addr_valid</thread>
		<op>
			<id>2681</id>
			<opcode>19</opcode>
			<source_loc>2653</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2679</id>
			<opcode>20</opcode>
			<source_loc>2653</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>_bias_addr_valid</thread>
		<io_op>
			<id>2673</id>
			<source_loc>2343</source_loc>
			<order>1</order>
			<sig_name>bias_addr_valid</sig_name>
			<label>bias_addr_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>bias_addr_valid</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2674</id>
			<source_loc>2341</source_loc>
			<order>2</order>
			<sig_name>init</sig_name>
			<label>init:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1</id>
				<op_kind>input</op_kind>
				<object>init</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2675</id>
			<source_loc>2342</source_loc>
			<order>3</order>
			<sig_name>bias_addr_update</sig_name>
			<label>bias_addr_update:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>2</id>
				<op_kind>input</op_kind>
				<object>bias_addr_update</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>2676</id>
			<source_loc>2614</source_loc>
			<order>4</order>
			<instance_name>bias_addr_gen_Not_1U_1U_4_1</instance_name>
			<opcode>19</opcode>
			<label>!</label>
			<op>
				<id>3</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1288000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>2677</id>
			<source_loc>2616</source_loc>
			<order>5</order>
			<instance_name>bias_addr_gen_And_1Ux1U_1U_4_2</instance_name>
			<opcode>20</opcode>
			<label>&amp;</label>
			<op>
				<id>4</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2002000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>2678</id>
			<source_loc>2672</source_loc>
			<order>6</order>
			<sig_name>bias_addr_valid</sig_name>
			<label>bias_addr_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>5</id>
				<op_kind>output</op_kind>
				<object>bias_addr_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2657000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr</path>
		<name>post_sched</name>
		<thread>_bias_addr_valid</thread>
	</cdfg>
	<timing_paths>
		<thread>_bias_addr_valid</thread>
		<timing_path>
			<name>_bias_addr_valid_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_bias_addr_valid</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>bias_addr_update</port_name>
				<state>3</state>
				<source_loc>2675</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_bias_addr_valid_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_bias_addr_valid</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>bias_addr_valid</port_name>
				<state>3</state>
				<source_loc>2678</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_bias_addr_valid_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_bias_addr_valid</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>bias_addr_valid</port_name>
				<state>1</state>
				<source_loc>2673</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_bias_addr_valid</thread>
		<timing_path>
			<name>_bias_addr_valid_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_bias_addr_valid</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>bias_addr_update</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_bias_addr_valid_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_bias_addr_valid</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>bias_addr_valid</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_bias_addr_valid_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_bias_addr_valid</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>bias_addr_valid</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_bias_addr_valid</thread>
		<reg_op>
			<id>2685</id>
			<source_loc>2673</source_loc>
			<name>bias_addr_valid</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>bias_addr_valid</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>bias_addr_valid</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2686</id>
			<source_loc>2678</source_loc>
			<name>bias_addr_valid</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>bias_addr_valid</instance_name>
			<op>
				<id>5</id>
				<op_kind>reg</op_kind>
				<object>bias_addr_valid</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_bias_addr_valid</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2338</source_loc>
		<loop>
			<id>3</id>
			<thread>_bias_addr_valid</thread>
			<source_path>bias_addr_gen.h</source_path>
			<source_line>146</source_line>
			<source_loc>1879</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_bias_addr_valid</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>3</id>
			<thread>_bias_addr_valid</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1874</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2351</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>725,1840</sub_loc>
	</source_loc>
	<source_loc>
		<id>2691</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>725,1846</sub_loc>
	</source_loc>
	<source_loc>
		<id>2352</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>725,1846</sub_loc>
	</source_loc>
	<source_loc>
		<id>2689</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2352,1846</sub_loc>
	</source_loc>
	<source_loc>
		<id>2690</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9755</opcode>
		<sub_loc>2352,1846</sub_loc>
	</source_loc>
	<source_loc>
		<id>2693</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2691</sub_loc>
	</source_loc>
	<source_loc>
		<id>2692</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2691</sub_loc>
	</source_loc>
	<source_loc>
		<id>2349</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>668,1847</sub_loc>
	</source_loc>
	<source_loc>
		<id>2350</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>775,1848</sub_loc>
	</source_loc>
	<source_loc>
		<id>2348</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>669,1843</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.1</path>
		<name>pre_sched</name>
		<thread>_bias_add</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_bias_add</thread>
		<value>9</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_bias_add</thread>
		<value>7</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_bias_add</thread>
		<value>375</value>
	</intrinsic_muxing>
	<resource>
		<res_id>6</res_id>
		<opcode>6</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>bias_addr_gen_N_Mux_32_2_12_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>76.6080</unit_area>
		<comb_area>76.6080</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>15</res_id>
		<opcode>21</opcode>
		<latency>0</latency>
		<delay>1.2039</delay>
		<module_name>bias_addr_gen_Add_32Ux14U_32U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>200.4120</unit_area>
		<comb_area>200.4120</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_bias_add</thread>
		<op>
			<id>2707</id>
			<opcode>21</opcode>
			<source_loc>1851</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="14">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2709</id>
			<opcode>35</opcode>
			<source_loc>1851</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="14">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2705</id>
			<opcode>6</opcode>
			<source_loc>2654</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>_bias_add</thread>
		<io_op>
			<id>2696</id>
			<source_loc>2351</source_loc>
			<order>1</order>
			<sig_name>bias_addr</sig_name>
			<label>bias_addr:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>9</id>
				<op_kind>output</op_kind>
				<object>bias_addr</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2697</id>
			<source_loc>2691</source_loc>
			<order>2</order>
			<sig_name>bias_addr</sig_name>
			<label>bias_addr:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>10</id>
				<op_kind>output</op_kind>
				<object>bias_addr</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2699</id>
			<source_loc>2348</source_loc>
			<order>3</order>
			<sig_name>bias_en</sig_name>
			<label>bias_en:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>12</id>
				<op_kind>input</op_kind>
				<object>bias_en</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2700</id>
			<source_loc>2349</source_loc>
			<order>4</order>
			<sig_name>bias_read_base_addr</sig_name>
			<label>bias_read_base_addr:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>13</id>
				<op_kind>input</op_kind>
				<object>bias_read_base_addr</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2701</id>
			<source_loc>2350</source_loc>
			<order>5</order>
			<sig_name>of_cnt</sig_name>
			<label>of_cnt:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>14</id>
				<op_kind>input</op_kind>
				<object>of_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2698</id>
			<source_loc>2352</source_loc>
			<order>6</order>
			<sig_name>ubias_add_bias_addr_next</sig_name>
			<label>bias_addr:ubias_add_bias_addr_next:write</label>
			<datatype W="32">sc_uint</datatype>
			<op>
				<id>11</id>
				<op_kind>output</op_kind>
				<object>ubias_add_bias_addr_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>2702</id>
			<source_loc>2619</source_loc>
			<order>7</order>
			<instance_name>bias_addr_gen_Add_32Ux14U_32U_1_3</instance_name>
			<opcode>35</opcode>
			<label>+</label>
			<op>
				<id>15</id>
				<op_kind>add</op_kind>
				<in_widths>32 16</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4714000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>2703</id>
			<source_loc>2620</source_loc>
			<order>8</order>
			<instance_name>bias_addr_gen_N_Mux_32_2_12_4_4</instance_name>
			<opcode>6</opcode>
			<label>MUX(2)</label>
			<op>
				<id>16</id>
				<op_kind>mux</op_kind>
				<in_widths>32 32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5614000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>2704</id>
			<source_loc>2690</source_loc>
			<order>9</order>
			<sig_name>bias_addr</sig_name>
			<label>bias_addr:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>17</id>
				<op_kind>output</op_kind>
				<object>bias_addr</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6269000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.1</path>
		<name>post_sched</name>
		<thread>_bias_add</thread>
	</cdfg>
	<timing_paths>
		<thread>_bias_add</thread>
		<timing_path>
			<name>_bias_add_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_bias_add</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.4000</delay>
				<port_name>bias_en</port_name>
				<state>3</state>
				<source_loc>2699</source_loc>
			</path_node>
			<delay>1.4000</delay>
		</timing_path>
		<timing_path>
			<name>_bias_add_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_bias_add</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt</port_name>
				<state>3</state>
				<source_loc>2701</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_bias_add_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_bias_add</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>bias_addr</port_name>
				<state>3</state>
				<source_loc>2352</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_bias_add_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_bias_add</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>bias_addr</port_name>
				<state>3</state>
				<source_loc>2704</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_bias_add_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_bias_add</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>bias_addr</port_name>
				<state>2</state>
				<source_loc>2694</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_bias_add_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_bias_add</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>bias_addr</port_name>
				<state>1</state>
				<source_loc>2696</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_bias_add</thread>
		<timing_path>
			<name>_bias_add_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_bias_add</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.4000</delay>
				<port_name>bias_en</port_name>
			</path_node>
			<delay>1.4000</delay>
		</timing_path>
		<timing_path>
			<name>_bias_add_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_bias_add</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_bias_add_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_bias_add</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>bias_addr</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_bias_add_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_bias_add</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>bias_addr</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_bias_add_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_bias_add</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>bias_addr</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_bias_add_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_bias_add</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>bias_addr</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_bias_add</thread>
		<reg_op>
			<id>2712</id>
			<source_loc>2696</source_loc>
			<name>bias_addr</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>bias_addr</instance_name>
			<op>
				<id>9</id>
				<op_kind>reg</op_kind>
				<object>bias_addr</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2713</id>
			<source_loc>2704</source_loc>
			<name>bias_addr</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>bias_addr</instance_name>
			<op>
				<id>17</id>
				<op_kind>reg</op_kind>
				<object>bias_addr</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_bias_add</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2338</source_loc>
		<loop>
			<id>5</id>
			<thread>_bias_add</thread>
			<source_path>bias_addr_gen.h</source_path>
			<source_line>139</source_line>
			<source_loc>1857</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_bias_add</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>5</id>
			<thread>_bias_add</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1854</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2357</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>646,1833</sub_loc>
	</source_loc>
	<source_loc>
		<id>2358</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>783,1832</sub_loc>
	</source_loc>
	<source_loc>
		<id>2716</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2358</sub_loc>
	</source_loc>
	<source_loc>
		<id>2356</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>645,1831</sub_loc>
	</source_loc>
	<source_loc>
		<id>2359</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>773,1830</sub_loc>
	</source_loc>
	<source_loc>
		<id>2717</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2359</sub_loc>
	</source_loc>
	<source_loc>
		<id>2355</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>644,1829</sub_loc>
	</source_loc>
	<source_loc>
		<id>2360</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>769,1828</sub_loc>
	</source_loc>
	<source_loc>
		<id>2718</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2360</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.2</path>
		<name>pre_sched</name>
		<thread>_set_max_num</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_set_max_num</thread>
		<value>6</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_set_max_num</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_set_max_num</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_set_max_num</thread>
	</pm_ops>
	<sched_ops>
		<thread>_set_max_num</thread>
		<io_op>
			<id>2719</id>
			<source_loc>2355</source_loc>
			<order>1</order>
			<sig_name>out_feature_width</sig_name>
			<label>out_feature_width:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>23</id>
				<op_kind>input</op_kind>
				<object>out_feature_width</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2720</id>
			<source_loc>2356</source_loc>
			<order>2</order>
			<sig_name>out_feature_height</sig_name>
			<label>out_feature_height:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>24</id>
				<op_kind>input</op_kind>
				<object>out_feature_height</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2721</id>
			<source_loc>2357</source_loc>
			<order>3</order>
			<sig_name>out_feature_channel</sig_name>
			<label>out_feature_channel:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>25</id>
				<op_kind>input</op_kind>
				<object>out_feature_channel</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2722</id>
			<source_loc>2716</source_loc>
			<order>4</order>
			<sig_name>of_cnt_max</sig_name>
			<label>of_cnt_max:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>26</id>
				<op_kind>output</op_kind>
				<object>of_cnt_max</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1655000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2723</id>
			<source_loc>2717</source_loc>
			<order>5</order>
			<sig_name>oy_cnt_max</sig_name>
			<label>oy_cnt_max:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>27</id>
				<op_kind>output</op_kind>
				<object>oy_cnt_max</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1655000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2724</id>
			<source_loc>2718</source_loc>
			<order>6</order>
			<sig_name>ox_cnt_max</sig_name>
			<label>ox_cnt_max:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>28</id>
				<op_kind>output</op_kind>
				<object>ox_cnt_max</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1655000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.2</path>
		<name>post_sched</name>
		<thread>_set_max_num</thread>
	</cdfg>
	<timing_paths>
		<thread>_set_max_num</thread>
		<timing_path>
			<name>_set_max_num_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_set_max_num</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_cnt_max</port_name>
				<state>2</state>
				<source_loc>2724</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_set_max_num_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_set_max_num</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt_max</port_name>
				<state>2</state>
				<source_loc>2723</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_set_max_num_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_set_max_num</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt_max</port_name>
				<state>2</state>
				<source_loc>2722</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_set_max_num</thread>
		<timing_path>
			<name>_set_max_num_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_set_max_num</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_cnt_max</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_set_max_num_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_set_max_num</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt_max</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_set_max_num_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_set_max_num</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt_max</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_set_max_num</thread>
		<reg_op>
			<id>2726</id>
			<source_loc>2722</source_loc>
			<name>of_cnt_max</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>of_cnt_max</instance_name>
			<op>
				<id>26</id>
				<op_kind>reg</op_kind>
				<object>of_cnt_max</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2728</id>
			<source_loc>2724</source_loc>
			<name>ox_cnt_max</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>ox_cnt_max</instance_name>
			<op>
				<id>28</id>
				<op_kind>reg</op_kind>
				<object>ox_cnt_max</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2730</id>
			<source_loc>2723</source_loc>
			<name>oy_cnt_max</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>oy_cnt_max</instance_name>
			<op>
				<id>27</id>
				<op_kind>reg</op_kind>
				<object>oy_cnt_max</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_set_max_num</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2338</source_loc>
		<loop>
			<id>7</id>
			<thread>_set_max_num</thread>
			<source_path>bias_addr_gen.h</source_path>
			<source_line>133</source_line>
			<source_loc>1837</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_set_max_num</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>7</id>
			<thread>_set_max_num</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1834</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2427</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>871,1665</sub_loc>
	</source_loc>
	<source_loc>
		<id>2425</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>685,1670</sub_loc>
	</source_loc>
	<source_loc>
		<id>2426</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>782,1679</sub_loc>
	</source_loc>
	<source_loc>
		<id>2424</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>669,2666</sub_loc>
	</source_loc>
	<source_loc>
		<id>2428</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>871,1685</sub_loc>
	</source_loc>
	<source_loc>
		<id>2731</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2428,1685</sub_loc>
	</source_loc>
	<source_loc>
		<id>2732</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9766</opcode>
		<sub_loc>2428,1685</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.3</path>
		<name>pre_sched</name>
		<thread>_bias_addr_update</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_bias_addr_update</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_bias_addr_update</thread>
		<value>5</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_bias_addr_update</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>16</res_id>
		<opcode>22</opcode>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>bias_addr_gen_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_bias_addr_update</thread>
		<op>
			<id>2742</id>
			<opcode>22</opcode>
			<source_loc>1670</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2740</id>
			<opcode>20</opcode>
			<source_loc>1673</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>_bias_addr_update</thread>
		<io_op>
			<id>2733</id>
			<source_loc>2427</source_loc>
			<order>1</order>
			<sig_name>bias_addr_update</sig_name>
			<label>bias_addr_update:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>29</id>
				<op_kind>output</op_kind>
				<object>bias_addr_update</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2735</id>
			<source_loc>2425</source_loc>
			<order>2</order>
			<sig_name>start_rising</sig_name>
			<label>start_rising:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>31</id>
				<op_kind>input</op_kind>
				<object>start_rising</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2736</id>
			<source_loc>2426</source_loc>
			<order>3</order>
			<sig_name>of_enable_6d</sig_name>
			<label>of_enable_6d:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>32</id>
				<op_kind>input</op_kind>
				<object>of_enable_6d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2734</id>
			<source_loc>2424</source_loc>
			<order>4</order>
			<sig_name>bias_en</sig_name>
			<label>bias_en:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>30</id>
				<op_kind>input</op_kind>
				<object>bias_en</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>2737</id>
			<source_loc>2668</source_loc>
			<order>5</order>
			<instance_name>bias_addr_gen_Or_1Ux1U_1U_4_5</instance_name>
			<opcode>22</opcode>
			<label>|</label>
			<op>
				<id>33</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1836000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>2738</id>
			<source_loc>2669</source_loc>
			<order>6</order>
			<instance_name>bias_addr_gen_And_1Ux1U_1U_4_6</instance_name>
			<opcode>20</opcode>
			<label>&amp;</label>
			<op>
				<id>34</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2550000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>2739</id>
			<source_loc>2732</source_loc>
			<order>7</order>
			<sig_name>bias_addr_update</sig_name>
			<label>bias_addr_update:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>35</id>
				<op_kind>output</op_kind>
				<object>bias_addr_update</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3205000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.3</path>
		<name>post_sched</name>
		<thread>_bias_addr_update</thread>
	</cdfg>
	<timing_paths>
		<thread>_bias_addr_update</thread>
		<timing_path>
			<name>_bias_addr_update_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_bias_addr_update</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>bias_en</port_name>
				<state>3</state>
				<source_loc>2734</source_loc>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>_bias_addr_update_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_bias_addr_update</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable_6d</port_name>
				<state>3</state>
				<source_loc>2736</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_bias_addr_update_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_bias_addr_update</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>bias_addr_update</port_name>
				<state>3</state>
				<source_loc>2739</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_bias_addr_update_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_bias_addr_update</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>bias_addr_update</port_name>
				<state>1</state>
				<source_loc>2733</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_bias_addr_update</thread>
		<timing_path>
			<name>_bias_addr_update_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_bias_addr_update</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>bias_en</port_name>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>_bias_addr_update_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_bias_addr_update</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable_6d</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_bias_addr_update_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_bias_addr_update</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>bias_addr_update</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_bias_addr_update_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_bias_addr_update</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>bias_addr_update</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_bias_addr_update</thread>
		<reg_op>
			<id>2747</id>
			<source_loc>2733</source_loc>
			<name>bias_addr_update</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>bias_addr_update</instance_name>
			<op>
				<id>29</id>
				<op_kind>reg</op_kind>
				<object>bias_addr_update</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2748</id>
			<source_loc>2739</source_loc>
			<name>bias_addr_update</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>bias_addr_update</instance_name>
			<op>
				<id>35</id>
				<op_kind>reg</op_kind>
				<object>bias_addr_update</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_bias_addr_update</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2338</source_loc>
		<loop>
			<id>21</id>
			<thread>_bias_addr_update</thread>
			<source_path>bias_addr_gen.h</source_path>
			<source_line>73</source_line>
			<source_loc>1694</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_bias_addr_update</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>21</id>
			<thread>_bias_addr_update</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1689</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2416</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>767,1704</sub_loc>
	</source_loc>
	<source_loc>
		<id>2417</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>769,1705</sub_loc>
	</source_loc>
	<source_loc>
		<id>1612</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>88</line>
		<col>17</col>
	</source_loc>
	<source_loc>
		<id>2420</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>740,1612</sub_loc>
	</source_loc>
	<source_loc>
		<id>2755</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2420</sub_loc>
	</source_loc>
	<source_loc>
		<id>2418</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>768,1701</sub_loc>
	</source_loc>
	<source_loc>
		<id>2751</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2418,1701</sub_loc>
	</source_loc>
	<source_loc>
		<id>2752</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9776</opcode>
		<sub_loc>2418,1701</sub_loc>
	</source_loc>
	<source_loc>
		<id>2414</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>686,1696</sub_loc>
	</source_loc>
	<source_loc>
		<id>2415</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>669,1697</sub_loc>
	</source_loc>
	<source_loc>
		<id>2419</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>740,1695</sub_loc>
	</source_loc>
	<source_loc>
		<id>2753</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2419,1695</sub_loc>
	</source_loc>
	<source_loc>
		<id>2754</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9778</opcode>
		<sub_loc>2419,1695</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.4</path>
		<name>pre_sched</name>
		<thread>_ox_ctrl</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_ox_ctrl</thread>
		<value>10</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_ox_ctrl</thread>
		<value>7</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_ox_ctrl</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_ox_ctrl</thread>
	</pm_ops>
	<sched_ops>
		<thread>_ox_ctrl</thread>
		<io_op>
			<id>2759</id>
			<source_loc>2416</source_loc>
			<order>1</order>
			<sig_name>ox_cnt</sig_name>
			<label>ox_cnt:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>43</id>
				<op_kind>input</op_kind>
				<object>ox_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2760</id>
			<source_loc>2417</source_loc>
			<order>2</order>
			<sig_name>ox_cnt_max</sig_name>
			<label>ox_cnt_max:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>44</id>
				<op_kind>input</op_kind>
				<object>ox_cnt_max</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2756</id>
			<source_loc>2755</source_loc>
			<order>3</order>
			<sig_name>uox_ctrl_ox_enable_prev</sig_name>
			<label>ox_enable:uox_ctrl_ox_enable_prev:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>40</id>
				<op_kind>output</op_kind>
				<object>uox_ctrl_ox_enable_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2757</id>
			<source_loc>2414</source_loc>
			<order>4</order>
			<sig_name>data_en</sig_name>
			<label>data_en:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>41</id>
				<op_kind>input</op_kind>
				<object>data_en</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2758</id>
			<source_loc>2415</source_loc>
			<order>5</order>
			<sig_name>bias_en</sig_name>
			<label>bias_en:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>42</id>
				<op_kind>input</op_kind>
				<object>bias_en</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>2761</id>
			<source_loc>2662</source_loc>
			<order>6</order>
			<instance_name>bias_addr_gen_EqSubi1u16u16_1_7</instance_name>
			<opcode>30</opcode>
			<label>
b == a - 1			</label>
			<op>
				<id>45</id>
				<op_kind>eq</op_kind>
				<in_widths>16 16</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5349000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>2762</id>
			<source_loc>2664</source_loc>
			<order>7</order>
			<instance_name>bias_addr_gen_And_1Ux1U_1U_1_8</instance_name>
			<opcode>34</opcode>
			<label>&amp;</label>
			<op>
				<id>46</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5805000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>2763</id>
			<source_loc>2752</source_loc>
			<order>8</order>
			<sig_name>ox_clear</sig_name>
			<label>ox_clear:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>47</id>
				<op_kind>output</op_kind>
				<object>ox_clear</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6460000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>2764</id>
			<source_loc>2665</source_loc>
			<order>9</order>
			<instance_name>bias_addr_gen_And_1Ux1U_1U_1_9</instance_name>
			<opcode>34</opcode>
			<label>&amp;</label>
			<op>
				<id>48</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1456000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>2765</id>
			<source_loc>2754</source_loc>
			<order>10</order>
			<sig_name>ox_enable</sig_name>
			<label>ox_enable:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>49</id>
				<op_kind>output</op_kind>
				<object>ox_enable</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2111000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.4</path>
		<name>post_sched</name>
		<thread>_ox_ctrl</thread>
	</cdfg>
	<timing_paths>
		<thread>_ox_ctrl</thread>
		<timing_path>
			<name>_ox_ctrl_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.4000</delay>
				<port_name>data_en</port_name>
				<state>2</state>
				<source_loc>2757</source_loc>
			</path_node>
			<delay>1.4000</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>ox_cnt_max</port_name>
				<state>2</state>
				<source_loc>2760</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.4209</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_clear</port_name>
				<state>2</state>
				<source_loc>2763</source_loc>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>ox_cnt</port_name>
				<state>2</state>
				<source_loc>2759</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.4209</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_clear</port_name>
				<state>2</state>
				<source_loc>2763</source_loc>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>bias_en</port_name>
				<state>2</state>
				<source_loc>2758</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<port_name>ox_enable</port_name>
				<state>2</state>
				<source_loc>2420</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_clear</port_name>
				<state>2</state>
				<source_loc>2763</source_loc>
			</path_node>
			<delay>0.2567</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>data_en</port_name>
				<state>2</state>
				<source_loc>2757</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<port_name>ox_enable</port_name>
				<state>2</state>
				<source_loc>2420</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_clear</port_name>
				<state>2</state>
				<source_loc>2763</source_loc>
			</path_node>
			<delay>0.2567</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>bias_en</port_name>
				<state>2</state>
				<source_loc>2758</source_loc>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>bias_en</port_name>
				<state>2</state>
				<source_loc>2758</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_enable</port_name>
				<state>2</state>
				<source_loc>2420</source_loc>
			</path_node>
			<delay>0.2111</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>data_en</port_name>
				<state>2</state>
				<source_loc>2757</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_enable</port_name>
				<state>2</state>
				<source_loc>2420</source_loc>
			</path_node>
			<delay>0.2111</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>bias_en</port_name>
				<state>2</state>
				<source_loc>2758</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_enable</port_name>
				<state>2</state>
				<source_loc>2765</source_loc>
			</path_node>
			<delay>0.2111</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>data_en</port_name>
				<state>2</state>
				<source_loc>2757</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_enable</port_name>
				<state>2</state>
				<source_loc>2765</source_loc>
			</path_node>
			<delay>0.2111</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_ox_ctrl</thread>
		<timing_path>
			<name>_ox_ctrl_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.4000</delay>
				<port_name>data_en</port_name>
			</path_node>
			<delay>1.4000</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>ox_cnt_max</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.4209</delay>
				<instance_name>bias_addr_gen_EqSubi1u16u16_1_7</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>bias_addr_gen_And_1Ux1U_1U_1_8</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_clear</port_name>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>ox_cnt</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.4209</delay>
				<instance_name>bias_addr_gen_EqSubi1u16u16_1_7</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>bias_addr_gen_And_1Ux1U_1U_1_8</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_clear</port_name>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>bias_en</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>bias_addr_gen_And_1Ux1U_1U_1_9</instance_name>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<port_name>ox_enable</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>bias_addr_gen_And_1Ux1U_1U_1_8</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_clear</port_name>
			</path_node>
			<delay>0.2567</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>data_en</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>bias_addr_gen_And_1Ux1U_1U_1_9</instance_name>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<port_name>ox_enable</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>bias_addr_gen_And_1Ux1U_1U_1_8</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_clear</port_name>
			</path_node>
			<delay>0.2567</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>bias_en</port_name>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>bias_en</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>bias_addr_gen_And_1Ux1U_1U_1_9</instance_name>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_enable</port_name>
			</path_node>
			<delay>0.2111</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>data_en</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>bias_addr_gen_And_1Ux1U_1U_1_9</instance_name>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_enable</port_name>
			</path_node>
			<delay>0.2111</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>bias_en</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>bias_addr_gen_And_1Ux1U_1U_1_9</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_enable</port_name>
			</path_node>
			<delay>0.2111</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>data_en</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>bias_addr_gen_And_1Ux1U_1U_1_9</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_enable</port_name>
			</path_node>
			<delay>0.2111</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_ox_ctrl</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_ox_ctrl</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2338</source_loc>
		<loop>
			<id>19</id>
			<thread>_ox_ctrl</thread>
			<source_path>bias_addr_gen.h</source_path>
			<source_line>85</source_line>
			<source_loc>1713</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_ox_ctrl</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>19</id>
			<thread>_ox_ctrl</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1711</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2407</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>767,1716</sub_loc>
	</source_loc>
	<source_loc>
		<id>2771</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2416,1728</sub_loc>
	</source_loc>
	<source_loc>
		<id>2408</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>767,1728</sub_loc>
	</source_loc>
	<source_loc>
		<id>2769</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2408,1728</sub_loc>
	</source_loc>
	<source_loc>
		<id>2770</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9777</opcode>
		<sub_loc>2408,1728</sub_loc>
	</source_loc>
	<source_loc>
		<id>2773</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2771</sub_loc>
	</source_loc>
	<source_loc>
		<id>2772</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2771</sub_loc>
	</source_loc>
	<source_loc>
		<id>2775</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2408</sub_loc>
	</source_loc>
	<source_loc>
		<id>2404</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>620,1719</sub_loc>
	</source_loc>
	<source_loc>
		<id>2405</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>768,1723</sub_loc>
	</source_loc>
	<source_loc>
		<id>2406</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>740,1727</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.5</path>
		<name>pre_sched</name>
		<thread>_ox_counter</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_ox_counter</thread>
		<value>10</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_ox_counter</thread>
		<value>7</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_ox_counter</thread>
		<value>114</value>
	</intrinsic_muxing>
	<resource>
		<res_id>2</res_id>
		<opcode>2</opcode>
		<latency>0</latency>
		<delay>0.8628</delay>
		<module_name>bias_addr_gen_MuxAdd2i1u16u16u1_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(c ? (sc_uint&lt;16&gt; )
  ((a + 1ULL)) : (sc_uint&lt;16&gt; )
  (b))</label>
		<unit_area>99.1800</unit_area>
		<comb_area>99.1800</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>1</res_id>
		<opcode>1</opcode>
		<latency>0</latency>
		<delay>0.0629</delay>
		<module_name>bias_addr_gen_Muxi0u16u1_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>21.8880</unit_area>
		<comb_area>21.8880</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_ox_counter</thread>
		<op>
			<id>2788</id>
			<opcode>2</opcode>
			<source_loc>2661,1731,1730</source_loc>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2790</id>
			<opcode>27</opcode>
			<source_loc>2661,1731,1730</source_loc>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2791</id>
			<opcode>1</opcode>
			<source_loc>2663,1721</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>_ox_counter</thread>
		<io_op>
			<id>2778</id>
			<source_loc>2407</source_loc>
			<order>1</order>
			<sig_name>ox_cnt</sig_name>
			<label>ox_cnt:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>56</id>
				<op_kind>output</op_kind>
				<object>ox_cnt</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2779</id>
			<source_loc>2771</source_loc>
			<order>2</order>
			<sig_name>ox_cnt</sig_name>
			<label>ox_cnt:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>57</id>
				<op_kind>output</op_kind>
				<object>ox_cnt</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2781</id>
			<source_loc>2404</source_loc>
			<order>3</order>
			<sig_name>init</sig_name>
			<label>init:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>59</id>
				<op_kind>input</op_kind>
				<object>init</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2782</id>
			<source_loc>2405</source_loc>
			<order>4</order>
			<sig_name>ox_clear</sig_name>
			<label>ox_clear:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>60</id>
				<op_kind>input</op_kind>
				<object>ox_clear</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5805000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2780</id>
			<source_loc>2775</source_loc>
			<order>5</order>
			<sig_name>uox_counter_ox_cnt_next</sig_name>
			<label>ox_cnt:uox_counter_ox_cnt_next:write</label>
			<datatype W="16">sc_uint</datatype>
			<op>
				<id>58</id>
				<op_kind>output</op_kind>
				<object>uox_counter_ox_cnt_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2783</id>
			<source_loc>2406</source_loc>
			<order>6</order>
			<sig_name>ox_enable</sig_name>
			<label>ox_enable:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>61</id>
				<op_kind>input</op_kind>
				<object>ox_enable</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1456000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>2784</id>
			<source_loc>2648</source_loc>
			<order>7</order>
			<instance_name>bias_addr_gen_Or_1Ux1U_1U_4_10</instance_name>
			<opcode>36</opcode>
			<label>|</label>
			<op>
				<id>62</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6320000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>2785</id>
			<source_loc>2650</source_loc>
			<order>8</order>
			<instance_name>bias_addr_gen_MuxAdd2i1u16u16u1_4_11</instance_name>
			<opcode>27</opcode>
			<label>
(c ? a + 1 : b)			</label>
			<op>
				<id>63</id>
				<op_kind>mux</op_kind>
				<in_widths>16 1</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4284000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>2786</id>
			<source_loc>2652</source_loc>
			<order>9</order>
			<instance_name>bias_addr_gen_Muxi0u16u1_4_12</instance_name>
			<opcode>1</opcode>
			<label>MUX(2)</label>
			<op>
				<id>64</id>
				<op_kind>mux</op_kind>
				<in_widths>16 1</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6949000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>2787</id>
			<source_loc>2770</source_loc>
			<order>10</order>
			<sig_name>ox_cnt</sig_name>
			<label>ox_cnt:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>65</id>
				<op_kind>output</op_kind>
				<object>ox_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7604000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.5</path>
		<name>post_sched</name>
		<thread>_ox_counter</thread>
	</cdfg>
	<timing_paths>
		<thread>_ox_counter</thread>
		<timing_path>
			<name>_ox_counter_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ox_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.3544</delay>
				<port_name>ox_enable</port_name>
				<state>3</state>
				<source_loc>2783</source_loc>
			</path_node>
			<delay>1.3544</delay>
		</timing_path>
		<timing_path>
			<name>_ox_counter_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ox_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.9195</delay>
				<port_name>ox_clear</port_name>
				<state>3</state>
				<source_loc>2782</source_loc>
			</path_node>
			<delay>0.9195</delay>
		</timing_path>
		<timing_path>
			<name>_ox_counter_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ox_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_cnt</port_name>
				<state>3</state>
				<source_loc>2408</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_ox_counter_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ox_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_cnt</port_name>
				<state>3</state>
				<source_loc>2787</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_ox_counter_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ox_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_cnt</port_name>
				<state>2</state>
				<source_loc>2774</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_ox_counter_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ox_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_cnt</port_name>
				<state>1</state>
				<source_loc>2778</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_ox_counter</thread>
		<timing_path>
			<name>_ox_counter_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ox_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.3544</delay>
				<port_name>ox_enable</port_name>
			</path_node>
			<delay>1.3544</delay>
		</timing_path>
		<timing_path>
			<name>_ox_counter_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ox_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.9195</delay>
				<port_name>ox_clear</port_name>
			</path_node>
			<delay>0.9195</delay>
		</timing_path>
		<timing_path>
			<name>_ox_counter_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ox_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_ox_counter_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ox_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_ox_counter_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ox_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_ox_counter_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ox_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_ox_counter</thread>
		<reg_op>
			<id>2798</id>
			<source_loc>2778</source_loc>
			<name>ox_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>ox_cnt</instance_name>
			<op>
				<id>56</id>
				<op_kind>reg</op_kind>
				<object>ox_cnt</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2799</id>
			<source_loc>2787</source_loc>
			<name>ox_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>ox_cnt</instance_name>
			<op>
				<id>65</id>
				<op_kind>reg</op_kind>
				<object>ox_cnt</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_ox_counter</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2338</source_loc>
		<loop>
			<id>17</id>
			<thread>_ox_counter</thread>
			<source_path>bias_addr_gen.h</source_path>
			<source_line>90</source_line>
			<source_loc>1741</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_ox_counter</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>17</id>
			<thread>_ox_counter</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1736</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2396</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>771,1747</sub_loc>
	</source_loc>
	<source_loc>
		<id>2397</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>773,1748</sub_loc>
	</source_loc>
	<source_loc>
		<id>1680</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>104</line>
		<col>17</col>
	</source_loc>
	<source_loc>
		<id>2400</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>770,1680</sub_loc>
	</source_loc>
	<source_loc>
		<id>2808</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2400</sub_loc>
	</source_loc>
	<source_loc>
		<id>2398</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>772,1744</sub_loc>
	</source_loc>
	<source_loc>
		<id>2806</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2398,1744</sub_loc>
	</source_loc>
	<source_loc>
		<id>2807</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9773</opcode>
		<sub_loc>2398,1744</sub_loc>
	</source_loc>
	<source_loc>
		<id>2395</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>768,1743</sub_loc>
	</source_loc>
	<source_loc>
		<id>2399</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>770,1742</sub_loc>
	</source_loc>
	<source_loc>
		<id>2809</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2399</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.6</path>
		<name>pre_sched</name>
		<thread>_oy_ctrl</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_oy_ctrl</thread>
		<value>8</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_oy_ctrl</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_oy_ctrl</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_oy_ctrl</thread>
	</pm_ops>
	<sched_ops>
		<thread>_oy_ctrl</thread>
		<io_op>
			<id>2812</id>
			<source_loc>2396</source_loc>
			<order>1</order>
			<sig_name>oy_cnt</sig_name>
			<label>oy_cnt:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>75</id>
				<op_kind>input</op_kind>
				<object>oy_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2813</id>
			<source_loc>2397</source_loc>
			<order>2</order>
			<sig_name>oy_cnt_max</sig_name>
			<label>oy_cnt_max:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>76</id>
				<op_kind>input</op_kind>
				<object>oy_cnt_max</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2810</id>
			<source_loc>2808</source_loc>
			<order>3</order>
			<sig_name>uoy_ctrl_oy_enable_prev</sig_name>
			<label>oy_enable:uoy_ctrl_oy_enable_prev:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>73</id>
				<op_kind>output</op_kind>
				<object>uoy_ctrl_oy_enable_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2811</id>
			<source_loc>2395</source_loc>
			<order>4</order>
			<sig_name>ox_clear</sig_name>
			<label>ox_clear:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>74</id>
				<op_kind>input</op_kind>
				<object>ox_clear</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5805000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2817</id>
			<source_loc>2809</source_loc>
			<order>5</order>
			<sig_name>oy_enable</sig_name>
			<label>oy_enable:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>80</id>
				<op_kind>output</op_kind>
				<object>oy_enable</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6460000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>2814</id>
			<source_loc>2645</source_loc>
			<order>6</order>
			<instance_name>bias_addr_gen_EqSubi1u16u16_1_13</instance_name>
			<opcode>30</opcode>
			<label>
b == a - 1			</label>
			<op>
				<id>77</id>
				<op_kind>eq</op_kind>
				<in_widths>16 16</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5349000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>2815</id>
			<source_loc>2646</source_loc>
			<order>7</order>
			<instance_name>bias_addr_gen_And_1Ux1U_1U_1_14</instance_name>
			<opcode>34</opcode>
			<label>&amp;</label>
			<op>
				<id>78</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5805000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>2816</id>
			<source_loc>2807</source_loc>
			<order>8</order>
			<sig_name>oy_clear</sig_name>
			<label>oy_clear:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>79</id>
				<op_kind>output</op_kind>
				<object>oy_clear</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6460000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.6</path>
		<name>post_sched</name>
		<thread>_oy_ctrl</thread>
	</cdfg>
	<timing_paths>
		<thread>_oy_ctrl</thread>
		<timing_path>
			<name>_oy_ctrl_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.9195</delay>
				<port_name>ox_clear</port_name>
				<state>2</state>
				<source_loc>2811</source_loc>
			</path_node>
			<delay>0.9195</delay>
		</timing_path>
		<timing_path>
			<name>_oy_ctrl_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5805</delay>
				<port_name>ox_clear</port_name>
				<state>2</state>
				<source_loc>2811</source_loc>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<port_name>oy_enable</port_name>
				<state>2</state>
				<source_loc>2400</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_clear</port_name>
				<state>2</state>
				<source_loc>2816</source_loc>
			</path_node>
			<delay>0.6916</delay>
		</timing_path>
		<timing_path>
			<name>_oy_ctrl_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>oy_cnt_max</port_name>
				<state>2</state>
				<source_loc>2813</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.4209</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_clear</port_name>
				<state>2</state>
				<source_loc>2816</source_loc>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_oy_ctrl_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>oy_cnt</port_name>
				<state>2</state>
				<source_loc>2812</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.4209</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_clear</port_name>
				<state>2</state>
				<source_loc>2816</source_loc>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_oy_ctrl_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5805</delay>
				<port_name>ox_clear</port_name>
				<state>2</state>
				<source_loc>2811</source_loc>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_enable</port_name>
				<state>2</state>
				<source_loc>2400</source_loc>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_oy_ctrl_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5805</delay>
				<port_name>ox_clear</port_name>
				<state>2</state>
				<source_loc>2811</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_enable</port_name>
				<state>2</state>
				<source_loc>2817</source_loc>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_oy_ctrl_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt_max</port_name>
				<state>2</state>
				<source_loc>2813</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_oy_ctrl_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt</port_name>
				<state>2</state>
				<source_loc>2812</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_oy_ctrl</thread>
		<timing_path>
			<name>_oy_ctrl_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.9195</delay>
				<port_name>ox_clear</port_name>
			</path_node>
			<delay>0.9195</delay>
		</timing_path>
		<timing_path>
			<name>_oy_ctrl_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5805</delay>
				<port_name>ox_clear</port_name>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<port_name>oy_enable</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>bias_addr_gen_And_1Ux1U_1U_1_14</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_clear</port_name>
			</path_node>
			<delay>0.6916</delay>
		</timing_path>
		<timing_path>
			<name>_oy_ctrl_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>oy_cnt_max</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.4209</delay>
				<instance_name>bias_addr_gen_EqSubi1u16u16_1_13</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>bias_addr_gen_And_1Ux1U_1U_1_14</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_clear</port_name>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_oy_ctrl_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>oy_cnt</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.4209</delay>
				<instance_name>bias_addr_gen_EqSubi1u16u16_1_13</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>bias_addr_gen_And_1Ux1U_1U_1_14</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_clear</port_name>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_oy_ctrl_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5805</delay>
				<port_name>ox_clear</port_name>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_enable</port_name>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_oy_ctrl_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5805</delay>
				<port_name>ox_clear</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_enable</port_name>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_oy_ctrl_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt_max</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_oy_ctrl_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_oy_ctrl</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_oy_ctrl</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2338</source_loc>
		<loop>
			<id>15</id>
			<thread>_oy_ctrl</thread>
			<source_path>bias_addr_gen.h</source_path>
			<source_line>101</source_line>
			<source_loc>1756</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_oy_ctrl</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>15</id>
			<thread>_oy_ctrl</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1754</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2387</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>771,1759</sub_loc>
	</source_loc>
	<source_loc>
		<id>2822</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2396,1771</sub_loc>
	</source_loc>
	<source_loc>
		<id>2388</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>771,1771</sub_loc>
	</source_loc>
	<source_loc>
		<id>2820</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2388,1771</sub_loc>
	</source_loc>
	<source_loc>
		<id>2821</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9774</opcode>
		<sub_loc>2388,1771</sub_loc>
	</source_loc>
	<source_loc>
		<id>2824</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2822</sub_loc>
	</source_loc>
	<source_loc>
		<id>2823</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2822</sub_loc>
	</source_loc>
	<source_loc>
		<id>2826</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2388</sub_loc>
	</source_loc>
	<source_loc>
		<id>2384</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>620,1762</sub_loc>
	</source_loc>
	<source_loc>
		<id>2385</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>772,1766</sub_loc>
	</source_loc>
	<source_loc>
		<id>2386</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>770,1770</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.7</path>
		<name>pre_sched</name>
		<thread>_oy_counter</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_oy_counter</thread>
		<value>10</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_oy_counter</thread>
		<value>7</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_oy_counter</thread>
		<value>114</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_oy_counter</thread>
		<op>
			<id>2839</id>
			<opcode>2</opcode>
			<source_loc>2658,1774,1773</source_loc>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2841</id>
			<opcode>27</opcode>
			<source_loc>2658,1774,1773</source_loc>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2842</id>
			<opcode>1</opcode>
			<source_loc>2660,1764</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>_oy_counter</thread>
		<io_op>
			<id>2829</id>
			<source_loc>2387</source_loc>
			<order>1</order>
			<sig_name>oy_cnt</sig_name>
			<label>oy_cnt:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>85</id>
				<op_kind>output</op_kind>
				<object>oy_cnt</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2830</id>
			<source_loc>2822</source_loc>
			<order>2</order>
			<sig_name>oy_cnt</sig_name>
			<label>oy_cnt:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>86</id>
				<op_kind>output</op_kind>
				<object>oy_cnt</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2832</id>
			<source_loc>2384</source_loc>
			<order>3</order>
			<sig_name>init</sig_name>
			<label>init:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>88</id>
				<op_kind>input</op_kind>
				<object>init</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2833</id>
			<source_loc>2385</source_loc>
			<order>4</order>
			<sig_name>oy_clear</sig_name>
			<label>oy_clear:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>89</id>
				<op_kind>input</op_kind>
				<object>oy_clear</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6261000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2831</id>
			<source_loc>2826</source_loc>
			<order>5</order>
			<sig_name>uoy_counter_oy_cnt_next</sig_name>
			<label>oy_cnt:uoy_counter_oy_cnt_next:write</label>
			<datatype W="16">sc_uint</datatype>
			<op>
				<id>87</id>
				<op_kind>output</op_kind>
				<object>uoy_counter_oy_cnt_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2834</id>
			<source_loc>2386</source_loc>
			<order>6</order>
			<sig_name>oy_enable</sig_name>
			<label>oy_enable:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>90</id>
				<op_kind>input</op_kind>
				<object>oy_enable</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5805000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>2835</id>
			<source_loc>2636</source_loc>
			<order>7</order>
			<instance_name>bias_addr_gen_Or_1Ux1U_1U_4_15</instance_name>
			<opcode>36</opcode>
			<label>|</label>
			<op>
				<id>91</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6776000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>2836</id>
			<source_loc>2638</source_loc>
			<order>8</order>
			<instance_name>bias_addr_gen_MuxAdd2i1u16u16u1_1_16</instance_name>
			<opcode>27</opcode>
			<label>
(c ? a + 1 : b)			</label>
			<op>
				<id>92</id>
				<op_kind>mux</op_kind>
				<in_widths>16 1</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.8633000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>2837</id>
			<source_loc>2642</source_loc>
			<order>9</order>
			<instance_name>bias_addr_gen_Muxi0u16u1_4_17</instance_name>
			<opcode>1</opcode>
			<label>MUX(2)</label>
			<op>
				<id>93</id>
				<op_kind>mux</op_kind>
				<in_widths>16 1</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.9262000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>2838</id>
			<source_loc>2821</source_loc>
			<order>10</order>
			<sig_name>oy_cnt</sig_name>
			<label>oy_cnt:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>94</id>
				<op_kind>output</op_kind>
				<object>oy_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.9917000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.7</path>
		<name>post_sched</name>
		<thread>_oy_counter</thread>
	</cdfg>
	<timing_paths>
		<thread>_oy_counter</thread>
		<timing_path>
			<name>_oy_counter_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_oy_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.9195</delay>
				<port_name>oy_enable</port_name>
				<state>3</state>
				<source_loc>2834</source_loc>
			</path_node>
			<delay>0.9195</delay>
		</timing_path>
		<timing_path>
			<name>_oy_counter_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_oy_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.8739</delay>
				<port_name>oy_clear</port_name>
				<state>3</state>
				<source_loc>2833</source_loc>
			</path_node>
			<delay>0.8739</delay>
		</timing_path>
		<timing_path>
			<name>_oy_counter_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_oy_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt</port_name>
				<state>3</state>
				<source_loc>2388</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_oy_counter_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_oy_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt</port_name>
				<state>3</state>
				<source_loc>2838</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_oy_counter_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_oy_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt</port_name>
				<state>2</state>
				<source_loc>2825</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_oy_counter_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_oy_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt</port_name>
				<state>1</state>
				<source_loc>2829</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_oy_counter</thread>
		<timing_path>
			<name>_oy_counter_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_oy_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.9195</delay>
				<port_name>oy_enable</port_name>
			</path_node>
			<delay>0.9195</delay>
		</timing_path>
		<timing_path>
			<name>_oy_counter_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_oy_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.8739</delay>
				<port_name>oy_clear</port_name>
			</path_node>
			<delay>0.8739</delay>
		</timing_path>
		<timing_path>
			<name>_oy_counter_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_oy_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_oy_counter_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_oy_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_oy_counter_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_oy_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_oy_counter_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_oy_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_oy_counter</thread>
		<reg_op>
			<id>2848</id>
			<source_loc>2829</source_loc>
			<name>oy_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>oy_cnt</instance_name>
			<op>
				<id>85</id>
				<op_kind>reg</op_kind>
				<object>oy_cnt</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2849</id>
			<source_loc>2838</source_loc>
			<name>oy_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>oy_cnt</instance_name>
			<op>
				<id>94</id>
				<op_kind>reg</op_kind>
				<object>oy_cnt</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_oy_counter</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2338</source_loc>
		<loop>
			<id>13</id>
			<thread>_oy_counter</thread>
			<source_path>bias_addr_gen.h</source_path>
			<source_line>106</source_line>
			<source_loc>1784</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_oy_counter</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>13</id>
			<thread>_oy_counter</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1779</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2376</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>775,1790</sub_loc>
	</source_loc>
	<source_loc>
		<id>2377</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>783,1791</sub_loc>
	</source_loc>
	<source_loc>
		<id>1788</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>120</line>
		<col>17</col>
	</source_loc>
	<source_loc>
		<id>2380</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>774,1788</sub_loc>
	</source_loc>
	<source_loc>
		<id>2857</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2380</sub_loc>
	</source_loc>
	<source_loc>
		<id>2378</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>776,1787</sub_loc>
	</source_loc>
	<source_loc>
		<id>2855</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2378,1787</sub_loc>
	</source_loc>
	<source_loc>
		<id>2856</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9771</opcode>
		<sub_loc>2378,1787</sub_loc>
	</source_loc>
	<source_loc>
		<id>2375</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>772,1786</sub_loc>
	</source_loc>
	<source_loc>
		<id>2379</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>774,1785</sub_loc>
	</source_loc>
	<source_loc>
		<id>2858</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2379</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.8</path>
		<name>pre_sched</name>
		<thread>_of_ctrl</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_of_ctrl</thread>
		<value>8</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_of_ctrl</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_of_ctrl</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_of_ctrl</thread>
	</pm_ops>
	<sched_ops>
		<thread>_of_ctrl</thread>
		<io_op>
			<id>2861</id>
			<source_loc>2376</source_loc>
			<order>1</order>
			<sig_name>of_cnt</sig_name>
			<label>of_cnt:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>104</id>
				<op_kind>input</op_kind>
				<object>of_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2862</id>
			<source_loc>2377</source_loc>
			<order>2</order>
			<sig_name>of_cnt_max</sig_name>
			<label>of_cnt_max:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>105</id>
				<op_kind>input</op_kind>
				<object>of_cnt_max</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2859</id>
			<source_loc>2857</source_loc>
			<order>3</order>
			<sig_name>uof_ctrl_of_enable_prev</sig_name>
			<label>of_enable:uof_ctrl_of_enable_prev:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>102</id>
				<op_kind>output</op_kind>
				<object>uof_ctrl_of_enable_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2860</id>
			<source_loc>2375</source_loc>
			<order>4</order>
			<sig_name>oy_clear</sig_name>
			<label>oy_clear:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>103</id>
				<op_kind>input</op_kind>
				<object>oy_clear</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6261000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2866</id>
			<source_loc>2858</source_loc>
			<order>5</order>
			<sig_name>of_enable</sig_name>
			<label>of_enable:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>109</id>
				<op_kind>output</op_kind>
				<object>of_enable</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6916000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>2863</id>
			<source_loc>2633</source_loc>
			<order>6</order>
			<instance_name>bias_addr_gen_EqSubi1u16u16_1_18</instance_name>
			<opcode>30</opcode>
			<label>
b == a - 1			</label>
			<op>
				<id>106</id>
				<op_kind>eq</op_kind>
				<in_widths>16 16</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5349000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>2864</id>
			<source_loc>2634</source_loc>
			<order>7</order>
			<instance_name>bias_addr_gen_And_1Ux1U_1U_1_19</instance_name>
			<opcode>34</opcode>
			<label>&amp;</label>
			<op>
				<id>107</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5805000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>2865</id>
			<source_loc>2856</source_loc>
			<order>8</order>
			<sig_name>of_clear</sig_name>
			<label>of_clear:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>108</id>
				<op_kind>output</op_kind>
				<object>of_clear</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6460000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.8</path>
		<name>post_sched</name>
		<thread>_of_ctrl</thread>
	</cdfg>
	<timing_paths>
		<thread>_of_ctrl</thread>
		<timing_path>
			<name>_of_ctrl_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_of_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.8739</delay>
				<port_name>oy_clear</port_name>
				<state>2</state>
				<source_loc>2860</source_loc>
			</path_node>
			<delay>0.8739</delay>
		</timing_path>
		<timing_path>
			<name>_of_ctrl_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_of_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.6261</delay>
				<port_name>oy_clear</port_name>
				<state>2</state>
				<source_loc>2860</source_loc>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<port_name>of_enable</port_name>
				<state>2</state>
				<source_loc>2380</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_clear</port_name>
				<state>2</state>
				<source_loc>2865</source_loc>
			</path_node>
			<delay>0.7372</delay>
		</timing_path>
		<timing_path>
			<name>_of_ctrl_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_of_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.6261</delay>
				<port_name>oy_clear</port_name>
				<state>2</state>
				<source_loc>2860</source_loc>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable</port_name>
				<state>2</state>
				<source_loc>2380</source_loc>
			</path_node>
			<delay>0.6916</delay>
		</timing_path>
		<timing_path>
			<name>_of_ctrl_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_of_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.6261</delay>
				<port_name>oy_clear</port_name>
				<state>2</state>
				<source_loc>2860</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable</port_name>
				<state>2</state>
				<source_loc>2866</source_loc>
			</path_node>
			<delay>0.6916</delay>
		</timing_path>
		<timing_path>
			<name>_of_ctrl_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_of_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>of_cnt_max</port_name>
				<state>2</state>
				<source_loc>2862</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.4209</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_clear</port_name>
				<state>2</state>
				<source_loc>2865</source_loc>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_of_ctrl_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_of_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>of_cnt</port_name>
				<state>2</state>
				<source_loc>2861</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.4209</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_clear</port_name>
				<state>2</state>
				<source_loc>2865</source_loc>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_of_ctrl_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_of_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt_max</port_name>
				<state>2</state>
				<source_loc>2862</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_of_ctrl_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_of_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt</port_name>
				<state>2</state>
				<source_loc>2861</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_of_ctrl</thread>
		<timing_path>
			<name>_of_ctrl_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_of_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.8739</delay>
				<port_name>oy_clear</port_name>
			</path_node>
			<delay>0.8739</delay>
		</timing_path>
		<timing_path>
			<name>_of_ctrl_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_of_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.6261</delay>
				<port_name>oy_clear</port_name>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<port_name>of_enable</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>bias_addr_gen_And_1Ux1U_1U_1_19</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_clear</port_name>
			</path_node>
			<delay>0.7372</delay>
		</timing_path>
		<timing_path>
			<name>_of_ctrl_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_of_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.6261</delay>
				<port_name>oy_clear</port_name>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable</port_name>
			</path_node>
			<delay>0.6916</delay>
		</timing_path>
		<timing_path>
			<name>_of_ctrl_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_of_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.6261</delay>
				<port_name>oy_clear</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable</port_name>
			</path_node>
			<delay>0.6916</delay>
		</timing_path>
		<timing_path>
			<name>_of_ctrl_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_of_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>of_cnt_max</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.4209</delay>
				<instance_name>bias_addr_gen_EqSubi1u16u16_1_18</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>bias_addr_gen_And_1Ux1U_1U_1_19</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_clear</port_name>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_of_ctrl_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_of_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>of_cnt</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.4209</delay>
				<instance_name>bias_addr_gen_EqSubi1u16u16_1_18</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>bias_addr_gen_And_1Ux1U_1U_1_19</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_clear</port_name>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_of_ctrl_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_of_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt_max</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_of_ctrl_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_of_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_of_ctrl</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_of_ctrl</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2338</source_loc>
		<loop>
			<id>11</id>
			<thread>_of_ctrl</thread>
			<source_path>bias_addr_gen.h</source_path>
			<source_line>117</source_line>
			<source_loc>1799</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_of_ctrl</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>11</id>
			<thread>_of_ctrl</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1797</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2367</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>775,1802</sub_loc>
	</source_loc>
	<source_loc>
		<id>2867</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2701,2861</sub_loc>
	</source_loc>
	<source_loc>
		<id>2872</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2867,1814</sub_loc>
	</source_loc>
	<source_loc>
		<id>2368</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>775,1814</sub_loc>
	</source_loc>
	<source_loc>
		<id>2870</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2368,1814</sub_loc>
	</source_loc>
	<source_loc>
		<id>2871</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9767</opcode>
		<sub_loc>2368,1814</sub_loc>
	</source_loc>
	<source_loc>
		<id>2874</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2872</sub_loc>
	</source_loc>
	<source_loc>
		<id>2873</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2872</sub_loc>
	</source_loc>
	<source_loc>
		<id>2876</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2368</sub_loc>
	</source_loc>
	<source_loc>
		<id>2364</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>620,1805</sub_loc>
	</source_loc>
	<source_loc>
		<id>2365</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>776,1809</sub_loc>
	</source_loc>
	<source_loc>
		<id>2366</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>774,1813</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.9</path>
		<name>pre_sched</name>
		<thread>_of_counter</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_of_counter</thread>
		<value>10</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_of_counter</thread>
		<value>7</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_of_counter</thread>
		<value>114</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_of_counter</thread>
		<op>
			<id>2889</id>
			<opcode>2</opcode>
			<source_loc>2655,1817,1816</source_loc>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2891</id>
			<opcode>27</opcode>
			<source_loc>2655,1817,1816</source_loc>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2892</id>
			<opcode>1</opcode>
			<source_loc>2657,1807</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>_of_counter</thread>
		<io_op>
			<id>2879</id>
			<source_loc>2367</source_loc>
			<order>1</order>
			<sig_name>of_cnt</sig_name>
			<label>of_cnt:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>114</id>
				<op_kind>output</op_kind>
				<object>of_cnt</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2880</id>
			<source_loc>2872</source_loc>
			<order>2</order>
			<sig_name>of_cnt</sig_name>
			<label>of_cnt:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>115</id>
				<op_kind>output</op_kind>
				<object>of_cnt</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2882</id>
			<source_loc>2364</source_loc>
			<order>3</order>
			<sig_name>init</sig_name>
			<label>init:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>117</id>
				<op_kind>input</op_kind>
				<object>init</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2883</id>
			<source_loc>2365</source_loc>
			<order>4</order>
			<sig_name>of_clear</sig_name>
			<label>of_clear:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>118</id>
				<op_kind>input</op_kind>
				<object>of_clear</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6717000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2881</id>
			<source_loc>2876</source_loc>
			<order>5</order>
			<sig_name>uof_counter_of_cnt_next</sig_name>
			<label>of_cnt:uof_counter_of_cnt_next:write</label>
			<datatype W="16">sc_uint</datatype>
			<op>
				<id>116</id>
				<op_kind>output</op_kind>
				<object>uof_counter_of_cnt_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2884</id>
			<source_loc>2366</source_loc>
			<order>6</order>
			<sig_name>of_enable</sig_name>
			<label>of_enable:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>119</id>
				<op_kind>input</op_kind>
				<object>of_enable</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6261000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>2885</id>
			<source_loc>2622</source_loc>
			<order>7</order>
			<instance_name>bias_addr_gen_Or_1Ux1U_1U_4_20</instance_name>
			<opcode>36</opcode>
			<label>|</label>
			<op>
				<id>120</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7232000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>2886</id>
			<source_loc>2624</source_loc>
			<order>8</order>
			<instance_name>bias_addr_gen_MuxAdd2i1u16u16u1_1_21</instance_name>
			<opcode>27</opcode>
			<label>
(c ? a + 1 : b)			</label>
			<op>
				<id>121</id>
				<op_kind>mux</op_kind>
				<in_widths>16 1</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.9089000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>2887</id>
			<source_loc>2630</source_loc>
			<order>9</order>
			<instance_name>bias_addr_gen_Muxi0u16u1_4_22</instance_name>
			<opcode>1</opcode>
			<label>MUX(2)</label>
			<op>
				<id>122</id>
				<op_kind>mux</op_kind>
				<in_widths>16 1</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.9718000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>2888</id>
			<source_loc>2871</source_loc>
			<order>10</order>
			<sig_name>of_cnt</sig_name>
			<label>of_cnt:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>123</id>
				<op_kind>output</op_kind>
				<object>of_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.0373000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.9</path>
		<name>post_sched</name>
		<thread>_of_counter</thread>
	</cdfg>
	<timing_paths>
		<thread>_of_counter</thread>
		<timing_path>
			<name>_of_counter_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_of_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.8739</delay>
				<port_name>of_enable</port_name>
				<state>3</state>
				<source_loc>2884</source_loc>
			</path_node>
			<delay>0.8739</delay>
		</timing_path>
		<timing_path>
			<name>_of_counter_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_of_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.8283</delay>
				<port_name>of_clear</port_name>
				<state>3</state>
				<source_loc>2883</source_loc>
			</path_node>
			<delay>0.8283</delay>
		</timing_path>
		<timing_path>
			<name>_of_counter_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_of_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt</port_name>
				<state>3</state>
				<source_loc>2368</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_of_counter_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_of_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt</port_name>
				<state>3</state>
				<source_loc>2888</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_of_counter_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_of_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt</port_name>
				<state>2</state>
				<source_loc>2875</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_of_counter_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_of_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt</port_name>
				<state>1</state>
				<source_loc>2879</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_of_counter</thread>
		<timing_path>
			<name>_of_counter_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_of_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.8739</delay>
				<port_name>of_enable</port_name>
			</path_node>
			<delay>0.8739</delay>
		</timing_path>
		<timing_path>
			<name>_of_counter_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_of_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.8283</delay>
				<port_name>of_clear</port_name>
			</path_node>
			<delay>0.8283</delay>
		</timing_path>
		<timing_path>
			<name>_of_counter_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_of_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_of_counter_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_of_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_of_counter_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_of_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_of_counter_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_of_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_of_counter</thread>
		<reg_op>
			<id>2898</id>
			<source_loc>2879</source_loc>
			<name>of_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>of_cnt</instance_name>
			<op>
				<id>114</id>
				<op_kind>reg</op_kind>
				<object>of_cnt</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2899</id>
			<source_loc>2888</source_loc>
			<name>of_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>of_cnt</instance_name>
			<op>
				<id>123</id>
				<op_kind>reg</op_kind>
				<object>of_cnt</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_of_counter</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2338</source_loc>
		<loop>
			<id>9</id>
			<thread>_of_counter</thread>
			<source_path>bias_addr_gen.h</source_path>
			<source_line>122</source_line>
			<source_loc>1827</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_of_counter</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>9</id>
			<thread>_of_counter</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1822</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>1546</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>57</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>2435</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>777,1546</sub_loc>
	</source_loc>
	<source_loc>
		<id>1548</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>58</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>2436</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>778,1548</sub_loc>
	</source_loc>
	<source_loc>
		<id>1550</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>59</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>2437</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>779,1550</sub_loc>
	</source_loc>
	<source_loc>
		<id>1552</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>60</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>2438</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>780,1552</sub_loc>
	</source_loc>
	<source_loc>
		<id>1554</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>61</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>2439</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>781,1554</sub_loc>
	</source_loc>
	<source_loc>
		<id>2434</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>782,1634</sub_loc>
	</source_loc>
	<source_loc>
		<id>1558</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>65</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>2905</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>777,1558</sub_loc>
	</source_loc>
	<source_loc>
		<id>2440</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>777,1558</sub_loc>
	</source_loc>
	<source_loc>
		<id>2930</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2440</sub_loc>
	</source_loc>
	<source_loc>
		<id>2907</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2905</sub_loc>
	</source_loc>
	<source_loc>
		<id>2906</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2905</sub_loc>
	</source_loc>
	<source_loc>
		<id>1560</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>66</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>2909</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>778,1560</sub_loc>
	</source_loc>
	<source_loc>
		<id>2441</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>778,1560</sub_loc>
	</source_loc>
	<source_loc>
		<id>2929</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2441</sub_loc>
	</source_loc>
	<source_loc>
		<id>2911</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2909</sub_loc>
	</source_loc>
	<source_loc>
		<id>2910</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2909</sub_loc>
	</source_loc>
	<source_loc>
		<id>1562</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>67</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>2913</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>779,1562</sub_loc>
	</source_loc>
	<source_loc>
		<id>2443</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>779,1562</sub_loc>
	</source_loc>
	<source_loc>
		<id>2928</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2443</sub_loc>
	</source_loc>
	<source_loc>
		<id>2915</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2913</sub_loc>
	</source_loc>
	<source_loc>
		<id>2914</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2913</sub_loc>
	</source_loc>
	<source_loc>
		<id>1564</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>68</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>2917</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>780,1564</sub_loc>
	</source_loc>
	<source_loc>
		<id>2445</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>780,1564</sub_loc>
	</source_loc>
	<source_loc>
		<id>2927</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2445</sub_loc>
	</source_loc>
	<source_loc>
		<id>2919</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2917</sub_loc>
	</source_loc>
	<source_loc>
		<id>2918</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2917</sub_loc>
	</source_loc>
	<source_loc>
		<id>1566</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>69</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>2921</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>781,1566</sub_loc>
	</source_loc>
	<source_loc>
		<id>2447</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>781,1566</sub_loc>
	</source_loc>
	<source_loc>
		<id>2926</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2447</sub_loc>
	</source_loc>
	<source_loc>
		<id>2923</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2921</sub_loc>
	</source_loc>
	<source_loc>
		<id>2922</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2921</sub_loc>
	</source_loc>
	<source_loc>
		<id>1561</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>66</line>
		<col>22</col>
	</source_loc>
	<source_loc>
		<id>2442</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>777,1561</sub_loc>
	</source_loc>
	<source_loc>
		<id>1563</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>67</line>
		<col>22</col>
	</source_loc>
	<source_loc>
		<id>2444</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>778,1563</sub_loc>
	</source_loc>
	<source_loc>
		<id>1565</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>68</line>
		<col>22</col>
	</source_loc>
	<source_loc>
		<id>2446</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>779,1565</sub_loc>
	</source_loc>
	<source_loc>
		<id>1567</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>69</line>
		<col>22</col>
	</source_loc>
	<source_loc>
		<id>2448</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>780,1567</sub_loc>
	</source_loc>
	<source_loc>
		<id>1569</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>70</line>
		<col>22</col>
	</source_loc>
	<source_loc>
		<id>2450</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>781,1569</sub_loc>
	</source_loc>
	<source_loc>
		<id>2449</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>782,1647</sub_loc>
	</source_loc>
	<source_loc>
		<id>2925</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2449</sub_loc>
	</source_loc>
	<source_loc>
		<id>2433</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>774,1638</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.10</path>
		<name>pre_sched</name>
		<thread>_delay</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_delay</thread>
		<value>23</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_delay</thread>
		<value>23</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_delay</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_delay</thread>
	</pm_ops>
	<sched_ops>
		<thread>_delay</thread>
		<io_op>
			<id>2931</id>
			<source_loc>2435</source_loc>
			<order>1</order>
			<sig_name>of_enable_1d</sig_name>
			<label>of_enable_1d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>131</id>
				<op_kind>output</op_kind>
				<object>of_enable_1d</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2932</id>
			<source_loc>2436</source_loc>
			<order>2</order>
			<sig_name>of_enable_2d</sig_name>
			<label>of_enable_2d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>132</id>
				<op_kind>output</op_kind>
				<object>of_enable_2d</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2933</id>
			<source_loc>2437</source_loc>
			<order>3</order>
			<sig_name>of_enable_3d</sig_name>
			<label>of_enable_3d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>133</id>
				<op_kind>output</op_kind>
				<object>of_enable_3d</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2934</id>
			<source_loc>2438</source_loc>
			<order>4</order>
			<sig_name>of_enable_4d</sig_name>
			<label>of_enable_4d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>134</id>
				<op_kind>output</op_kind>
				<object>of_enable_4d</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2935</id>
			<source_loc>2439</source_loc>
			<order>5</order>
			<sig_name>of_enable_5d</sig_name>
			<label>of_enable_5d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>135</id>
				<op_kind>output</op_kind>
				<object>of_enable_5d</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2936</id>
			<source_loc>2434</source_loc>
			<order>6</order>
			<sig_name>of_enable_6d</sig_name>
			<label>of_enable_6d:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>136</id>
				<op_kind>output</op_kind>
				<object>of_enable_6d</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2937</id>
			<source_loc>2905</source_loc>
			<order>7</order>
			<sig_name>of_enable_1d</sig_name>
			<label>of_enable_1d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>137</id>
				<op_kind>output</op_kind>
				<object>of_enable_1d</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2938</id>
			<source_loc>2909</source_loc>
			<order>8</order>
			<sig_name>of_enable_2d</sig_name>
			<label>of_enable_2d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>138</id>
				<op_kind>output</op_kind>
				<object>of_enable_2d</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2939</id>
			<source_loc>2913</source_loc>
			<order>9</order>
			<sig_name>of_enable_3d</sig_name>
			<label>of_enable_3d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>139</id>
				<op_kind>output</op_kind>
				<object>of_enable_3d</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2940</id>
			<source_loc>2917</source_loc>
			<order>10</order>
			<sig_name>of_enable_4d</sig_name>
			<label>of_enable_4d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>140</id>
				<op_kind>output</op_kind>
				<object>of_enable_4d</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2941</id>
			<source_loc>2921</source_loc>
			<order>11</order>
			<sig_name>of_enable_5d</sig_name>
			<label>of_enable_5d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>141</id>
				<op_kind>output</op_kind>
				<object>of_enable_5d</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2942</id>
			<source_loc>2433</source_loc>
			<order>12</order>
			<sig_name>of_enable</sig_name>
			<label>of_enable:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>142</id>
				<op_kind>input</op_kind>
				<object>of_enable</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6261000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2943</id>
			<source_loc>2442</source_loc>
			<order>13</order>
			<sig_name>of_enable_1d</sig_name>
			<label>of_enable_1d:read</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>143</id>
				<op_kind>input</op_kind>
				<object>of_enable_1d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2944</id>
			<source_loc>2444</source_loc>
			<order>14</order>
			<sig_name>of_enable_2d</sig_name>
			<label>of_enable_2d:read</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>144</id>
				<op_kind>input</op_kind>
				<object>of_enable_2d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2945</id>
			<source_loc>2446</source_loc>
			<order>15</order>
			<sig_name>of_enable_3d</sig_name>
			<label>of_enable_3d:read</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>145</id>
				<op_kind>input</op_kind>
				<object>of_enable_3d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2946</id>
			<source_loc>2448</source_loc>
			<order>16</order>
			<sig_name>of_enable_4d</sig_name>
			<label>of_enable_4d:read</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>146</id>
				<op_kind>input</op_kind>
				<object>of_enable_4d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2947</id>
			<source_loc>2450</source_loc>
			<order>17</order>
			<sig_name>of_enable_5d</sig_name>
			<label>of_enable_5d:read</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>147</id>
				<op_kind>input</op_kind>
				<object>of_enable_5d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2948</id>
			<source_loc>2925</source_loc>
			<order>18</order>
			<sig_name>of_enable_6d</sig_name>
			<label>of_enable_6d:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>148</id>
				<op_kind>output</op_kind>
				<object>of_enable_6d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2935000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2949</id>
			<source_loc>2926</source_loc>
			<order>19</order>
			<sig_name>of_enable_5d</sig_name>
			<label>of_enable_5d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>149</id>
				<op_kind>output</op_kind>
				<object>of_enable_5d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2935000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2950</id>
			<source_loc>2927</source_loc>
			<order>20</order>
			<sig_name>of_enable_4d</sig_name>
			<label>of_enable_4d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>150</id>
				<op_kind>output</op_kind>
				<object>of_enable_4d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2935000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2951</id>
			<source_loc>2928</source_loc>
			<order>21</order>
			<sig_name>of_enable_3d</sig_name>
			<label>of_enable_3d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>151</id>
				<op_kind>output</op_kind>
				<object>of_enable_3d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2935000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2952</id>
			<source_loc>2929</source_loc>
			<order>22</order>
			<sig_name>of_enable_2d</sig_name>
			<label>of_enable_2d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>152</id>
				<op_kind>output</op_kind>
				<object>of_enable_2d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2935000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2953</id>
			<source_loc>2930</source_loc>
			<order>23</order>
			<sig_name>of_enable_1d</sig_name>
			<label>of_enable_1d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>153</id>
				<op_kind>output</op_kind>
				<object>of_enable_1d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6916000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.10</path>
		<name>post_sched</name>
		<thread>_delay</thread>
	</cdfg>
	<timing_paths>
		<thread>_delay</thread>
		<timing_path>
			<name>_delay_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.8739</delay>
				<port_name>of_enable</port_name>
				<state>3</state>
				<source_loc>2942</source_loc>
			</path_node>
			<delay>0.8739</delay>
		</timing_path>
		<timing_path>
			<name>_delay_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable_1d</port_name>
				<state>3</state>
				<source_loc>2953</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable_2d</port_name>
				<state>3</state>
				<source_loc>2952</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable_3d</port_name>
				<state>3</state>
				<source_loc>2951</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable_4d</port_name>
				<state>3</state>
				<source_loc>2950</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable_5d</port_name>
				<state>3</state>
				<source_loc>2949</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable_6d</port_name>
				<state>3</state>
				<source_loc>2948</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable_5d</port_name>
				<state>3</state>
				<source_loc>2947</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable_4d</port_name>
				<state>3</state>
				<source_loc>2946</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable_3d</port_name>
				<state>3</state>
				<source_loc>2945</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_delay</thread>
		<timing_path>
			<name>_delay_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.8739</delay>
				<port_name>of_enable</port_name>
			</path_node>
			<delay>0.8739</delay>
		</timing_path>
		<timing_path>
			<name>_delay_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable_5d</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable_4d</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable_3d</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable_2d</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable_1d</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable_1d</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable_2d</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable_3d</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable_4d</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_delay</thread>
		<reg_op>
			<id>2961</id>
			<source_loc>2931</source_loc>
			<name>of_enable_1d</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>of_enable_1d</instance_name>
			<op>
				<id>131</id>
				<op_kind>reg</op_kind>
				<object>of_enable_1d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2962</id>
			<source_loc>2953</source_loc>
			<name>of_enable_1d</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>of_enable_1d</instance_name>
			<op>
				<id>153</id>
				<op_kind>reg</op_kind>
				<object>of_enable_1d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2964</id>
			<source_loc>2932</source_loc>
			<name>of_enable_2d</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>of_enable_2d</instance_name>
			<op>
				<id>132</id>
				<op_kind>reg</op_kind>
				<object>of_enable_2d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2965</id>
			<source_loc>2952</source_loc>
			<name>of_enable_2d</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>of_enable_2d</instance_name>
			<op>
				<id>152</id>
				<op_kind>reg</op_kind>
				<object>of_enable_2d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2967</id>
			<source_loc>2933</source_loc>
			<name>of_enable_3d</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>of_enable_3d</instance_name>
			<op>
				<id>133</id>
				<op_kind>reg</op_kind>
				<object>of_enable_3d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2968</id>
			<source_loc>2951</source_loc>
			<name>of_enable_3d</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>of_enable_3d</instance_name>
			<op>
				<id>151</id>
				<op_kind>reg</op_kind>
				<object>of_enable_3d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2970</id>
			<source_loc>2934</source_loc>
			<name>of_enable_4d</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>of_enable_4d</instance_name>
			<op>
				<id>134</id>
				<op_kind>reg</op_kind>
				<object>of_enable_4d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2971</id>
			<source_loc>2950</source_loc>
			<name>of_enable_4d</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>of_enable_4d</instance_name>
			<op>
				<id>150</id>
				<op_kind>reg</op_kind>
				<object>of_enable_4d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2973</id>
			<source_loc>2935</source_loc>
			<name>of_enable_5d</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>of_enable_5d</instance_name>
			<op>
				<id>135</id>
				<op_kind>reg</op_kind>
				<object>of_enable_5d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2974</id>
			<source_loc>2949</source_loc>
			<name>of_enable_5d</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>of_enable_5d</instance_name>
			<op>
				<id>149</id>
				<op_kind>reg</op_kind>
				<object>of_enable_5d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2976</id>
			<source_loc>2936</source_loc>
			<name>of_enable_6d</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>of_enable_6d</instance_name>
			<op>
				<id>136</id>
				<op_kind>reg</op_kind>
				<object>of_enable_6d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2977</id>
			<source_loc>2948</source_loc>
			<name>of_enable_6d</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>of_enable_6d</instance_name>
			<op>
				<id>148</id>
				<op_kind>reg</op_kind>
				<object>of_enable_6d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_delay</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2338</source_loc>
		<loop>
			<id>23</id>
			<thread>_delay</thread>
			<source_path>bias_addr_gen.h</source_path>
			<source_line>54</source_line>
			<source_loc>1662</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_delay</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>23</id>
			<thread>_delay</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1649</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<snapshot>
		<path>bdr/sched.snapshot.bdr</path>
		<name>sched</name>
	</snapshot>
	<stable_time>
		<name>bias_addr_valid</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>init</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>init</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>bias_addr_update</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>rstn</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>rstn</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>bias_addr</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>bias_en</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>bias_en</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>bias_read_base_addr</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>bias_read_base_addr</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>of_cnt</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>out_feature_width</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>out_feature_width</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>out_feature_height</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>out_feature_height</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>out_feature_channel</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>out_feature_channel</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>of_cnt_max</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>oy_cnt_max</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>ox_cnt_max</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>of_clear</name>
		<time> 0.672</time>
	</stable_time>
	<stable_time>
		<name>of_enable</name>
		<time> 0.626</time>
	</stable_time>
	<stable_time>
		<name>oy_clear</name>
		<time> 0.626</time>
	</stable_time>
	<stable_time>
		<name>oy_cnt</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>oy_enable</name>
		<time> 0.581</time>
	</stable_time>
	<stable_time>
		<name>ox_clear</name>
		<time> 0.581</time>
	</stable_time>
	<stable_time>
		<name>ox_cnt</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>ox_enable</name>
		<time> 0.146</time>
	</stable_time>
	<stable_time>
		<name>data_en</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>data_en</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>start_rising</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>start_rising</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>of_enable_6d</name>
		<time> 0.114</time>
	</stable_time>
	<phase_complete>sched</phase_complete>
	<phase_summary>
		<phase_complete>sched</phase_complete>
		<summary>Scheduling and allocation complete: 11 threads, 107 ops.</summary>
	</phase_summary>
</tool_log>
