INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab4/disp/disp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab4/disp/disp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab4/disp/disp.srcs/sources_1/new/adf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_data_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab4/disp/disp.srcs/sources_1/new/part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab4/disp/disp.srcs/sources_1/new/score.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab8_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab4/disp/disp.srcs/sources_1/new/vga_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_disp
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab4/disp/disp.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
