Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[04:16:17.275865] Configured Lic search path (21.01-s002): 5280@14.139.1.126

Version: 21.14-s082_1, built Thu Jun 23 02:02:08 PDT 2022
Options: -legacy_ui 
Date:    Thu Dec 11 04:16:17 2025
Host:    ChipINEDA06.sastra.edu (x86_64 w/Linux 4.18.0-425.3.1.el8.x86_64) (4cores*4cpus*1physical cpu*Intel(R) Xeon(R) CPU E3-1220 v6 @ 3.00GHz 8192KB) (32652116KB)
PID:     2140461
OS:      Red Hat Enterprise Linux release 8.7 (Ootpa)


[04:16:18.109627] Periodic Lic check successful
[04:16:18.109635] Feature usage summary:
[04:16:18.109635] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...Using chipware dir from user defined $CW_DIR environment variable set to /home/install/GENUS/GENUS211/tools.lnx86/lib/chipware
Using chipware simulation model dir from user defined $CW_DIR_SIM environment variable set to /home/install/GENUS/GENUS211/tools.lnx86/lib/chipware/sim

Finished loading tool scripts (8 seconds elapsed).

WARNING: This version of the tool is 1266 days old.
legacy_genus:/> source run_elevator_predictive.tcl
Sourcing './run_elevator_predictive.tcl' (Thu Dec 11 04:16:46 IST 2025)...
===> Starting Elevator Predictive Synthesis (Legacy Genus Mode)...
  Setting attribute of root '/': 'init_lib_search_path' = /home/install/FOUNDRY/digital/90nm/dig/lib

Threads Configured:3

  Message Summary for Library typical.lib:
  ****************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  Missing library level attribute. [LBR-516]: 1
  ****************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.000000, 25.000000) in library 'typical.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
  Setting attribute of root '/': 'library' = typical.lib
Warning : Cannot open file. [VLOGPT-650]
        : File './elevator.v'.
        : The specified file could not be opened.  Check the value of the init_hdl_search_path attribute.
  Library has 324 usable logic and 128 usable sequential lib-cells.
Error   : Could not find an HDL design. [CDFG-210] [elaborate]
        : The design is 'elevator_controller_predictive'.
        : This error may happen if you read a set of files, and you try to elaborate a design which description is not part of the files read. To fix this, check the name of the design you want to elaborate, or check if you have read all the expected RTL files.
1
legacy_genus:/> source run_elevator_predictive.tcl
Sourcing './run_elevator_predictive.tcl' (Thu Dec 11 04:25:52 IST 2025)...
===> Starting Elevator Predictive Synthesis (Legacy Genus Mode)...
Warning : Cannot modify library search path after reading library(s). [TUI-83]
        : Cannot modify 'init_lib_search_path' attribute to '/home/install/FOUNDRY/digital/90nm/dig/lib'
        : You must set the 'init_lib_search_path' attribute before you set the 'library' attribute.
  Setting attribute of root '/': 'init_lib_search_path' = /home/install/FOUNDRY/digital/90nm/dig/lib
Freeing libraries in memory (typical.lib)

Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.000000, 25.000000) in library 'typical.lib'.
  Setting attribute of root '/': 'library' = typical.lib
Warning : Cannot open file. [VLOGPT-650]
        : File '/home/intern06/elevator/elevator.v'.
  Library has 324 usable logic and 128 usable sequential lib-cells.
Error   : Could not find an HDL design. [CDFG-210] [elaborate]
        : The design is 'elevator_controller_predictive'.
1
legacy_genus:/> source run_elevator_predictive.tcl
Sourcing './run_elevator_predictive.tcl' (Thu Dec 11 04:29:16 IST 2025)...
===> Starting Elevator Predictive Synthesis (Legacy Genus Mode)...
Warning : Cannot modify library search path after reading library(s). [TUI-83]
        : Cannot modify 'init_lib_search_path' attribute to '/home/install/FOUNDRY/digital/90nm/dig/lib'
  Setting attribute of root '/': 'init_lib_search_path' = /home/install/FOUNDRY/digital/90nm/dig/lib
Freeing libraries in memory (typical.lib)

Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.000000, 25.000000) in library 'typical.lib'.
  Setting attribute of root '/': 'library' = typical.lib
  Library has 324 usable logic and 128 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'elevator_controller' from file './elevator_predictive.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'elevator_controller' with default parameters value.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'elevator_controller' in file './elevator_predictive.v' on line 146.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'elevator_controller' in file './elevator_predictive.v' on line 312.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'move_timer' in module 'elevator_controller' in file './elevator_predictive.v' on line 73.
        : Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'next_move_timer' in module 'elevator_controller' in file './elevator_predictive.v' on line 107.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'elevator_controller'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: elevator_controller, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: elevator_controller, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      1 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      1 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.01)
 "get_clocks"               - successful      3 , failed      0 (runtime  0.00)
 "get_ports"                - successful      3 , failed      0 (runtime  0.00)
 "remove_from_collection"   - successful      1 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      2 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
 "set_false_path"           - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
  Setting attribute of root '/': 'syn_generic_effort' = medium
  Setting attribute of root '/': 'syn_map_effort' = medium
  Setting attribute of root '/': 'syn_opt_effort' = medium

Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 48.6 ps std_slew: 10.6 ps std_load: 7.4 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: elevator_controller, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.004s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         4.00 | 
------------------------------------------------------
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'elevator_controller' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:12:55) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:29:17 (Dec11) |  399.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: elevator_controller, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.005s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         5.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: elevator_controller, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.004s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         4.00 | 
------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: elevator_controller, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 20, runtime: 0.002s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: elevator_controller, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: elevator_controller, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: elevator_controller, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: elevator_controller, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: elevator_controller, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.001s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: elevator_controller, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 16, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: elevator_controller, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.002s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: elevator_controller, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: elevator_controller, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: elevator_controller, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 2, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: elevator_controller, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.001s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: elevator_controller, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: elevator_controller, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: elevator_controller, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: elevator_controller, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: elevator_controller, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: elevator_controller, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: elevator_controller, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |      20 |         2.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         0.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         1.00 | 
| hlo_constant_mux_opt      |       0 |      16 |         0.00 | 
| hlo_inequality_transform  |       0 |       0 |         2.00 | 
| hlo_reconv_opt            |       0 |       0 |         0.00 | 
| hlo_restructure           |       0 |       0 |         1.00 | 
| hlo_common_select_muxopto |       0 |       2 |         0.00 | 
| hlo_identity_transform    |       0 |       0 |         1.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_optimize_datapath     |       0 |       0 |         0.00 | 
| hlo_datapath_recast       |       0 |       0 |         0.00 | 
| hlo_clip_mux_input        |       0 |       0 |         0.00 | 
| hlo_clip                  |       0 |       0 |         0.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
Number of non-ctl's : 1
mux_cmbsop_motor_brake_312_15 
SOP DEBUG : Module= elevator_controller, Cluster= ctl_312_15, ctl= 1, Non-ctl= 1
Selected impl_type 4 (factored_form (optimized)) for sop cluster ctl_312_15.
Number of non-ctl's : 1
mux_current_floor_84_150 
SOP DEBUG : Module= elevator_controller, Cluster= g149, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster g149.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'elevator_controller':
          sop(3) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'elevator_controller'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_0_0 level = 0 loads = 1 drivers = 0
CDN_DP_region_0_0_c0 in elevator_controller: area: 564560060 ,dp = 3 mux = 9 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_0_c1 in elevator_controller: area: 503526540 ,dp = 0 mux = 9 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c2 in elevator_controller: area: 503526540 ,dp = 0 mux = 9 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c3 in elevator_controller: area: 503526540 ,dp = 0 mux = 9 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c4 in elevator_controller: area: 503526540 ,dp = 0 mux = 9 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c5 in elevator_controller: area: 503526540 ,dp = 0 mux = 9 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c6 in elevator_controller: area: 503526540 ,dp = 0 mux = 9 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c7 in elevator_controller: area: 503526540 ,dp = 0 mux = 9 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_0_0_c7 in elevator_controller: area: 503526540 ,dp = 0 mux = 9 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 503526540.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        564560060          503526540          503526540          503526540          503526540          503526540          503526540          503526540  
##>            WNS         +7480.40           +7480.40           +7480.40           +7480.40           +7480.40           +7480.40           +7480.40           +7480.40  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              564560060 (      )     7480.40 (        )             0 (        )              
##>                                  END              564560060 ( +0.00)     7480.40 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              564560060 ( +0.00)     7480.40 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              564560060 ( +0.00)     7480.40 (   +0.00)             0 (       0)              
##>                                  END              564560060 ( +0.00)     7480.40 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              564560060 ( +0.00)     7480.40 (   +0.00)             0 (       0)              
##>                                  END              564560060 ( +0.00)     7480.40 (   +0.00)             0 (       0)           0  
##>                                  END              564560060 ( +0.00)     7480.40 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START              564560060 ( +0.00)     7480.40 (   +0.00)             0 (       0)              
##>                                  END              564560060 ( +0.00)     7480.40 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              564560060 ( +0.00)     7480.40 (   +0.00)             0 (       0)              
##>                                  END              564560060 ( +0.00)     7480.40 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START              564560060 ( +0.00)     7480.40 (   +0.00)             0 (       0)              
##>                                  END              564560060 ( +0.00)     7480.40 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START              564560060 ( +0.00)     7480.40 (   +0.00)             0 (       0)              
##>                                  END              564560060 ( +0.00)     7480.40 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START              564560060 ( +0.00)     7480.40 (   +0.00)             0 (       0)              
##>                                  END              564560060 ( +0.00)     7480.40 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START              564560060 ( +0.00)     7480.40 (   +0.00)             0 (       0)              
##>                                  END              564560060 ( +0.00)     7480.40 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START              564560060 ( +0.00)     7480.40 (   +0.00)             0 (       0)              
##>                                  END              564560060 ( +0.00)     7480.40 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START              564560060 ( +0.00)     7480.40 (   +0.00)             0 (       0)              
##>                                  END              503526540 (-10.81)     7480.40 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              503526540 ( +0.00)     7480.40 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              503526540 ( +0.00)     7480.40 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              503526540 ( +0.00)     7480.40 (   +0.00)             0 (       0)              
##>                                  END              503526540 ( +0.00)     7480.40 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              503526540 ( +0.00)     7480.40 (   +0.00)             0 (       0)              
##>                                  END              503526540 ( +0.00)     7480.40 (   +0.00)             0 (       0)           0  
##>                                  END              503526540 ( +0.00)     7480.40 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              503526540 ( +0.00)     7480.40 (   +0.00)             0 (       0)              
##>                                  END              503526540 ( +0.00)     7480.40 (   +0.00)             0 (       0)           0  
##>                                  END              503526540 ( +0.00)     7480.40 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START              503526540 ( +0.00)     7480.40 (   +0.00)             0 (       0)              
##>                                  END              503526540 ( +0.00)     7480.40 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              503526540 ( +0.00)     7480.40 (   +0.00)             0 (       0)              
##>                                  END              503526540 ( +0.00)     7480.40 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              503526540 ( +0.00)     7480.40 (   +0.00)             0 (       0)              
##>                                  END              503526540 ( +0.00)     7480.40 (   +0.00)             0 (       0)           0  
##>create_score                    START              503526540 ( +0.00)     7480.40 (   +0.00)             0 (       0)              
##>                                  END              503526540 ( +0.00)     7480.40 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_1'
CSAGen Prep Share:0 Re-Write:4 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr0
MaxCSA: Successfully built Maximal CSA Expression Expr1
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_1_c7 in elevator_controller':
	  (SUB_TC_OP_1, SUB_TC_OP)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_1_c1 in elevator_controller':
	  (lt_197_52, gt_195_47)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_1_c2 in elevator_controller':
	  (lt_197_52, gt_195_47)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_1_c3 in elevator_controller':
	  (lt_197_52, gt_195_47)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_1_c4 in elevator_controller':
	  (lt_197_52, gt_195_47)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_1_c5 in elevator_controller':
	  (lt_197_52, gt_195_47)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_1_c6 in elevator_controller':
	  (lt_197_52, gt_195_47)

CDN_DP_region_0_1 level = 1 loads = 0 drivers = 1 is driven by : CDN_DP_region_0_0 
CDN_DP_region_0_1_c0 in elevator_controller: area: 4173166930 ,dp = 21 mux = 30 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_1_c1 in elevator_controller: area: 3772634455 ,dp = 18 mux = 30 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c2 in elevator_controller: area: 3772634455 ,dp = 18 mux = 30 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c3 in elevator_controller: area: 3772634455 ,dp = 18 mux = 30 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c4 in elevator_controller: area: 3772634455 ,dp = 18 mux = 30 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c5 in elevator_controller: area: 3772634455 ,dp = 18 mux = 30 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c6 in elevator_controller: area: 3772634455 ,dp = 18 mux = 30 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c7 in elevator_controller: area: 4287604780 ,dp = 19 mux = 30 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_0_1_c6 in elevator_controller: area: 3772634455 ,dp = 18 mux = 30 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 3772634455.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_1_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       4173166930         3772634455         3772634455         3772634455         3772634455         3772634455         3772634455         4287604780  
##>            WNS         +7502.60           +7471.30           +7471.30           +7471.30           +7471.30           +7471.30           +7471.30           +7489.60  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  4  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  1                  1                  1                  1                  1                  1                  1  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_1_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             4173166930 (      )    107381685.00 (        )             0 (        )              
##> datapath_rewrite_one_def       START             4173166930 ( +0.00)    107381685.00 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             4173166930 ( +0.00)    107381685.00 (   +0.00)             0 (       0)              
##>                                  END             4024397725 ( -3.56)    107381685.00 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             4024397725 ( +0.00)    107381685.00 (   +0.00)             0 (       0)              
##>                                  END             4024397725 ( +0.00)    107381685.00 (   +0.00)             0 (       0)           0  
##>                                  END             4024397725 ( -3.56)    107381685.00 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START             4024397725 ( +0.00)    107381685.00 (   +0.00)             0 (       0)              
##>                                  END             3982437180 ( -1.04)    107381653.70 (  -31.30)             0 (       0)           0  
##> csa_opto                       START             3982437180 ( +0.00)    214748364.70 (+107366711.00)             0 (       0)              
##>                                  END             3970993395 ( -0.29)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             3970993395 ( -4.84)    214748364.70 (+107366679.70)             0 (       0)           0  
##>canonicalize_by_names           START             3970993395 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3970993395 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             3970993395 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3970993395 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             3970993395 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3970993395 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             3970993395 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3970993395 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             3970993395 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3970993395 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             3970993395 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3970993395 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START             3970993395 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START             3970993395 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3970993395 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             3970993395 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             3970993395 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3970993395 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             3970993395 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3936662040 ( -0.86)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             3936662040 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             3936662040 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             3936662040 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3936662040 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             3936662040 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3936662040 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             3936662040 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START             3936662040 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3936662040 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             3936662040 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3936662040 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             3936662040 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             3921403660 ( -0.39)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3772634455 ( -3.79)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             3772634455 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3772634455 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             3772634455 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3772634455 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START             3772634455 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START             3772634455 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3772634455 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             3772634455 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START             3772634455 ( +0.00)     7471.30 (-214740893.40)             0 (       0)              
##>                                  END             3772634455 ( +0.00)     7471.30 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_1_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_0_1'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(1), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'elevator_controller'.
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: elevator_controller, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: elevator_controller, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.005s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         0.00 | 
| hlo_mux_reorder     |       0 |       0 |         5.00 | 
----------------------------------------------------------
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: elevator_controller, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.014s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |        14.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id     |  Sev   |Count |                                                                 Message Text                                                                   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-210   |Error   |    2 |Could not find an HDL design.                                                                                                                   |
|            |        |      |This error may happen if you read a set of files, and you try to elaborate a design which description is not part of the files read. To fix     |
|            |        |      | this, check the name of the design you want to elaborate, or check if you have read all the expected RTL files.                                |
| CDFG-472   |Warning |    2 |Unreachable statements for case item.                                                                                                           |
| CDFG-500   |Info    |    2 |Unused module input port.                                                                                                                       |
|            |        |      |(In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statemen |
|            |        |      | ts.                                                                                                                                            |
| CDFG-508   |Warning |    2 |Removing unused register.                                                                                                                       |
|            |        |      |Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the                     |
|            |        |      | hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.                                                                    |
| CDFG-738   |Info    |   26 |Common subexpression eliminated.                                                                                                                |
| CDFG-739   |Info    |   26 |Common subexpression kept.                                                                                                                      |
| CDFG-769   |Info    |    2 |Identified sum-of-products logic to be optimized during syn_generic.                                                                            |
| CDFG-818   |Warning |    1 |Using default parameter value for module elaboration.                                                                                           |
| CWD-19     |Info    |   78 |An implementation was inferred.                                                                                                                 |
| DPOPT-1    |Info    |    1 |Optimizing datapath logic.                                                                                                                      |
| DPOPT-2    |Info    |    1 |Done optimizing datapath logic.                                                                                                                 |
| DPOPT-3    |Info    |    2 |Implementing datapath configurations.                                                                                                           |
| DPOPT-4    |Info    |    2 |Done implementing datapath configurations.                                                                                                      |
| DPOPT-6    |Info    |    1 |Pre-processed datapath logic.                                                                                                                   |
| DPOPT-10   |Info    |    4 |Optimized a mux chain.                                                                                                                          |
| ELAB-1     |Info    |    1 |Elaborating Design.                                                                                                                             |
| ELAB-3     |Info    |    1 |Done Elaborating Design.                                                                                                                        |
| GB-6       |Info    |   70 |A datapath component has been ungrouped.                                                                                                        |
| GLO-34     |Info    |    1 |Deleting instances not driving any primary outputs.                                                                                             |
|            |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any     |
|            |        |      | primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the        |
|            |        |      | message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the             |
|            |        |      | 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.                                        |
| LBR-41     |Info    |    3 |An output library pin lacks a function attribute.                                                                                               |
|            |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model                                 |
|            |        |      | (because one of its outputs does not have a valid function.                                                                                    |
| LBR-155    |Info    | 1116 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                        |
|            |        |      |The 'timing_sense' attribute will be respected.                                                                                                 |
| LBR-161    |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                                      |
| LBR-162    |Info    |  372 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                         |
|            |        |      |Setting the 'timing_sense' to non_unate.                                                                                                        |
| LBR-170    |Info    |   96 |Ignoring specified timing sense.                                                                                                                |
|            |        |      |Timing sense should never be set with 'rising_edge' or 'falling_edge' timing type.                                                              |
| LBR-412    |Info    |    3 |Created nominal operating condition.                                                                                                            |
|            |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source                                |
|            |        |      | (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).                                    |
| LBR-516    |Info    |    1 |Missing library level attribute.                                                                                                                |
| LBR-518    |Info    |    1 |Missing a function attribute in the output pin definition.                                                                                      |
| PHYS-752   |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                    |
| RTLOPT-30  |Info    |    7 |Accepted resource sharing opportunity.                                                                                                          |
| SYNTH-1    |Info    |    1 |Synthesizing.                                                                                                                                   |
| TIM-1000   |Info    |    1 |Multimode clock gating check is disabled.                                                                                                       |
| TUI-83     |Warning |    2 |Cannot modify library search path after reading library(s).                                                                                     |
|            |        |      |You must set the 'init_lib_search_path' attribute before you set the 'library' attribute.                                                       |
| VLOGPT-650 |Warning |    2 |Cannot open file.                                                                                                                               |
|            |        |      |The specified file could not be opened.  Check the value of the init_hdl_search_path attribute.                                                 |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 4 cpu machine.
        : The requested number of cpus are not available on machine.
Multi-threaded constant propagation [1|0] ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'door_timer_reg[6]'. The constant is '0'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'door_timer_reg[7]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'door_timer_reg[6]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'door_timer_reg[7]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id   |  Sev   |Count |                                                                   Message Text                                                                     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| GB-6   |Info    |   18 |A datapath component has been ungrouped.                                                                                                            |
| GLO-12 |Info    |    2 |Replacing a flip-flop with a logic constant 0.                                                                                                      |
|        |        |      |To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to      |
|        |        |      | 'false'. You can also see the complete list of deleted sequential with command 'report sequential -deleted' (on Reason 'constant0').               |
| GLO-34 |Info    |    1 |Deleting instances not driving any primary outputs.                                                                                                 |
|        |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary |
|        |        |      | outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is         |
|        |        |      | truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts'    |
|        |        |      | root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.                                                                    |
| GLO-45 |Info    |    2 |Replacing the synchronous part of an always feeding back flip-flop with a logic constant.                                                           |
|        |        |      |To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute                               |
|        |        |      | 'optimize_constant_feedback_seq' controls this optimization.                                                                                       |
| ST-136 |Warning |    1 |Not obtained requested number of super thread servers.                                                                                              |
|        |        |      |The requested number of cpus are not available on machine.                                                                                          |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   238 ps
Target path end-point (Port: elevator_controller/current_floor[1])


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    21        100.0
Excluded from State Retention      21        100.0
    - Will not convert             21        100.0
      - Preserved                   0          0.0
      - Power intent excluded      21        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 7, CPU_Time 6.79374
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:12:55) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:29:17 (Dec11) |  399.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:13:02) |  00:00:06(00:00:07) | 100.0(100.0) |    4:29:24 (Dec11) |  707.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:12:55) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:29:17 (Dec11) |  399.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:13:02) |  00:00:06(00:00:07) | 100.0(100.0) |    4:29:24 (Dec11) |  707.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:13:02) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:29:24 (Dec11) |  707.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -       805      8651       399
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       304      2677       707
##>G:Misc                               7
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        7
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'elevator_controller' to generic gates.
##Generic Timing Info for library domain: _default_ typical gate delay: 48.6 ps std_slew: 10.6 ps std_load: 7.4 fF
Info    : Mapping. [SYNTH-4]
        : Mapping 'elevator_controller' using 'medium' effort.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:12:55) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:29:17 (Dec11) |  399.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:13:02) |  00:00:06(00:00:07) | 100.0(100.0) |    4:29:24 (Dec11) |  707.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:13:02) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:29:24 (Dec11) |  707.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:13:02) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:29:24 (Dec11) |  707.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:12:55) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:29:17 (Dec11) |  399.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:13:02) |  00:00:06(00:00:07) | 100.0(100.0) |    4:29:24 (Dec11) |  707.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:13:02) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:29:24 (Dec11) |  707.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:13:02) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:29:24 (Dec11) |  707.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:13:02) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:29:24 (Dec11) |  707.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 4 cpu machine.
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                       Message Text                        |
----------------------------------------------------------------------------------------
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.               |
| ST-136   |Warning |    1 |Not obtained requested number of super thread servers.     |
|          |        |      |The requested number of cpus are not available on machine. |
| SYNTH-2  |Info    |    1 |Done synthesizing.                                         |
| SYNTH-4  |Info    |    1 |Mapping.                                                   |
----------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   238 ps
Target path end-point (Port: elevator_controller/current_floor[0])

Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
Multi-threaded Technology Mapping (4 threads per ST process, 4 of 4 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                 1129        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk               238     7736             10000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:   159 ps
Target path end-point (Port: elevator_controller/current_floor[1])

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                1128        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk               159     7736             10000 


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    21        100.0
Excluded from State Retention      21        100.0
    - Will not convert             21        100.0
      - Preserved                   0          0.0
      - Power intent excluded      21        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 1, CPU_Time 0.5483219999999989
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:12:55) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:29:17 (Dec11) |  399.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:13:02) |  00:00:06(00:00:07) |  92.5( 87.5) |    4:29:24 (Dec11) |  707.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:13:02) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:29:24 (Dec11) |  707.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:13:02) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:29:24 (Dec11) |  707.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:13:02) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:29:24 (Dec11) |  707.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:34(00:13:03) |  00:00:00(00:00:01) |   7.5( 12.5) |    4:29:25 (Dec11) |  707.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/elevator_controller/fv_map.fv.json' for netlist 'fv/elevator_controller/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/elevator_controller/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 2.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:12:55) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:29:17 (Dec11) |  399.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:13:02) |  00:00:06(00:00:07) |  72.7( 77.8) |    4:29:24 (Dec11) |  707.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:13:02) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:29:24 (Dec11) |  707.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:13:02) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:29:24 (Dec11) |  707.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:13:02) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:29:24 (Dec11) |  707.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:34(00:13:03) |  00:00:00(00:00:01) |   5.9( 11.1) |    4:29:25 (Dec11) |  707.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:13:04) |  00:00:02(00:00:01) |  21.4( 11.1) |    4:29:26 (Dec11) |  707.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.0010089999999962629
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:12:55) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:29:17 (Dec11) |  399.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:13:02) |  00:00:06(00:00:07) |  72.7( 77.8) |    4:29:24 (Dec11) |  707.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:13:02) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:29:24 (Dec11) |  707.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:13:02) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:29:24 (Dec11) |  707.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:13:02) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:29:24 (Dec11) |  707.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:34(00:13:03) |  00:00:00(00:00:01) |   5.9( 11.1) |    4:29:25 (Dec11) |  707.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:13:04) |  00:00:02(00:00:01) |  21.4( 11.1) |    4:29:26 (Dec11) |  707.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:13:04) |  00:00:00(00:00:00) |  -0.0(  0.0) |    4:29:26 (Dec11) |  707.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on /designs/elevator_controller ... 

Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:12:55) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:29:17 (Dec11) |  399.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:13:02) |  00:00:06(00:00:07) |  72.7( 77.8) |    4:29:24 (Dec11) |  707.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:13:02) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:29:24 (Dec11) |  707.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:13:02) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:29:24 (Dec11) |  707.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:13:02) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:29:24 (Dec11) |  707.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:34(00:13:03) |  00:00:00(00:00:01) |   5.9( 11.1) |    4:29:25 (Dec11) |  707.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:13:04) |  00:00:02(00:00:01) |  21.4( 11.1) |    4:29:26 (Dec11) |  707.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:13:04) |  00:00:00(00:00:00) |  -0.0(  0.0) |    4:29:26 (Dec11) |  707.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:13:04) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:29:26 (Dec11) |  707.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                  1128        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total DRC Total
                           Total  Weighted      Neg       Max 
Operation                   Area   Slacks      Slack      Cap 
 init_delay                 1128        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total DRC Total
                           Total  Weighted      Neg       Max 
Operation                   Area   Slacks      Slack      Cap 
 init_tns                   1128        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time -0.0010170000000044865
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:12:55) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:29:17 (Dec11) |  399.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:13:02) |  00:00:06(00:00:07) |  72.7( 77.8) |    4:29:24 (Dec11) |  707.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:13:02) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:29:24 (Dec11) |  707.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:13:02) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:29:24 (Dec11) |  707.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:13:02) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:29:24 (Dec11) |  707.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:34(00:13:03) |  00:00:00(00:00:01) |   5.9( 11.1) |    4:29:25 (Dec11) |  707.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:13:04) |  00:00:02(00:00:01) |  21.4( 11.1) |    4:29:26 (Dec11) |  707.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:13:04) |  00:00:00(00:00:00) |  -0.0(  0.0) |    4:29:26 (Dec11) |  707.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:13:04) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:29:26 (Dec11) |  707.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:13:04) |  00:00:00(00:00:00) |  -0.0(  0.0) |    4:29:26 (Dec11) |  707.3 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:12:55) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:29:17 (Dec11) |  399.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:13:02) |  00:00:06(00:00:07) |  72.7( 77.8) |    4:29:24 (Dec11) |  707.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:13:02) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:29:24 (Dec11) |  707.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:13:02) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:29:24 (Dec11) |  707.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:13:02) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:29:24 (Dec11) |  707.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:34(00:13:03) |  00:00:00(00:00:01) |   5.9( 11.1) |    4:29:25 (Dec11) |  707.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:13:04) |  00:00:02(00:00:01) |  21.4( 11.1) |    4:29:26 (Dec11) |  707.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:13:04) |  00:00:00(00:00:00) |  -0.0(  0.0) |    4:29:26 (Dec11) |  707.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:13:04) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:29:26 (Dec11) |  707.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:13:04) |  00:00:00(00:00:00) |  -0.0(  0.0) |    4:29:26 (Dec11) |  707.3 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:13:04) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:29:26 (Dec11) |  707.3 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       304      2677       707
##>M:Pre Cleanup                        0         -         -       304      2677       707
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -       182      1127       707
##>M:Const Prop                         0      7736         0       182      1127       707
##>M:Cleanup                            0      7736         0       182      1127       707
##>M:MBCI                               0         -         -       182      1127       707
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               1
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        2
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'elevator_controller'.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'elevator_controller' using 'medium' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total DRC Total
                           Total  Weighted      Neg       Max 
Operation                   Area   Slacks      Slack      Cap 
 init_iopt                  1128        0         0         0
-------------------------------------------------------------------------------
 const_prop                 1128        0         0         0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total DRC Total
                           Total  Weighted      Neg       Max 
Operation                   Area   Slacks      Slack      Cap 
 init_delay                 1128        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   1128        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   1128        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 init_area                  1128        0         0         0
 rem_inv_qb                 1126        0         0         0
 io_phase                   1125        0         0         0
 glob_area                  1124        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         3  (        1 /        1 )  0.01
        io_phase         2  (        2 /        2 )  0.01
       gate_comp         6  (        0 /        0 )  0.02
       gcomp_mog         2  (        0 /        0 )  0.01
       glob_area        22  (        2 /       22 )  0.00
       area_down         0  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total DRC Total
                           Total  Weighted      Neg       Max 
Operation                   Area   Slacks      Slack      Cap 
 init_delay                 1124        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   1124        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                  1124        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         6  (        0 /        0 )  0.02
       gcomp_mog         2  (        0 /        0 )  0.01
       glob_area        21  (        0 /       21 )  0.00
       area_down         0  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                                  Message Text                                   |
-------------------------------------------------------------------------------------------------------------
| CFM-1   |Info    |    1 |Wrote dofile.                                                                    |
| CFM-5   |Info    |    1 |Wrote formal verification information.                                           |
| CPI-506 |Warning |    1 |Command 'commit_power_intent' cannot proceed as there is no power intent loaded. |
| PA-7    |Info    |    4 |Resetting power analysis results.                                                |
|         |        |      |All computed switching activities are removed.                                   |
| SYNTH-5 |Info    |    1 |Done mapping.                                                                    |
| SYNTH-7 |Info    |    1 |Incrementally optimizing.                                                        |
-------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'elevator_controller'.
Finished SDC export (command execution time mm:ss (real) = 00:01).
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : elevator_controller
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: elevator_power.rpt
===> Elevator Predictive Synthesis Completed!
legacy_genus:/designs/elevator_controller> innovus
legacy_genus:/designs/elevator_controller> innovus

Lic Summary:
[10:51:54.093761] Cdslmd servers: cadence-c2s
[10:51:54.093771] Feature usage summary:
[10:51:54.093771] Genus_Synthesis

Normal exit.