{"sha": "9e540e3750db65b21ed5f6883176a984f5ab451e", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6OWU1NDBlMzc1MGRiNjViMjFlZDVmNjg4MzE3NmE5ODRmNWFiNDUxZQ==", "commit": {"author": {"name": "James Greenhalgh", "email": "james.greenhalgh@arm.com", "date": "2014-01-20T15:57:50Z"}, "committer": {"name": "James Greenhalgh", "email": "jgreenhalgh@gcc.gnu.org", "date": "2014-01-20T15:57:50Z"}, "message": "[AArch64 Documentation] Clarify meaning of -mcpu, -mtune, -march\n\ngcc/\n\n\t* doc/invoke.texi (-march): Clarify documentation for AArch64.\n\t(-mtune): Likewise.\n\t(-mcpu): Likewise.\n\nFrom-SVN: r206840", "tree": {"sha": "b63247bec5e6eab9a944e0fea4ce508c86784b5d", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/b63247bec5e6eab9a944e0fea4ce508c86784b5d"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/9e540e3750db65b21ed5f6883176a984f5ab451e", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9e540e3750db65b21ed5f6883176a984f5ab451e", "html_url": "https://github.com/Rust-GCC/gccrs/commit/9e540e3750db65b21ed5f6883176a984f5ab451e", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9e540e3750db65b21ed5f6883176a984f5ab451e/comments", "author": {"login": "jgreenhalgh-arm", "id": 6104025, "node_id": "MDQ6VXNlcjYxMDQwMjU=", "avatar_url": "https://avatars.githubusercontent.com/u/6104025?v=4", "gravatar_id": "", "url": "https://api.github.com/users/jgreenhalgh-arm", "html_url": "https://github.com/jgreenhalgh-arm", "followers_url": "https://api.github.com/users/jgreenhalgh-arm/followers", "following_url": "https://api.github.com/users/jgreenhalgh-arm/following{/other_user}", "gists_url": "https://api.github.com/users/jgreenhalgh-arm/gists{/gist_id}", "starred_url": "https://api.github.com/users/jgreenhalgh-arm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/jgreenhalgh-arm/subscriptions", "organizations_url": "https://api.github.com/users/jgreenhalgh-arm/orgs", "repos_url": "https://api.github.com/users/jgreenhalgh-arm/repos", "events_url": "https://api.github.com/users/jgreenhalgh-arm/events{/privacy}", "received_events_url": "https://api.github.com/users/jgreenhalgh-arm/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "b465ef6f259f5c29fad23383d9d5d05a3ad2642d", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b465ef6f259f5c29fad23383d9d5d05a3ad2642d", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b465ef6f259f5c29fad23383d9d5d05a3ad2642d"}], "stats": {"total": 62, "additions": 39, "deletions": 23}, "files": [{"sha": "299b50a69a134414f64ca160dd63f5c4a62a8071", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/9e540e3750db65b21ed5f6883176a984f5ab451e/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/9e540e3750db65b21ed5f6883176a984f5ab451e/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=9e540e3750db65b21ed5f6883176a984f5ab451e", "patch": "@@ -1,3 +1,9 @@\n+2014-01-20  James Greenhalgh  <james.greenhalgh@arm.com>\n+\n+\t* doc/invoke.texi (-march): Clarify documentation for AArch64.\n+\t(-mtune): Likewise.\n+\t(-mcpu): Likewise.\n+\n 2014-01-20  Tejas Belagod  <tejas.belagod@arm.com>\n \n \t* config/aarch64/aarch64-protos.h"}, {"sha": "1a3a26843a595b4bc42cc1e4607061e542906d4f", "filename": "gcc/doc/invoke.texi", "status": "modified", "additions": 33, "deletions": 23, "changes": 56, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/9e540e3750db65b21ed5f6883176a984f5ab451e/gcc%2Fdoc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/9e540e3750db65b21ed5f6883176a984f5ab451e/gcc%2Fdoc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finvoke.texi?ref=9e540e3750db65b21ed5f6883176a984f5ab451e", "patch": "@@ -11379,46 +11379,56 @@ of TLS variables.\n Specify the name of the target architecture, optionally suffixed by one or\n more feature modifiers.  This option has the form\n @option{-march=@var{arch}@r{@{}+@r{[}no@r{]}@var{feature}@r{@}*}}, where the\n-only value for @var{arch} is @samp{armv8-a}.  The possible values for\n-@var{feature} are documented in the sub-section below.\n+only permissible value for @var{arch} is @samp{armv8-a}.  The permissible\n+values for @var{feature} are documented in the sub-section below.\n \n Where conflicting feature modifiers are specified, the right-most feature is\n used.\n \n GCC uses this name to determine what kind of instructions it can emit when\n-generating assembly code.  This option can be used in conjunction with or\n-instead of the @option{-mcpu=} option.\n+generating assembly code.\n+\n+Where @option{-march} is specified without either of @option{-mtune}\n+or @option{-mcpu} also being specified, the code will be tuned to perform\n+well across a range of target processors implementing the target\n+architecture.\n+\n+@item -mtune=@var{name}\n+@opindex mtune\n+Specify the name of the target processor for which GCC should tune the\n+performance of the code.  Permissible values for this option are:\n+@samp{generic}, @samp{cortex-a53}, @samp{cortex-a57}.\n+\n+Additionally, this option can specify that GCC should tune the performance\n+of the code for a big.LITTLE system.  The only permissible value is\n+@samp{cortex-a57.cortex-a53}.\n+\n+Where none of @option{-mtune=}, @option{-mcpu=} or @option{-march=}\n+are specified, the code will be tuned to perform well across a range\n+of target processors.\n+\n+This option cannot be suffixed by feature modifiers.\n \n @item -mcpu=@var{name}\n @opindex mcpu\n Specify the name of the target processor, optionally suffixed by one or more\n feature modifiers.  This option has the form\n @option{-mcpu=@var{cpu}@r{@{}+@r{[}no@r{]}@var{feature}@r{@}*}}, where the\n-possible values for @var{cpu} are @samp{generic}, @samp{cortex-a53},\n-@samp{cortex-a57}.  The possible values for @var{feature} are documented\n-in the sub-section below.\n+permissible values for @var{cpu} are the same as those available for\n+@option{-mtune}.\n \n-Additionally, this option can specify that the target is a big.LITTLE system.\n-The only possible value is @samp{cortex-a57.cortex-a53}.\n+The permissible values for @var{feature} are documented in the sub-section\n+below.\n \n Where conflicting feature modifiers are specified, the right-most feature is\n used.\n \n GCC uses this name to determine what kind of instructions it can emit when\n-generating assembly code.\n-\n-@item -mtune=@var{name}\n-@opindex mtune\n-Specify the name of the processor to tune the performance for.  The code will\n-be tuned as if the target processor were of the type specified in this option,\n-but still using instructions compatible with the target processor specified\n-by a @option{-mcpu=} option.  Where no @option{-mtune=} option is\n-specified, the code will be tuned to perform well on the target processor\n-given by @option{-mcpu=} or @option{-march=}.  Where none of\n-@option{-mtune=}, @option{-mcpu=} or @option{-march=} are specified,\n-the code will be tuned to perform well across a range of target\n-processors.  This option cannot be suffixed by feature modifiers.\n-\n+generating assembly code (as if by @option{-march}) and to determine\n+the target processor for which to tune for performance (as if\n+by @option{-mtune}).  Where this option is used in conjunction\n+with @option{-march} or @option{-mtune}, those options take precedence\n+over the appropriate part of this option.\n @end table\n \n @subsubsection @option{-march} and @option{-mcpu} feature modifiers"}]}