{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538583190017 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538583190026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 03 11:13:09 2018 " "Processing started: Wed Oct 03 11:13:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538583190026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538583190026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga -c vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538583190026 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1538583191261 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1538583191261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/synthesis/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL/synthesis/PLL.v" "" { Text "C:/Users/juans/Documents/University/PC1/Labs/vga/vga/vga/PLL/synthesis/PLL.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538583217374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538583217374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/submodules/pll_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file pll/synthesis/submodules/pll_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll_0_dffpipe_l2c " "Found entity 1: PLL_altpll_0_dffpipe_l2c" {  } { { "PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "C:/Users/juans/Documents/University/PC1/Labs/vga/vga/vga/PLL/synthesis/submodules/PLL_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538583217386 ""} { "Info" "ISGN_ENTITY_NAME" "2 PLL_altpll_0_stdsync_sv6 " "Found entity 2: PLL_altpll_0_stdsync_sv6" {  } { { "PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "C:/Users/juans/Documents/University/PC1/Labs/vga/vga/vga/PLL/synthesis/submodules/PLL_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538583217386 ""} { "Info" "ISGN_ENTITY_NAME" "3 PLL_altpll_0_altpll_tc42 " "Found entity 3: PLL_altpll_0_altpll_tc42" {  } { { "PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "C:/Users/juans/Documents/University/PC1/Labs/vga/vga/vga/PLL/synthesis/submodules/PLL_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538583217386 ""} { "Info" "ISGN_ENTITY_NAME" "4 PLL_altpll_0 " "Found entity 4: PLL_altpll_0" {  } { { "PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "C:/Users/juans/Documents/University/PC1/Labs/vga/vga/vga/PLL/synthesis/submodules/PLL_altpll_0.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538583217386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538583217386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-FSM " "Found design unit 1: vga-FSM" {  } { { "vga.vhd" "" { Text "C:/Users/juans/Documents/University/PC1/Labs/vga/vga/vga/vga.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538583218477 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.vhd" "" { Text "C:/Users/juans/Documents/University/PC1/Labs/vga/vga/vga/vga.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538583218477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538583218477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync-MAIN " "Found design unit 1: sync-MAIN" {  } { { "output_files/sync.vhd" "" { Text "C:/Users/juans/Documents/University/PC1/Labs/vga/vga/vga/output_files/sync.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538583218486 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "output_files/sync.vhd" "" { Text "C:/Users/juans/Documents/University/PC1/Labs/vga/vga/vga/output_files/sync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538583218486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538583218486 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/font_room.vhd " "Can't analyze file -- file output_files/font_room.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1538583218498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/font_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/font_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 font_rom-arch " "Found design unit 1: font_rom-arch" {  } { { "output_files/font_rom.vhd" "" { Text "C:/Users/juans/Documents/University/PC1/Labs/vga/vga/vga/output_files/font_rom.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538583218509 ""} { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "output_files/font_rom.vhd" "" { Text "C:/Users/juans/Documents/University/PC1/Labs/vga/vga/vga/output_files/font_rom.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538583218509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538583218509 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "vga_h_grid vga.vhd(167) " "VHDL error at vga.vhd(167): object \"vga_h_grid\" is used but not declared" {  } { { "vga.vhd" "" { Text "C:/Users/juans/Documents/University/PC1/Labs/vga/vga/vga/vga.vhd" 167 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1538583218511 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "vga_v_grid vga.vhd(167) " "VHDL error at vga.vhd(167): object \"vga_v_grid\" is used but not declared" {  } { { "vga.vhd" "" { Text "C:/Users/juans/Documents/University/PC1/Labs/vga/vga/vga/vga.vhd" 167 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1538583218511 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"&\" vga.vhd(167) " "VHDL error at vga.vhd(167): can't determine definition of operator \"\"&\"\" -- found 0 possible definitions" {  } { { "vga.vhd" "" { Text "C:/Users/juans/Documents/University/PC1/Labs/vga/vga/vga/vga.vhd" 167 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Analysis & Synthesis" 0 -1 1538583218512 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538583218833 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 03 11:13:38 2018 " "Processing ended: Wed Oct 03 11:13:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538583218833 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538583218833 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538583218833 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538583218833 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538583219570 ""}
