{
    "code": "module TopModule (\n    input logic clk,         // Clock input, triggers on the positive edge\n    input logic areset,      // Asynchronous reset input, active high\n    input logic load,        // Synchronous load control input, active high\n    input logic ena,         // Synchronous enable control input, active high\n    input logic [3:0] data,  // 4-bit input data, indexed from 3 (MSB) to 0 (LSB)\n    output logic [3:0] q     // 4-bit output representing the shift register state, indexed from 3 (MSB) to 0 (LSB)\n);\n\n    always_ff @(posedge clk or posedge areset) begin\n        if (areset) begin\n            q <= 4'b0000;\n        end else if (load) begin\n            q <= data;\n        end else if (ena) begin\n            q <= {1'b0, q[3:1]};\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 1
}