// Seed: 3591507255
module module_0 (
    output tri   id_0,
    input  uwire id_1
);
  localparam id_3 = 1;
  localparam id_4 = 1;
  bit id_5 = {-1, -1, id_5}, id_6 = id_6;
  parameter id_7 = id_3;
  always id_6 = id_4;
endmodule
module module_1 #(
    parameter id_0 = 32'd46,
    parameter id_5 = 32'd86
) (
    input supply0 _id_0,
    output tri id_1,
    input tri0 id_2
);
  logic id_4;
  module_0 modCall_1 (
      id_1,
      id_2
  );
  logic _id_5[1 : id_0];
  ;
  wire [id_5 : -1 'b0] id_6;
  assign id_4 = id_2;
endmodule
