// [armdata.js]
// ARM instruction-set data.
//
// [License]
// Public Domain.


// This file can be parsed as pure JSON, locate ${JSON:BEGIN} and ${JSON:END}
// marks and strip everything outside, a sample JS function that would do the job:
//
// function strip(s) {
//   return s.replace(/(^.*\$\{JSON:BEGIN\}\s+)|(\/\/\s*\$\{JSON:END\}\s*.*$)/g, "");
// }


// DESCRIPTION
// -----------
//
// These tables can be used for any purpose. The idea is to have an instruction DB
// that can be used to generate tables used by assemblers and disassemblers, and
// also to have data that can be used to generate instruction tables for developers.


// INSTRUCTION TUPLE
// -----------------
//
// Each instruction tuple consists of 5 strings:
//
//   [0] - Instruction name.
//   [1] - Instruction operands.
//   [2] - Instruction type (specifies instruction's layout and architecture as well).
//   [3] - Instruction opcode (fields separated by '|' forming the instruction word or halfword).
//   [4] - Instruction metadata - CPU requirements, APSR (read/write), and other metadata.
//
// The fields should match ARM instruction reference manual as possible, however,
// it's allowed to make changes that make parsing easier and data more consistent.


// INSTRUCTION OPERANDS
// --------------------
//
// Instruction operands contain standard operand field(s) as defined by ARM
// instruction reference, and also additional metadata that is defined by
// ARM, but in notes section (instead of instruction format section). Additional
// data include:
//
//   - "R?!=HI" - The register cannot be R8..R15 (most T16 instructions).
//   - "R?!=PC" - The register cannot be R15 (PC).
//   - "R?!=SP" - The register cannot be R13 (SP).
//   - "R?!=XX" - The register cannot be R13 (SP) or R15 (PC).
//
// Also, all instructions that use T16 layout were normalized into 3 operand
// form to make these compatible with T32 and A32 architecturess. It was designed
// for convenience. These are easily recognizable as they always share the first
// two operands.
//
// Divergence from ARM Manual:
//   - "Rdn" register (used by T16) was renamed to Rx to make the table easier to
//     read when multiple instructions follow (register names have the same length).


// METADATA
// --------
//
// The following metadata is used to describe instructions:
//
//   "ARMv??"
///    - Required ARM version:
//       - '+' sign means it's supported by that version and above.
//       - '-' sign means it's deprecated (and discontinued) by that version.
//
//   "ARMv6T2_IF_LOW"
//     - The instruction requires at least ARMv6T2 if both registers are LOW (R0..R7).
//
//   "IT"
//     - Conditional execution block THUMB/THUMB2:
//       - IT=ANY      - means the instruction can be executed inside or outside
//                       of IT block.
//       - IT=IN       - means the instruction can be executed inside of IT block.
//       - IT=OUT      - means the instruction can be executed outside of IT block.
//       - IT=OUT|LAST - means the instruction can be executed outside of IT block,
//                       alternatively, it must be the last conditionally executed
//                       instruction inside of IT block.
//
//   "APSR"
//     - The instruction reads/writes APSR register:
//       - [N|Z|C|V] - Which flags are read/written
//       - Since most of ARM instructions provide conditional execution the
//         APSR mostly defines APSR writes, as reads are controlled by IT
//         or condition code {cond}, which is part of each instruction.
//
//   "APSR_IF_NOT_PC"
//     - Instruction writes to APSR register only if the destination register
//       is not R15 (PC). In that case APSR is not modified (ARM specific).
//
//   "LSL_3_IF_SP"
//     - If the destination register is SP the only possible shift type is LSL
//       and the shift constant can be only contain values from 0 to 3, inclusive.
//
//   "UNPRED_COMPLEX"
//     - The instruction has complex rules for unpredictability (TODO, should be fixed).
//
//   "UNPRED_IF_ALL_LOW"
//     - At least one register must be HI reg (R8..R15) or the instruction is UNPREDICTABLE.
//
//   "T16_LDM"
//     - Writeback is enabled if Rn is specified also in RdList (T16).
//
//   "T32_LDM"
//     - RdList mask is restricted, can contain one of R15|R14 and requires at least 2
//       registers to be present.

// TODO: MISSING/REVIEW:
//   cdp
//   cdp2
//   chka
//   cps
//   enterx
//   leavex
//   HB, HBL, HBLP, HBP
//   ldc / ldc2
//   ADD 'mov' with shift spec.
//   RFE
//   SMC
//   SRS
//   STC / SRC2
//   SUBS PC, LR
//   if ArchVersion() < 6 && d == n then UNPREDICTABLE;

(function($export, $as) {
"use strict";

$export[$as] =
// ${JSON:BEGIN}
{
  "architectures": [
    "T16",
    "T32",
    "A32",
    "A64"
  ],

  "versions": [
    "ARMv4",
    "ARMv4T",
    "ARMv5T",
    "ARMv5TE",
    "ARMv5TEJ",
    "ARMv6",
    "ARMv6K",
    "ARMv6T2",
    "ARMv7",
    "ARMv8",
    "ARMv8_1",
    "ARMv8_2"
  ],

  "features": {
    "IDIVT"   : { "mandatory": "ARMv7R+"  },
    "IDIVA"   : { "mandatory": "ARMv8+"   },
    "CRC32"   : { "mandatory": "ARMv8_1+" },
    "SECURITY": { "mandatory": ""         }
  },

  "registers": {
    "w"   : { "kind": "gp" , "any": "w", "names": ["w0-31"] },
    "x"   : { "kind": "gp" , "any": "x", "names": ["x0-31"] },
    "s"   : { "kind": "vec", "any": "s", "names": ["s0-31"] },
    "d"   : { "kind": "vec", "any": "d", "names": ["d0-31"] },
    "v"   : { "kind": "vec", "any": "v", "names": ["v0-31"] }
  },

  "instructions": [
    ["adc"              , "Rd!=XX, Rn!=XX, #ImmA"                      , "T32", "11110|ImmA:1|0|1010|0|Rn|0|ImmA:3|Rd|ImmA:8"          , "ARMv6T2+ IT=ANY"],
    ["adcs"             , "Rd!=XX, Rn!=XX, #ImmA"                      , "T32", "11110|ImmA:1|0|1010|1|Rn|0|ImmA:3|Rd|ImmA:8"          , "ARMv6T2+ IT=ANY APSR.NZCV=W APSR_IF_NOT_PC"],
    ["adc"              , "Rx!=HI, Rx!=HI, Rm!=HI"                     , "T16", "010000|0101|Rm:3|Rx:3"                                , "ARMv4T+  IT=IN"],
    ["adcs"             , "Rx!=HI, Rx!=HI, Rm!=HI"                     , "T16", "010000|0101|Rm:3|Rx:3"                                , "ARMv4T+  IT=OUT APSR.NZCV=W APSR_IF_NOT_PC"],
    ["adc"              , "Rd!=XX, Rn!=XX, Rm!=XX, {SOP #Shift}"       , "T32", "1110101|1010|0|Rn|0|Shift:3|Rd|Shift:2|SOP:2|Rm"      , "ARMv6T2+ IT=ANY"],
    ["adcs"             , "Rd!=XX, Rn!=XX, Rm!=XX, {SOP #Shift}"       , "T32", "1110101|1010|1|Rn|0|Shift:3|Rd|Shift:2|SOP:2|Rm"      , "ARMv6T2+ IT=ANY APSR.NZCV=W APSR_IF_NOT_PC"],
    ["add"              , "Rx!=HI, Rx!=HI, #ImmZ"                      , "T16", "00110|Rx:3|ImmZ:8"                                    , "ARMv4T+  IT=IN"],
    ["adds"             , "Rx!=HI, Rx!=HI, #ImmZ"                      , "T16", "00110|Rx:3|ImmZ:8"                                    , "ARMv4T+  IT=OUT APSR.NZCV=W"],
    ["add"              , "Rd!=HI, Rn!=HI, #ImmZ"                      , "T16", "000111|0|ImmZ:3|Rn:3|Rd:3"                            , "ARMv4T+  IT=IN"],
    ["adds"             , "Rd!=HI, Rn!=HI, #ImmZ"                      , "T16", "000111|0|ImmZ:3|Rn:3|Rd:3"                            , "ARMv4T+  IT=OUT APSR.NZCV=W"],
    ["add"              , "Rx==SP, Rx==SP, #ImmZ*4"                    , "T16", "1011|00000|ImmZ:7"                                    , "ARMv4T+  IT=ANY"],
    ["add"              , "Rd!=SP, Rn==SP, #ImmZ*4"                    , "T16", "10101|Rd:3|ImmZ:8"                                    , "ARMv4T+  IT=ANY"],
    ["add"              , "Rd!=XX, Rn!=PC, #ImmZ"                      , "T32", "11110|ImmZ:1|1|0000|0|Rn|0|ImmZ:3|Rd|ImmZ:8"          , "ARMv6T2+ IT=ANY"],
    ["add"              , "Rd!=XX, Rn!=PC, #ImmA"                      , "T32", "11110|ImmA:1|0|1000|0|Rn|0|ImmA:3|Rd|ImmA:8"          , "ARMv6T2+ IT=ANY"],
    ["adds"             , "Rd!=XX, Rn!=PC, #ImmA"                      , "T32", "11110|ImmA:1|0|1000|1|Rn|0|ImmA:3|Rd|ImmA:8"          , "ARMv6T2+ IT=ANY APSR.NZCV=W"],
    ["add"              , "Rd!=PC, Rn==SP, #ImmZ"                      , "T32", "11110|ImmZ:1|1|0000|0|1101|0|ImmZ:3|Rd|ImmZ:8"        , "ARMv6T2+ IT=ANY"],
    ["add"              , "Rd!=PC, Rn==SP, #ImmA"                      , "T32", "11110|ImmA:1|0|1000|0|1101|0|ImmA:3|Rd|ImmA:8"        , "ARMv6T2+ IT=ANY"],
    ["adds"             , "Rd!=PC, Rn==SP, #ImmA"                      , "T32", "11110|ImmA:1|0|1000|1|1101|0|ImmA:3|Rd|ImmA:8"        , "ARMv6T2+ IT=ANY APSR.NZCV=W"],
    ["add"              , "Rd!=HI, Rn!=HI, Rm!=HI"                     , "T16", "000110|0|Rm:3|Rn:3|Rd:3"                              , "ARMv4T+  IT=IN"],
    ["adds"             , "Rd!=HI, Rn!=HI, Rm!=HI"                     , "T16", "000110|0|Rm:3|Rn:3|Rd:3"                              , "ARMv4T+  IT=OUT APSR.NZCV=W"],
    ["add"              , "Rx!=XX, Rx!=XX, Rm!=XX"                     , "T16", "010001|00|Rx:1|Rm:4|Rx:3"                             , "ARMv4T+  IT=IN  ARMv6T2_IF_LOW"],
    ["add"              , "Rx    , Rx    , Rm==SP"                     , "T16", "010001|00|Rx:1|1101|Rx:3"                             , "ARMv4T+  IT=ANY"],
    ["add"              , "Rx==SP, Rx==SP, Rm"                         , "T16", "010001|00|1|Rm:4|101"                                 , "ARMv4T+  IT=ANY"],
    ["add"              , "Rd!=XX, Rn!=PC, Rm!=XX, {SOP #Shift}"       , "T32", "1110101|1000|0|Rn|0|Shift:3|Rd|Shift:2|SOP:2|Rm"      , "ARMv6T2+ IT=ANY"],
    ["adds"             , "Rd!=XX, Rn!=PC, Rm!=XX, {SOP #Shift}"       , "T32", "1110101|1000|1|Rn|0|Shift:3|Rd|Shift:2|SOP:2|Rm"      , "ARMv6T2+ IT=ANY"],
    ["add"              , "Rd!=PC, Rn==SP, Rm!=XX, {SOP #Shift}"       , "T32", "11101|011000|0|1101|0|Shift:3|Rd|Shift:2|SOP:2|Rm"    , "ARMv6T2+ IT=ANY LSL_3_IF_SP"],
    ["adds"             , "Rd!=PC, Rn==SP, Rm!=XX, {SOP #Shift}"       , "T32", "11101|011000|1|1101|0|Shift:3|Rd|Shift:2|SOP:2|Rm"    , "ARMv6T2+ IT=ANY LSL_3_IF_SP"],
    ["adr"              , "Rd!=HI, #RelZ*4"                            , "T16", "10100|Rd:3|RelZ:8"                                    , "ARMv4T+  IT=ANY ADD=1"],
    ["adr"              , "Rd!=XX, #RelZ"                              , "T32", "11110|RelZ:1|10000|0|1111|0|RelZ:3|Rd|RelZ:8"         , "ARMv6T2+ IT=ANY ADD=1"],
    ["adr"              , "Rd!=XX, #RelZ"                              , "T32", "11110|RelZ:1|10101|0|1111|0|RelZ:3|Rd|RelZ:8"         , "ARMv6T2+ IT=ANY ADD=0"],
    ["and"              , "Rd!=XX, Rn!=XX, #ImmC"                      , "T32", "11110|ImmC:1|0|1010|0|Rn|0|ImmC:3|Rd|ImmC:8"          , "ARMv6T2+ IT=ANY"],
    ["ands"             , "Rd!=XX, Rn!=XX, #ImmC"                      , "T32", "11110|ImmC:1|0|1010|1|Rn|0|ImmC:3|Rd|ImmC:8"          , "ARMv6T2+ IT=ANY APSR.NZCV=W APSR_IF_NOT_PC"],
    ["and"              , "Rx!=HI, Rx!=HI, Rm!=HI"                     , "T16", "010000|0000|Rm:3|Rx:3"                                , "ARMv4T+  IT=IN"],
    ["ands"             , "Rx!=HI, Rx!=HI, Rm!=HI"                     , "T16", "010000|0000|Rm:3|Rx:3"                                , "ARMv4T+  IT=OUT APSR.NZ=W"],
    ["and"              , "Rd!=XX, Rn!=XX, Rm!=XX, {SOP #Shift}"       , "T32", "11101|01|0000|0|Rn|0|Shift:3|Rd|Shift:2|SOP:2|Rm"     , "ARMv6T2+ IT=ANY"],
    ["ands"             , "Rd!=XX, Rn!=XX, Rm!=XX, {SOP #Shift}"       , "T32", "11101|01|0000|1|Rn|0|Shift:3|Rd|Shift:2|SOP:2|Rm"     , "ARMv6T2+ IT=ANY APSR.NZC=W"],
    ["asr"              , "Rd!=HI, Rn!=HI, #Shift"                     , "T16", "00010|Shift:5|Rn:3|Rd:3"                              , "ARMv4T+  IT=IN"],
    ["asrs"             , "Rd!=HI, Rn!=HI, #Shift"                     , "T16", "00010|Shift:5|Rn:3|Rd:3"                              , "ARMv4T+  IT=OUT APSR.NZC=W"],
    ["asr"              , "Rd!=XX, Rn!=XX, #Shift"                     , "T32", "11101|01|0010|0|1111|0|Shift:3|Rd|Shift:2|10|Rn"      , "ARMv6T2+ IT=ANY"],
    ["asrs"             , "Rd!=XX, Rn!=XX, #Shift"                     , "T32", "11101|01|0010|1|1111|0|Shift:3|Rd|Shift:2|10|Rn"      , "ARMv6T2+ IT=ANY APSR.NZC=W"],
    ["asr"              , "Rx!=HI, Rx!=HI, Rm!=HI"                     , "T16", "010000|0100|Rm:3|Rx:3"                                , "ARMv4T+  IT=IN"],
    ["asrs"             , "Rx!=HI, Rx!=HI, Rm!=HI"                     , "T16", "010000|0100|Rm:3|Rx:3"                                , "ARMv4T+  IT=OUT APSR.NZC=W"],
    ["asr"              , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0010|0|Rn|1111|Rd|0000|Rm"                   , "ARMv6T2+ IT=ANY"],
    ["asrs"             , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0010|1|Rn|1111|Rd|0000|Rm"                   , "ARMv6T2+ IT=ANY APSR.NZC=W"],

    ["b"                , "#RelS*2"                                    , "T16", "1101|Cond|RelS:8"                                     , "ARMv4T+  IT=OUT"],
    ["b"                , "#RelS*2"                                    , "T16", "11100|RelS:11"                                        , "ARMv4T+  IT=OUT|LAST"],
    ["b"                , "#RelS*2"                                    , "T32", "11110|RelS[19]|Cond|RelS[16:11]|10|J1|0|J2|RelS[10:0]", "ARMv6T2+ IT=OUT"],
    ["b"                , "#RelS*2"                                    , "T32", "11110|RelS[23]|     RelS[20:11]|10|J1|1|J2|RelS[10:0]", "ARMv6T2+ IT=OUT|LAST"],
    ["bfc"              , "Rd!=XX, #LSB, #Width"                       , "T32", "1111001|1011|0|1111|0|LSB:3|Rd|LSB:2|0|Width:5"       , "ARMv6T2+ IT=ANY"],
    ["bfi"              , "Rd!=XX, Rn!=XX, #LSB, #Width"               , "T32", "1111001|1011|0|Rn|0|LSB:3|Rd|LSB:2|0|Width:5"         , "ARMv6T2+ IT=ANY"],
    ["bic"              , "Rx!=HI, Rx!=HI, Rm!=HI"                     , "T16", "010000|1110|Rm:3|Rx:3"                                , "ARMv4T+  IT=IN"],
    ["bics"             , "Rx!=HI, Rx!=HI, Rm!=HI"                     , "T16", "010000|1110|Rm:3|Rx:3"                                , "ARMv4T+  IT=OUT APSR.NZC=W"],
    ["bic"              , "Rd!=XX, Rn!=XX, #ImmC"                      , "T32", "11110|ImmC:1|0|0001|0|Rn|0|ImmC:3|Rd|ImmC:8"          , "ARMv6T2+ IT=ANY"],
    ["bics"             , "Rd!=XX, Rn!=XX, #ImmC"                      , "T32", "11110|ImmC:1|0|0001|1|Rn|0|ImmC:3|Rd|ImmC:8"          , "ARMv6T2+ IT=ANY APSR.NZC=W"],
    ["bic"              , "Rd!=XX, Rn!=XX, Rm!=XX, {SOP #Shift}"       , "T32", "11101|01|0001|0|Rn|0|Shift:3|Rd|Shift:2|SOP:2|Rm"     , "ARMv6T2+ IT=ANY"],
    ["bics"             , "Rd!=XX, Rn!=XX, Rm!=XX, {SOP #Shift}"       , "T32", "11101|01|0001|1|Rn|0|Shift:3|Rd|Shift:2|SOP:2|Rm"     , "ARMv6T2+ IT=ANY APSR.NZC=W"],
    ["bkpt"             , "#ImmZ"                                      , "T16", "101111|10|ImmZ:8"                                     , "ARMv5T+  IT=UNCOND"],
    ["bl"               , "#RelS*2"                                    , "T32", "11110|RelS[23]|RelS[20:11]|11|J1|1|J2|RelS[10:0]"     , "ARMv4T+  IT=OUT|LAST"],
    ["blx"              , "Rm!=PC"                                     , "T16", "010001|11|1|Rm:4|000"                                 , "ARMv5T+  IT=OUT|LAST"],
    ["blx"              , "#RelS*4"                                    , "T32", "11110|RelS[22]|RelS[19:10]|11|J1|0|J2|RelS[9:0]|0"    , "ARMv4T+  IT=OUT|LAST"],
    ["bx"               , "Rm"                                         , "T16", "010001|11|0|Rm:4|000"                                 , "ARMv4T+  IT=OUT|LAST"],
    ["bxj"              , "Rm!=XX"                                     , "T32", "11110|0|1111|00|Rm|1000|1111|00000000"                , "ARMv6T2+ IT=OUT|LAST"],

    ["cbz"              , "Rn!=HI, #RelZ*2"                            , "T16", "101100|RelZ:1|1|RelZ:5|Rn:3"                          , "ARMv6T2+ IT=OUT"],
    ["cbnz"             , "Rn!=HI, #RelZ*2"                            , "T16", "101110|RelZ:1|1|RelZ:5|Rn:3"                          , "ARMv6T2+ IT=OUT"],
    ["clrex"            , ""                                           , "T32", "11110|0|1110|11|1111|1000|1111|0010|1111"             , "ARMv7+   IT=ANY"],
    ["clz"              , "Rd!=XX, Rn!=XX"                             , "T32", "11111|0|1010|11|Rm|1111|Rd|1000|Rn"                   , "ARMv6T2+ IT=ANY"],
    ["cmn"              , "Rn!=PC, #ImmA"                              , "T32", "11110|ImmA:1|0|1000|1|Rn|0|ImmA:3|1111|ImmA:8"        , "ARMv6T2+ IT=ANY APSR.NZCV=W"],
    ["cmp"              , "Rn!=PC, #ImmA"                              , "T32", "11110|ImmA:1|0|1101|1|Rn|0|ImmA:3|1111|ImmA:8"        , "ARMv6T2+ IT=ANY APSR.NZCV=W"],
    ["cmp"              , "Rn!=HI, #ImmZ"                              , "T16", "00101|Rn:3|ImmZ:8"                                    , "ARMv4T+  IT=ANY APSR.NZCV=W"],
    ["cmn"              , "Rn!=HI, Rm!=HI"                             , "T16", "010000|1011|Rm:3|Rn:3"                                , "ARMv4T+  IT=ANY APSR.NZCV=W"],
    ["cmp"              , "Rn!=HI, Rm!=HI"                             , "T16", "010000|1010|Rm:3|Rn:3"                                , "ARMv4T+  IT=ANY APSR.NZCV=W"],
    ["cmp"              , "Rn!=PC, Rm!=PC"                             , "T16", "010001|01|Rn:1|Rm:4|Rn:3"                             , "ARMv4T+  IT=ANY APSR.NZCV=W UNPRED_IF_ALL_LOW"],
    ["cmn"              , "Rn!=PC, Rm!=XX, {SOP #Shift}"               , "T32", "11101|01|1000|1|Rn|0|Shift:3|1111|Shift:2|SOP:2|Rm"   , "ARMv6T2+ IT=ANY APSR.NZCV=W"],
    ["cmp"              , "Rn!=PC, Rm!=XX, {SOP #Shift}"               , "T32", "11101|01|1101|1|Rn|0|Shift:3|1111|Shift:2|SOP:2|Rm"   , "ARMv6T2+ IT=ANY APSR.NZCV=W"],
    ["crc32b"           , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "T32", "11111|01|0110|0|Rn|1111|Rd|10|00|Rm"                  , "CRC32    IT=OUT"],
    ["crc32h"           , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "T32", "11111|01|0110|0|Rn|1111|Rd|10|01|Rm"                  , "CRC32    IT=OUT"],
    ["crc32w"           , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "T32", "11111|01|0110|0|Rn|1111|Rd|10|10|Rm"                  , "CRC32    IT=OUT"],
    ["crc32cb"          , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "T32", "11111|01|0110|1|Rn|1111|Rd|10|00|Rm"                  , "CRC32    IT=OUT"],
    ["crc32ch"          , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "T32", "11111|01|0110|1|Rn|1111|Rd|10|01|Rm"                  , "CRC32    IT=OUT"],
    ["crc32cw"          , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "T32", "11111|01|0110|1|Rn|1111|Rd|10|10|Rm"                  , "CRC32    IT=OUT"],

    ["dbg"              , "#ImmZ"                                      , "T32", "11110|01|1101|0|1111|1000|0000|1111|ImmZ:4"           , "ARMv6T2+ IT=ANY"],
    ["dmb"              , "#ImmZ"                                      , "T32", "11110|01|1101|1|1111|1000|1111|0101|ImmZ:4"           , "ARMv7+   IT=ANY"],
    ["dsb"              , "#ImmZ"                                      , "T32", "11110|01|1101|1|1111|1000|1111|0100|ImmZ:4"           , "ARMv7+   IT=ANY"],

    ["eor"              , "Rd!=XX, Rn!=XX, #ImmC"                      , "T32", "11110|ImmC:1|0|0100|0|Rn|0|ImmC:3|Rd|ImmC:8"          , "ARMv6T2+ IT=ANY"],
    ["eors"             , "Rd!=XX, Rn!=XX, #ImmC"                      , "T32", "11110|ImmC:1|0|0100|1|Rn|0|ImmC:3|Rd|ImmC:8"          , "ARMv6T2+ IT=ANY APSR.NZC=W"],
    ["eor"              , "Rx!=HI, Rx!=HI, Rm!=HI"                     , "T16", "010000|0001|Rm:3|Rx:3"                                , "ARMv4T+  IT=IN"],
    ["eors"             , "Rx!=HI, Rx!=HI, Rm!=HI"                     , "T16", "010000|0001|Rm:3|Rx:3"                                , "ARMv4T+  IT=OUT APSR.NZC=W"],
    ["eor"              , "Rd!=XX, Rn!=XX, Rm!=XX, {SOP #Shift}"       , "T32", "11101|01|0100|0|Rn|0|Shift:3|Rd|Shift:2|SOP:2|Rm"     , "ARMv6T2+ IT=ANY"],
    ["eors"             , "Rd!=XX, Rn!=XX, Rm!=XX, {SOP #Shift}"       , "T32", "11101|01|0100|1|Rn|0|Shift:3|Rd|Shift:2|SOP:2|Rm"     , "ARMv6T2+ IT=ANY APSR.NZC=W"],

    ["it{x}{y}{z}"      , "#FirstCond!=15"                             , "T16", "101111|11|FirstCond:4|Mask:4"                         , "ARMv6T2+ IT=OUT"],

    ["lda"              , "Rd!=PC, [Rn!=PC]"                           , "T32", "11101|00|0110|1|Rn|Rd|1111|1010|1111"                 , "ARMv8+   IT=ANY"],
    ["ldab"             , "Rd!=PC, [Rn!=PC]"                           , "T32", "11101|00|0110|1|Rn|Rd|1111|1000|1111"                 , "ARMv8+   IT=ANY"],
    ["ldaex"            , "Rd!=PC, [Rn!=PC]"                           , "T32", "11101|00|0110|1|Rn|Rd|1111|1110|1111"                 , "ARMv8+   IT=ANY"],
    ["ldaexb"           , "Rd!=PC, [Rn!=PC]"                           , "T32", "11101|00|0110|1|Rn|Rd|1111|1100|1111"                 , "ARMv8+   IT=ANY"],
    ["ldaexd"           , "Rd!=PC, Rd2!=PC, [Rn!=PC]"                  , "T32", "11101|00|0110|1|Rn|Rd|Rd2|1111|1111"                  , "ARMv8+   IT=ANY"],
    ["ldaexh"           , "Rd!=PC, [Rn!=PC]"                           , "T32", "11101|00|0110|1|Rn|Rd|1111|1101|1111"                 , "ARMv8+   IT=ANY"],
    ["ldah"             , "Rd!=PC, [Rn!=PC]"                           , "T32", "11101|00|0110|1|Rn|Rd|1111|1001|1111"                 , "ARMv8+   IT=ANY"],
    ["ldm"              , "[Rn!=HI]{!}, RdList"                        , "T16", "11001|Rn:3|RdList:8"                                  , "ARMv4T+  IT=ANY T16_LDM"],
    ["ldm"              , "[Rn!=PC]{!}, RdList"                        , "T32", "11101|00|010|W|1|Rn|RdList[15:14]|0|RdList[12:0]"     , "ARMv6T2+ IT=ANY T32_LDM"],
    ["ldmdb"            , "[Rn!=PC]{!}, RdList"                        , "T32", "11101|00|100|W|1|Rn|RdList[15:14]|0|RdList[12:0]"     , "ARMv6T2+ IT=ANY T32_LDM"],
    ["ldr"              , "Rd!=HI, [Rn!=HI, {#ImmZ*4}]"                , "T16", "01101|ImmZ:5|Rn:3|Rd:3"                               , "ARMv4T+  IT=ANY"],
    ["ldr"              , "Rd!=HI, [Rn==SP, {#ImmZ*4}]"                , "T16", "10011|Rd:3|ImmZ:8"                                    , "ARMv4T+  IT=ANY"],
    ["ldr"              , "Rd!=HI, [Rn==PC, {#ImmZ*4}]"                , "T16", "01001|Rd:3|ImmZ:8"                                    , "ARMv6T2+ IT=ANY"],
    ["ldr"              , "Rd    , [Rn!=PC, {#ImmZ}]"                  , "T32", "11111|00|0110|1|Rn|Rd|ImmZ:12"                        , "ARMv6T2+ IT=ANY"],
    ["ldr"              , "Rd    , [Rn!=PC, {#+/-ImmZ}]{!}"            , "T32", "11111|00|0010|1|Rn|Rd|1|P|U|W|ImmZ:8"                 , "ARMv6T2+ IT=ANY"],
    ["ldr"              , "Rd    , [Rn==PC, {#+/-ImmZ}]"               , "T32", "11111|000|U|101|Rn|Rd|ImmZ:12"                        , "ARMv6T2+ IT=ANY"],
    ["ldr"              , "Rd!=HI, [Rn!=HI, Rm!=HI]"                   , "T16", "01011|00|Rm:3|Rn:3|Rd:3"                              , "ARMv4T+  IT=ANY"],
    ["ldr"              , "Rd    , [Rn!=PC, Rm!=XX, {LSL #Shift}]"     , "T32", "11111|00|0010|1|Rn|Rd|0|00000|Shift:2|Rm"             , "ARMv6T2+ IT=ANY"],
    ["ldrb"             , "Rd!=HI, [Rn!=HI, {#ImmZ*4}]"                , "T16", "01111|ImmZ:5|Rn:3|Rd:3"                               , "ARMv4T+  IT=ANY"],
    ["ldrb"             , "Rd!=XX, [Rn!=PC, {#ImmZ}]"                  , "T32", "11111|00|0100|1|Rn|Rd|ImmZ:12"                        , "ARMv6T2+ IT=ANY"],
    ["ldrb"             , "Rd!=XX, [Rn!=PC, {#+/-ImmZ}]{!}"            , "T32", "11111|00|0000|1|Rn|Rd|1|P|U|W|ImmZ:8"                 , "ARMv6T2+ IT=ANY"],
    ["ldrb"             , "Rd!=XX, [Rn==PC, {#+/-ImmZ}]"               , "T32", "11111|000|U|001|Rn|Rd|ImmZ:12"                        , "ARMv6T2+ IT=ANY"],
    ["ldrb"             , "Rd!=HI, [Rn!=HI, Rm!=HI]"                   , "T16", "0101110|Rm:3|Rn:3|Rd:3"                               , "ARMv4T+  IT=ANY"],
    ["ldrb"             , "Rd!=XX, [Rn!=PC, Rm!=XX, {LSL #Shift}]"     , "T32", "11111|00|0000|1|Rn|Rd|0|00000|Shift:2|Rm"             , "ARMv6T2+ IT=ANY"],
    ["ldrbt"            , "Rd!=XX, [Rn!=PC, {#ImmZ}]"                  , "T32", "11111|00|0000|1|Rn|Rd|1110|ImmZ:8"                    , "ARMv6T2+ IT=ANY"],
    ["ldrd"             , "Rd!=XX, Rd2!=XX, [Rn!=PC, {#+/-ImmZ*4}]{!}" , "T32", "11101|00|P|U|1|W|1|Rn|Rd|Rd2|ImmZ:8"                  , "ARMv6T2+ IT=ANY"],
    ["ldrd"             , "Rd!=XX, Rd2!=XX, [Rn==PC, {#+/-ImmZ*4}]"    , "T32", "11101|00|P|U|1|0|1|Rn|Rd|Rd2|ImmZ:8"                  , "ARMv6T2+ IT=ANY"],
    ["ldrex"            , "Rd!=XX, [Rn!=PC, {#ImmZ*4}]"                , "T32", "11101|00|0010|1|Rn|Rd|1111|ImmZ:8"                    , "ARMv6T2+ IT=ANY"],
    ["ldrexb"           , "Rd!=XX, [Rn!=PC]"                           , "T32", "11101|00|0110|1|Rn|Rd|1111|0100|1111"                 , "ARMv7+   IT=ANY"],
    ["ldrexd"           , "Rd!=XX, Rd2!=XX, [Rn!=PC]"                  , "T32", "11101|00|0110|1|Rn|Rd|Rd2 |0111|1111"                 , "ARMv7+   IT=ANY"],
    ["ldrexh"           , "Rd!=XX, [Rn!=PC]"                           , "T32", "11101|00|0110|1|Rn|Rd|1111|0101|1111"                 , "ARMv7+   IT=ANY"],
    ["ldrh"             , "Rd!=HI, [Rn!=HI, {#ImmZ*4}]"                , "T16", "10001|ImmZ:5|Rn:3|Rd:3"                               , "ARMv4T+  IT=ANY"],
    ["ldrh"             , "Rd!=XX, [Rn!=PC, {#ImmZ}]"                  , "T32", "11111|00|0101|1|Rn|Rd|ImmZ:12"                        , "ARMv6T2+ IT=ANY"],
    ["ldrh"             , "Rd!=XX, [Rn!=PC, {#+/-ImmZ}]{!}"            , "T32", "11111|00|0001|1|Rn|Rd|1|P|U|W|ImmZ:8"                 , "ARMv6T2+ IT=ANY"],
    ["ldrh"             , "Rd!=XX, [Rn==PC, {#+/-ImmZ}]"               , "T32", "11111|000|U|011|Rn|Rd|ImmZ:12"                        , "ARMv6T2+ IT=ANY"],
    ["ldrh"             , "Rd!=HI, [Rn!=HI, Rm!=HI]"                   , "T16", "0101101|Rm:3|Rn:3|Rd:3"                               , "ARMv4T+  IT=ANY"],
    ["ldrh"             , "Rd!=XX, [Rn!=PC, Rm!=XX, {LSL #Shift}]"     , "T32", "11111|00|0001|1|Rn|Rd|0|00000|Shift:2|Rm"             , "ARMv6T2+ IT=ANY"],
    ["ldrht"            , "Rd!=XX, [Rn!=PC, {#ImmZ}]"                  , "T32", "11111|00|0001|1|Rn|Rd|1110|ImmZ:8"                    , "ARMv6T2+ IT=ANY"],
    ["ldrsb"            , "Rd!=XX, [Rn!=PC, {#ImmZ}]"                  , "T32", "11111|00|1100|1|Rn|Rd|ImmZ:12"                        , "ARMv6T2+ IT=ANY"],
    ["ldrsb"            , "Rd!=XX, [Rn!=PC, {#+/-ImmZ}]{!}"            , "T32", "11111|00|1000|1|Rn|Rd|1|P|U|W|ImmZ:8"                 , "ARMv6T2+ IT=ANY"],
    ["ldrsb"            , "Rd!=XX, [Rn==PC, {#+/-ImmZ}]"               , "T32", "11111|001|U|001|Rn|Rd|ImmZ:12"                        , "ARMv6T2+ IT=ANY"],
    ["ldrsb"            , "Rd!=HI, [Rn!=HI, Rm!=HI]"                   , "T16", "0101011|Rm:3|Rn:3|Rd:3"                               , "ARMv4T+  IT=ANY"],
    ["ldrsb"            , "Rd!=XX, [Rn!=PC, Rm!=XX, {LSL #Shift}]"     , "T32", "11111|00|1000|1|Rn|Rd|0|00000|Shift:2|Rm"             , "ARMv6T2+ IT=ANY"],
    ["ldrsbt"           , "Rd!=XX, [Rn!=PC, {#ImmZ}]"                  , "T32", "11111|00|1000|1|Rn|Rd|1110|ImmZ:8"                    , "ARMv6T2+ IT=ANY"],
    ["ldrsh"            , "Rd!=XX, [Rn!=PC, {#ImmZ}]"                  , "T32", "11111|00|1101|1|Rn|Rd|ImmZ:12"                        , "ARMv6T2+ IT=ANY"],
    ["ldrsh"            , "Rd!=XX, [Rn!=PC, {#+/-ImmZ}]{!}"            , "T32", "11111|00|1001|1|Rn|Rd|1|P|U|W|ImmZ:8"                 , "ARMv6T2+ IT=ANY"],
    ["ldrsh"            , "Rd!=XX, [Rn==PC, {#+/-ImmZ}]"               , "T32", "11111|001|U|011|Rn|Rd|ImmZ:12"                        , "ARMv6T2+ IT=ANY"],
    ["ldrsh"            , "Rd!=HI, [Rn!=HI, Rm!=HI]"                   , "T16", "0101111|Rm:3|Rn:3|Rd:3"                               , "ARMv4T+  IT=ANY"],
    ["ldrsh"            , "Rd!=XX, [Rn!=PC, Rm!=XX, {LSL #Shift}]"     , "T32", "11111|00|1001|1|Rn|Rd|0|00000|Shift:2|Rm"             , "ARMv6T2+ IT=ANY"],
    ["ldrsht"           , "Rd!=XX, [Rn!=PC, {#ImmZ}]"                  , "T32", "11111|00|1001|1|Rn|Rd|1110|ImmZ:8"                    , "ARMv6T2+ IT=ANY"],
    ["ldrt"             , "Rd!=XX, [Rn!=PC, {#ImmZ}]"                  , "T32", "11111|00|0010|1|Rn|Rd|1110|ImmZ:8"                    , "ARMv6T2+ IT=ANY"],
    ["lsl"              , "Rd!=HI, Rn!=HI, #Shift"                     , "T16", "00000|Shift:5|Rn:3|Rd:3"                              , "ARMv4T+  IT=IN"],
    ["lsls"             , "Rd!=HI, Rn!=HI, #Shift"                     , "T16", "00000|Shift:5|Rn:3|Rd:3"                              , "ARMv4T+  IT=OUT APSR.NZC=W"],
    ["lsl"              , "Rd!=XX, Rn!=XX, #Shift"                     , "T32", "11101|01|0010|0|1111|0|Shift:3|Rd|Shift:2|00|Rn"      , "ARMv6T2+ IT=ANY"],
    ["lsls"             , "Rd!=XX, Rn!=XX, #Shift"                     , "T32", "11101|01|0010|1|1111|0|Shift:3|Rd|Shift:2|00|Rn"      , "ARMv6T2+ IT=ANY APSR.NZC=W"],
    ["lsl"              , "Rx!=HI, Rx!=HI, Rm!=HI"                     , "T16", "010000|0010|Rm:3|Rx:3"                                , "ARMv4T+  IT=IN"],
    ["lsls"             , "Rx!=HI, Rx!=HI, Rm!=HI"                     , "T16", "010000|0010|Rm:3|Rx:3"                                , "ARMv4T+  IT=OUT APSR.NZC=W"],
    ["lsl"              , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0000|0|Rn|1111|Rd|0000|Rm"                   , "ARMv6T2+ IT=ANY"],
    ["lsls"             , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11101|01|0000|1|Rn|1111|Rd|0000|Rm"                   , "ARMv6T2+ IT=ANY"],
    ["lsr"              , "Rd!=HI, Rn!=HI, #Shift"                     , "T16", "00001|Shift:5|Rn:3|Rd:3"                              , "ARMv4T+  IT=IN"],
    ["lsrs"             , "Rd!=HI, Rn!=HI, #Shift"                     , "T16", "00001|Shift:5|Rn:3|Rd:3"                              , "ARMv4T+  IT=OUT APSR.NZC=W"],
    ["lsr"              , "Rd!=XX, Rn!=XX, #Shift"                     , "T32", "11101|01|0010|0|1111|0|Shift:3|Rd|Shift:2|01|Rn"      , "ARMv6T2+ IT=ANY"],
    ["lsrs"             , "Rd!=XX, Rn!=XX, #Shift"                     , "T32", "11101|01|0010|1|1111|0|Shift:3|Rd|Shift:2|01|Rn"      , "ARMv6T2+ IT=ANY APSR.NZC=W"],
    ["lsr"              , "Rx!=HI, Rx!=HI, Rm!=HI"                     , "T16", "010000|0011|Rm:3|Rx:3"                                , "ARMv4T+  IT=IN"],
    ["lsrs"             , "Rx!=HI, Rx!=HI, Rm!=HI"                     , "T16", "010000|0011|Rm:3|Rx:3"                                , "ARMv4T+  IT=OUT APSR.NZC=W"],
    ["lsr"              , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0001|0|Rn|1111|Rd|0000|Rm"                   , "ARMv6T2+ IT=ANY"],
    ["lsrs"             , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11101|01|0001|1|Rn|1111|Rd|0000|Rm"                   , "ARMv6T2+ IT=ANY"],

    ["isb"              , "#ImmZ"                                      , "T32", "11110|01|1101|1|1111|1000|1111|0110|ImmZ:4"           , "ARMv7+   IT=ANY"],

    ["mcr"              , "#CP, #Op1, Rs!=XX, Cn, Cm, {#Op2}"          , "T32", "1110|111|0|Op1:3|0|Cn:4|Rs|CP:4|Op2:3|1|Cm:4"         , "ARMv6T2+"],
    ["mcr2"             , "#CP, #Op1, Rs!=XX, Cn, Cm, {#Op2}"          , "T32", "1111|111|0|Op1:3|0|Cn:4|Rs|CP:4|Op2:3|1|Cm:4"         , "ARMv6T2+"],
    ["mcrr"             , "#CP, #Op1, Rs!=XX, Rs2!=XX, Cm"             , "T32", "1110|110|0010|0|Rs2|Rs|CP:4|Op1:4|Cm:4"               , "ARMv6T2+"],
    ["mcrr2"            , "#CP, #Op1, Rs!=XX, Rs2!=XX, Cm"             , "T32", "1111|110|0010|0|Rs2|Rs|CP:4|Op1:4|Cm:4"               , "ARMv6T2+"],
    ["mla"              , "Rd!=XX, Rn!=XX, Rm!=XX, Ra!=XX"             , "T32", "11111|01|1000|0|Rn|Ra|Rd|0000|Rm"                     , "ARMv6T2+ IT=ANY"],
    ["mls"              , "Rd!=XX, Rn!=XX, Rm!=XX, Ra!=XX"             , "T32", "11111|01|1000|0|Rn|Ra|Rd|0001|Rm"                     , "ARMv6T2+ IT=ANY"],
    ["mov"              , "Rd!=HI, #ImmZ"                              , "T16", "00100|Rd:3|ImmZ:8"                                    , "ARMv4T+  IT=IN"],
    ["movs"             , "Rd!=HI, #ImmZ"                              , "T16", "00100|Rd:3|ImmZ:8"                                    , "ARMv4T+  IT=OUT APSR.NZC=W"],
    ["mov"              , "Rd!=XX, #ImmC"                              , "T32", "11110|ImmC:1|0|0010|0|1111|0|ImmC:3|Rd|ImmC:8"        , "ARMv6T2+ IT=ANY"],
    ["movs"             , "Rd!=XX, #ImmC"                              , "T32", "11110|ImmC:1|0|0010|1|1111|0|ImmC:3|Rd|ImmC:8"        , "ARMv6T2+ IT=ANY APSR.NZC=W"],
    ["mov"              , "Rd    , Rn"                                 , "T16", "01000110|Rd:1|Rn:4|Rd:3"                              , "ARMv4T+  IT=IN  ARMv6T2_IF_LOW"],
    ["movs"             , "Rd!=HI, Rn!=HI"                             , "T16", "0000000000|Rn:3|Rd:3"                                 , "ARMv4T+  IT=OUT APSR.NZC=W"],
    ["mov"              , "Rd!=PC, Rn"                                 , "T32", "11101|01|0010|0|1111|0000|Rd|0000|Rn"                 , "ARMv6T2+ IT=ANY UNPRED_COMPLEX"],
    ["movs"             , "Rd!=XX, Rn"                                 , "T32", "11101|01|0010|1|1111|0000|Rd|0000|Rn"                 , "ARMv6T2+ IT=ANY UNPRED_COMPLEX"],
    ["mov"              , "Rd!=HI, Rn!=HI, LSL #Shift"                 , "T16", "00000|Shift:5|Rn:3|Rd:3"                              , "ARMv4T+  IT=IN"],
    ["movs"             , "Rd!=HI, Rn!=HI, LSL #Shift"                 , "T16", "00000|Shift:5|Rn:3|Rd:3"                              , "ARMv4T+  IT=OUT APSR.NZC=W"],
    ["mov"              , "Rd!=HI, Rn!=HI, LSR #Shift"                 , "T16", "00001|Shift:5|Rn:3|Rd:3"                              , "ARMv4T+  IT=IN"],
    ["movs"             , "Rd!=HI, Rn!=HI, LSR #Shift"                 , "T16", "00001|Shift:5|Rn:3|Rd:3"                              , "ARMv4T+  IT=OUT APSR.NZC=W"],
    ["mov"              , "Rd!=HI, Rn!=HI, ASR #Shift"                 , "T16", "00010|Shift:5|Rn:3|Rd:3"                              , "ARMv4T+  IT=IN"],
    ["movs"             , "Rd!=HI, Rn!=HI, ASR #Shift"                 , "T16", "00010|Shift:5|Rn:3|Rd:3"                              , "ARMv4T+  IT=OUT APSR.NZC=W"],
    ["mov"              , "Rd!=XX, Rn!=XX, SOP #Shift"                 , "T32", "11101|01|0010|0|1111|0|Shift:3|Rd|Shift:2|SOP:2|Rn"   , "ARMv6T2+ IT=ANY"],
    ["movs"             , "Rd!=XX, Rn!=XX, SOP #Shift"                 , "T32", "11101|01|0010|1|1111|0|Shift:3|Rd|Shift:2|SOP:2|Rn"   , "ARMv6T2+ IT=ANY APSR.NZC=W"],
    ["mov"              , "Rx!=HI, Rx!=HI, LSL Rm!=HI"                 , "T16", "010000|0010|Rm:3|Rx:3"                                , "ARMv4T+  IT=IN"],
    ["movs"             , "Rx!=HI, Rx!=HI, LSL Rm!=HI"                 , "T16", "010000|0010|Rm:3|Rx:3"                                , "ARMv4T+  IT=OUT APSR.NZC=W"],
    ["mov"              , "Rx!=HI, Rx!=HI, LSR Rm!=HI"                 , "T16", "010000|0011|Rm:3|Rx:3"                                , "ARMv4T+  IT=IN"],
    ["movs"             , "Rx!=HI, Rx!=HI, LSR Rm!=HI"                 , "T16", "010000|0011|Rm:3|Rx:3"                                , "ARMv4T+  IT=OUT APSR.NZC=W"],
    ["mov"              , "Rx!=HI, Rx!=HI, ASR Rm!=HI"                 , "T16", "010000|0100|Rm:3|Rx:3"                                , "ARMv4T+  IT=IN"],
    ["movs"             , "Rx!=HI, Rx!=HI, ASR Rm!=HI"                 , "T16", "010000|0100|Rm:3|Rx:3"                                , "ARMv4T+  IT=OUT APSR.NZC=W"],
    ["mov"              , "Rx!=HI, Rx!=HI, ROR Rm!=HI"                 , "T16", "010000|0111|Rm:3|Rx:3"                                , "ARMv4T+  IT=IN"],
    ["movs"             , "Rx!=HI, Rx!=HI, ROR Rm!=HI"                 , "T16", "010000|0111|Rm:3|Rx:3"                                , "ARMv4T+  IT=OUT APSR.NZC=W"],
    ["mov"              , "Rd!=XX, Rn!=XX, SOP Rm!=XX"                 , "T32", "11111|01|00|SOP:2|0|Rn|1111|Rd|0000|Rm"               , "ARMv6T2+ IT=ANY"],
    ["movs"             , "Rd!=XX, Rn!=XX, SOP Rm!=XX"                 , "T32", "11101|01|00|SOP:2|1|Rn|1111|Rd|0000|Rm"               , "ARMv6T2+ IT=ANY APSR.NZC=W"],
    ["movt"             , "Rx!=XX, #ImmZ"                              , "T32", "11110|ImmZ:1|1|0110|0|ImmZ:4|0|ImmZ:3|Rx|ImmZ:8"      , "ARMv6T2+ IT=ANY"],
    ["movw"             , "Rd!=XX, #ImmZ"                              , "T32", "11110|ImmZ:1|1|0010|0|ImmZ:4|0|ImmZ:3|Rd|ImmZ:8"      , "ARMv6T2+ IT=ANY"],
    ["mrc"              , "#CP, #Op1, Rd!=XX, Cn, Cm, {#Op2}"          , "T32", "1110|111|0|Op1:3|1|Cn:4|Rd|CP:4|Op2:3|1|Cm:4"         , "ARMv4+"],
    ["mrc2"             , "#CP, #Op1, Rd!=XX, Cn, Cm, {#Op2}"          , "T32", "1111|111|0|Op1:3|1|Cn:4|Rd|CP:4|Op2:3|1|Cm:4"         , "ARMv4+"],
    ["mrrc"             , "#CP, #Op1, Rd!=XX, Rd2!=Rd, Cm"             , "T32", "1110|110|0010|1|Rd2|Rd|CP:4|Op1:4|Cm:4"               , "ARMv5TE+"],
    ["mrrc2"            , "#CP, #Op1, Rd!=XX, Rd2!=Rd, Cm"             , "T32", "1111|110|0010|1|Rd2|Rd|CP:4|Op1:4|Cm:4"               , "ARMv5TE+"],
    ["mrs"              , "Rd!=XX, #APSR"                              , "T32", "11110|01|1111|0|1111|1000|Rd|00000000"                , "ARMv6T2+ IT=ANY"],
    ["msr"              , "#APSR, Rn!=PC"                              , "T32", "11110|01|1100|0|Rn|1100|APSR:2|00|00000000"           , "ARMv6T2+ IT=ANY"],
    ["mul"              , "Rx!=HI, Rx!=HI, Rm!=HI"                     , "T16", "010000|1101|Rm:3|Rx:3"                                , "ARMv4T+  IT=IN"],
    ["muls"             , "Rx!=HI, Rx!=HI, Rm!=HI"                     , "T16", "010000|1101|Rm:3|Rx:3"                                , "ARMv4T+  IT=OUT APSR.NZC=W"],
    ["mul"              , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|1000|0|Rn|1111|Rd|0000|Rm"                   , "ARMv6T2+ IT=ANY"],
    ["mvn"              , "Rd!=XX, #ImmC"                              , "T32", "11110|ImmC:1|0|0011|0|1111|0|ImmC:3|Rd|ImmC:8"        , "ARMv6T2+ IT=ANY"],
    ["mvns"             , "Rd!=XX, #ImmC"                              , "T32", "11110|ImmC:1|0|0011|1|1111|0|ImmC:3|Rd|ImmC:8"        , "ARMv6T2+ IT=ANY APSR.NZC=W"],
    ["mvn"              , "Rd!=HI, Rn!=HI"                             , "T16", "010000|1111|Rm:3|Rd:3"                                , "ARMv4T+  IT=IN"],
    ["mvns"             , "Rd!=HI, Rn!=HI"                             , "T16", "010000|1111|Rm:3|Rd:3"                                , "ARMv4T+  IT=OUT APSR.NZC=W"],
    ["mvn"              , "Rd!=XX, Rn!=XX, {SOP #Shift}"               , "T32", "11101|01|0011|0|1111|0|Shift:3|Rd|Shift:2|SOP:2|Rn"   , "ARMv6T2+ IT=ANY"],
    ["mvns"             , "Rd!=XX, Rn!=XX, {SOP #Shift}"               , "T32", "11101|01|0011|1|1111|0|Shift:3|Rd|Shift:2|SOP:2|Rn"   , "ARMv6T2+ IT=ANY APSR.NZC=W"],

    ["nop"              , ""                                           , "T16", "1011|1111|0000|0000"                                  , "ARMv6T2+ IT=ANY"],
    ["nop"              , ""                                           , "T32", "11110|01|1101|0|1111|1000|0000|00000000"              , "ARMv6T2+ IT=ANY"],

    ["orn"              , "Rd!=XX, Rn!=XX, #ImmC"                      , "T32", "11110|ImmC:1|0|0011|0|Rn|0|ImmC:3|Rd|ImmC:8"          , "ARMv6T2+ IT=ANY"],
    ["orns"             , "Rd!=XX, Rn!=XX, #ImmC"                      , "T32", "11110|ImmC:1|0|0011|1|Rn|0|ImmC:3|Rd|ImmC:8"          , "ARMv6T2+ IT=ANY APSR.NZC=W"],
    ["orn"              , "Rd!=XX, Rn!=XX, Rm!=XX, {SOP #Shift}"       , "T32", "11101|01|0011|0|Rn|0|Shift:3|Rd|Shift:2|SOP:2|Rm"     , "ARMv6T2+ IT=ANY"],
    ["orns"             , "Rd!=XX, Rn!=XX, Rm!=XX, {SOP #Shift}"       , "T32", "11101|01|0011|1|Rn|0|Shift:3|Rd|Shift:2|SOP:2|Rm"     , "ARMv6T2+ IT=ANY APSR.NZC=W"],
    ["orr"              , "Rd!=XX, Rn!=XX, #ImmC"                      , "T32", "11110|ImmC:1|0|0010|0|Rn|0|ImmC:3|Rd|ImmC:8"          , "ARMv6T2+ IT=ANY"],
    ["orrs"             , "Rd!=XX, Rn!=XX, #ImmC"                      , "T32", "11110|ImmC:1|0|0010|1|Rn|0|ImmC:3|Rd|ImmC:8"          , "ARMv6T2+ IT=ANY APSR.NZC=W"],
    ["orr"              , "Rx!=HI, Rx!=HI, Rm!=HI"                     , "T16", "010000|1100|Rm:3|Rx:3"                                , "ARMv4T+  IT=IN"],
    ["orrs"             , "Rx!=HI, Rx!=HI, Rm!=HI"                     , "T16", "010000|1100|Rm:3|Rx:3"                                , "ARMv4T+  IT=OUT APSR.NZC=W"],
    ["orr"              , "Rd!=XX, Rn!=XX, Rm!=XX, {SOP #Shift}"       , "T32", "11101|01|0010|0|Rn|0|Shift:3|Rd|Shift:2|SOP:2|Rm"     , "ARMv6T2+ IT=ANY"],
    ["orrs"             , "Rd!=XX, Rn!=XX, Rm!=XX, {SOP #Shift}"       , "T32", "11101|01|0010|1|Rn|0|Shift:3|Rd|Shift:2|SOP:2|Rm"     , "ARMv6T2+ IT=ANY APSR.NZC=W"],

    ["pkhbt"            , "Rd!=XX, Rn!=XX, Rm!=XX, {LSL #Shift}"       , "T32", "11101|01|0110|0|Rn|0|Shift:3|Rd|Shift:2|00|Rm"        , "ARMv6T2+ IT=ANY"],
    ["pkhtb"            , "Rd!=XX, Rn!=XX, Rm!=XX, {ASR #Shift}"       , "T32", "11101|01|0110|0|Rn|0|Shift:3|Rd|Shift:2|10|Rm"        , "ARMv6T2+ IT=ANY"],
    ["pld"              , "[Rn!=PC, #ImmZ]"                            , "T32", "11111|00|0100|1|Rn|1111|ImmZ:12"                      , "ARMv6T2+ IT=ANY"],
    ["pldw"             , "[Rn!=PC, #ImmZ]"                            , "T32", "11111|00|0101|1|Rn|1111|ImmZ:12"                      , "ARMv6T2+ IT=ANY"],
    ["pld"              , "[Rn!=PC, #-ImmZ]"                           , "T32", "11111|00|0000|1|Rn|1111|1100|ImmZ:8"                  , "ARMv6T2+ IT=ANY"],
    ["pldw"             , "[Rn!=PC, #-ImmZ]"                           , "T32", "11111|00|0001|1|Rn|1111|1100|ImmZ:8"                  , "ARMv6T2+ IT=ANY"],
    ["pld"              , "[Rn==PC, #+/-ImmZ]"                         , "T32", "11111|00|0|U|00|1|1111|1111|ImmZ:12"                  , "ARMv6T2+ IT=ANY"],
    ["pld"              , "[Rn!=PC, Rm!=XX, {LSL #Shift}]"             , "T32", "11111|00|0000|1|Rn|1111|0000|00|Shift:2|Rm"           , "ARMv6T2+ IT=ANY"],
    ["pldw"             , "[Rn!=PC, Rm!=XX, {LSL #Shift}]"             , "T32", "11111|00|0001|1|Rn|1111|0000|00|Shift:2|Rm"           , "ARMv6T2+ IT=ANY"],
    ["pli"              , "[Rn!=PC, #ImmZ]"                            , "T32", "11111|00|1100|1|Rn|1111|ImmZ:12"                      , "ARMv7+   IT=ANY"],
    ["pli"              , "[Rn!=PC, #-ImmZ]"                           , "T32", "11111|00|1000|1|Rn|1111|1100|ImmZ:8"                  , "ARMv7+   IT=ANY"],
    ["pli"              , "[Rn==PC, #+/-ImmZ]"                         , "T32", "11111|00|1|U|00|1|1111|1111|ImmZ:12"                  , "ARMv7+   IT=ANY"],
    ["pli"              , "[Rn!=PC, Rm!=XX, {LSL #Shift}]"             , "T32", "11111|00|1000|1|Rn|1111|0000|00|Shift:2|Rm"           , "ARMv7+   IT=ANY"],
    ["pop"              , "Rd!=SP"                                     , "T32", "11111|00|0010|1|1101|Rd|1011|00000100"                , "ARMv6T2+ IT=ANY"],
    ["pop"              , "RdList"                                     , "T16", "1011110|RdList[15]|RdList[7:0]"                       , "ARMv4T+  IT=ANY"],
    ["pop"              , "RdList"                                     , "T32", "11101|00|0101|1|1101|RdList[15:14]|0|RdList[12:0]"    , "ARMv6T2+ IT=ANY"],
    ["push"             , "Rs!=XX"                                     , "T32", "11111|00|0010|0|1101|Rs|1101|00000100"                , "ARMv6T2+ IT=ANY"],
    ["push"             , "RsList"                                     , "T16", "1011010|RsList[14]|RsList[7:0]"                       , "ARMv4T+  IT=ANY"],
    ["push"             , "RsList"                                     , "T32", "11101|00|0101|0|1101|0|RsList[14]|0|RsList[12:0]"     , "ARMv6T2+ IT=ANY"],

    ["qadd"             , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0100|0|Rm|1111|Rd|1000|Rn"                   , "ARMv6T2+ IT=ANY APSR.Q=X"],
    ["qadd16"           , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0100|1|Rm|1111|Rd|0001|Rn"                   , "ARMv6T2+ IT=ANY"],
    ["qadd8"            , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0100|0|Rm|1111|Rd|0001|Rn"                   , "ARMv6T2+ IT=ANY"],
    ["qasx"             , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0101|0|Rm|1111|Rd|0001|Rn"                   , "ARMv6T2+ IT=ANY"],
    ["qdadd"            , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0100|0|Rm|1111|Rd|1001|Rn"                   , "ARMv6T2+ IT=ANY APSR.Q=X"],
    ["qdsub"            , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0100|0|Rm|1111|Rd|1011|Rn"                   , "ARMv6T2+ IT=ANY APSR.Q=X"],
    ["qsax"             , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0111|0|Rm|1111|Rd|0001|Rn"                   , "ARMv6T2+ IT=ANY"],
    ["qsub"             , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0100|0|Rm|1111|Rd|1010|Rn"                   , "ARMv6T2+ IT=ANY APSR.Q=X"],
    ["qsub16"           , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0110|1|Rm|1111|Rd|0001|Rn"                   , "ARMv6T2+ IT=ANY"],
    ["qsub8"            , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0110|0|Rm|1111|Rd|0001|Rn"                   , "ARMv6T2+ IT=ANY"],

    ["rbit"             , "Rd!=XX, Rn!=XX"                             , "T32", "11111|01|0100|1|Rm|1111|Rd|1010|Rn"                   , "ARMv6T2+ IT=ANY"],
    ["rev"              , "Rd!=HI, Rn!=HI"                             , "T16", "101110|1000|Rn:3|Rd:3"                                , "ARMv6T+  IT=ANY"],
    ["rev"              , "Rd!=XX, Rn!=XX"                             , "T32", "11111|01|0100|1|Rm|1111|Rd|1000|Rn"                   , "ARMv6T2+ IT=ANY"],
    ["rev16"            , "Rd!=HI, Rn!=HI"                             , "T16", "101110|1001|Rn:3|Rd:3"                                , "ARMv6T+  IT=ANY"],
    ["rev16"            , "Rd!=XX, Rn!=XX"                             , "T32", "11111|01|0100|1|Rm|1111|Rd|1001|Rn"                   , "ARMv6T2+ IT=ANY"],
    ["revsh"            , "Rd!=HI, Rn!=HI"                             , "T16", "101110|1011|Rn:3|Rd:3"                                , "ARMv6T+  IT=ANY"],
    ["revsh"            , "Rd!=XX, Rn!=XX"                             , "T32", "11111|01|0100|1|Rm|1111|Rd|1011|Rn"                   , "ARMv6T2+ IT=ANY"],
    ["ror"              , "Rx!=HI, Rx!=HI, Rm!=HI"                     , "T16", "010000|0111|Rm:3|Rx:3"                                , "ARMv4T+  IT=IN"],
    ["rors"             , "Rx!=HI, Rx!=HI, Rm!=HI"                     , "T16", "010000|0111|Rm:3|Rx:3"                                , "ARMv4T+  IT=OUT APSR.NZC=W"],
    ["ror"              , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0011|0|Rn|1111|Rd|0000|Rm"                   , "ARMv6T2+ IT=ANY"],
    ["rors"             , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0011|1|Rn|1111|Rd|0000|Rm"                   , "ARMv6T2+ IT=ANY APSR.NZC=W"],
    ["ror"              , "Rd!=XX, Rn!=XX, #Shift"                     , "T32", "11101|01|0010|0|1111|0|Shift:3|Rd|Shift:2|11|Rn"      , "ARMv6T2+ IT=ANY"],
    ["rors"             , "Rd!=XX, Rn!=XX, #Shift"                     , "T32", "11101|01|0010|1|1111|0|Shift:3|Rd|Shift:2|11|Rn"      , "ARMv6T2+ IT=ANY APSR.NZC=W"],
    ["rrx"              , "Rd!=XX, Rn!=XX"                             , "T32", "11101|01|0010|0|1111|0000|Rd|0011|Rn"                 , "ARMv6T2+ IT=ANY"],
    ["rrxs"             , "Rd!=XX, Rn!=XX"                             , "T32", "11101|01|0010|1|1111|0000|Rd|0011|Rn"                 , "ARMv6T2+ IT=ANY APSR.NZC=W"],
    ["rsb"              , "Rd!=HI, Rn!=HI, #0"                         , "T16", "010000|1001|Rn:3|Rd:3"                                , "ARMv4T+  IT=IN"],
    ["rsbs"             , "Rd!=HI, Rn!=HI, #0"                         , "T16", "010000|1001|Rn:3|Rd:3"                                , "ARMv4T+  IT=OUT APSR.NZCV=W"],
    ["rsb"              , "Rd!=XX, Rn!=XX, #ImmA"                      , "T32", "11110|ImmA:1|0|1110|0|Rn|0|ImmA:3|Rd|ImmA:8"          , "ARMv6T2+ IT=ANY"],
    ["rsbs"             , "Rd!=XX, Rn!=XX, #ImmA"                      , "T32", "11110|ImmA:1|0|1110|1|Rn|0|ImmA:3|Rd|ImmA:8"          , "ARMv6T2+ IT=ANY APSR.NZCV=W"],
    ["rsb"              , "Rd!=XX, Rn!=XX, Rm!=XX, {SOP #Shift}"       , "T32", "11101|01|1110|0|Rn|0|Shift:3|Rd|Shift:2|SOP:2|Rm"     , "ARMv6T2+ IT=ANY"],
    ["rsbs"             , "Rd!=XX, Rn!=XX, Rm!=XX, {SOP #Shift}"       , "T32", "11101|01|1110|1|Rn|0|Shift:3|Rd|Shift:2|SOP:2|Rm"     , "ARMv6T2+ IT=ANY APSR.NZCV=W"],

    ["sadd16"           , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0100|1|Rn|1111|Rd|0000|Rm"                   , "ARMv6T2+ IT=ANY APSR.GE=W"],
    ["sadd8"            , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0100|0|Rn|1111|Rd|0000|Rm"                   , "ARMv6T2+ IT=ANY APSR.GE=W"],
    ["sasx"             , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0101|0|Rn|1111|Rd|0000|Rm"                   , "ARMv6T2+ IT=ANY APSR.GE=W"],
    ["sbc"              , "Rd!=XX, Rn!=XX, #ImmA"                      , "T32", "11110|ImmA:1|0|1011|0|Rn|0|ImmA:3|Rd|ImmA:8"          , "ARMv6T2+ IT=ANY"],
    ["sbcs"             , "Rd!=XX, Rn!=XX, #ImmA"                      , "T32", "11110|ImmA:1|0|1011|1|Rn|0|ImmA:3|Rd|ImmA:8"          , "ARMv6T2+ IT=ANY APSR.NZCV=W"],
    ["sbc"              , "Rx!=HI, Rx!=HI, Rm!=HI"                     , "T16", "010000|0110|Rm:3|Rx:3"                                , "ARMv4T+  IT=IN"],
    ["sbcs"             , "Rx!=HI, Rx!=HI, Rm!=HI"                     , "T16", "010000|0110|Rm:3|Rx:3"                                , "ARMv4T+  IT=OUT APSR.NZCV=W"],
    ["sbc"              , "Rd!=XX, Rn!=XX, Rm!=XX, {SOP #Shift}"       , "T32", "11101|01|1011|0|Rn|0|Shift:3|Rd|Shift:2|SOP:2|Rm"     , "ARMv6T2+ IT=ANY"],
    ["sbcs"             , "Rd!=XX, Rn!=XX, Rm!=XX, {SOP #Shift}"       , "T32", "11101|01|1011|1|Rn|0|Shift:3|Rd|Shift:2|SOP:2|Rm"     , "ARMv6T2+ IT=ANY"],
    ["sbfx"             , "Rd!=XX, Rn!=XX, #LSB, #Width!=0"            , "T32", "11110|01|1010|0|Rn|0|LSB:3|Rd|LSB:2|0|Width-1:5"      , "ARMv6T2+ IT=ANY"],
    ["sdiv"             , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|1100|1|Rn|1111|Rd|1111|Rm"                   , "IDIVT    IT=ANY"],
    ["sel"              , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0101|0|Rn|1111|Rd|1000|Rm"                   , "ARMv6T2+ IT=ANY"],
    ["setend"           , "#ImmZ"                                      , "T16", "1011|0110|010|1|ImmZ:1|000"                           , "ARMv6+   IT=OUT"],
    ["sev"              , ""                                           , "T16", "1011|1111|0100|0000"                                  , "ARMv6T2+ IT=ANY"],
    ["sev"              , ""                                           , "T32", "11110|01|1101|0|1111|1000|0000|00000000"              , "ARMv6T2+ IT=ANY"],
    ["shadd16"          , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0100|1|Rn|1111|Rd|0010|Rm"                   , "ARMv6T2+ IT=ANY"],
    ["shadd8"           , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0100|0|Rn|1111|Rd|0010|Rm"                   , "ARMv6T2+ IT=ANY"],
    ["shasx"            , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0101|0|Rn|1111|Rd|0010|Rm"                   , "ARMv6T2+ IT=ANY"],
    ["shsax"            , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0111|0|Rn|1111|Rd|0010|Rm"                   , "ARMv6T2+ IT=ANY"],
    ["shsub16"          , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0110|1|Rn|1111|Rd|0010|Rm"                   , "ARMv6T2+ IT=ANY"],
    ["shsub8"           , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0110|0|Rn|1111|Rd|0010|Rm"                   , "ARMv6T2+ IT=ANY"],
    ["smlabb"           , "Rd!=XX, Rn!=XX, Rm!=XX, Ra!=XX"             , "T32", "11111|01|1001|1|Rn|Ra|Rd|0000|Rm"                     , "ARMv6T2+ IT=ANY APSR.Q=X"],
    ["smlabt"           , "Rd!=XX, Rn!=XX, Rm!=XX, Ra!=XX"             , "T32", "11111|01|1001|1|Rn|Ra|Rd|0001|Rm"                     , "ARMv6T2+ IT=ANY APSR.Q=X"],
    ["smlatb"           , "Rd!=XX, Rn!=XX, Rm!=XX, Ra!=XX"             , "T32", "11111|01|1001|1|Rn|Ra|Rd|0010|Rm"                     , "ARMv6T2+ IT=ANY APSR.Q=X"],
    ["smlatt"           , "Rd!=XX, Rn!=XX, Rm!=XX, Ra!=XX"             , "T32", "11111|01|1001|1|Rn|Ra|Rd|0011|Rm"                     , "ARMv6T2+ IT=ANY APSR.Q=X"],
    ["smlad"            , "Rd!=XX, Rn!=XX, Rm!=XX, Ra!=XX"             , "T32", "11111|01|1001|0|Rn|Ra|Rd|0000|Rm"                     , "ARMv6T2+ IT=ANY APSR.Q=X"],
    ["smladx"           , "Rd!=XX, Rn!=XX, Rm!=XX, Ra!=XX"             , "T32", "11111|01|1001|0|Rn|Ra|Rd|0001|Rm"                     , "ARMv6T2+ IT=ANY APSR.Q=X"],
    ["smlal"            , "RxLo!=XX, RxHi!=XX, Rn!=XX, Rm!=XX"         , "T32", "11111|01|1110|0|Rn|RxLo|RxHi|0000|Rm"                 , "ARMv6T2+ IT=ANY"],
    ["smlalbb"          , "RxLo!=XX, RxHi!=XX, Rn!=XX, Rm!=XX"         , "T32", "11111|01|1110|0|Rn|RxLo|RxHi|1000|Rm"                 , "ARMv6T2+ IT=ANY"],
    ["smlalbt"          , "RxLo!=XX, RxHi!=XX, Rn!=XX, Rm!=XX"         , "T32", "11111|01|1110|0|Rn|RxLo|RxHi|1001|Rm"                 , "ARMv6T2+ IT=ANY"],
    ["smlaltb"          , "RxLo!=XX, RxHi!=XX, Rn!=XX, Rm!=XX"         , "T32", "11111|01|1110|0|Rn|RxLo|RxHi|1010|Rm"                 , "ARMv6T2+ IT=ANY"],
    ["smlaltt"          , "RxLo!=XX, RxHi!=XX, Rn!=XX, Rm!=XX"         , "T32", "11111|01|1110|0|Rn|RxLo|RxHi|1011|Rm"                 , "ARMv6T2+ IT=ANY"],
    ["smlald"           , "RxLo!=XX, RxHi!=XX, Rn!=XX, Rm!=XX"         , "T32", "11111|01|1110|0|Rn|RxLo|RxHi|1100|Rm"                 , "ARMv6T2+ IT=ANY"],
    ["smlaldx"          , "RxLo!=XX, RxHi!=XX, Rn!=XX, Rm!=XX"         , "T32", "11111|01|1110|0|Rn|RxLo|RxHi|1101|Rm"                 , "ARMv6T2+ IT=ANY"],
    ["smlawb"           , "Rd!=XX, Rn!=XX, Rm!=XX, Ra!=XX"             , "T32", "11111|01|1001|1|Rn|Ra|Rd|0000|Rm"                     , "ARMv6T2+ IT=ANY APSR.Q=X"],
    ["smlawt"           , "Rd!=XX, Rn!=XX, Rm!=XX, Ra!=XX"             , "T32", "11111|01|1001|1|Rn|Ra|Rd|0001|Rm"                     , "ARMv6T2+ IT=ANY APSR.Q=X"],
    ["smlsd"            , "Rd!=XX, Rn!=XX, Rm!=XX, Ra!=XX"             , "T32", "11111|01|1010|1|Rn|Ra|Rd|0000|Rm"                     , "ARMv6T2+ IT=ANY APSR.Q=X"],
    ["smlsdx"           , "Rd!=XX, Rn!=XX, Rm!=XX, Ra!=XX"             , "T32", "11111|01|1010|1|Rn|Ra|Rd|0001|Rm"                     , "ARMv6T2+ IT=ANY APSR.Q=X"],
    ["smlsld"           , "RxLo!=XX, RxHi!=XX, Rn!=XX, Rm!=XX"         , "T32", "11111|01|1110|1|Rn|RxLo|RxHi|1100|Rm"                 , "ARMv6T2+ IT=ANY APSR.Q=X"],
    ["smlsldx"          , "RxLo!=XX, RxHi!=XX, Rn!=XX, Rm!=XX"         , "T32", "11111|01|1110|1|Rn|RxLo|RxHi|1101|Rm"                 , "ARMv6T2+ IT=ANY APSR.Q=X"],
    ["smmla"            , "Rd!=XX, Rn!=XX, Rm!=XX, Ra!=XX"             , "T32", "11111|01|1010|1|Rn|Ra|Rd|0000|Rm"                     , "ARMv6T2+ IT=ANY"],
    ["smmlar"           , "Rd!=XX, Rn!=XX, Rm!=XX, Ra!=XX"             , "T32", "11111|01|1010|1|Rn|Ra|Rd|0001|Rm"                     , "ARMv6T2+ IT=ANY"],
    ["smmls"            , "Rd!=XX, Rn!=XX, Rm!=XX, Ra!=XX"             , "T32", "11111|01|1011|0|Rn|Ra|Rd|0000|Rm"                     , "ARMv6T2+ IT=ANY"],
    ["smmlsr"           , "Rd!=XX, Rn!=XX, Rm!=XX, Ra!=XX"             , "T32", "11111|01|1011|0|Rn|Ra|Rd|0001|Rm"                     , "ARMv6T2+ IT=ANY"],
    ["smmul"            , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|1010|1|Rn|1111|Rd|0000|Rm"                   , "ARMv6T2+ IT=ANY"],
    ["smmulr"           , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|1010|1|Rn|1111|Rd|0001|Rm"                   , "ARMv6T2+ IT=ANY"],
    ["smuad"            , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|1001|0|Rn|1111|Rd|0000|Rm"                   , "ARMv6T2+ IT=ANY APSR.Q=X"],
    ["smuadx"           , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|1001|0|Rn|1111|Rd|0001|Rm"                   , "ARMv6T2+ IT=ANY APSR.Q=X"],
    ["smulbb"           , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|1000|1|Rn|1111|Rd|0000|Rm"                   , "ARMv6T2+ IT=ANY"],
    ["smulbt"           , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|1000|1|Rn|1111|Rd|0001|Rm"                   , "ARMv6T2+ IT=ANY"],
    ["smultb"           , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|1000|1|Rn|1111|Rd|0010|Rm"                   , "ARMv6T2+ IT=ANY"],
    ["smultt"           , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|1000|1|Rn|1111|Rd|0011|Rm"                   , "ARMv6T2+ IT=ANY"],
    ["smull"            , "RdLo!=XX, RdHi!=XX, Rn!=XX, Rm!=XX"         , "T32", "11111|01|1100|0|Rn|RdLo|RdHi|0000|Rm"                 , "ARMv6T2+ IT=ANY"],
    ["smulwb"           , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|1001|1|Rn|1111|Rd|0000|Rm"                   , "ARMv6T2+ IT=ANY"],
    ["smulwt"           , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|1001|1|Rn|1111|Rd|0001|Rm"                   , "ARMv6T2+ IT=ANY"],
    ["smusd"            , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|1010|0|Rn|1111|Rd|0000|Rm"                   , "ARMv6T2+ IT=ANY"],
    ["smusdx"           , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|1010|0|Rn|1111|Rd|0001|Rm"                   , "ARMv6T2+ IT=ANY"],
    ["ssat"             , "Rd!=XX, #Sat, Rn!=XX, {SOP #Shift}"         , "T32", "11110|01|100|SOP[1]|0|Rn|0|Shift:3|Rd|Shift:2|0|Sat:5", "ARMv6T2+ IT=ANY APSR.Q=X"],
    ["ssat16"           , "Rd!=XX, #Sat, Rn!=XX"                       , "T32", "11110|01|1001|0|Rn|0000|Rd|0000|ImmZ:4"               , "ARMv6T2+ IT=ANY APSR.Q=X"],
    ["ssax"             , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0111|0|Rn|1111|Rd|0000|Rm"                   , "ARMv6T2+ IT=ANY APSR.GE=W"],
    ["ssub16"           , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0110|1|Rn|1111|Rd|0000|Rm"                   , "ARMv6T2+ IT=ANY APSR.GE=W"],
    ["ssub8"            , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0110|0|Rn|1111|Rd|0000|Rm"                   , "ARMv6T2+ IT=ANY APSR.GE=W"],
    ["stl"              , "Rs!=PC, [Rn!=PC]"                           , "T32", "11101|00|0110|0|Rn|Rs|1111|1010|1111"                 , "ARMv8+"],
    ["stlb"             , "Rs!=PC, [Rn!=PC]"                           , "T32", "11101|00|0110|0|Rn|Rs|1111|1000|1111"                 , "ARMv8+"],
    ["stlex"            , "Rd!=PC, Rs!=PC, [Rn!=PC]"                   , "T32", "11101|00|0110|0|Rn|Rs|1111|1110|Rd"                   , "ARMv8+"],
    ["stlexb"           , "Rd!=PC, Rs!=PC, [Rn!=PC]"                   , "T32", "11101|00|0110|0|Rn|Rs|1111|1100|Rd"                   , "ARMv8+"],
    ["stlexd"           , "Rd!=PC, Rs!=PC, Rs2!=PC, [Rn!=PC]"          , "T32", "11101|00|0110|0|Rn|Rs|Rs2|1111|Rd"                    , "ARMv8+"],
    ["stlexh"           , "Rd!=PC, Rs!=PC, [Rn!=PC]"                   , "T32", "11101|00|0110|0|Rn|Rs|1111|1101|Rd"                   , "ARMv8+"],
    ["stlh"             , "Rs!=PC, [Rn!=PC]"                           , "T32", "11101|00|0110|0|Rn|Rs|1111|1001|1111"                 , "ARMv8+"],
    ["stm"              , "[Rn!=HI]!, RsList"                          , "T16", "11000|Rn:3|RsList:8"                                  , "ARMv4T+  IT=ANY"],
    ["stm"              , "[Rn!=PC]{!}, RsList"                        , "T32", "11101|00|010|W|0|Rn|0|RsList[14]|0|RsList[12:0]"      , "ARMv6T2+ IT=ANY"],
    ["stmdb"            , "[Rn!=PC]{!}, RsList"                        , "T32", "11101|00|100|W|0|Rn|0|RsList[14]|0|RsList[12:0]"      , "ARMv6T2+ IT=ANY"],
    ["str"              , "Rs!=HI, [Rn!=HI, #ImmZ*4]"                  , "T16", "01100|ImmZ:5|Rn:3|Rs:3"                               , "ARMv4T+  IT=ANY"],
    ["str"              , "Rs!=HI, [Rn==SP, #ImmZ*4]"                  , "T16", "10010|Rs:3|ImmZ:8"                                    , "ARMv4T+  IT=ANY"],
    ["str"              , "Rs!=PC, [Rn!=PC, #ImmZ]"                    , "T32", "11111|00|0110|0|Rn|Rs|ImmZ:12"                        , "ARMv6T2+ IT=ANY"],
    ["str"              , "Rs!=PC, [Rn!=PC, #+/-ImmZ]{!}"              , "T32", "11111|00|0010|0|Rn|Rs|1|P|U|W|ImmZ:8"                 , "ARMv6T2+ IT=ANY"],
    ["str"              , "Rs!=HI, [Rn!=HI, Rm!=HI]"                   , "T16", "0101000|Rm:3|Rn:3|Rs:3"                               , "ARMv4T+  IT=ANY"],
    ["str"              , "Rs!=PC, [Rn!=PC, Rm!=XX, {LSL #Shift}]"     , "T32", "11111|00|0010|0|Rn|Rs|0|00000|Shift:2|Rm"             , "ARMv6T2+ IT=ANY"],
    ["strb"             , "Rs!=HI, [Rn!=HI, #ImmZ*4]"                  , "T16", "01110|ImmZ:5|Rn:3|Rs:3"                               , "ARMv4T+  IT=ANY"],
    ["strb"             , "Rs!=XX, [Rn!=PC, #ImmZ]"                    , "T32", "11111|00|0100|0|Rn|Rs|ImmZ:12"                        , "ARMv6T2+ IT=ANY"],
    ["strb"             , "Rs!=XX, [Rn!=PC, #+/-ImmZ]{!}"              , "T32", "11111|00|0000|0|Rn|Rs|1|P|U|W|ImmZ:8"                 , "ARMv6T2+ IT=ANY"],
    ["strb"             , "Rs!=HI, [Rn!=HI, Rm!=HI]"                   , "T16", "0101010|Rm:3|Rn:3|Rs:3"                               , "ARMv4T+  IT=ANY"],
    ["strb"             , "Rs!=XX, [Rn!=PC, Rm!=XX, {LSL #Shift}]"     , "T32", "11111|00|0000|0|Rn|Rs|0|00000|Shift:2|Rm"             , "ARMv6T2+ IT=ANY"],
    ["strbt"            , "Rs!=XX, [Rn!=PC, #ImmZ]"                    , "T32", "11111|00|0000|0|Rn|Rs|1110|ImmZ:8"                    , "ARMv6T2+ IT=ANY"],
    ["strd"             , "Rs!=XX, Rs2!=XX, [Rn!=PC, #ImmZ]{!}"        , "T32", "11101|00|P|U|1|W|0|Rn|Rs|Rs2|ImmZ:8"                  , "ARMv6T2+ IT=ANY"],
    ["strex"            , "Rd!=XX, Rs!=XX, [Rn!=PC, #ImmZ]"            , "T32", "11101|00|0010|0|Rn|Rs|Rd|ImmZ:8"                      , "ARMv6T2+ IT=ANY UNPRED_COMPLEX"],
    ["strexb"           , "Rd!=XX, Rs!=XX, [Rn!=PC]"                   , "T32", "11101|00|0110|0|Rn|Rs|1111|0100|Rd"                   , "ARMv6T2+ IT=ANY UNPRED_COMPLEX"],
    ["strexd"           , "Rd!=XX, Rs!=XX, Rs2!=XX, [Rn!=PC]"          , "T32", "11101|00|0110|0|Rn|Rs|Rs2|0111|Rd"                    , "ARMv6T2+ IT=ANY UNPRED_COMPLEX"],
    ["strexh"           , "Rd!=XX, Rs!=XX, [Rn!=PC]"                   , "T32", "11101|00|0110|0|Rn|Rs|1111|0101|Rd"                   , "ARMv6T2+ IT=ANY UNPRED_COMPLEX"],
    ["strh"             , "Rs!=HI, [Rn!=HI, #ImmZ*4]"                  , "T16", "10000|ImmZ:5|Rn:3|Rs:3"                               , "ARMv4T+  IT=ANY"],
    ["strh"             , "Rs!=XX, [Rn!=PC, #ImmZ]"                    , "T32", "11111|00|0101|0|Rn|Rs|ImmZ:12"                        , "ARMv6T2+ IT=ANY"],
    ["strh"             , "Rs!=XX, [Rn!=PC, #+/-ImmZ]{!}"              , "T32", "11111|00|0001|0|Rn|Rs|1|P|U|W|ImmZ:8"                 , "ARMv6T2+ IT=ANY"],
    ["strh"             , "Rs!=HI, [Rn!=HI, Rm!=HI]"                   , "T16", "0101001|Rm:3|Rn:3|Rs:3"                               , "ARMv4T+  IT=ANY"],
    ["strh"             , "Rs!=XX, [Rn!=PC, Rm!=XX, {LSL #Shift}]"     , "T32", "11111|00|0001|0|Rn|Rs|0|00000|Shift:2|Rm"             , "ARMv6T2+ IT=ANY"],
    ["strht"            , "Rs!=XX, [Rn!=PC, #ImmZ]"                    , "T32", "11111|00|0001|0|Rn|Rs|1110|ImmZ:8"                    , "ARMv6T2+ IT=ANY"],
    ["strt"             , "Rs!=XX, [Rn!=PC, #ImmZ]"                    , "T32", "11111|00|0010|0|Rn|Rs|1110|ImmZ:8"                    , "ARMv6T2+ IT=ANY"],
    ["sub"              , "Rd!=HI, Rn!=HI, #ImmZ"                      , "T16", "0001111|ImmZ:3|Rn:3|Rd:3"                             , "ARMv4T+  IT=IN"],
    ["subs"             , "Rd!=HI, Rn!=HI, #ImmZ"                      , "T16", "0001111|ImmZ:3|Rn:3|Rd:3"                             , "ARMv4T+  IT=OUT APSR.NZCV=W"],
    ["sub"              , "Rx!=HI, Rx!=HI, #ImmZ"                      , "T16", "00111|Rx:3|ImmZ:8"                                    , "ARMv4T+  IT=IN"],
    ["subs"             , "Rx!=HI, Rx!=HI, #ImmZ"                      , "T16", "00011|Rx:3|ImmZ:8"                                    , "ARMv4T+  IT=OUT APSR.NZCV=W"],
    ["sub"              , "Rx==SP, Rx==SP, #ImmZ*4"                    , "T16", "101100001|ImmZ:7"                                     , "ARMv4T+  IT=ANY"],
    ["sub"              , "Rd!=XX, Rn!=XX, #ImmA"                      , "T32", "11110|ImmA:1|0|1101|0|Rn|0|ImmA:3|Rd|ImmA:8"          , "ARMv6T2+ IT=ANY"],
    ["subs"             , "Rd!=XX, Rn!=XX, #ImmA"                      , "T32", "11110|ImmA:1|0|1101|1|Rn|0|ImmA:3|Rd|ImmA:8"          , "ARMv6T2+ IT=ANY APSR.NZCV=W"],
    ["sub"              , "Rd!=PC, Rn==SP, #ImmA"                      , "T32", "11110|ImmA:1|0|1101|0|1101|0|ImmA:3|Rd|ImmA:8"        , "ARMv6T2+ IT=ANY"],
    ["subs"             , "Rd!=PC, Rn==SP, #ImmA"                      , "T32", "11110|ImmA:1|0|1101|1|1101|0|ImmA:3|Rd|ImmA:8"        , "ARMv6T2+ IT=ANY APSR.NZCV=W"],
    ["sub"              , "Rd!=XX, Rn!=XX, #ImmZ"                      , "T32", "11110|ImmZ:1|1|0101|0|Rn|0|ImmZ:3|Rd|ImmZ:8"          , "ARMv6T2+ IT=ANY"],
    ["subs"             , "Rd!=XX, Rn!=XX, #ImmZ"                      , "T32", "11110|ImmZ:1|1|0101|1|Rn|0|ImmZ:3|Rd|ImmZ:8"          , "ARMv6T2+ IT=ANY APSR.NZCV=W"],
    ["sub"              , "Rd!=HI, Rn!=HI, Rm!=HI"                     , "T16", "0001101|Rm:3|Rn:3|Rd:3"                               , "ARMv4T+  IT=IN"],
    ["subs"             , "Rd!=HI, Rn!=HI, Rm!=HI"                     , "T16", "0001101|Rm:3|Rn:3|Rd:3"                               , "ARMv4T+  IT=OUT APSR.NZCV=W"],
    ["sub"              , "Rd!=XX, Rn!=XX, Rm!=XX, {SOP #Shift}"       , "T32", "11101|01|1101|0|Rn|0|Shift:3|Rd|Shift:2|SOP:2|Rm"     , "ARMv6T2+ IT=ANY"],
    ["subs"             , "Rd!=XX, Rn!=XX, Rm!=XX, {SOP #Shift}"       , "T32", "11101|01|1101|1|Rn|0|Shift:3|Rd|Shift:2|SOP:2|Rm"     , "ARMv6T2+ IT=ANY APSR.NZCV=W"],
    ["sub"              , "Rd!=PC, Rn==SP, Rm!=XX, {SOP #Shift}"       , "T32", "11101|01|1101|0|1101|0|Shift:3|Rd|Shift:2|SOP:2|Rm"   , "ARMv6T2+ IT=ANY"],
    ["subs"             , "Rd!=PC, Rn==SP, Rm!=XX, {SOP #Shift}"       , "T32", "11101|01|1101|1|1101|0|Shift:3|Rd|Shift:2|SOP:2|Rm"   , "ARMv6T2+ IT=ANY APSR.NZCV=W"],
    ["svc"              , "#ImmZ"                                      , "T16", "1101|1111|ImmZ:8"                                     , "ARMv4T+  IT=ANY"],
    ["sxtab"            , "Rd!=XX, Rn!=XX, Rm!=XX, {#Rot*8}"           , "T32", "11111|01|0010|0|Rn|1111|Rd|1|0|Rot:2|Rm"              , "ARMv6T2+ IT=ANY"],
    ["sxtab16"          , "Rd!=XX, Rn!=XX, Rm!=XX, {#Rot*8}"           , "T32", "11111|01|0001|0|Rn|1111|Rd|1|0|Rot:2|Rm"              , "ARMv6T2+ IT=ANY"],
    ["sxtah"            , "Rd!=XX, Rn!=XX, Rm!=XX, {#Rot*8}"           , "T32", "11111|01|0000|0|Rn|1111|Rd|1|0|Rot:2|Rm"              , "ARMv6T2+ IT=ANY"],
    ["sxtb"             , "Rd!=HI, Rn!=HI"                             , "T16", "1011001|001|Rn:3|Rd:3"                                , "ARMv6+   IT=ANY"],
    ["sxtb"             , "Rd!=XX, Rn!=XX, {#Rot*8}"                   , "T32", "11111|01|0010|0|1111|1111|Rd|10|Rot:2|Rn"             , "ARMv6T2+ IT=ANY"],
    ["sxtb16"           , "Rd!=XX, Rn!=XX, {#Rot*8}"                   , "T32", "11111|01|0001|0|1111|1111|Rd|10|Rot:2|Rn"             , "ARMv6T2+ IT=ANY"],
    ["sxth"             , "Rd!=HI, Rn!=HI"                             , "T16", "1011001|000|Rn:3|Rd:3"                                , "ARMv6+   IT=ANY"],
    ["sxth"             , "Rd!=XX, Rn!=XX, {#Rot*8}"                   , "T32", "11111|01|0000|0|1111|1111|Rd|10|Rot:2|Rn"             , "ARMv6T2+ IT=ANY"],

    ["tbb"              , "Rn!=SP, Rn!=XX"                             , "T32", "11101|00|0110|1|Rn|1111|0000|0000|Rn"                 , "ARMv6T2+ IT=OUT|LAST"],
    ["tbh"              , "Rn!=SP, Rn!=XX"                             , "T32", "11101|00|0110|1|Rn|1111|0000|0001|Rn"                 , "ARMv6T2+ IT=OUT|LAST"],
    ["teq"              , "Rn!=XX, #ImmC"                              , "T32", "11110|ImmC:1|0|0100|1|Rn|0|ImmC:3|1111|ImmC:8"        , "ARMv6T2+ IT=ANY APSR.NZC=W"],
    ["teq"              , "Rn!=XX, Rn!=XX, {SOP #Shift}"               , "T32", "11101|01|0100|1|Rn|0|Shift:3|1111|Shift:2|SOP:2|Rn"   , "ARMv6T2+ IT=ANY APSR.NZC=W"],
    ["tst"              , "Rn!=XX, #ImmC"                              , "T32", "11110|ImmC:1|0|0000|1|Rn|0|ImmC:3|1111|ImmC:8"        , "ARMv4T+  IT=ANY APSR.NZC=W"],
    ["tst"              , "Rn!=HI, Rn!=HI"                             , "T16", "010000|1000|Rn:3|Rn:3"                                , "ARMv4T+  IT=ANY APSR.NZC=W"],
    ["tst"              , "Rn!=XX, Rn!=XX, {SOP #Shift}"               , "T32", "11101|01|0000|1|Rn|0|Shift:3|1111|Shift:2|SOP:2|Rn"   , "ARMv6T2+ IT=ANY APSR.NZC=W"],

    ["uadd16"           , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0100|1|Rn|1111|Rd|0100|Rm"                   , "ARMv6T2+ IT=ANY APSR.GE=W"],
    ["uadd8"            , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0100|0|Rn|1111|Rd|0100|Rm"                   , "ARMv6T2+ IT=ANY APSR.GE=W"],
    ["uasx"             , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0101|0|Rn|1111|Rd|0100|Rm"                   , "ARMv6T2+ IT=ANY APSR.GE=W"],
    ["ubfx"             , "Rd!=XX, Rn!=XX, #LSB, #Width!=0"            , "T32", "11110|01|1110|0|Rn|0|LSB:3|Rd|LSB:2|0|Width-1:5"      , "ARMv6T2+ IT=ANY"],
    ["udiv"             , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|1101|1|Rn|1111|Rd|1111|Rm"                   , "IDIVT    IT=ANY"],
    ["uhadd16"          , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0100|1|Rn|1111|Rd|0110|Rm"                   , "ARMv6T2+ IT=ANY"],
    ["uhadd8"           , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0100|0|Rn|1111|Rd|0110|Rm"                   , "ARMv6T2+ IT=ANY"],
    ["uhasx"            , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0101|0|Rn|1111|Rd|0110|Rm"                   , "ARMv6T2+ IT=ANY"],
    ["uhsax"            , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0111|0|Rn|1111|Rd|0110|Rm"                   , "ARMv6T2+ IT=ANY"],
    ["uhsub16"          , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0110|1|Rn|1111|Rd|0110|Rm"                   , "ARMv6T2+ IT=ANY"],
    ["uhsub8"           , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0110|0|Rn|1111|Rd|0110|Rm"                   , "ARMv6T2+ IT=ANY"],
    ["umaal"            , "RxLo!=XX, RxHi!=XX, Rn!=XX, Rm!=XX"         , "T32", "11111|01|1111|0|Rn|RxLo|RxHi|0110|Rm"                 , "ARMv6T2+ IT=ANY"],
    ["umlal"            , "RxLo!=XX, RxHi!=XX, Rn!=XX, Rm!=XX"         , "T32", "11111|01|1111|0|Rn|RxLo|RxHi|0000|Rm"                 , "ARMv6T2+ IT=ANY"],
    ["umull"            , "RdLo!=XX, RdHi!=XX, Rn!=XX, Rm!=XX"         , "T32", "11111|01|1101|0|Rn|RdLo|RdHi|0000|Rm"                 , "ARMv6T2+ IT=ANY"],
    ["uqadd16"          , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0100|1|Rn|1111|Rd|0101|Rm"                   , "ARMv6T2+ IT=ANY"],
    ["uqadd8"           , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0100|0|Rn|1111|Rd|0101|Rm"                   , "ARMv6T2+ IT=ANY"],
    ["uqasx"            , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0101|0|Rn|1111|Rd|0101|Rm"                   , "ARMv6T2+ IT=ANY"],
    ["uqsax"            , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0111|0|Rn|1111|Rd|0101|Rm"                   , "ARMv6T2+ IT=ANY"],
    ["uqsub16"          , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0110|1|Rn|1111|Rd|0101|Rm"                   , "ARMv6T2+ IT=ANY"],
    ["uqsub8"           , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0110|0|Rn|1111|Rd|0101|Rm"                   , "ARMv6T2+ IT=ANY"],
    ["usad8"            , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|1011|1|Rn|1111|Rd|0000|Rm"                   , "ARMv6T2+ IT=ANY"],
    ["usada8"           , "Rd!=XX, Rn!=XX, Rm!=XX, Ra!=XX"             , "T32", "11111|01|1011|1|Rn|Ra|Rd|0000|Rm"                     , "ARMv6T2+ IT=ANY"],
    ["usat"             , "Rd!=XX, #Sat, Rn!=XX, {SOP #Shift}"         , "T32", "11110|01|110|SOP[1]|0|Rn|0|Shift:3|Rd|Shift:2|0|Sat:5", "ARMv6T2+ IT=ANY APSR.Q=X"],
    ["usat16"           , "Rd!=XX, #Sat, Rn!=XX"                       , "T32", "11110|01|1101|0|Rn|0000|Rd|0000|Sat:4"                , "ARMv6T2+ IT=ANY APSR.Q=X"],
    ["usax"             , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0111|0|Rn|1111|Rd|0100|Rm"                   , "ARMv6T2+ IT=ANY APSR.GE=W"],
    ["usub16"           , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0110|1|Rn|1111|Rd|0100|Rm"                   , "ARMv6T2+ IT=ANY APSR.GE=W"],
    ["usub8"            , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0110|0|Rn|1111|Rd|0100|Rm"                   , "ARMv6T2+ IT=ANY APSR.GE=W"],
    ["uxtab"            , "Rd!=XX, Rn!=XX, Rm!=XX, {#Rot*8}"           , "T32", "11111|01|0010|1|Rn|1111|Rd|10|Rot:2|Rm"               , "ARMv6T2+ IT=ANY"],
    ["uxtab16"          , "Rd!=XX, Rn!=XX, Rm!=XX, {#Rot*8}"           , "T32", "11111|01|0001|1|Rn|1111|Rd|10|Rot:2|Rm"               , "ARMv6T2+ IT=ANY"],
    ["uxtah"            , "Rd!=XX, Rn!=XX, Rm!=XX, {#Rot*8}"           , "T32", "11111|01|0000|1|Rn|1111|Rd|10|Rot:2|Rm"               , "ARMv6T2+ IT=ANY"],
    ["uxtb"             , "Rd!=HI, Rn!=HI"                             , "T16", "1011001|011|Rn:3|Rd:3"                                , "ARMv6+   IT=ANY"],
    ["uxtb"             , "Rd!=XX, Rn!=XX, {#Rot*8}"                   , "T32", "11111|01|0010|1|1111|1111|Rd|10|Rot:2|Rn"             , "ARMv6T2+ IT=ANY"],
    ["uxtb16"           , "Rd!=XX, Rn!=XX, {#Rot*8}"                   , "T32", "11111|01|0001|1|1111|1111|Rd|10|Rot:2|Rn"             , "ARMv6T2+ IT=ANY"],
    ["uxth"             , "Rd!=HI, Rn!=HI"                             , "T16", "1011001|010|Rn:3|Rd:3"                                , "ARMv6+   IT=ANY"],
    ["uxth"             , "Rd!=XX, Rn!=XX, {#Rot*8}"                   , "T32", "11111|01|0000|1|1111|1111|Rd|10|Rot:2|Rn"             , "ARMv6T2+ IT=ANY"],

    ["wfe"              , ""                                           , "T16", "1011|1111|0010|0000"                                  , "ARMv6T2+ IT=ANY"],
    ["wfe"              , ""                                           , "T32", "11110|01|1101|0|1111|1000|0000|00000010"              , "ARMv6T2+ IT=ANY"],
    ["wfi"              , ""                                           , "T16", "1011|1111|0011|0000"                                  , "ARMv6T2+ IT=ANY"],
    ["wfi"              , ""                                           , "T32", "11110|01|1101|0|1111|1000|0000|00000011"              , "ARMv6T2+ IT=ANY"],

    ["yield"            , ""                                           , "T16", "1011|1111|0001|0000"                                  , "ARMv6T2+ IT=ANY"],
    ["yield"            , ""                                           , "T32", "11110|01|1101|0|1111|1000|0000|00000001"              , "ARMv6T2+ IT=ANY"],

    ["adc"              , "Rd    , Rn    , #ImmA"                      , "A32", "Cond|001|0101|0|Rn|Rd|ImmA:12"                        , "ARMv4+"],
    ["adcs"             , "Rd!=PC, Rn    , #ImmA"                      , "A32", "Cond|001|0101|1|Rn|Rd|ImmA:12"                        , "ARMv4+ APSR.NZCV=W"],
    ["adc"              , "Rd    , Rn    , Rm, {SOP #Shift}"           , "A32", "Cond|000|0101|0|Rn|Rd|Shift:5|SOP:2|0|Rm"             , "ARMv4+"],
    ["adcs"             , "Rd!=PC, Rn    , Rm, {SOP #Shift}"           , "A32", "Cond|000|0101|1|Rn|Rd|Shift:5|SOP:2|0|Rm"             , "ARMv4+ APSR.NZCV=W"],
    ["adc"              , "Rd!=PC, Rn!=PC, Rm!=PC, SOP Rs!=PC"         , "A32", "Cond|000|0101|0|Rn|Rd|Rs|0|SOP:2|1|Rm"                , "ARMv4+"],
    ["adcs"             , "Rd!=PC, Rn!=PC, Rm!=PC, SOP Rs!=PC"         , "A32", "Cond|000|0101|1|Rn|Rd|Rs|0|SOP:2|1|Rm"                , "ARMv4+ APSR.NZCV=W"],
    ["add"              , "Rd    , Rn!=XX, #ImmA"                      , "A32", "Cond|001|0100|0|Rn|Rd|ImmA:12"                        , "ARMv4+"],
    ["adds"             , "Rd!=PC, Rn!=SP, #ImmA"                      , "A32", "Cond|001|0100|1|Rn|Rd|ImmA:12"                        , "ARMv4+ APSR.NZCV=W"],
    ["add"              , "Rd    , Rn==SP, #ImmA"                      , "A32", "Cond|001|0100|0|1101|Rd|ImmA:12"                      , "ARMv4+"],
    ["adds"             , "Rd!=PC, Rn==SP, #ImmA"                      , "A32", "Cond|001|0100|1|1101|Rd|ImmA:12"                      , "ARMv4+ APSR.NZCV=W"],
    ["add"              , "Rd    , Rn!=SP, Rm, {SOP #Shift}"           , "A32", "Cond|000|0100|0|Rn|Rd|Shift:5|SOP:2|0|Rm"             , "ARMv4+"],
    ["adds"             , "Rd!=PC, Rn!=SP, Rm, {SOP #Shift}"           , "A32", "Cond|000|0100|1|Rn|Rd|Shift:5|SOP:2|0|Rm"             , "ARMv4+ APSR.NZCV=W"],
    ["add"              , "Rd    , Rn==SP, Rm, {SOP #Shift}"           , "A32", "Cond|000|0100|0|1101|Rd|Shift:5|SOP:2|0|Rm"           , "ARMv4+"],
    ["adds"             , "Rd!=PC, Rn==SP, Rm, {SOP #Shift}"           , "A32", "Cond|000|0100|1|1101|Rd|Shift:5|SOP:2|0|Rm"           , "ARMv4+ APSR.NZCV=W"],
    ["add"              , "Rd!=PC, Rn!=PC, Rm!=PC, SOP Rs!=PC"         , "A32", "Cond|000|0100|0|Rn|Rd|Rs|0|SOP:2|1|Rm"                , "ARMv4+"],
    ["adds"             , "Rd!=PC, Rn!=PC, Rm!=PC, SOP Rs!=PC"         , "A32", "Cond|000|0100|1|Rn|Rd|Rs|0|SOP:2|1|Rm"                , "ARMv4+ APSR.NZCV=W"],
    ["adr"              , "Rd    , #RelA"                              , "A32", "Cond|001|0100|0|1111|Rd|RelA:12"                      , "ARMv4+ ADD=1"],
    ["adr"              , "Rd    , #RelA"                              , "A32", "Cond|001|0010|0|1111|Rd|RelA:12"                      , "ARMv4+ ADD=0"],
    ["and"              , "Rd    , Rn    , #ImmC"                      , "A32", "Cond|001|0000|0|Rn|Rd|ImmC:12"                        , "ARMv4+"],
    ["ands"             , "Rd!=PC, Rn    , #ImmC"                      , "A32", "Cond|001|0000|1|Rn|Rd|ImmC:12"                        , "ARMv4+ APSR.NZC=W"],
    ["and"              , "Rd    , Rn    , Rm, {SOP #Shift}"           , "A32", "Cond|000|0000|0|Rn|Rd|Shift:5|SOP:2|0|Rm"             , "ARMv4+"],
    ["ands"             , "Rd!=PC, Rn    , Rm, {SOP #Shift}"           , "A32", "Cond|000|0000|1|Rn|Rd|Shift:5|SOP:2|0|Rm"             , "ARMv4+ APSR.NZC=W"],
    ["and"              , "Rd!=PC, Rn!=PC, Rm!=PC, SOP Rs!=PC"         , "A32", "Cond|000|0000|0|Rn|Rd|Rs|0|SOP:2|1|Rm"                , "ARMv4+"],
    ["ands"             , "Rd!=PC, Rn!=PC, Rm!=PC, SOP Rs!=PC"         , "A32", "Cond|000|0000|1|Rn|Rd|Rs|0|SOP:2|1|Rm"                , "ARMv4+ APSR.NZC=W"],
    ["asr"              , "Rd    , Rn    , #Shift"                     , "A32", "Cond|000|1101|0|0000|Rd|Shift:5|100|Rn"               , "ARMv4+"],
    ["asrs"             , "Rd    , Rn    , #Shift"                     , "A32", "Cond|000|1101|1|0000|Rd|Shift:5|100|Rn"               , "ARMv4+ APSR.NZC=W"],
    ["asr"              , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|000|1101|0|0000|Rd|Rm|0101|Rn"                   , "ARMv4+"],
    ["asrs"             , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|000|1101|1|0000|Rd|Rm|0101|Rn"                   , "ARMv4+ APSR.NZC=W"],

    ["b"                , "#RelS*4"                                    , "A32", "Cond|101|0|RelS:24"                                   , "ARMv4+"],
    ["bfc"              , "Rd!=PC, #LSB, #Width"                       , "A32", "Cond|011|1110|Width:5|Rd|LSB:5|001|1111"              , "ARMv6T2+"],
    ["bfi"              , "Rd!=PC, Rn!=PC, #LSB, #Width"               , "A32", "Cond|011|1110|Width:5|Rd|LSB:5|001|Rn"                , "ARMv6T2+"],
    ["bic"              , "Rd    , Rn    , #ImmC"                      , "A32", "Cond|001|1110|0|Rn|Rd|ImmC:12"                        , "ARMv4+"],
    ["bics"             , "Rd!=PC, Rn    , #ImmC"                      , "A32", "Cond|001|1110|1|Rn|Rd|ImmC:12"                        , "ARMv4+ APSR.NZC=W"],
    ["bic"              , "Rd    , Rn    , Rm, {SOP #Shift}"           , "A32", "Cond|000|1110|0|Rn|Rd|Shift:5|SOP:2|0|Rm"             , "ARMv4+"],
    ["bics"             , "Rd!=PC, Rn    , Rm, {SOP #Shift}"           , "A32", "Cond|000|1110|1|Rn|Rd|Shift:5|SOP:2|0|Rm"             , "ARMv4+ APSR.NZC=W"],
    ["bic"              , "Rd!=PC, Rn!=PC, Rm!=PC, SOP Rs!=PC"         , "A32", "Cond|000|1110|0|Rn|Rd|Rs|0|SOP:2|1|Rm"                , "ARMv4+"],
    ["bics"             , "Rd!=PC, Rn!=PC, Rm!=PC, SOP Rs!=PC"         , "A32", "Cond|000|1110|1|Rn|Rd|Rs|0|SOP:2|1|Rm"                , "ARMv4+ APSR.NZC=W"],
    ["bkpt"             , "#ImmZ"                                      , "A32", "Cond|000|1|0|0|1|0|ImmZ:12|0111|ImmZ:4"               , "ARMv6+ ARMv5T"],
    ["bl"               , "#RelS*4"                                    , "A32", "Cond|101|1|RelS:24"                                   , "ARMv4+"],
    ["blx"              , "#RelS*2"                                    , "A32", "1111|101|RelS[0]|RelS[24:1]"                          , "ARMv4+"],
    ["blx"              , "Rm!=PC"                                     , "A32", "Cond|000|1001|0|1111|1111|1111|0011|Rm"               , "ARMv5T+"],
    ["bx"               , "Rm"                                         , "A32", "Cond|000|1001|0|1111|1111|1111|0001|Rm"               , "ARMv4T+"],
    ["bxj"              , "Rm!=PC"                                     , "A32", "Cond|000|1001|0|1111|1111|1111|0010|Rm"               , "ARMv5TEJ+"],

    ["clrex"            , ""                                           , "A32", "1111|010|1011|1|1111|1111|0000|0001|1111"             , "ARMv7+ ARMv6K"],
    ["clz"              , "Rd!=PC, Rn!=PC"                             , "A32", "Cond|000|1011|0|1111|Rd|1111|0001|Rn"                 , "ARMv6+ ARMv5T"],
    ["cmn"              , "Rn, #ImmA"                                  , "A32", "Cond|001|1011|1|Rn|0000|ImmA:12"                      , "ARMv4+ APSR.NZCV=W"],
    ["cmp"              , "Rn, #ImmA"                                  , "A32", "Cond|001|1010|1|Rn|0000|ImmA:12"                      , "ARMv4+ APSR.NZCV=W"],
    ["cmn"              , "Rn, Rm, {SOP #Shift}"                       , "A32", "Cond|000|1011|1|Rn|0000|Shift:5|SOP:2|0|Rm"           , "ARMv4+ APSR.NZCV=W"],
    ["cmp"              , "Rn, Rm, {SOP #Shift}"                       , "A32", "Cond|000|1010|1|Rn|0000|Shift:5|SOP:2|0|Rm"           , "ARMv4+ APSR.NZCV=W"],
    ["cmn"              , "Rn!=PC, Rm!=PC, SOP Rs!=PC"                 , "A32", "Cond|000|1011|1|Rn|0000|Rs|0|SOP:2|1|Rm"              , "ARMv4+ APSR.NZCV=W"],
    ["cmp"              , "Rn!=PC, Rm!=PC, SOP Rs!=PC"                 , "A32", "Cond|000|1010|1|Rn|0000|Rs|0|SOP:2|1|Rm"              , "ARMv4+ APSR.NZCV=W"],
    ["cps"              , "#ImmZ"                                      , "A32", "1111|000|1000|0|0010|0000|000|000|0|ImmZ:5"           , "?"],
    ["cpsid"            , "#AIF"                                       , "A32", "1111|000|1000|0|1100|0000|000|AIF:3|0|00000"          , "?"],
    ["cpsid"            , "#AIF, #ImmZ"                                , "A32", "1111|000|1000|0|1110|0000|000|AIF:3|0|ImmZ:5"         , "?"],
    ["cpsie"            , "#AIF"                                       , "A32", "1111|000|1000|0|1000|0000|000|AIF:3|0|00000"          , "?"],
    ["cpsie"            , "#AIF, #ImmZ"                                , "A32", "1111|000|1000|0|1010|0000|000|AIF:3|0|ImmZ:5"         , "?"],
    ["crc32b"           , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|000|1000|0|Rn|Rd|0000|0100|Rm"                   , "CRC32"],
    ["crc32h"           , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|000|1001|0|Rn|Rd|0000|0100|Rm"                   , "CRC32"],
    ["crc32w"           , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|000|1010|0|Rn|Rd|0000|0100|Rm"                   , "CRC32"],
    ["crc32cb"          , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|000|1000|0|Rn|Rd|0010|0100|Rm"                   , "CRC32"],
    ["crc32ch"          , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|000|1001|0|Rn|Rd|0010|0100|Rm"                   , "CRC32"],
    ["crc32cw"          , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|000|1010|0|Rn|Rd|0010|0100|Rm"                   , "CRC32"],

    ["dbg"              , "#ImmZ"                                      , "A32", "Cond|001|1001|0|0000|1111|0000|1111|ImmZ:4"           , "ARMv7+ ARMv8-"],
    ["dmb"              , "#ImmZ"                                      , "A32", "1111|010|1011|1|1111|1111|0000|0101|ImmZ:4"           , "ARMv7+"],
    ["dsb"              , "#ImmZ"                                      , "A32", "1111|010|1011|1|1111|1111|0000|0100|ImmZ:4"           , "ARMv7+"],

    ["eor"              , "Rd    , Rn    , #ImmC"                      , "A32", "Cond|001|0001|0|Rn|Rd|ImmC:12"                        , "ARMv4+"],
    ["eors"             , "Rd!=PC, Rn    , #ImmC"                      , "A32", "Cond|001|0001|1|Rn|Rd|ImmC:12"                        , "ARMv4+ APSR.NZC=W"],
    ["eor"              , "Rd    , Rn    , Rm, {SOP #Shift}"           , "A32", "Cond|000|0001|0|Rn|Rd|Shift:5|SOP:2|0|Rm"             , "ARMv4+"],
    ["eors"             , "Rd!=PC, Rn    , Rm, {SOP #Shift}"           , "A32", "Cond|000|0001|1|Rn|Rd|Shift:5|SOP:2|0|Rm"             , "ARMv4+ APSR.NZC=W"],
    ["eor"              , "Rd!=PC, Rn!=PC, Rm!=PC, SOP Rs!=PC"         , "A32", "Cond|000|0001|0|Rn|Rd|Rs|0|SOP:2|1|Rm"                , "ARMv4+"],
    ["eors"             , "Rd!=PC, Rn!=PC, Rm!=PC, SOP Rs!=PC"         , "A32", "Cond|000|0001|1|Rn|Rd|Rs|0|SOP:2|1|Rm"                , "ARMv4+ APSR.NZC=W"],
    ["eret"             , ""                                           , "A32", "Cond|000|1011|0|0000|0000|0000|0110|1110"             , "?"],

    ["hlt"              , "#ImmZ"                                      , "A32", "Cond|000|1000|0|ImmZ:12|0111|ImmZ:4"                  , "?"],
    ["hvc"              , "#ImmZ"                                      , "A32", "Cond|000|1010|0|ImmZ:12|0111|ImmZ:4"                  , "?"],

    ["isb"              , "#ImmZ"                                      , "A32", "1111|010|1011|1|1111|1111|0000|0110|ImmZ:4"           , "ARMv7+"],

    ["lda"              , "Rd!=PC, [Rn!=PC]"                           , "A32", "Cond|000|1100|1|Rn|Rd|1100|1001|1111"                 , "ARMv8+"],
    ["ldab"             , "Rd!=PC, [Rn!=PC]"                           , "A32", "Cond|000|1110|1|Rn|Rd|1100|1001|1111"                 , "ARMv8+"],
    ["ldaex"            , "Rd!=PC, [Rn!=PC]"                           , "A32", "Cond|000|1100|1|Rn|Rd|1110|1001|1111"                 , "ARMv8+"],
    ["ldaexb"           , "Rd!=PC, [Rn!=PC]"                           , "A32", "Cond|000|1110|1|Rn|Rd|1110|1001|1111"                 , "ARMv8+"],
    ["ldaexd"           , "Rd<=13, Rd2==Rd+1, [Rn!=PC]"                , "A32", "Cond|000|1101|1|Rn|Rd|1110|1001|1111"                 , "ARMv8+"],
    ["ldaexh"           , "Rd!=PC, [Rn!=PC]"                           , "A32", "Cond|000|1111|1|Rn|Rd|1110|1001|1111"                 , "ARMv8+"],
    ["ldah"             , "Rd!=PC, [Rn!=PC]"                           , "A32", "Cond|000|1111|1|Rn|Rd|1100|1001|1111"                 , "ARMv8+"],
    // LDC
    ["ldm"              , "[Rn!=PC]{!}, RdList"                        , "A32", "Cond|100|010|W|1|Rn|RdList:16"                        , "ARMv4+"],
    ["ldm"              , "[Rn!=PC]{!}, RdList"                        , "A32", "Cond|100|011|W|1|Rn|RdList:16"                        , "ARMv4+"],
    ["ldmda"            , "[Rn!=PC]{!}, RdList"                        , "A32", "Cond|100|000|W|1|Rn|RdList:16"                        , "ARMv4+"],
    ["ldmda"            , "[Rn!=PC]{!}, RdList"                        , "A32", "Cond|100|001|W|1|Rn|RdList:16"                        , "ARMv4+"],
    ["ldmdb"            , "[Rn!=PC]{!}, RdList"                        , "A32", "Cond|100|100|W|1|Rn|RdList:16"                        , "ARMv4+"],
    ["ldmdb"            , "[Rn!=PC]{!}, RdList"                        , "A32", "Cond|100|101|W|1|Rn|RdList:16"                        , "ARMv4+"],
    ["ldmib"            , "[Rn!=PC]{!}, RdList"                        , "A32", "Cond|100|110|W|1|Rn|RdList:16"                        , "ARMv4+"],
    ["ldmib"            , "[Rn!=PC]{!}, RdList"                        , "A32", "Cond|100|111|W|1|Rn|RdList:16"                        , "ARMv4+"],
    ["ldr"              , "Rd    , [Rn, {#+/-ImmZ}]{!}"                , "A32", "Cond|010|P|U|0|W|1|Rn|Rd|ImmZ:12"                     , "ARMv4+"],
    ["ldr"              , "Rd    , [Rn, +/-Rm!=PC, {SOP #Shift}]{!}"   , "A32", "Cond|011|P|U|0|W|1|Rn|Rd|Shift:5|SOP:2|0|Rm"          , "ARMv4+"],
    ["ldrb"             , "Rd!=PC, [Rn, {#+/-ImmZ}]{!}"                , "A32", "Cond|010|P|U|1|W|1|Rn|Rd|ImmZ:12"                     , "ARMv4+"],
    ["ldrb"             , "Rd!=PC, [Rn, +/-Rm!=PC, {SOP #Shift}]{!}"   , "A32", "Cond|011|P|U|1|W|1|Rn|Rd|Shift:5|SOP:2|0|Rm"          , "ARMv4+"],
    ["ldrbt"            , "Rd!=PC, [Rn!=PC, {#+/-ImmZ}]!"              , "A32", "Cond|010|0|U|1|1|1|Rn|Rd|ImmZ:12"                     , "ARMv4+"],
    ["ldrbt"            , "Rd!=PC, [Rn!=PC, +/-Rm!=PC, {SOP #Shift}]!" , "A32", "Cond|011|0|U|1|1|1|Rn|Rd|Shift:5|SOP:2|0|Rm"          , "ARMv4+"],
    ["ldrd"             , "Rd<=13, Rd2==Rd+1, [Rn, {#+/-ImmZ}]{!}"     , "A32", "Cond|000|P|U|1|W|0|Rn|Rd|ImmZ:4|1101|ImmZ:4"          , "ARMv5TE+"],
    ["ldrd"             , "Rd<=13, Rd2==Rd+1, [Rn, +/-Rm]{!}"          , "A32", "Cond|000|P|U|0|W|0|Rn|Rd|0000|1101|Rm"                , "ARMv5TE+"],
    ["ldrex"            , "Rd!=PC, [Rn!=PC]"                           , "A32", "Cond|000|1|1|0|0|1|Rn|Rd|1111|1001|1111"              , "ARMv6+"],
    ["ldrexb"           , "Rd!=PC, [Rn!=PC]"                           , "A32", "Cond|000|1|1|1|0|1|Rn|Rd|1111|1001|1111"              , "ARMv6K+"],
    ["ldrexd"           , "Rd<=13, Rd2==Rd+1, [Rn!=PC]"                , "A32", "Cond|000|1|1|0|1|1|Rn|Rd|1111|1001|1111"              , "ARMv6K+"],
    ["ldrexh"           , "Rd!=PC, [Rn!=PC]"                           , "A32", "Cond|000|1|1|1|1|1|Rn|Rd|1111|1001|1111"              , "ARMv6K+"],
    ["ldrh"             , "Rd!=PC, [Rn    , {#+/-ImmZ}]{!}"            , "A32", "Cond|000|P|U|1|W|1|Rn|Rd|ImmZ:4|1011|ImmZ:4"          , "ARMv4+"],
    ["ldrh"             , "Rd!=PC, [Rn    , +/-Rm!=PC]{!}"             , "A32", "Cond|000|P|U|0|W|1|Rn|Rd|0000|1011|Rm"                , "ARMv4+"],
    ["ldrht"            , "Rd!=PC, [Rn!=PC, {#+/-ImmZ}]!"              , "A32", "Cond|000|0|U|1|1|1|Rn|Rd|ImmZ:4|1011|ImmZ:4"          , "ARMv6T2+"],
    ["ldrht"            , "Rd!=PC, [Rn!=PC, +/-Rm!=PC]!"               , "A32", "Cond|000|0|U|0|1|1|Rn|Rd|0000|1011|Rm"                , "ARMv6T2+"],
    ["ldrsb"            , "Rd!=PC, [Rn    , {#+/-ImmZ}]{!}"            , "A32", "Cond|000|P|U|1|W|1|Rn|Rd|ImmZ:4|1101|ImmZ:4"          , "ARMv4+"],
    ["ldrsb"            , "Rd!=PC, [Rn!=PC, +/-Rm!=PC]{!}"             , "A32", "Cond|000|P|U|0|W|1|Rn|Rd|0000|1101|Rm"                , "ARMv4+"],
    ["ldrsbt"           , "Rd!=PC, [Rn!=PC, {#+/-ImmZ}]!"              , "A32", "Cond|000|0|U|1|1|1|Rn|Rd|ImmZ:4|1011|ImmZ:4"          , "ARMv6T2+"],
    ["ldrsbt"           , "Rd!=PC, [Rn!=PC, +/-Rm]!"                   , "A32", "Cond|000|0|U|0|1|1|Rn|Rd|0000|1011|Rm"                , "ARMv6T2+"],
    ["ldrsh"            , "Rd!=PC, [Rn    , {#+/-ImmZ}]{!}"            , "A32", "Cond|000|P|U|1|W|1|Rn|Rd|ImmZ:4|1111|ImmZ:4"          , "ARMv4+"],
    ["ldrsh"            , "Rd!=PC, [Rn    , +/-Rm!=PC]{!}"             , "A32", "Cond|000|P|U|0|W|1|Rn|Rd|0000|1111|Rm"                , "ARMv4+"],
    ["ldrsht"           , "Rd!=PC, [Rn!=PC, {#+/-ImmZ}]!"              , "A32", "Cond|000|0|U|1|1|1|Rn|Rd|ImmZ:4|1111|ImmZ:4"          , "ARMv6T2+"],
    ["ldrsht"           , "Rd!=PC, [Rn!=PC, +/-Rm!=PC]!"               , "A32", "Cond|000|0|U|0|1|1|Rn|Rd|0000|1111|Rm"                , "ARMv6T2+"],
    ["ldrt"             , "Rd!=PC, [Rn!=PC, {#+/-ImmZ}]!"              , "A32", "Cond|010|0|U|0|1|1|Rn|Rd|ImmZ:12"                     , "ARMv4+"],
    ["ldrt"             , "Rd!=PC, [Rn!=PC, +/-Rm!=PC, {Shift}]!"      , "A32", "Cond|011|0|U|0|1|1|Rn|Rd|Shift:5|SOP:2|0|Rm"          , "ARMv4+"],
    ["lsl"              , "Rd    , Rn    , #Shift"                     , "A32", "Cond|000|1101|0|0000|Rd|Shift:5|000|Rn"               , "ARMv4+"],
    ["lsls"             , "Rd    , Rn    , #Shift"                     , "A32", "Cond|000|1101|1|0000|Rd|Shift:5|000|Rn"               , "ARMv4+ APSR.NZC=W"],
    ["lsl"              , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|000|1101|0|0000|Rd|Rm|0001|Rn"                   , "ARMv4+"],
    ["lsls"             , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|000|1101|1|0000|Rd|Rm|0001|Rn"                   , "ARMv4+ APSR.NZC=W"],
    ["lsr"              , "Rd    , Rn    , #Shift"                     , "A32", "Cond|000|1101|0|0000|Rd|Shift:5|010|Rn"               , "ARMv4+"],
    ["lsrs"             , "Rd    , Rn    , #Shift"                     , "A32", "Cond|000|1101|1|0000|Rd|Shift:5|010|Rn"               , "ARMv4+ APSR.NZC=W"],
    ["lsr"              , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|000|1101|0|0000|Rd|Rm|0011|Rn"                   , "ARMv4+"],
    ["lsrs"             , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|000|1101|1|0000|Rd|Rm|0011|Rn"                   , "ARMv4+ APSR.NZC=W"],

    ["mcr"              , "#CP, #Op1, Rs!=PC, Cn, Cm, {#Op2}"          , "A32", "Cond|111|0|Op1:3|0|Cn:4|Rs|CP:4|Op2:3|1|Cm:4"         , "ARMv4+"],
    ["mcr2"             , "#CP, #Op1, Rs!=PC, Cn, Cm, {#Op2}"          , "A32", "1111|111|0|Op1:3|0|Cn:4|Rs|CP:4|Op2:3|1|Cm:4"         , "ARMv4+"],
    ["mcrr"             , "#CP, #Op1, Rs!=PC, Rs2!=PC, Cm"             , "A32", "Cond|110|0010|0|Rs2|Rs|CP:4|Op1:4|Cm:4"               , "ARMv5TE+"],
    ["mcrr2"            , "#CP, #Op1, Rs!=PC, Rs2!=PC, Cm"             , "A32", "1111|110|0010|0|Rs2|Rs|CP:4|Op1:4|Cm:4"               , "ARMv5TE+"],
    ["mla"              , "Rd!=PC, Rn!=PC, Rm!=PC, Ra!=PC"             , "A32", "Cond|000|0001|0|Rd|Ra|Rm|1001|Rn"                     , "ARMv4+"],
    ["mlas"             , "Rd!=PC, Rn!=PC, Rm!=PC, Ra!=PC"             , "A32", "Cond|000|0001|1|Rd|Ra|Rm|1001|Rn"                     , "ARMv4+ APSR.NZ=W"],
    ["mls"              , "Rd!=PC, Rn!=PC, Rm!=PC, Ra!=PC"             , "A32", "Cond|000|0011|0|Rd|Ra|Rm|1001|Rn"                     , "ARMv6T2+"],
    ["mov"              , "Rd    , #ImmC"                              , "A32", "Cond|001|1101|0|0000|Rd|ImmC:12"                      , "ARMv4+"],
    ["movs"             , "Rd!=PC, #ImmC"                              , "A32", "Cond|001|1101|1|0000|Rd|ImmC:12"                      , "ARMv4+ APSR.NZC=W"],
    ["mov"              , "Rd    , Rn, {SOP #Shift}"                   , "A32", "Cond|000|1101|0|0000|Rd|Shift:5|SOP:2|0|Rn"           , "ARMv4+"],
    ["movs"             , "Rd!=PC, Rn, {SOP #Shift}"                   , "A32", "Cond|000|1101|1|0000|Rd|Shift:5|SOP:2|0|Rn"           , "ARMv4+ APSR.NZC=W"],
    ["mov"              , "Rd    , Rn, SOP Rs"                         , "A32", "Cond|000|1101|0|0000|Rd|Rs|0|SOP:2|1|Rn"              , "ARMv4+"],
    ["movs"             , "Rd!=PC, Rn, SOP Rs"                         , "A32", "Cond|000|1101|1|0000|Rd|Rs|0|SOP:2|1|Rn"              , "ARMv4+ APSR.NZC=W"],
    ["movt"             , "Rx!=PC, #ImmZ"                              , "A32", "Cond|001|1010|0|ImmZ:4|Rx|ImmZ:12"                    , "ARMv6T2+"],
    ["movw"             , "Rd!=PC, #ImmZ"                              , "A32", "Cond|001|1000|0|ImmZ:4|Rd|ImmZ:12"                    , "ARMv6T2+"],
    ["mrc"              , "#CP, #Op1, Rd!=PC, Cn, Cm, {#Op2}"          , "A32", "Cond|111|0|Op1:3|1|Cn:4|Rd|CP:4|Op2:3|1|Cm:4"         , "ARMv4+"],
    ["mrc2"             , "#CP, #Op1, Rd!=PC, Cn, Cm, {#Op2}"          , "A32", "1111|111|0|Op1:3|1|Cn:4|Rd|CP:4|Op2:3|1|Cm:4"         , "ARMv4+"],
    ["mrrc"             , "#CP, #Op1, Rd!=PC, Rd2!=Rd, Cm"             , "A32", "Cond|110|0010|1|Rd2|Rd|CP:4|Op1:4|Cm:4"               , "ARMv5TE+"],
    ["mrrc2"            , "#CP, #Op1, Rd!=PC, Rd2!=Rd, Cm"             , "A32", "1111|110|0010|1|Rd2|Rd|CP:4|Op1:4|Cm:4"               , "ARMv5TE+"],
    // MRS/MSR <banked_reg>
    ["mrs"              , "Rd!=PC, #APSR"                              , "A32", "Cond|000|1000|0|1111|Rd|0000|0000|0000"               , "ARMv4+"],
    ["msr"              , "#APSR, #ImmA"                               , "A32", "Cond|001|1001|0|APSR:2|00|1111|ImmA:12"               , "ARMv4+"],
    ["msr"              , "#APSR, Rn!=PC"                              , "A32", "Cond|000|1001|0|APSR:2|00|1111|0000|0000|Rn"          , "ARMv4+"],
    ["mul"              , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|000|0000|0|Rd|0000|Rm|1001|Rn"                   , "ARMv4+"],
    ["muls"             , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|000|0000|1|Rd|0000|Rm|1001|Rn"                   , "ARMv4+"],
    ["mvn"              , "Rd    , #ImmC"                              , "A32", "Cond|001|1111|0|0000|Rd|ImmC:12"                      , "ARMv4+"],
    ["mvns"             , "Rd!=PC, #ImmC"                              , "A32", "Cond|001|1111|1|0000|Rd|ImmC:12"                      , "ARMv4+ APSR.NZC=W"],
    ["mvn"              , "Rd    , Rn, {SOP #Shift}"                   , "A32", "Cond|000|1111|0|0000|Rd|Shift:5|SOP:2|0|Rn"           , "ARMv4+"],
    ["mvns"             , "Rd!=PC, Rn, {SOP #Shift}"                   , "A32", "Cond|000|1111|1|0000|Rd|Shift:5|SOP:2|0|Rn"           , "ARMv4+ APSR.NZC=W"],
    ["mvn"              , "Rd!=PC, Rn!=PC, SOP Rs!=PC"                 , "A32", "Cond|000|1111|0|0000|Rd|Rs|0|SOP:2|1|Rn"              , "ARMv4+"],
    ["mvns"             , "Rd!=PC, Rn!=PC, SOP Rs!=PC"                 , "A32", "Cond|000|1111|1|0000|Rd|Rs|0|SOP:2|1|Rn"              , "ARMv4+ APSR.NZC=W"],

    ["nop"              , ""                                           , "A32", "Cond|001|1001|0|0000|1111|0000|0000|0000"             , "ARMv6K+"],

    ["orr"              , "Rd    , Rn, #ImmC"                          , "A32", "Cond|001|1100|0|Rn|Rd|ImmC:12"                        , "ARMv4+"],
    ["orrs"             , "Rd!=PC, Rn, #ImmC"                          , "A32", "Cond|001|1100|1|Rn|Rd|ImmC:12"                        , "ARMv4+ APSR.NZC=W"],
    ["orr"              , "Rd    , Rn, Rm, {SOP #Shift}"               , "A32", "Cond|000|1100|0|Rn|Rd|Shift:5|SOP:2|0|Rm"             , "ARMv4+"],
    ["orrs"             , "Rd!=PC, Rn, Rm, {SOP #Shift}"               , "A32", "Cond|000|1100|1|Rn|Rd|Shift:5|SOP:2|0|Rm"             , "ARMv4+ APSR.NZC=W"],
    ["orr"              , "Rd!=PC, Rn!=PC, Rm!=PC, SOP Rs!=PC"         , "A32", "Cond|000|1100|0|Rn|Rd|Rs|0|SOP:2|1|Rm"                , "ARMv4+"],
    ["orrs"             , "Rd!=PC, Rn!=PC, Rm!=PC, SOP Rs!=PC"         , "A32", "Cond|000|1100|1|Rn|Rd|Rs|0|SOP:2|1|Rm"                , "ARMv4+ APSR.NZC=W"],

    ["pkhbt"            , "Rd!=PC, Rn!=PC, Rm!=PC, {LSL #Shift}"       , "A32", "Cond|011|0100|0|Rn|Rd|Shift:5|0|01|Rm"                , "ARMv6+"],
    ["pkhtb"            , "Rd!=PC, Rn!=PC, Rm!=PC, {ASR #Shift}"       , "A32", "Cond|011|0100|0|Rn|Rd|Shift:5|1|01|Rm"                , "ARMv6+"],
    ["pld"              , "[Rn, #+/-ImmZ]"                             , "A32", "1111|010|1|U|10|1|Rn|1111|ImmZ:12"                    , "ARMv5TE+"],
    ["pld"              , "[Rn, +/-Rm!=PC, {Shift}]"                   , "A32", "1111|011|1|U|10|1|Rn|1111|Shift:5|SOP:2|0|Rm"         , "ARMv5TE+"],
    ["pldw"             , "[Rn, #+/-ImmZ]"                             , "A32", "1111|010|1|U|00|1|Rn|1111|ImmZ:12"                    , "ARMv7+ MP"],
    ["pldw"             , "[Rn, +/-Rm!=PC, {Shift}]"                   , "A32", "1111|011|1|U|00|1|Rn|1111|Shift:5|SOP:2|0|Rm"         , "ARMv7+ MP"],
    ["pli"              , "[Rn, #+/-ImmZ]"                             , "A32", "1111|010|0|U|10|1|Rn|1111|ImmZ:12"                    , "ARMv7+"],
    ["pli"              , "[Rn, +/-Rm!=PC, {Shift}]"                   , "A32", "1111|011|0|U|10|1|Rn|1111|Shift:5|SOP:2|0|Rm"         , "ARMv7+"],
    ["pop"              , "Rd!=SP"                                     , "A32", "Cond|010|0100|1|1101|Rd|0000|0000|0100"               , "ARMv4+"],
    ["pop"              , "RdList"                                     , "A32", "Cond|100|0101|1|1101|RdList:16"                       , "ARMv4+"],
    ["push"             , "Rs!=SP"                                     , "A32", "Cond|010|1001|0|1101|Rs|0000|0000|0100"               , "ARMv4+"],
    ["push"             , "RsList"                                     , "A32", "Cond|100|1001|0|1101|RsList:16"                       , "ARMv4+"],

    ["qadd"             , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|000|1000|0|Rm|Rd|0000|0101|Rn"                   , "ARMv5TE+ APSR.Q=X"],
    ["qadd8"            , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|0001|0|Rn|Rd|1111|1001|Rm"                   , "ARMv6+"],
    ["qadd16"           , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|0001|0|Rn|Rd|1111|0001|Rm"                   , "ARMv6+"],
    ["qasx"             , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|0001|0|Rn|Rd|1111|0011|Rm"                   , "ARMv6+"],
    ["qdadd"            , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|000|1010|0|Rm|Rd|0000|0101|Rn"                   , "ARMv5TE+ APSR.Q=X"],
    ["qdsub"            , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|000|1011|0|Rm|Rd|0000|0101|Rn"                   , "ARMv5TE+ APSR.Q=X"],
    ["qsax"             , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|0001|0|Rn|Rd|1111|0101|Rm"                   , "ARMv6+"],
    ["qsub"             , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|000|1001|0|Rm|Rd|0000|0101|Rn"                   , "ARMv5TE+ APSR.Q=X"],
    ["qsub8"            , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|0001|0|Rn|Rd|1111|1111|Rm"                   , "ARMv6+"],
    ["qsub16"           , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|0001|0|Rn|Rd|1111|0111|Rm"                   , "ARMv6+"],

    ["rbit"             , "Rd!=PC, Rn!=PC"                             , "A32", "Cond|011|0111|1|1111|Rd|1111|0011|Rn"                 , "ARMv6T2+"],
    ["rev"              , "Rd!=PC, Rn!=PC"                             , "A32", "Cond|011|0101|1|1111|Rd|1111|0011|Rn"                 , "ARMv6+"],
    ["rev16"            , "Rd!=PC, Rn!=PC"                             , "A32", "Cond|011|0101|1|1111|Rd|1111|1011|Rn"                 , "ARMv6+"],
    ["revsh"            , "Rd!=PC, Rn!=PC"                             , "A32", "Cond|011|0111|1|1111|Rd|1111|1011|Rn"                 , "ARMv6+"],
    ["rfe"              , "[Rn!=PC]{!}"                                , "A32", "1111|100|010|W|1|Rn|0000|1010|0000|0000"              , "ARMv6+ CSPR=W"],
    ["rfeda"            , "[Rn!=PC]{!}"                                , "A32", "1111|100|000|W|1|Rn|0000|1010|0000|0000"              , "ARMv6+ CSPR=W"],
    ["rfedb"            , "[Rn!=PC]{!}"                                , "A32", "1111|100|100|W|1|Rn|0000|1010|0000|0000"              , "ARMv6+ CSPR=W"],
    ["rfeib"            , "[Rn!=PC]{!}"                                , "A32", "1111|100|110|W|1|Rn|0000|1010|0000|0000"              , "ARMv6+ CSPR=W"],
    ["ror"              , "Rd, Rn, #Shift"                             , "A32", "Cond|000|1101|0|0000|Rd|Shift:5|110|Rn"               , "ARMv4+"],
    ["rors"             , "Rd, Rn, #Shift"                             , "A32", "Cond|000|1101|1|0000|Rd|Shift:5|110|Rn"               , "ARMv4+ APSR.NZC=W"],
    ["ror"              , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|000|1101|0|0000|Rd|Rm|0111|Rn"                   , "ARMv4+"],
    ["rors"             , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|000|1101|1|0000|Rd|Rm|0111|Rn"                   , "ARMv4+ APSR.NZC=W"],
    ["rrx"              , "Rd, Rn"                                     , "A32", "Cond|000|1101|0|0000|Rd|00000|110|Rn"                 , "ARMv4+"],
    ["rrxs"             , "Rd, Rn"                                     , "A32", "Cond|000|1101|1|0000|Rd|00000|110|Rn"                 , "ARMv4+ APSR.NZ=W APSR.C=X"],
    ["rsb"              , "Rd    , Rn, #ImmA"                          , "A32", "Cond|001|0011|0|Rn|Rd|ImmA:12"                        , "ARMv4+"],
    ["rsbs"             , "Rd!=PC, Rn, #ImmA"                          , "A32", "Cond|001|0011|1|Rn|Rd|ImmA:12"                        , "ARMv4+ APSR.NZCV=W"],
    ["rsb"              , "Rd    , Rn, Rm, {SOP #Shift}"               , "A32", "Cond|000|0011|0|Rn|Rd|Shift:5|SOP:2|0|Rm"             , "ARMv4+"],
    ["rsbs"             , "Rd!=PC, Rn, Rm, {SOP #Shift}"               , "A32", "Cond|000|0011|1|Rn|Rd|Shift:5|SOP:2|0|Rm"             , "ARMv4+ APSR.NZCV=W"],
    ["rsb"              , "Rd!=PC, Rn!=PC, Rm!=PC, SOP Rs!=PC"         , "A32", "Cond|000|0011|0|Rn|Rd|Rs|0|SOP:2|1|Rm"                , "ARMv4+"],
    ["rsbs"             , "Rd!=PC, Rn!=PC, Rm!=PC, SOP Rs!=PC"         , "A32", "Cond|000|0011|1|Rn|Rd|Rs|0|SOP:2|1|Rm"                , "ARMv4+ APSR.NZCV=W"],
    ["rsc"              , "Rd    , Rn, #ImmA"                          , "A32", "Cond|001|0111|0|Rn|Rd|ImmA:12"                        , "ARMv4+"],
    ["rscs"             , "Rd!=PC, Rn, #ImmA"                          , "A32", "Cond|001|0111|1|Rn|Rd|ImmA:12"                        , "ARMv4+ APSR.NZCV=W"],
    ["rsc"              , "Rd    , Rn, Rm, {SOP #Shift}"               , "A32", "Cond|000|0111|0|Rn|Rd|Shift:5|SOP:2|0|Rm"             , "ARMv4+"],
    ["rscs"             , "Rd!=PC, Rn, Rm, {SOP #Shift}"               , "A32", "Cond|000|0111|1|Rn|Rd|Shift:5|SOP:2|0|Rm"             , "ARMv4+ APSR.NZCV=W"],
    ["rsc"              , "Rd!=PC, Rn!=PC, Rm!=PC, SOP Rs!=PC"         , "A32", "Cond|000|0111|0|Rn|Rd|Rs|0|SOP:2|1|Rm"                , "ARMv4+"],
    ["rscs"             , "Rd!=PC, Rn!=PC, Rm!=PC, SOP Rs!=PC"         , "A32", "Cond|000|0111|1|Rn|Rd|Rs|0|SOP:2|1|Rm"                , "ARMv4+ APSR.NZCV=W"],

    ["sadd8"            , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|0000|1|Rn|Rd|1111|1001|Rm"                   , "ARMv6+ APSR.GE=W"],
    ["sadd16"           , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|0000|1|Rn|Rd|1111|0001|Rm"                   , "ARMv6+ APSR.GE=W"],
    ["sasx"             , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|0000|1|Rn|Rd|1111|0011|Rm"                   , "ARMv6+ APSR.GE=W"],
    ["sbc"              , "Rd    , Rn, #ImmA"                          , "A32", "Cond|001|0110|0|Rn|Rd|ImmA:12"                        , "ARMv4+"],
    ["sbcs"             , "Rd!=PC, Rn, #ImmA"                          , "A32", "Cond|001|0110|1|Rn|Rd|ImmA:12"                        , "ARMv4+ APSR.NZCV=W"],
    ["sbc"              , "Rd    , Rn, Rm, {SOP #Shift}"               , "A32", "Cond|000|0110|0|Rn|Rd|Shift:5|SOP:2|0|Rm"             , "ARMv4+"],
    ["sbcs"             , "Rd!=PC, Rn, Rm, {SOP #Shift}"               , "A32", "Cond|000|0110|1|Rn|Rd|Shift:5|SOP:2|0|Rm"             , "ARMv4+ APSR.NZCV=W"],
    ["sbc"              , "Rd!=PC, Rn!=PC, Rm!=PC, SOP Rs!=PC"         , "A32", "Cond|000|0110|0|Rn|Rd|Rs|0|SOP:2|1|Rm"                , "ARMv4+"],
    ["sbcs"             , "Rd!=PC, Rn!=PC, Rm!=PC, SOP Rs!=PC"         , "A32", "Cond|000|0110|1|Rn|Rd|Rs|0|SOP:2|1|Rm"                , "ARMv4+ APSR.NZCV=W"],
    ["sbfx"             , "Rd!=PC, Rn!=PC, #LSB, #Width"               , "A32", "Cond|011|1101|Width-1:5|Rd|LSB:5|101|Rn"              , "ARMv6T2+"],
    ["sdiv"             , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|1000|1|Rd|1111|Rm|0001|Rn"                   , "IDIVA"],
    ["sel"              , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|0100|0|Rn|Rd|1111|1011|Rm"                   , "ARMv6+ APSR.GE=R"],
    ["setend"           , "#ImmZ"                                      , "A32", "1111|000|1000|0|0001|0000|00|ImmZ:1|0|0000|0000"      , "ARMv6+ ARMv8-"],
    ["sev"              , ""                                           , "A32", "Cond|001|1001|0|0000|1111|0000|0000|0100"             , "ARMv7+ ARMv6K"],
    ["sevl"             , ""                                           , "A32", "Cond|001|1001|0|0000|1111|0000|0000|0101"             , "?"],
    ["shadd8"           , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|0001|1|Rn|Rd|1111|1001|Rm"                   , "ARMv6+"],
    ["shadd16"          , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|0001|1|Rn|Rd|1111|0001|Rm"                   , "ARMv6+"],
    ["shasx"            , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|0001|1|Rn|Rd|1111|0011|Rm"                   , "ARMv6+"],
    ["shsax"            , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|0001|1|Rn|Rd|1111|0101|Rm"                   , "ARMv6+"],
    ["shsub8"           , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|0001|1|Rn|Rd|1111|1111|Rm"                   , "ARMv6+"],
    ["shsub16"          , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|0001|1|Rn|Rd|1111|0111|Rm"                   , "ARMv6+"],
    ["smc"              , "#ImmZ"                                      , "A32", "Cond|000|1|0|0|1|0|0000|0000|0000|0111|ImmZ:4"        , "SECURITY"],
    ["smlabb"           , "Rd!=PC, Rn!=PC, Rm!=PC, Ra!=PC"             , "A32", "Cond|000|1000|0|Rd|Ra|Rm|1000|Rn"                     , "ARMv5TE+ APSR.Q=X"],
    ["smlabt"           , "Rd!=PC, Rn!=PC, Rm!=PC, Ra!=PC"             , "A32", "Cond|000|1000|0|Rd|Ra|Rm|1100|Rn"                     , "ARMv5TE+ APSR.Q=X"],
    ["smlatb"           , "Rd!=PC, Rn!=PC, Rm!=PC, Ra!=PC"             , "A32", "Cond|000|1000|0|Rd|Ra|Rm|1010|Rn"                     , "ARMv5TE+ APSR.Q=X"],
    ["smlatt"           , "Rd!=PC, Rn!=PC, Rm!=PC, Ra!=PC"             , "A32", "Cond|000|1000|0|Rd|Ra|Rm|1110|Rn"                     , "ARMv5TE+ APSR.Q=X"],
    ["smlad"            , "Rd!=PC, Rn!=PC, Rm!=PC, Ra!=PC"             , "A32", "Cond|011|1000|0|Rd|Ra|Rm|0001|Rn"                     , "ARMv6+ APSR.Q=X"],
    ["smladx"           , "Rd!=PC, Rn!=PC, Rm!=PC, Ra!=PC"             , "A32", "Cond|011|1000|0|Rd|Ra|Rm|0011|Rn"                     , "ARMv6+ APSR.Q=X"],
    ["smlal"            , "RxLo!=PC, RxHi!=PC, Rn!=PC, Rm!=PC"         , "A32", "Cond|000|0111|0|RxHi|RxLo|Rm|1001|Rn"                 , "ARMv4+"],
    ["smlals"           , "RxLo!=PC, RxHi!=PC, Rn!=PC, Rm!=PC"         , "A32", "Cond|000|0111|1|RxHi|RxLo|Rm|1001|Rn"                 , "ARMv4+ APSR.NZ=W"],
    ["smlalbb"          , "RxLo!=PC, RxHi!=PC, Rn!=PC, Rm!=PC"         , "A32", "Cond|000|1010|0|RxHi|RxLo|Rm|1000|Rn"                 , "ARMv5TE+"],
    ["smlalbt"          , "RxLo!=PC, RxHi!=PC, Rn!=PC, Rm!=PC"         , "A32", "Cond|000|1010|0|RxHi|RxLo|Rm|1100|Rn"                 , "ARMv5TE+"],
    ["smlaltb"          , "RxLo!=PC, RxHi!=PC, Rn!=PC, Rm!=PC"         , "A32", "Cond|000|1010|0|RxHi|RxLo|Rm|1010|Rn"                 , "ARMv5TE+"],
    ["smlaltt"          , "RxLo!=PC, RxHi!=PC, Rn!=PC, Rm!=PC"         , "A32", "Cond|000|1010|0|RxHi|RxLo|Rm|1110|Rn"                 , "ARMv5TE+"],
    ["smlald"           , "RxLo!=PC, RxHi!=PC, Rn!=PC, Rm!=PC"         , "A32", "Cond|011|1010|0|RxHi|RxLo|Rm|0001|Rn"                 , "ARMv6+"],
    ["smlaldx"          , "RxLo!=PC, RxHi!=PC, Rn!=PC, Rm!=PC"         , "A32", "Cond|011|1010|0|RxHi|RxLo|Rm|0011|Rn"                 , "ARMv6+"],
    ["smlawb"           , "Rd!=PC, Rn!=PC, Rm!=PC, Ra!=PC"             , "A32", "Cond|000|1001|0|Rd|Ra|Rm|1000|Rn"                     , "ARMv5TE+ APSR.Q=X"],
    ["smlawt"           , "Rd!=PC, Rn!=PC, Rm!=PC, Ra!=PC"             , "A32", "Cond|000|1001|0|Rd|Ra|Rm|1100|Rn"                     , "ARMv5TE+ APSR.Q=X"],
    ["smlsd"            , "Rd!=PC, Rn!=PC, Rm!=PC, Ra!=PC"             , "A32", "Cond|011|1000|0|Rd|Ra|Rm|0101|Rn"                     , "ARMv6+ APSR.Q=X"],
    ["smlsdx"           , "Rd!=PC, Rn!=PC, Rm!=PC, Ra!=PC"             , "A32", "Cond|011|1000|0|Rd|Ra|Rm|0111|Rn"                     , "ARMv6+ APSR.Q=X"],
    ["smlsld"           , "RxLo!=PC, RxHi!=PC, Rn!=PC, Rm!=PC"         , "A32", "Cond|011|1010|0|RxHi|RxLo|Rm|0101|Rn"                 , "ARMv6+"],
    ["smlsldx"          , "RxLo!=PC, RxHi!=PC, Rn!=PC, Rm!=PC"         , "A32", "Cond|011|1010|0|RxHi|RxLo|Rm|0111|Rn"                 , "ARMv6+"],
    ["smmla"            , "Rd!=PC, Rn!=PC, Rm!=PC, Ra!=PC"             , "A32", "Cond|011|1010|1|Rd|Ra|Rm|0001|Rn"                     , "ARMv6+"],
    ["smmlar"           , "Rd!=PC, Rn!=PC, Rm!=PC, Ra!=PC"             , "A32", "Cond|011|1010|1|Rd|Ra|Rm|0011|Rn"                     , "ARMv6+"],
    ["smmls"            , "Rd!=PC, Rn!=PC, Rm!=PC, Ra!=PC"             , "A32", "Cond|011|1010|1|Rd|Ra|Rm|1101|Rn"                     , "ARMv6+"],
    ["smmlsr"           , "Rd!=PC, Rn!=PC, Rm!=PC, Ra!=PC"             , "A32", "Cond|011|1010|1|Rd|Ra|Rm|1111|Rn"                     , "ARMv6+"],
    ["smmul"            , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|1010|1|Rd|1111|Rm|0001|Rn"                   , "ARMv6+"],
    ["smmulr"           , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|1010|1|Rd|1111|Rm|0011|Rn"                   , "ARMv6+"],
    ["smuad"            , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|1000|0|Rd|1111|Rm|0001|Rn"                   , "ARMv6+ APSR.Q=X"],
    ["smuadx"           , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|1000|0|Rd|1111|Rm|0011|Rn"                   , "ARMv6+ APSR.Q=X"],
    ["smulbb"           , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|000|1011|0|Rd|SBZ:4|Rm|1000|Rn"                  , "ARMv5TE+"],
    ["smulbt"           , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|000|1011|0|Rd|SBZ:4|Rm|1100|Rn"                  , "ARMv5TE+"],
    ["smultb"           , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|000|1011|0|Rd|SBZ:4|Rm|1010|Rn"                  , "ARMv5TE+"],
    ["smultt"           , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|000|1011|0|Rd|SBZ:4|Rm|1110|Rn"                  , "ARMv5TE+"],
    ["smull"            , "RdLo!=PC, RdHi!=PC, Rn!=PC, Rm!=PC"         , "A32", "Cond|000|0110|0|RdHi|RdLo|Rm|1001|Rn"                 , "ARMv4+ APSR.NZ=W"],
    ["smulls"           , "RdLo!=PC, RdHi!=PC, Rn!=PC, Rm!=PC"         , "A32", "Cond|000|0110|1|RdHi|RdLo|Rm|1001|Rn"                 , "ARMv4+ APSR.NZ=W"],
    ["smulwb"           , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|000|1001|0|Rd|SBZ:4|Rm|1010|Rn"                  , "ARMv5TE+"],
    ["smulwt"           , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|000|1001|0|Rd|SBZ:4|Rm|1110|Rn"                  , "ARMv5TE+"],
    ["smusd"            , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|1000|0|Rd|1111|Rm|0101|Rn"                   , "ARMv6+"],
    ["smusdx"           , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|1000|0|Rd|1111|Rm|0111|Rn"                   , "ARMv6+"],
    ["srsda"            , "[Rn==SP]{!}, #Mode"                         , "A32", "1111|100|001|W|0|1101|0000|0101|000|Mode:5"           , "ARMv6+"],
    ["srsia/srs"        , "[Rn==SP]{!}, #Mode"                         , "A32", "1111|100|011|W|0|1101|0000|0101|000|Mode:5"           , "ARMv6+"],
    ["srsdb"            , "[Rn==SP]{!}, #Mode"                         , "A32", "1111|100|101|W|0|1101|0000|0101|000|Mode:5"           , "ARMv6+"],
    ["srsib"            , "[Rn==SP]{!}, #Mode"                         , "A32", "1111|100|111|W|0|1101|0000|0101|000|Mode:5"           , "ARMv6+"],
    ["ssat"             , "Rd!=PC, #ImmZ, Rn!=PC, {SOP #Shift}"        , "A32", "Cond|011|0101|ImmZ:5|Rd|Shift:5|SOP[1]|01|Rn"         , "ARMv6+ APSR.Q=X"],
    ["ssat16"           , "Rd!=PC, #ImmZ, Rn!=PC"                      , "A32", "Cond|011|0101|0|ImmZ:4|Rd|1111|0011|Rn"               , "ARMv6+ APSR.Q=X"],
    ["ssax"             , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|0000|1|Rn|Rd|1111|0101|Rm"                   , "ARMv6+ APSR.GE=W"],
    ["ssub8"            , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|0000|1|Rn|Rd|1111|1111|Rm"                   , "ARMv6+ APSR.GE=W"],
    ["ssub16"           , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|0000|1|Rn|Rd|1111|0111|Rm"                   , "ARMv6+ APSR.GE=W"],
    // STC
    ["stl"              , "Rs!=PC, [Rn!=PC]"                           , "A32", "Cond|000|1100|0|Rn|1111|1100|1001|Rs"                 , "ARMv8+"],
    ["stlb"             , "Rs!=PC, [Rn!=PC]"                           , "A32", "Cond|000|1110|0|Rn|1111|1100|1001|Rs"                 , "ARMv8+"],
    ["stlex"            , "Rd!=PC, Rs!=PC, [Rn!=PC]"                   , "A32", "Cond|000|1100|0|Rn|Rd|1110|1001|Rs"                   , "ARMv8+"],
    ["stlexb"           , "Rd!=PC, Rs!=PC, [Rn!=PC]"                   , "A32", "Cond|000|1110|0|Rn|Rd|1110|1001|Rs"                   , "ARMv8+"],
    ["stlexd"           , "Rd!=PC, Rs!=PC, Rs2!=Rs+1, [Rn!=PC]"        , "A32", "Cond|000|1101|0|Rn|Rd|1110|1001|Rs"                   , "ARMv8+"],
    ["stlexh"           , "Rd!=PC, Rs!=PC, [Rn!=PC]"                   , "A32", "Cond|000|1111|0|Rn|Rd|1110|1001|Rs"                   , "ARMv8+"],
    ["stlh"             , "Rs!=PC, [Rn!=PC]"                           , "A32", "Cond|000|1111|0|Rn|1111|1100|1001|Rs"                 , "ARMv8+"],
    // STM
    ["stm"              , "[Rn!=PC]{!}, RsList"                        , "A32", "Cond|100|010|W|0|Rn|RsList:16"                        , "ARMv4+"],
    ["stm"              , "[Rn!=PC]   , RsList"                        , "A32", "Cond|100|011|0|0|Rn|RsList:16"                        , "ARMv4+"],
    ["stmda"            , "[Rn!=PC]{!}, RsList"                        , "A32", "Cond|100|000|W|0|Rn|RsList:16"                        , "ARMv4+"],
    ["stmda"            , "[Rn!=PC]   , RsList"                        , "A32", "Cond|100|001|0|0|Rn|RsList:16"                        , "ARMv4+"],
    ["stmdb"            , "[Rn!=PC]{!}, RsList"                        , "A32", "Cond|100|100|W|0|Rn|RsList:16"                        , "ARMv4+"],
    ["stmdb"            , "[Rn!=PC]   , RsList"                        , "A32", "Cond|100|101|0|0|Rn|RsList:16"                        , "ARMv4+"],
    ["stmib"            , "[Rn!=PC]{!}, RsList"                        , "A32", "Cond|100|110|W|0|Rn|RsList:16"                        , "ARMv4+"],
    ["stmib"            , "[Rn!=PC]   , RsList"                        , "A32", "Cond|100|111|0|0|Rn|RsList:16"                        , "ARMv4+"],
    ["str"              , "Rs    , [Rn    , {#+/-ImmZ}]{!}"            , "A32", "Cond|010|P|U|0|W|0|Rn|Rs|ImmZ:12"                     , "ARMv4+"],
    ["strt"             , "Rs    , [Rn!=PC, {#+/-ImmZ}]!"              , "A32", "Cond|010|0|U|0|1|0|Rn|Rs|ImmZ:12"                     , "ARMv4+"],
    ["str"              , "Rs    , [Rn    , +/-Rm!=PC, {Shift}]{!}"    , "A32", "Cond|011|P|U|0|W|0|Rn|Rs|Shift:5|SOP:2|0|Rm"          , "ARMv4+"],
    ["strt"             , "Rs    , [Rn!=PC, +/-Rm!=PC, {Shift}]!"      , "A32", "Cond|011|0|U|0|1|0|Rn|Rs|Shift:5|SOP:2|0|Rm"          , "ARMv4+"],
    ["strb"             , "Rs!=PC, [Rn    , {#+/-ImmZ}]{!}"            , "A32", "Cond|010|P|U|1|W|0|Rn|Rs|ImmZ:12"                     , "ARMv4+"],
    ["strbt"            , "Rs!=PC, [Rn    , {#+/-ImmZ}]!"              , "A32", "Cond|010|0|U|1|1|0|Rn|Rs|ImmZ:12"                     , "ARMv4+"],
    ["strb"             , "Rs!=PC, [Rn    , +/-Rm!=PC, {Shift}]{!}"    , "A32", "Cond|011|P|U|1|W|0|Rn|Rs|Shift:5|SOP:2|0|Rm"          , "ARMv4+"],
    ["strbt"            , "Rs!=PC, [Rn!=PC, +/-Rm!=PC, {Shift}]!"      , "A32", "Cond|011|0|U|1|1|0|Rn|Rs|Shift:5|SOP:2|0|Rm"          , "ARMv4+"],
    ["strd"             , "Rs<=13, Rs2==Rs+1, [Rn, {#+/-ImmZ}]{!}"     , "A32", "Cond|000|P|U|1|W|0|Rn|Rs|ImmZ:4|1111|ImmZ:4"          , "ARMv4+"],
    ["strd"             , "Rs<=13, Rs2==Rs+1, [Rn, +/-Rm!=PC]{!}"      , "A32", "Cond|000|P|U|0|W|0|Rn|Rs|0000|1111|Rm"                , "ARMv4+"],
    ["strex"            , "Rd!=PC, Rs!=PC, [Rn!=PC]"                   , "A32", "Cond|000|1|1|0|0|0|Rn|Rd|1111|1001|Rs"                , "ARMv6+"],
    ["strexb"           , "Rd!=PC, Rs!=PC, [Rn!=PC]"                   , "A32", "Cond|000|1|1|1|0|0|Rn|Rd|1111|1001|Rs"                , "ARMv6K+"],
    ["strexd"           , "Rd!=PC, Rs!=PC, Rs2==Rs+1, [Rn!=PC]"        , "A32", "Cond|000|1|1|0|1|0|Rn|Rd|1111|1001|Rs"                , "ARMv6K+"],
    ["strexh"           , "Rd!=PC, Rs!=PC, [Rn!=PC]"                   , "A32", "Cond|000|1|1|1|1|0|Rn|Rd|1111|1001|Rs"                , "ARMv6K+"],
    ["strh"             , "Rs!=PC, [Rn    , {#+/-ImmZ}]{!}"            , "A32", "Cond|000|P|U|1|W|0|Rn|Rs|ImmZ:4|1011|ImmZ:4"          , "ARMv4+"],
    ["strht"            , "Rs!=PC, [Rn!=PC, {#+/-ImmZ}]!"              , "A32", "Cond|000|0|U|1|1|0|Rn|Rs|ImmZ:4|1011|ImmZ:4"          , "ARMv6T2+"],
    ["strh"             , "Rs!=PC, [Rn    , +/-Rm!=PC]{!}"             , "A32", "Cond|000|P|U|0|W|0|Rn|Rs|0000|1011|Rm"                , "ARMv4+"],
    ["strht"            , "Rs!=PC, [Rn!=PC, +/-Rm!=PC]!"               , "A32", "Cond|000|0|U|0|1|0|Rn|Rs|0000|1011|Rm"                , "ARMv6T2+"],
    ["sub"              , "Rd    , Rn    , #ImmA"                      , "A32", "Cond|001|0010|0|Rn|Rd|ImmA:12"                        , "ARMv4+"],
    ["subs"             , "Rd!=PC, Rn    , #ImmA"                      , "A32", "Cond|001|0010|1|Rn|Rd|ImmA:12"                        , "ARMv4+ APSR.NZCV=W"],
    ["sub"              , "Rd    , Rn    , Rm, {SOP #Shift}"           , "A32", "Cond|000|0010|0|Rn|Rd|Shift:5|SOP:2|0|Rm"             , "ARMv4+"],
    ["subs"             , "Rd!=PC, Rn    , Rm, {SOP #Shift}"           , "A32", "Cond|000|0010|1|Rn|Rd|Shift:5|SOP:2|0|Rm"             , "ARMv4+ APSR.NZCV=W"],
    ["sub"              , "Rd    , Rn!=PC, Rm!=PC, SOP Rs!=PC"         , "A32", "Cond|000|0010|0|Rn|Rd|Rs|0|SOP:2|1|Rm"                , "ARMv4+"],
    ["subs"             , "Rd!=PC, Rn!=PC, Rm!=PC, SOP Rs!=PC"         , "A32", "Cond|000|0010|1|Rn|Rd|Rs|0|SOP:2|1|Rm"                , "ARMv4+ APSR.NZCV=W"],
    ["svc"              , "#ImmZ"                                      , "A32", "Cond|111|1|ImmZ:24"                                   , "ARMv4+"],
    ["swp"              , "Rd!=PC, Rs!=PC, [Rn!=PC]"                   , "A32", "Cond|000|1000|0|Rn|Rd|0000|1001|Rs"                   , "ARMv4+ ARMv6-"],
    ["swpb"             , "Rd!=PC, Rs!=PC, [Rn!=PC]"                   , "A32", "Cond|000|1010|0|Rn|Rd|0000|1001|Rs"                   , "ARMv4+ ARMv6-"],
    ["sxtab"            , "Rd!=PC, Rn!=PC, Rm!=PC, {#Rot*8}"           , "A32", "Cond|011|0101|0|Rn|Rd|Rot:2|00|0111|Rm"               , "ARMv6+"],
    ["sxtab16"          , "Rd!=PC, Rn!=PC, Rm!=PC, {#Rot*8}"           , "A32", "Cond|011|0100|0|Rn|Rd|Rot:2|00|0111|Rm"               , "ARMv6+"],
    ["sxtah"            , "Rd!=PC, Rn!=PC, Rm!=PC, {#Rot*8}"           , "A32", "Cond|011|0101|1|Rn|Rd|Rot:2|00|0111|Rm"               , "ARMv6+"],
    ["sxtb"             , "Rd!=PC, Rn!=PC, {#Rot*8}"                   , "A32", "Cond|011|0101|0|1111|Rd|Rot:2|00|0111|Rn"             , "ARMv6+"],
    ["sxtb16"           , "Rd!=PC, Rn!=PC, {#Rot*8}"                   , "A32", "Cond|011|0100|0|1111|Rd|Rot:2|00|0111|Rn"             , "ARMv6+"],
    ["sxth"             , "Rd!=PC, Rn!=PC, {#Rot*8}"                   , "A32", "Cond|011|0101|1|1111|Rd|Rot:2|00|0111|Rn"             , "ARMv6+"],

    ["teq"              , "Rn, #ImmC"                                  , "A32", "Cond|001|1001|1|Rn|0000|ImmC:12"                      , "ARMv4+ APSR.NZC=W"],
    ["tst"              , "Rn, #ImmC"                                  , "A32", "Cond|001|1000|1|Rn|0000|ImmC:12"                      , "ARMv4+ APSR.NZC=W"],
    ["teq"              , "Rn, Rm, {SOP #Shift}"                       , "A32", "Cond|000|1001|1|Rn|0000|Shift:5|SOP:2|0|Rm"           , "ARMv4+ APSR.NZC=W"],
    ["tst"              , "Rn, Rm, {SOP #Shift}"                       , "A32", "Cond|000|1000|1|Rn|0000|Shift:5|SOP:2|0|Rm"           , "ARMv4+ APSR.NZC=W"],
    ["teq"              , "Rn!=PC, Rm!=PC, SOP Rs!=PC"                 , "A32", "Cond|000|1001|1|Rn|0000|Rs|0|SOP:2|1|Rm"              , "ARMv4+ APSR.NZC=W"],
    ["tst"              , "Rn!=PC, Rm!=PC, SOP Rs!=PC"                 , "A32", "Cond|000|1000|1|Rn|0000|Rs|0|SOP:2|1|Rm"              , "ARMv4+ APSR.NZC=W"],

    ["uadd8"            , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|0010|1|Rn|Rd|1111|1001|Rm"                   , "ARMv6+ APSR.GE=W"],
    ["uadd16"           , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|0010|1|Rn|Rd|1111|0001|Rm"                   , "ARMv6+ APSR.GE=W"],
    ["uasx"             , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|0010|1|Rn|Rd|1111|0011|Rm"                   , "ARMv6+ APSR.GE=W"],
    ["ubfx"             , "Rd!=PC, Rn!=PC, #LSB, #Width"               , "A32", "Cond|011|1111|Width-1:5|Rd|LSB:5|101|Rn"              , "ARMv6T2+"],
    ["udf"              , "#ImmZ"                                      , "A32", "1110|011|1111|1|ImmZ:12|1111|ImmZ:4"                  , "?"],
    ["udiv"             , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|1001|1|Rd|1111|Rm|0001|Rn"                   , "IDIVA"],
    ["uhadd8"           , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|0011|1|Rn|Rd|1111|1001|Rm"                   , "ARMv6+"],
    ["uhadd16"          , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|0011|1|Rn|Rd|1111|0001|Rm"                   , "ARMv6+"],
    ["uhasx"            , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|0011|1|Rn|Rd|1111|0011|Rm"                   , "ARMv6+"],
    ["uhsax"            , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|0011|1|Rn|Rd|1111|0101|Rm"                   , "ARMv6+"],
    ["uhsub8"           , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|0011|1|Rn|Rd|1111|1111|Rm"                   , "ARMv6+"],
    ["uhsub16"          , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|0011|1|Rn|Rd|1111|0111|Rm"                   , "ARMv6+"],
    ["umaal"            , "RxLo!=PC, RxHi!=PC, Rn!=PC, Rm!=PC"         , "A32", "Cond|000|0010|0|RxHi|RxLo|Rm|1001|Rn"                 , "ARMv6+"],
    ["umlal"            , "RxLo!=PC, RxHi!=PC, Rn!=PC, Rm!=PC"         , "A32", "Cond|000|0101|0|RxHi|RxLo|Rm|1001|Rn"                 , "ARMv4+"],
    ["umlals"           , "RxLo!=PC, RxHi!=PC, Rn!=PC, Rm!=PC"         , "A32", "Cond|000|0101|1|RxHi|RxLo|Rm|1001|Rn"                 , "ARMv4+ APSR.NZ=W"],
    ["umull"            , "RdLo!=PC, RdHi!=PC, Rn!=PC, Rm!=PC"         , "A32", "Cond|000|0100|0|RdHi|RdLo|Rm|1001|Rn"                 , "ARMv4+"],
    ["umulls"           , "RdLo!=PC, RdHi!=PC, Rn!=PC, Rm!=PC"         , "A32", "Cond|000|0100|1|RdHi|RdLo|Rm|1001|Rn"                 , "ARMv4+ APSR.NZ=W"],
    ["uqadd8"           , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|0011|0|Rn|Rd|1111|1001|Rm"                   , "ARMv6+"],
    ["uqadd16"          , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|0011|0|Rn|Rd|1111|0001|Rm"                   , "ARMv6+"],
    ["uqasx"            , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|0011|0|Rn|Rd|1111|0011|Rm"                   , "ARMv6+"],
    ["uqsax"            , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|0011|0|Rn|Rd|1111|0101|Rm"                   , "ARMv6+"],
    ["uqsub8"           , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|0011|0|Rn|Rd|1111|1111|Rm"                   , "ARMv6+"],
    ["uqsub16"          , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|0011|0|Rn|Rd|1111|0111|Rm"                   , "ARMv6+"],
    ["usad8"            , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|1100|0|Rd|1111|Rm|0001|Rn"                   , "ARMv6+"],
    ["usada8"           , "Rd!=PC, Rn!=PC, Rm!=PC, Ra!=PC"             , "A32", "Cond|011|1100|0|Rd|Ra|Rm|0001|Rn"                     , "ARMv6+"],
    ["usat"             , "Rd!=PC, #ImmZ, Rn!=PC, {SOP #Shift}"        , "A32", "Cond|011|0111|ImmZ:5|Rd|Shift:5|SOP[1]|01|Rn"         , "ARMv6+"],
    ["usat16"           , "Rd!=PC, #ImmZ, Rn!=PC"                      , "A32", "Cond|011|0111|0|ImmZ:4|Rd|1111|0011|Rn"               , "ARMv6+"],
    ["usax"             , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|0010|1|Rn|Rd|1111|0101|Rm"                   , "ARMv6+ APSR.GE=W"],
    ["usub8"            , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|0010|1|Rn|Rd|1111|1111|Rm"                   , "ARMv6+ APSR.GE=W"],
    ["usub16"           , "Rd!=PC, Rn!=PC, Rm!=PC"                     , "A32", "Cond|011|0010|1|Rn|Rd|1111|0111|Rm"                   , "ARMv6+ APSR.GE=W"],
    ["uxtab"            , "Rd!=PC, Rn!=PC, Rm!=PC, {#Rot*8}"           , "A32", "Cond|011|0111|0|Rn|Rd|Rot:2|00|0111|Rm"               , "ARMv6+"],
    ["uxtab16"          , "Rd!=PC, Rn!=PC, Rm!=PC, {#Rot*8}"           , "A32", "Cond|011|0110|0|Rn|Rd|Rot:2|00|0111|Rm"               , "ARMv6+"],
    ["uxtah"            , "Rd!=PC, Rn!=PC, Rm!=PC, {#Rot*8}"           , "A32", "Cond|011|0111|1|Rn|Rd|Rot:2|00|0111|Rm"               , "ARMv6+"],
    ["uxtb"             , "Rd!=PC, Rn!=PC, {#Rot*8}"                   , "A32", "Cond|011|0111|0|1111|Rd|Rot:2|00|0111|Rn"             , "ARMv6+"],
    ["uxtb16"           , "Rd!=PC, Rn!=PC, {#Rot*8}"                   , "A32", "Cond|011|0110|0|1111|Rd|Rot:2|00|0111|Rn"             , "ARMv6+"],
    ["uxth"             , "Rd!=PC, Rn!=PC, {#Rot*8}"                   , "A32", "Cond|011|0111|1|1111|Rd|Rot:2|00|0111|Rn"             , "ARMv6+"],

    ["wfe"              , ""                                           , "A32", "Cond|001|1001|0|0000|1111|0000|0000|0010"             , "ARMv6K+"],
    ["wfi"              , ""                                           , "A32", "Cond|001|1001|0|0000|1111|0000|0000|0011"             , "ARMv6K+"],

    ["yield"            , ""                                           , "A32", "Cond|001|1001|0|0000|1111|0000|0000|0001"             , "ARMv6K+"]
  ]
}
// ${JSON:END}
;

}).apply(this, typeof module === "object" && module && module.exports
  ? [module, "exports"] : [this.asmdb || (this.asmdb = {}), "armdata"]);
