Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Jun 20 16:06:58 2025
| Host         : CRESTA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file traffic_light_timing_summary_routed.rpt -pb traffic_light_timing_summary_routed.pb -rpx traffic_light_timing_summary_routed.rpx -warn_on_violation
| Design       : traffic_light
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     278         
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (282)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (816)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (282)
--------------------------
 There are 278 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FSM_sequential_current_state3_reg[0]_inv/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FSM_sequential_current_state3_reg[1]_inv/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (816)
--------------------------------------------------
 There are 816 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  824          inf        0.000                      0                  824           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           824 Endpoints
Min Delay           824 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            r1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.219ns  (logic 4.096ns (56.737%)  route 3.123ns (43.263%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y39        FDRE                         0.000     0.000 r  r1_reg/C
    SLICE_X113Y39        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  r1_reg/Q
                         net (fo=1, routed)           3.123     3.542    r1_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.677     7.219 r  r1_OBUF_inst/O
                         net (fo=0)                   0.000     7.219    r1
    U14                                                               r  r1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            r2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.935ns  (logic 4.128ns (69.548%)  route 1.807ns (30.452%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE                         0.000     0.000 r  r2_reg/C
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  r2_reg/Q
                         net (fo=1, routed)           1.807     2.226    r2_OBUF
    V22                  OBUF (Prop_obuf_I_O)         3.709     5.935 r  r2_OBUF_inst/O
                         net (fo=0)                   0.000     5.935    r2
    V22                                                               r  r2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r3_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            r3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.915ns  (logic 4.108ns (69.448%)  route 1.807ns (30.552%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE                         0.000     0.000 r  r3_reg/C
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  r3_reg/Q
                         net (fo=1, routed)           1.807     2.226    r3_OBUF
    T21                  OBUF (Prop_obuf_I_O)         3.689     5.915 r  r3_OBUF_inst/O
                         net (fo=0)                   0.000     5.915    r3
    T21                                                               r  r3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            g1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.848ns  (logic 3.987ns (68.184%)  route 1.860ns (31.816%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y39        FDRE                         0.000     0.000 r  g1_reg/C
    SLICE_X113Y39        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  g1_reg/Q
                         net (fo=1, routed)           1.860     2.316    g1_OBUF
    W22                  OBUF (Prop_obuf_I_O)         3.531     5.848 r  g1_OBUF_inst/O
                         net (fo=0)                   0.000     5.848    g1
    W22                                                               r  g1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            y2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.651ns  (logic 3.986ns (70.532%)  route 1.665ns (29.468%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDRE                         0.000     0.000 r  y2_reg/C
    SLICE_X113Y47        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  y2_reg/Q
                         net (fo=1, routed)           1.665     2.121    y2_OBUF
    U21                  OBUF (Prop_obuf_I_O)         3.530     5.651 r  y2_OBUF_inst/O
                         net (fo=0)                   0.000     5.651    y2
    U21                                                               r  y2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gy3_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            gy3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.644ns  (logic 3.978ns (70.493%)  route 1.665ns (29.507%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE                         0.000     0.000 r  gy3_reg/C
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  gy3_reg/Q
                         net (fo=1, routed)           1.665     2.121    gy3_OBUF
    T22                  OBUF (Prop_obuf_I_O)         3.522     5.644 r  gy3_OBUF_inst/O
                         net (fo=0)                   0.000     5.644    gy3
    T22                                                               r  gy3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            y1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.641ns  (logic 3.968ns (70.343%)  route 1.673ns (29.657%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y48        FDRE                         0.000     0.000 r  y1_reg/C
    SLICE_X113Y48        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  y1_reg/Q
                         net (fo=1, routed)           1.673     2.129    y1_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.512     5.641 r  y1_OBUF_inst/O
                         net (fo=0)                   0.000     5.641    y1
    U19                                                               r  y1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            g2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.513ns  (logic 3.987ns (72.327%)  route 1.526ns (27.673%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE                         0.000     0.000 r  g2_reg/C
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  g2_reg/Q
                         net (fo=1, routed)           1.526     1.982    g2_OBUF
    U22                  OBUF (Prop_obuf_I_O)         3.531     5.513 r  g2_OBUF_inst/O
                         net (fo=0)                   0.000     5.513    g2
    U22                                                               r  g2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_r3_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_next_state3_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.536ns  (logic 0.828ns (18.254%)  route 3.708ns (81.746%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y46        FDRE                         0.000     0.000 r  counter_r3_reg[31]/C
    SLICE_X111Y46        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  counter_r3_reg[31]/Q
                         net (fo=2, routed)           1.767     2.223    counter_r3_reg_n_0_[31]
    SLICE_X112Y40        LUT5 (Prop_lut5_I1_O)        0.124     2.347 r  FSM_sequential_next_state3_reg[1]_i_8/O
                         net (fo=1, routed)           0.800     3.147    FSM_sequential_next_state3_reg[1]_i_8_n_0
    SLICE_X112Y41        LUT4 (Prop_lut4_I1_O)        0.124     3.271 r  FSM_sequential_next_state3_reg[1]_i_3/O
                         net (fo=2, routed)           0.810     4.081    FSM_sequential_next_state3_reg[1]_i_3_n_0
    SLICE_X113Y43        LUT6 (Prop_lut6_I0_O)        0.124     4.205 r  FSM_sequential_next_state3_reg[1]_i_1/O
                         net (fo=1, routed)           0.331     4.536    next_state3__1[1]
    SLICE_X113Y44        LDCE                                         r  FSM_sequential_next_state3_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_r3_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_next_state3_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.518ns  (logic 0.828ns (18.328%)  route 3.690ns (81.672%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y46        FDRE                         0.000     0.000 r  counter_r3_reg[31]/C
    SLICE_X111Y46        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_r3_reg[31]/Q
                         net (fo=2, routed)           1.767     2.223    counter_r3_reg_n_0_[31]
    SLICE_X112Y40        LUT5 (Prop_lut5_I1_O)        0.124     2.347 f  FSM_sequential_next_state3_reg[1]_i_8/O
                         net (fo=1, routed)           0.800     3.147    FSM_sequential_next_state3_reg[1]_i_8_n_0
    SLICE_X112Y41        LUT4 (Prop_lut4_I1_O)        0.124     3.271 f  FSM_sequential_next_state3_reg[1]_i_3/O
                         net (fo=2, routed)           0.582     3.853    FSM_sequential_next_state3_reg[1]_i_3_n_0
    SLICE_X113Y43        LUT6 (Prop_lut6_I4_O)        0.124     3.977 r  FSM_sequential_next_state3_reg[0]_i_1/O
                         net (fo=1, routed)           0.540     4.518    next_state3__1[0]
    SLICE_X113Y44        LDCE                                         r  FSM_sequential_next_state3_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_current_state1_reg[1]_inv/C
                            (rising edge-triggered cell FDSE)
  Destination:            counter_r1_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.141ns (49.454%)  route 0.144ns (50.546%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y42        FDSE                         0.000     0.000 r  FSM_sequential_current_state1_reg[1]_inv/C
    SLICE_X109Y42        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  FSM_sequential_current_state1_reg[1]_inv/Q
                         net (fo=64, routed)          0.144     0.285    current_state1[1]
    SLICE_X107Y42        FDRE                                         r  counter_r1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state1_reg[1]_inv/C
                            (rising edge-triggered cell FDSE)
  Destination:            counter_r1_reg[11]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.141ns (49.454%)  route 0.144ns (50.546%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y42        FDSE                         0.000     0.000 r  FSM_sequential_current_state1_reg[1]_inv/C
    SLICE_X109Y42        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  FSM_sequential_current_state1_reg[1]_inv/Q
                         net (fo=64, routed)          0.144     0.285    current_state1[1]
    SLICE_X107Y42        FDRE                                         r  counter_r1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state1_reg[1]_inv/C
                            (rising edge-triggered cell FDSE)
  Destination:            counter_r1_reg[12]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.141ns (49.454%)  route 0.144ns (50.546%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y42        FDSE                         0.000     0.000 r  FSM_sequential_current_state1_reg[1]_inv/C
    SLICE_X109Y42        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  FSM_sequential_current_state1_reg[1]_inv/Q
                         net (fo=64, routed)          0.144     0.285    current_state1[1]
    SLICE_X107Y42        FDRE                                         r  counter_r1_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_y2_reg[21]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (47.924%)  route 0.153ns (52.076%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDRE                         0.000     0.000 r  FSM_sequential_current_state2_reg[0]/C
    SLICE_X110Y49        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_sequential_current_state2_reg[0]/Q
                         net (fo=42, routed)          0.153     0.294    current_state2[0]
    SLICE_X112Y49        FDRE                                         r  counter_y2_reg[21]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_y2_reg[22]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (47.924%)  route 0.153ns (52.076%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDRE                         0.000     0.000 r  FSM_sequential_current_state2_reg[0]/C
    SLICE_X110Y49        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_sequential_current_state2_reg[0]/Q
                         net (fo=42, routed)          0.153     0.294    current_state2[0]
    SLICE_X112Y49        FDRE                                         r  counter_y2_reg[22]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_y2_reg[23]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (47.924%)  route 0.153ns (52.076%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDRE                         0.000     0.000 r  FSM_sequential_current_state2_reg[0]/C
    SLICE_X110Y49        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_sequential_current_state2_reg[0]/Q
                         net (fo=42, routed)          0.153     0.294    current_state2[0]
    SLICE_X112Y49        FDRE                                         r  counter_y2_reg[23]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_y2_reg[24]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (47.924%)  route 0.153ns (52.076%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDRE                         0.000     0.000 r  FSM_sequential_current_state2_reg[0]/C
    SLICE_X110Y49        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_sequential_current_state2_reg[0]/Q
                         net (fo=42, routed)          0.153     0.294    current_state2[0]
    SLICE_X112Y49        FDRE                                         r  counter_y2_reg[24]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state3_reg[0]_inv/C
                            (rising edge-triggered cell FDSE)
  Destination:            counter_gy3_reg[17]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.141ns (46.060%)  route 0.165ns (53.940%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDSE                         0.000     0.000 r  FSM_sequential_current_state3_reg[0]_inv/C
    SLICE_X113Y43        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  FSM_sequential_current_state3_reg[0]_inv/Q
                         net (fo=71, routed)          0.165     0.306    current_state3[0]
    SLICE_X110Y43        FDRE                                         r  counter_gy3_reg[17]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state3_reg[0]_inv/C
                            (rising edge-triggered cell FDSE)
  Destination:            counter_gy3_reg[18]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.141ns (46.060%)  route 0.165ns (53.940%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDSE                         0.000     0.000 r  FSM_sequential_current_state3_reg[0]_inv/C
    SLICE_X113Y43        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  FSM_sequential_current_state3_reg[0]_inv/Q
                         net (fo=71, routed)          0.165     0.306    current_state3[0]
    SLICE_X110Y43        FDRE                                         r  counter_gy3_reg[18]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state3_reg[0]_inv/C
                            (rising edge-triggered cell FDSE)
  Destination:            counter_gy3_reg[19]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.141ns (46.060%)  route 0.165ns (53.940%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDSE                         0.000     0.000 r  FSM_sequential_current_state3_reg[0]_inv/C
    SLICE_X113Y43        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  FSM_sequential_current_state3_reg[0]_inv/Q
                         net (fo=71, routed)          0.165     0.306    current_state3[0]
    SLICE_X110Y43        FDRE                                         r  counter_gy3_reg[19]/R
  -------------------------------------------------------------------    -------------------





