{"context": "MicroZed Chronicles \u30ea\u30b9\u30c8 http://adiuvoengineering.com/?page_id=285\n@ Adam Taylor blog\nhttps://forums.xilinx.com/t5/Xcell-Daily-Blog/MicroZed-Timers-Clocks-and-Watchdogs-Adam-Taylor-s-MicroZed/ba-p/399219\n\nThe Zynq All Programmable SoC has several timers and watchdogs available. These on-chip peripherals are either private to a CPU or a shared resource available to both CPU\u2019s:\n\nZynq\u3067\u306f\u8907\u6570\u306eCPU\u3092\u6301\u3064\u3082\u306e\u304c\u3042\u308a\u3001\u305d\u308c\u305e\u308c\u306eCPU\u306b\u5bfe\u3059\u308b\u30bf\u30a4\u30de\u30fc\u3068\u3001\u4e21\u65b9\u306eCPU\u5171\u901a\u306e\u30bf\u30a4\u30de\u30fc\u304c\u3042\u308b\u3088\u3046\u3060\u3002\n\u30bf\u30a4\u30de\u30fc\u306e\u7a2e\u985e\u306f\u4ee5\u4e0b\u3002\n\n\nCPU 32-bit timer (SCUTIMER) clocked at half the CPU frequency\nCPU 32-bit watch dog (SCUWDT) clocked at half the CPU frequency\nShared 64-bit Global Timer (GT) clocked at half the CPU frequency. Each  CPU has its own 64-bit comparator, which drives a private interrupt for each CPU\nSystem Watchdog Timer (SWDT), which can be clocked from the CPU clock or an external source.\nTwo Triple Timer Counters (TTCs). Each TTC contains three independent timers that can be clocked by the CPU clock or by an external source from the Zynq SoC\u2019s MIO or EMIO (in the Zynq SoC's PL).\n\n\nMicroZed Chronicles \u30ea\u30b9\u30c8 http://adiuvoengineering.com/?page_id=285\n@ Adam Taylor blog\nhttps://forums.xilinx.com/t5/Xcell-Daily-Blog/MicroZed-Timers-Clocks-and-Watchdogs-Adam-Taylor-s-MicroZed/ba-p/399219\n\n> The Zynq All Programmable SoC has several timers and watchdogs available. These on-chip peripherals are either private to a CPU or a shared resource available to both CPU\u2019s:\n\nZynq\u3067\u306f\u8907\u6570\u306eCPU\u3092\u6301\u3064\u3082\u306e\u304c\u3042\u308a\u3001\u305d\u308c\u305e\u308c\u306eCPU\u306b\u5bfe\u3059\u308b\u30bf\u30a4\u30de\u30fc\u3068\u3001\u4e21\u65b9\u306eCPU\u5171\u901a\u306e\u30bf\u30a4\u30de\u30fc\u304c\u3042\u308b\u3088\u3046\u3060\u3002\n\n\u30bf\u30a4\u30de\u30fc\u306e\u7a2e\u985e\u306f\u4ee5\u4e0b\u3002\n\n>\n- CPU 32-bit timer (SCUTIMER) clocked at half the CPU frequency\n- CPU 32-bit watch dog (SCUWDT) clocked at half the CPU frequency\n- Shared 64-bit Global Timer (GT) clocked at half the CPU frequency. Each  CPU has its own 64-bit comparator, which drives a private interrupt for each CPU\n- System Watchdog Timer (SWDT), which can be clocked from the CPU clock or an external source.\n- Two Triple Timer Counters (TTCs). Each TTC contains three independent timers that can be clocked by the CPU clock or by an external source from the Zynq SoC\u2019s MIO or EMIO (in the Zynq SoC's PL).\n\n", "tags": ["adamTaylor", "timer"]}