$comment
	File created using the following command:
		vcd file taktteiler.msim.vcd -direction
$end
$date
	Thu Nov 25 20:43:13 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module taktteiler_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " clk_10Hz $end

$scope module i1 $end
$var wire 1 # gnd $end
$var wire 1 $ vcc $end
$var wire 1 % unknown $end
$var wire 1 & devoe $end
$var wire 1 ' devclrn $end
$var wire 1 ( devpor $end
$var wire 1 ) ww_devoe $end
$var wire 1 * ww_devclrn $end
$var wire 1 + ww_devpor $end
$var wire 1 , ww_clk $end
$var wire 1 - ww_clk_10Hz $end
$var wire 1 . \clk~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 / \clk~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 0 \clk~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 1 \clk~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 2 \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 3 \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 4 \clk_10Hz~output_o\ $end
$var wire 1 5 \clk~input_o\ $end
$var wire 1 6 \clk~inputclkctrl_outclk\ $end
$var wire 1 7 \Add0~0_combout\ $end
$var wire 1 8 \Add0~1\ $end
$var wire 1 9 \Add0~2_combout\ $end
$var wire 1 : \Add0~3\ $end
$var wire 1 ; \Add0~4_combout\ $end
$var wire 1 < \Add0~5\ $end
$var wire 1 = \Add0~6_combout\ $end
$var wire 1 > \Add0~7\ $end
$var wire 1 ? \Add0~8_combout\ $end
$var wire 1 @ \Add0~9\ $end
$var wire 1 A \Add0~10_combout\ $end
$var wire 1 B \x~3_combout\ $end
$var wire 1 C \Add0~11\ $end
$var wire 1 D \Add0~12_combout\ $end
$var wire 1 E \Add0~13\ $end
$var wire 1 F \Add0~14_combout\ $end
$var wire 1 G \x~2_combout\ $end
$var wire 1 H \Add0~15\ $end
$var wire 1 I \Add0~16_combout\ $end
$var wire 1 J \x~1_combout\ $end
$var wire 1 K \Add0~17\ $end
$var wire 1 L \Add0~18_combout\ $end
$var wire 1 M \Add0~19\ $end
$var wire 1 N \Add0~20_combout\ $end
$var wire 1 O \x~0_combout\ $end
$var wire 1 P \Add0~21\ $end
$var wire 1 Q \Add0~22_combout\ $end
$var wire 1 R \Add0~23\ $end
$var wire 1 S \Add0~24_combout\ $end
$var wire 1 T \Add0~25\ $end
$var wire 1 U \Add0~26_combout\ $end
$var wire 1 V \x~4_combout\ $end
$var wire 1 W \Add0~27\ $end
$var wire 1 X \Add0~28_combout\ $end
$var wire 1 Y \Add0~29\ $end
$var wire 1 Z \Add0~30_combout\ $end
$var wire 1 [ \Add0~31\ $end
$var wire 1 \ \Add0~32_combout\ $end
$var wire 1 ] \Add0~33\ $end
$var wire 1 ^ \Add0~34_combout\ $end
$var wire 1 _ \x~5_combout\ $end
$var wire 1 ` \Add0~35\ $end
$var wire 1 a \Add0~36_combout\ $end
$var wire 1 b \x~6_combout\ $end
$var wire 1 c \Add0~37\ $end
$var wire 1 d \Add0~38_combout\ $end
$var wire 1 e \Add0~39\ $end
$var wire 1 f \Add0~40_combout\ $end
$var wire 1 g \Add0~41\ $end
$var wire 1 h \Add0~42_combout\ $end
$var wire 1 i \x~7_combout\ $end
$var wire 1 j \Equal0~5_combout\ $end
$var wire 1 k \Equal0~3_combout\ $end
$var wire 1 l \Equal0~0_combout\ $end
$var wire 1 m \Equal0~2_combout\ $end
$var wire 1 n \Equal0~1_combout\ $end
$var wire 1 o \Equal0~4_combout\ $end
$var wire 1 p \Equal0~6_combout\ $end
$var wire 1 q \tmp~0_combout\ $end
$var wire 1 r \tmp~q\ $end
$var wire 1 s x [21] $end
$var wire 1 t x [20] $end
$var wire 1 u x [19] $end
$var wire 1 v x [18] $end
$var wire 1 w x [17] $end
$var wire 1 x x [16] $end
$var wire 1 y x [15] $end
$var wire 1 z x [14] $end
$var wire 1 { x [13] $end
$var wire 1 | x [12] $end
$var wire 1 } x [11] $end
$var wire 1 ~ x [10] $end
$var wire 1 !! x [9] $end
$var wire 1 "! x [8] $end
$var wire 1 #! x [7] $end
$var wire 1 $! x [6] $end
$var wire 1 %! x [5] $end
$var wire 1 &! x [4] $end
$var wire 1 '! x [3] $end
$var wire 1 (! x [2] $end
$var wire 1 )! x [1] $end
$var wire 1 *! x [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0"
0#
1$
x%
1&
1'
1(
1)
1*
1+
x,
0-
02
z3
04
x5
x6
17
08
09
1:
0;
0<
0=
1>
0?
0@
0A
0B
1C
0D
0E
0F
0G
1H
0I
0J
0K
0L
1M
0N
0O
0P
0Q
1R
0S
0T
0U
0V
1W
0X
0Y
0Z
1[
0\
0]
0^
0_
1`
0a
0b
0c
0d
1e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
1.
1/
10
x1
$end
#1000000
