;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ <114, 406
	JMN <-127, 100
	JMN -207, @-120
	JMN <927, 506
	SUB #72, @203
	JMN @42, #200
	ADD -11, <-60
	ADD -11, <-60
	JMN -0, #0
	SUB 290, 330
	ADD -11, <-60
	JMN 121, #103
	MOV -0, @910
	JMN 12, 10
	JMN 12, 10
	JMN @42, #200
	ADD 300, 91
	ADD -300, 91
	SLT -100, 200
	DJN <291, 330
	SUB @121, @103
	SUB @-127, 100
	SLT 210, 330
	SUB -207, <-120
	SPL @300, 90
	SUB @121, 106
	SUB -207, <-120
	SPL @300, 90
	ADD 30, 9
	SUB @121, 106
	CMP #0, -5
	SUB <-0, 0
	ADD -11, <-60
	MOV -7, <-20
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, <402
	DJN -1, @-20
	SPL 0, <402
	CMP -207, <-120
	SPL 0, <402
	MOV -7, <-20
	DJN -1, @-20
	JMZ <114, 406
	JMN <-127, 100
	DJN -1, @-20
	MOV -1, <-20
	SUB #72, @203
	JMN @42, #200
