#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Thu Aug 27 17:53:06 2015
# Process ID: 2916
# Log file: D:/Projects/FPGA/ddr_sdram/planAhead_run_1/planAhead.log
# Journal file: D:/Projects/FPGA/ddr_sdram/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/Projects/FPGA/ddr_sdram/pa.fromNetlist.tcl
# create_project -name ddr_sdram -dir "D:/Projects/FPGA/ddr_sdram/planAhead_run_1" -part xc6slx9csg324-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/Projects/FPGA/ddr_sdram/ddr_sdram.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/Projects/FPGA/ddr_sdram} {ipcore_dir} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "ddr_sdram.ucf" [current_fileset -constrset]
Adding file 'D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf' to fileset 'constrs_1'
# add_files [list {ddr_sdram.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx9csg324-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ddr_sdram.ngc ...
WARNING:NetListWriters:298 - No output is written to ddr_sdram.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ddr_sdram.edif ...
ngc2edif: Total memory usage is 81616 kilobytes

Parsing EDIF File [./planAhead_run_1/ddr_sdram.data/cache/ddr_sdram_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/ddr_sdram.data/cache/ddr_sdram_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 256 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'ddr_sdram' is not ideal for floorplanning, since the cellview 'ddr_sdram' defined in file 'ddr_sdram.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf]
Finished Parsing UCF File [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 256 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 256 instances

Phase 0 | Netlist Checksum: 93fc84db
link_design: Time (s): elapsed = 00:00:16 . Memory (MB): peak = 604.926 ; gain = 212.418
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See D:/Projects/FPGA/ddr_sdram\planAhead_pid2916.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Aug 27 18:14:35 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
