#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000018fa8ddcfb0 .scope module, "clock_divider_tb" "clock_divider_tb" 2 10;
 .timescale -9 -12;
v0000018fa8ddbbb0_0 .var "clk", 0 0;
v0000018fa8ddbc50_0 .net "clk_out", 0 0, v0000018fa8dd6ba0_0;  1 drivers
v0000018fa8ddbcf0_0 .var "rst", 0 0;
S_0000018fa8ddd140 .scope module, "uut" "clock_divider_100MHz_to_1Hz" 2 16, 3 8 0, S_0000018fa8ddcfb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "clk_out";
v0000018fa8dd7020_0 .net "clk", 0 0, v0000018fa8ddbbb0_0;  1 drivers
v0000018fa8dd6ba0_0 .var "clk_out", 0 0;
v0000018fa8ddd2d0_0 .var "counter", 32 0;
v0000018fa8ddd370_0 .net "rst", 0 0, v0000018fa8ddbcf0_0;  1 drivers
E_0000018fa8ddc2b0 .event posedge, v0000018fa8ddd370_0, v0000018fa8dd7020_0;
    .scope S_0000018fa8ddd140;
T_0 ;
    %wait E_0000018fa8ddc2b0;
    %vpi_call 3 17 "$display", "counter = %d", v0000018fa8ddd2d0_0 {0 0 0};
    %vpi_call 3 18 "$display", "clk_out = %d", v0000018fa8dd6ba0_0 {0 0 0};
    %load/vec4 v0000018fa8ddd370_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018fa8dd6ba0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0000018fa8ddd2d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000018fa8ddd2d0_0;
    %cmpi/e 50000000, 0, 33;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0000018fa8ddd2d0_0, 0;
    %load/vec4 v0000018fa8dd6ba0_0;
    %inv;
    %assign/vec4 v0000018fa8dd6ba0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000018fa8ddd2d0_0;
    %addi 1, 0, 33;
    %assign/vec4 v0000018fa8ddd2d0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000018fa8ddcfb0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018fa8ddbcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018fa8ddbbb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018fa8ddbcf0_0, 0, 1;
    %delay 1215752192, 23;
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000018fa8ddcfb0;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0000018fa8ddbbb0_0;
    %inv;
    %store/vec4 v0000018fa8ddbbb0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "clock_divider_tb.v";
    "./clock_divider.v";
