0.6
2017.2
Jun 15 2017
18:52:51
D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/synth/timing/aluTB_time_synth.v,1554417366,verilog,,,,alu;glbl,,,,,,,,
D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/aluTB.vhd,1554413854,vhdl,,,,alutb,,,,,,,,
