Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun May 24 01:20:27 2020
| Host         : tongplw running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file undertale_timing_summary_routed.rpt -pb undertale_timing_summary_routed.pb -rpx undertale_timing_summary_routed.rpx -warn_on_violation
| Design       : undertale
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: controller/page_num_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[9]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: uart/baudrate_gen/baud_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/line_clk_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga/pix_stb_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 127 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.008        0.000                      0                  103        0.239        0.000                      0                  103        4.500        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.008        0.000                      0                  103        0.239        0.000                      0                  103        4.500        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.008ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.505ns  (logic 2.548ns (46.287%)  route 2.957ns (53.713%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.564     5.085    uart/baudrate_gen/baud_reg_0
    SLICE_X32Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  uart/baudrate_gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.668     6.209    uart/baudrate_gen/counter_reg[1]
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.846 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.846    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.963 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.963    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.080 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.080    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.197 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.197    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.314 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.314    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.431 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.431    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.548 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.548    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.871 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.499     8.370    uart/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.306     8.676 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.902     9.578    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X31Y45         LUT6 (Prop_lut6_I4_O)        0.124     9.702 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.888    10.590    uart/baudrate_gen/counter[0]_i_1_n_0
    SLICE_X32Y49         FDRE                                         r  uart/baudrate_gen/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.446    14.787    uart/baudrate_gen/baud_reg_0
    SLICE_X32Y49         FDRE                                         r  uart/baudrate_gen/counter_reg[28]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    uart/baudrate_gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.590    
  -------------------------------------------------------------------
                         slack                                  4.008    

Slack (MET) :             4.008ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.505ns  (logic 2.548ns (46.287%)  route 2.957ns (53.713%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.564     5.085    uart/baudrate_gen/baud_reg_0
    SLICE_X32Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  uart/baudrate_gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.668     6.209    uart/baudrate_gen/counter_reg[1]
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.846 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.846    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.963 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.963    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.080 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.080    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.197 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.197    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.314 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.314    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.431 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.431    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.548 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.548    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.871 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.499     8.370    uart/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.306     8.676 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.902     9.578    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X31Y45         LUT6 (Prop_lut6_I4_O)        0.124     9.702 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.888    10.590    uart/baudrate_gen/counter[0]_i_1_n_0
    SLICE_X32Y49         FDRE                                         r  uart/baudrate_gen/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.446    14.787    uart/baudrate_gen/baud_reg_0
    SLICE_X32Y49         FDRE                                         r  uart/baudrate_gen/counter_reg[29]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    uart/baudrate_gen/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.590    
  -------------------------------------------------------------------
                         slack                                  4.008    

Slack (MET) :             4.008ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.505ns  (logic 2.548ns (46.287%)  route 2.957ns (53.713%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.564     5.085    uart/baudrate_gen/baud_reg_0
    SLICE_X32Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  uart/baudrate_gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.668     6.209    uart/baudrate_gen/counter_reg[1]
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.846 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.846    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.963 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.963    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.080 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.080    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.197 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.197    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.314 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.314    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.431 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.431    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.548 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.548    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.871 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.499     8.370    uart/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.306     8.676 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.902     9.578    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X31Y45         LUT6 (Prop_lut6_I4_O)        0.124     9.702 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.888    10.590    uart/baudrate_gen/counter[0]_i_1_n_0
    SLICE_X32Y49         FDRE                                         r  uart/baudrate_gen/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.446    14.787    uart/baudrate_gen/baud_reg_0
    SLICE_X32Y49         FDRE                                         r  uart/baudrate_gen/counter_reg[30]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    uart/baudrate_gen/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.590    
  -------------------------------------------------------------------
                         slack                                  4.008    

Slack (MET) :             4.008ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.505ns  (logic 2.548ns (46.287%)  route 2.957ns (53.713%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.564     5.085    uart/baudrate_gen/baud_reg_0
    SLICE_X32Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  uart/baudrate_gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.668     6.209    uart/baudrate_gen/counter_reg[1]
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.846 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.846    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.963 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.963    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.080 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.080    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.197 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.197    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.314 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.314    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.431 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.431    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.548 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.548    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.871 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.499     8.370    uart/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.306     8.676 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.902     9.578    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X31Y45         LUT6 (Prop_lut6_I4_O)        0.124     9.702 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.888    10.590    uart/baudrate_gen/counter[0]_i_1_n_0
    SLICE_X32Y49         FDRE                                         r  uart/baudrate_gen/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.446    14.787    uart/baudrate_gen/baud_reg_0
    SLICE_X32Y49         FDRE                                         r  uart/baudrate_gen/counter_reg[31]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    uart/baudrate_gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.590    
  -------------------------------------------------------------------
                         slack                                  4.008    

Slack (MET) :             4.030ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.481ns  (logic 2.548ns (46.484%)  route 2.933ns (53.516%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.564     5.085    uart/baudrate_gen/baud_reg_0
    SLICE_X32Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  uart/baudrate_gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.668     6.209    uart/baudrate_gen/counter_reg[1]
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.846 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.846    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.963 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.963    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.080 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.080    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.197 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.197    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.314 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.314    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.431 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.431    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.548 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.548    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.871 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.499     8.370    uart/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.306     8.676 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.902     9.578    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X31Y45         LUT6 (Prop_lut6_I4_O)        0.124     9.702 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.865    10.567    uart/baudrate_gen/counter[0]_i_1_n_0
    SLICE_X32Y46         FDRE                                         r  uart/baudrate_gen/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.445    14.786    uart/baudrate_gen/baud_reg_0
    SLICE_X32Y46         FDRE                                         r  uart/baudrate_gen/counter_reg[16]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X32Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    uart/baudrate_gen/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.567    
  -------------------------------------------------------------------
                         slack                                  4.030    

Slack (MET) :             4.030ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.481ns  (logic 2.548ns (46.484%)  route 2.933ns (53.516%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.564     5.085    uart/baudrate_gen/baud_reg_0
    SLICE_X32Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  uart/baudrate_gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.668     6.209    uart/baudrate_gen/counter_reg[1]
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.846 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.846    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.963 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.963    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.080 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.080    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.197 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.197    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.314 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.314    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.431 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.431    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.548 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.548    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.871 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.499     8.370    uart/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.306     8.676 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.902     9.578    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X31Y45         LUT6 (Prop_lut6_I4_O)        0.124     9.702 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.865    10.567    uart/baudrate_gen/counter[0]_i_1_n_0
    SLICE_X32Y46         FDRE                                         r  uart/baudrate_gen/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.445    14.786    uart/baudrate_gen/baud_reg_0
    SLICE_X32Y46         FDRE                                         r  uart/baudrate_gen/counter_reg[17]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X32Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    uart/baudrate_gen/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.567    
  -------------------------------------------------------------------
                         slack                                  4.030    

Slack (MET) :             4.030ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.481ns  (logic 2.548ns (46.484%)  route 2.933ns (53.516%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.564     5.085    uart/baudrate_gen/baud_reg_0
    SLICE_X32Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  uart/baudrate_gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.668     6.209    uart/baudrate_gen/counter_reg[1]
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.846 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.846    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.963 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.963    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.080 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.080    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.197 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.197    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.314 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.314    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.431 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.431    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.548 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.548    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.871 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.499     8.370    uart/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.306     8.676 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.902     9.578    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X31Y45         LUT6 (Prop_lut6_I4_O)        0.124     9.702 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.865    10.567    uart/baudrate_gen/counter[0]_i_1_n_0
    SLICE_X32Y46         FDRE                                         r  uart/baudrate_gen/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.445    14.786    uart/baudrate_gen/baud_reg_0
    SLICE_X32Y46         FDRE                                         r  uart/baudrate_gen/counter_reg[18]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X32Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    uart/baudrate_gen/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.567    
  -------------------------------------------------------------------
                         slack                                  4.030    

Slack (MET) :             4.030ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.481ns  (logic 2.548ns (46.484%)  route 2.933ns (53.516%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.564     5.085    uart/baudrate_gen/baud_reg_0
    SLICE_X32Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  uart/baudrate_gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.668     6.209    uart/baudrate_gen/counter_reg[1]
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.846 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.846    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.963 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.963    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.080 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.080    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.197 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.197    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.314 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.314    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.431 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.431    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.548 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.548    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.871 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.499     8.370    uart/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.306     8.676 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.902     9.578    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X31Y45         LUT6 (Prop_lut6_I4_O)        0.124     9.702 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.865    10.567    uart/baudrate_gen/counter[0]_i_1_n_0
    SLICE_X32Y46         FDRE                                         r  uart/baudrate_gen/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.445    14.786    uart/baudrate_gen/baud_reg_0
    SLICE_X32Y46         FDRE                                         r  uart/baudrate_gen/counter_reg[19]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X32Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    uart/baudrate_gen/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.567    
  -------------------------------------------------------------------
                         slack                                  4.030    

Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 2.548ns (46.588%)  route 2.921ns (53.412%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.564     5.085    uart/baudrate_gen/baud_reg_0
    SLICE_X32Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  uart/baudrate_gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.668     6.209    uart/baudrate_gen/counter_reg[1]
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.846 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.846    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.963 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.963    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.080 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.080    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.197 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.197    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.314 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.314    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.431 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.431    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.548 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.548    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.871 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.499     8.370    uart/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.306     8.676 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.902     9.578    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X31Y45         LUT6 (Prop_lut6_I4_O)        0.124     9.702 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.853    10.554    uart/baudrate_gen/counter[0]_i_1_n_0
    SLICE_X32Y44         FDRE                                         r  uart/baudrate_gen/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.445    14.786    uart/baudrate_gen/baud_reg_0
    SLICE_X32Y44         FDRE                                         r  uart/baudrate_gen/counter_reg[10]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X32Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    uart/baudrate_gen/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.554    
  -------------------------------------------------------------------
                         slack                                  4.042    

Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 2.548ns (46.588%)  route 2.921ns (53.412%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.564     5.085    uart/baudrate_gen/baud_reg_0
    SLICE_X32Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  uart/baudrate_gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.668     6.209    uart/baudrate_gen/counter_reg[1]
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.846 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.846    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.963 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.963    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.080 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.080    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.197 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.197    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.314 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.314    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.431 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.431    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.548 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.548    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.871 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.499     8.370    uart/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.306     8.676 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.902     9.578    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X31Y45         LUT6 (Prop_lut6_I4_O)        0.124     9.702 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.853    10.554    uart/baudrate_gen/counter[0]_i_1_n_0
    SLICE_X32Y44         FDRE                                         r  uart/baudrate_gen/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.445    14.786    uart/baudrate_gen/baud_reg_0
    SLICE_X32Y44         FDRE                                         r  uart/baudrate_gen/counter_reg[11]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X32Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    uart/baudrate_gen/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.554    
  -------------------------------------------------------------------
                         slack                                  4.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 game_page/pos_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.566     1.449    game_page/CLK
    SLICE_X9Y5           FDRE                                         r  game_page/pos_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  game_page/pos_y_reg[0]/Q
                         net (fo=3, routed)           0.079     1.669    game_page/Q[0]
    SLICE_X9Y5           CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.793 r  game_page/pos_y0__0_carry/O[1]
                         net (fo=1, routed)           0.000     1.793    game_page/pos_y[1]
    SLICE_X9Y5           FDRE                                         r  game_page/pos_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.836     1.963    game_page/CLK
    SLICE_X9Y5           FDRE                                         r  game_page/pos_y_reg[1]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X9Y5           FDRE (Hold_fdre_C_D)         0.105     1.554    game_page/pos_y_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 game_page/pos_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.265ns (76.774%)  route 0.080ns (23.226%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.562     1.445    game_page/CLK
    SLICE_X11Y14         FDRE                                         r  game_page/pos_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  game_page/pos_x_reg[0]/Q
                         net (fo=3, routed)           0.080     1.666    game_page/pos_x_reg[9]_0[0]
    SLICE_X11Y14         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.790 r  game_page/pos_x0__0_carry/O[1]
                         net (fo=1, routed)           0.000     1.790    game_page/pos_x[1]
    SLICE_X11Y14         FDRE                                         r  game_page/pos_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.831     1.958    game_page/CLK
    SLICE_X11Y14         FDRE                                         r  game_page/pos_x_reg[1]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X11Y14         FDRE (Hold_fdre_C_D)         0.105     1.550    game_page/pos_x_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 vga/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.313ns (82.368%)  route 0.067ns (17.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.562     1.445    vga/cnt_reg[15]_0
    SLICE_X8Y13          FDRE                                         r  vga/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  vga/cnt_reg[14]/Q
                         net (fo=2, routed)           0.067     1.676    vga/cnt[14]
    SLICE_X8Y13          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.825 r  vga/cnt_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.825    vga/cnt_reg[15]_i_1_n_5
    SLICE_X8Y13          FDRE                                         r  vga/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.831     1.958    vga/cnt_reg[15]_0
    SLICE_X8Y13          FDRE                                         r  vga/cnt_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X8Y13          FDRE (Hold_fdre_C_D)         0.134     1.579    vga/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 controller/down_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/down_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.590     1.473    controller/CLK
    SLICE_X7Y12          FDRE                                         r  controller/down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  controller/down_reg/Q
                         net (fo=4, routed)           0.168     1.782    uart/down
    SLICE_X7Y12          LUT6 (Prop_lut6_I5_O)        0.045     1.827 r  uart/down_i_1/O
                         net (fo=1, routed)           0.000     1.827    controller/down_reg_1
    SLICE_X7Y12          FDRE                                         r  controller/down_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.860     1.987    controller/CLK
    SLICE_X7Y12          FDRE                                         r  controller/down_reg/C
                         clock pessimism             -0.514     1.473    
    SLICE_X7Y12          FDRE (Hold_fdre_C_D)         0.091     1.564    controller/down_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 controller/change_page_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/change_page_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.590     1.473    controller/CLK
    SLICE_X6Y12          FDRE                                         r  controller/change_page_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  controller/change_page_reg/Q
                         net (fo=3, routed)           0.175     1.812    uart/change_page_reg_0
    SLICE_X6Y12          LUT6 (Prop_lut6_I0_O)        0.045     1.857 r  uart/change_page_i_1/O
                         net (fo=1, routed)           0.000     1.857    controller/change_page_reg_1
    SLICE_X6Y12          FDRE                                         r  controller/change_page_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.860     1.987    controller/CLK
    SLICE_X6Y12          FDRE                                         r  controller/change_page_reg/C
                         clock pessimism             -0.514     1.473    
    SLICE_X6Y12          FDRE (Hold_fdre_C_D)         0.120     1.593    controller/change_page_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 controller/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/left_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.591     1.474    controller/CLK
    SLICE_X7Y11          FDRE                                         r  controller/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  controller/left_reg/Q
                         net (fo=4, routed)           0.170     1.786    uart/left
    SLICE_X7Y11          LUT6 (Prop_lut6_I5_O)        0.045     1.831 r  uart/left_i_1/O
                         net (fo=1, routed)           0.000     1.831    controller/left_reg_0
    SLICE_X7Y11          FDRE                                         r  controller/left_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.862     1.989    controller/CLK
    SLICE_X7Y11          FDRE                                         r  controller/left_reg/C
                         clock pessimism             -0.515     1.474    
    SLICE_X7Y11          FDRE (Hold_fdre_C_D)         0.091     1.565    controller/left_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 game_page/pos_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.298ns (79.003%)  route 0.079ns (20.997%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.566     1.449    game_page/CLK
    SLICE_X9Y5           FDRE                                         r  game_page/pos_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  game_page/pos_y_reg[0]/Q
                         net (fo=3, routed)           0.079     1.669    game_page/Q[0]
    SLICE_X9Y5           CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     1.826 r  game_page/pos_y0__0_carry/O[2]
                         net (fo=1, routed)           0.000     1.826    game_page/pos_y[2]
    SLICE_X9Y5           FDRE                                         r  game_page/pos_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.836     1.963    game_page/CLK
    SLICE_X9Y5           FDRE                                         r  game_page/pos_y_reg[2]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X9Y5           FDRE (Hold_fdre_C_D)         0.105     1.554    game_page/pos_y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 game_page/pos_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.298ns (78.801%)  route 0.080ns (21.199%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.562     1.445    game_page/CLK
    SLICE_X11Y14         FDRE                                         r  game_page/pos_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  game_page/pos_x_reg[0]/Q
                         net (fo=3, routed)           0.080     1.666    game_page/pos_x_reg[9]_0[0]
    SLICE_X11Y14         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     1.823 r  game_page/pos_x0__0_carry/O[2]
                         net (fo=1, routed)           0.000     1.823    game_page/pos_x[2]
    SLICE_X11Y14         FDRE                                         r  game_page/pos_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.831     1.958    game_page/CLK
    SLICE_X11Y14         FDRE                                         r  game_page/pos_x_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X11Y14         FDRE (Hold_fdre_C_D)         0.105     1.550    game_page/pos_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.563     1.446    uart/baudrate_gen/baud_reg_0
    SLICE_X32Y44         FDRE                                         r  uart/baudrate_gen/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  uart/baudrate_gen/counter_reg[10]/Q
                         net (fo=2, routed)           0.134     1.721    uart/baudrate_gen/counter_reg[10]
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.832 r  uart/baudrate_gen/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    uart/baudrate_gen/counter_reg[8]_i_1_n_5
    SLICE_X32Y44         FDRE                                         r  uart/baudrate_gen/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.832     1.959    uart/baudrate_gen/baud_reg_0
    SLICE_X32Y44         FDRE                                         r  uart/baudrate_gen/counter_reg[10]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X32Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    uart/baudrate_gen/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.563     1.446    uart/baudrate_gen/baud_reg_0
    SLICE_X32Y45         FDRE                                         r  uart/baudrate_gen/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  uart/baudrate_gen/counter_reg[14]/Q
                         net (fo=2, routed)           0.134     1.721    uart/baudrate_gen/counter_reg[14]
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.832 r  uart/baudrate_gen/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    uart/baudrate_gen/counter_reg[12]_i_1_n_5
    SLICE_X32Y45         FDRE                                         r  uart/baudrate_gen/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.832     1.959    uart/baudrate_gen/baud_reg_0
    SLICE_X32Y45         FDRE                                         r  uart/baudrate_gen/counter_reg[14]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X32Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    uart/baudrate_gen/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y12    controller/change_page_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y12    controller/down_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y11    controller/left_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y12    controller/page_num_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y12    controller/push_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   uart/baudrate_gen/baud_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y42   uart/baudrate_gen/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y12    controller/right_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y11    controller/up_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y12    controller/page_num_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   uart/baudrate_gen/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   uart/baudrate_gen/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   uart/baudrate_gen/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y14   game_page/pos_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y14   game_page/pos_x_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y14   game_page/pos_x_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y14   game_page/pos_x_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   uart/baudrate_gen/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   uart/baudrate_gen/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y16   game_page/pos_x_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y16   game_page/pos_x_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y16   game_page/pos_x_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y16   game_page/pos_x_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y5     game_page/pos_y_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y7     game_page/pos_y_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y7     game_page/pos_y_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y5     game_page/pos_y_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y5     game_page/pos_y_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y5     game_page/pos_y_reg[3]/C



