<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/home/wei/Software/ISE14.7/install/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml psr_ddc_150M_top.twx
psr_ddc_150M_top.ncd -o psr_ddc_150M_top.twr psr_ddc_150M_top.pcf

</twCmdLine><twDesign>psr_ddc_150M_top.ncd</twDesign><twDesignPath>psr_ddc_150M_top.ncd</twDesignPath><twPCF>psr_ddc_150M_top.pcf</twPCF><twPcfPath>psr_ddc_150M_top.pcf</twPcfPath><twDevInfo arch="virtex6" pkg="ff1156"><twDevName>xc6vlx240t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.17 2013-10-13, STEPPING level 0</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:2802 - Read 171 constraints.  If you are experiencing memory or runtime issues it may help to consolidate some of these constraints.  For more details please do a search for &quot;timing:2802&quot; at http://www.xilinx.com/support.</twInfo><twWarn anchorID="3">WARNING:Timing:3223 - Timing constraint TS_rx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP &quot;rx_fifo_wr_to_rd&quot; TO TIMEGRP        &quot;v6_emac_v2_3_clk_phy_tx&quot; 8 ns DATAPATHONLY; ignored during timing analysis.</twWarn><twWarn anchorID="4">WARNING:Timing:3223 - Timing constraint PATH &quot;TS_CLK_CLK_30M_path&quot; TIG; ignored during timing analysis.</twWarn><twWarn anchorID="5">WARNING:Timing:3223 - Timing constraint PATH &quot;TS_CLK_30M_CLK_path&quot; TIG; ignored during timing analysis.</twWarn><twInfo anchorID="6">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="7">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="8">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="9">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_v6_emac_gmii_core_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 50 ns HIGH 50%         INPUT_JITTER 0.05 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>20.000</twMinPer></twConstHead><twPinLimitRpt anchorID="11"><twPinLimitBanner>Component Switching Limit Checks: TS_v6_emac_gmii_core_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 50 ns HIGH 50%
        INPUT_JITTER 0.05 ns;</twPinLimitBanner><twPinLimit anchorID="12" type="MINPERIOD" name="Tmmcmper_CLKOUT(Foutmax)" slack="3.572" period="5.000" constraintValue="5.000" deviceLimit="1.428" freqLimit="700.280" physResource="U12/clock_generator/mmcm_adv_inst/CLKOUT2" logResource="U12/clock_generator/mmcm_adv_inst/CLKOUT2" locationPin="MMCM_ADV_X0Y11.CLKOUT2" clockNet="U12/clock_generator/clkout2"/><twPinLimit anchorID="13" type="MINPERIOD" name="Tmmcmper_CLKOUT(Foutmax)" slack="6.572" period="8.000" constraintValue="8.000" deviceLimit="1.428" freqLimit="700.280" physResource="U12/clock_generator/mmcm_adv_inst/CLKOUT0" logResource="U12/clock_generator/mmcm_adv_inst/CLKOUT0" locationPin="MMCM_ADV_X0Y11.CLKOUT0" clockNet="U12/clock_generator/clkout0"/><twPinLimit anchorID="14" type="MINPERIOD" name="Tmmcmper_CLKOUT(Foutmax)" slack="8.572" period="10.000" constraintValue="10.000" deviceLimit="1.428" freqLimit="700.280" physResource="U12/clock_generator/mmcm_adv_inst/CLKOUT1" logResource="U12/clock_generator/mmcm_adv_inst/CLKOUT1" locationPin="MMCM_ADV_X0Y11.CLKOUT1" clockNet="U12/clock_generator/clkout1"/></twPinLimitRpt></twConst><twConst anchorID="15" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_v6_emac_v2_3_clk_ref_gtx = PERIOD TIMEGRP &quot;v6_emac_v2_3_clk_ref_gtx&quot; 8 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.222</twMinPer></twConstHead><twPinLimitRpt anchorID="16"><twPinLimitBanner>Component Switching Limit Checks: TS_v6_emac_v2_3_clk_ref_gtx = PERIOD TIMEGRP &quot;v6_emac_v2_3_clk_ref_gtx&quot; 8 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="17" type="MINPERIOD" name="Trper_CLKA" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" logResource="U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" locationPin="RAMB18_X8Y27.CLKARDCLK" clockNet="U12/gtx_clk_bufg"/><twPinLimit anchorID="18" type="MINPERIOD" name="Trper_CLKA" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" logResource="U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" locationPin="RAMB18_X8Y26.RDCLK" clockNet="U12/gtx_clk_bufg"/><twPinLimit anchorID="19" type="MINPERIOD" name="Trper_CLKA" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK" logResource="U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK" locationPin="RAMB18_X4Y40.WRCLK" clockNet="U12/gtx_clk_bufg"/></twPinLimitRpt></twConst><twConst anchorID="20" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_v6_emac_v2_3_clk_phy_tx = PERIOD TIMEGRP &quot;v6_emac_v2_3_clk_phy_tx&quot; 8 ns         HIGH 50%;</twConstName><twItemCnt>5941</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1221</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.410</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[3].rgmii_txd_out (OLOGIC_X0Y106.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.295</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[3].rgmii_txd_out</twDest><twTotPathDel>3.658</twTotPathDel><twClkSkew dest = "1.080" src = "1.092">0.012</twClkSkew><twDelConst>4.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[3].rgmii_txd_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X63Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X63Y93.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/tx_reset</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y106.SR</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">2.628</twDelInfo><twComp>U12/tx_reset</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y106.CLK</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_txd_odelay&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[3].rgmii_txd_out</twBEL></twPathDel><twLogDel>1.030</twLogDel><twRouteDel>2.628</twRouteDel><twTotDel>3.658</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="4.000">U12/tx_mac_aclk</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.295</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[3].rgmii_txd_out</twDest><twTotPathDel>3.658</twTotPathDel><twClkSkew dest = "1.080" src = "1.092">0.012</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[3].rgmii_txd_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X63Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X63Y93.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/tx_reset</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y106.SR</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">2.628</twDelInfo><twComp>U12/tx_reset</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y106.CLK</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_txd_odelay&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[3].rgmii_txd_out</twBEL></twPathDel><twLogDel>1.030</twLogDel><twRouteDel>2.628</twRouteDel><twTotDel>3.658</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/ctl_output (OLOGIC_X0Y102.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.434</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/ctl_output</twDest><twTotPathDel>3.510</twTotPathDel><twClkSkew dest = "1.071" src = "1.092">0.021</twClkSkew><twDelConst>4.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/ctl_output</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X63Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X63Y93.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/tx_reset</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">2.480</twDelInfo><twComp>U12/tx_reset</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y102.CLK</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_tx_ctl_odelay</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/ctl_output</twBEL></twPathDel><twLogDel>1.030</twLogDel><twRouteDel>2.480</twRouteDel><twTotDel>3.510</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="4.000">U12/tx_mac_aclk</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.434</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/ctl_output</twDest><twTotPathDel>3.510</twTotPathDel><twClkSkew dest = "1.071" src = "1.092">0.021</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/ctl_output</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X63Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X63Y93.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/tx_reset</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">2.480</twDelInfo><twComp>U12/tx_reset</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y102.CLK</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_tx_ctl_odelay</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/ctl_output</twBEL></twPathDel><twLogDel>1.030</twLogDel><twRouteDel>2.480</twRouteDel><twTotDel>3.510</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[1].rgmii_txd_out (OLOGIC_X0Y98.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.622</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[1].rgmii_txd_out</twDest><twTotPathDel>3.322</twTotPathDel><twClkSkew dest = "1.071" src = "1.092">0.021</twClkSkew><twDelConst>4.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[1].rgmii_txd_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X63Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X63Y93.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/tx_reset</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y98.SR</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">2.292</twDelInfo><twComp>U12/tx_reset</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y98.CLK</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_txd_odelay&lt;1&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[1].rgmii_txd_out</twBEL></twPathDel><twLogDel>1.030</twLogDel><twRouteDel>2.292</twRouteDel><twTotDel>3.322</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="4.000">U12/tx_mac_aclk</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.622</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[1].rgmii_txd_out</twDest><twTotPathDel>3.322</twTotPathDel><twClkSkew dest = "1.071" src = "1.092">0.021</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[1].rgmii_txd_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X63Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X63Y93.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/tx_reset</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y98.SR</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">2.292</twDelInfo><twComp>U12/tx_reset</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y98.CLK</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_txd_odelay&lt;1&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[1].rgmii_txd_out</twBEL></twPathDel><twLogDel>1.030</twLogDel><twRouteDel>2.292</twRouteDel><twTotDel>3.322</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_v6_emac_v2_3_clk_phy_tx = PERIOD TIMEGRP &quot;v6_emac_v2_3_clk_phy_tx&quot; 8 ns
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_11 (SLICE_X158Y69.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.064</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_8</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_11</twDest><twTotPathDel>0.075</twTotPathDel><twClkSkew dest = "0.062" src = "0.051">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_8</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X159Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X159Y69.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr&lt;10&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X158Y69.D6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.054</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X158Y69.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.077</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut845_5751</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_11</twBEL></twPathDel><twLogDel>0.021</twLogDel><twRouteDel>0.054</twRouteDel><twTotDel>0.075</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl (RAMB18_X8Y27.ADDRBWRADDR13), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.068</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_10</twSrc><twDest BELType="RAM">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twDest><twTotPathDel>0.215</twTotPathDel><twClkSkew dest = "0.599" src = "0.452">-0.147</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_10</twSrc><twDest BELType='RAM'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X159Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X159Y69.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr&lt;10&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_10</twBEL></twPathDel><twPathDel><twSite>RAMB18_X8Y27.ADDRBWRADDR13</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.214</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X8Y27.CLKBWRCLK</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.097</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twBEL></twPathDel><twLogDel>0.001</twLogDel><twRouteDel>0.214</twRouteDel><twTotDel>0.215</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twDestClk><twPctLog>0.5</twPctLog><twPctRoute>99.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl (RAMB18_X8Y26.ADDRBWRADDR13), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.068</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_10</twSrc><twDest BELType="RAM">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twDest><twTotPathDel>0.215</twTotPathDel><twClkSkew dest = "0.599" src = "0.452">-0.147</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_10</twSrc><twDest BELType='RAM'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X159Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X159Y69.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr&lt;10&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_10</twBEL></twPathDel><twPathDel><twSite>RAMB18_X8Y26.ADDRBWRADDR13</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.214</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X8Y26.WRCLK</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.097</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twBEL></twPathDel><twLogDel>0.001</twLogDel><twRouteDel>0.214</twRouteDel><twTotDel>0.215</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twDestClk><twPctLog>0.5</twPctLog><twPctRoute>99.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="39"><twPinLimitBanner>Component Switching Limit Checks: TS_v6_emac_v2_3_clk_phy_tx = PERIOD TIMEGRP &quot;v6_emac_v2_3_clk_phy_tx&quot; 8 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="40" type="MINPERIOD" name="Trper_CLKA" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK" logResource="U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK" locationPin="RAMB18_X8Y27.CLKBWRCLK" clockNet="U12/tx_mac_aclk"/><twPinLimit anchorID="41" type="MINPERIOD" name="Trper_CLKA" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK" logResource="U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK" locationPin="RAMB18_X8Y26.WRCLK" clockNet="U12/tx_mac_aclk"/><twPinLimit anchorID="42" type="MINPERIOD" name="Tockper" slack="6.592" period="8.000" constraintValue="8.000" deviceLimit="1.408" freqLimit="710.227" physResource="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_txd_odelay&lt;0&gt;/CLK" logResource="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/CK" locationPin="OLOGIC_X0Y86.CLK" clockNet="U12/tx_mac_aclk"/></twPinLimitRpt></twConst><twConst anchorID="43" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_v6_emac_v2_3_clk_phy_rx = PERIOD TIMEGRP &quot;v6_emac_v2_3_clk_phy_rx&quot; 8 ns         HIGH 50%;</twConstName><twItemCnt>2661</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1394</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.631</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_11 (SLICE_X97Y102.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.369</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_RX_RESET_I/R4</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_11</twDest><twTotPathDel>4.391</twTotPathDel><twClkSkew dest = "0.641" src = "0.846">0.205</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_RX_RESET_I/R4</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_11</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X131Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X131Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/rx_reset</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_RX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y98.A3</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.411</twDelInfo><twComp>U12/rx_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U12/v6emac_fifo_block/rx_mac_resetn</twComp><twBEL>U12/v6emac_fifo_block/rx_mac_resetn1_INV_01_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y99.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>U12/v6emac_fifo_block/rx_mac_resetn</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y99.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_gf</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/][1196_6254_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/][1196_6254</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y102.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr&lt;10&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_11</twBEL></twPathDel><twLogDel>1.115</twLogDel><twRouteDel>3.276</twRouteDel><twTotDel>4.391</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/rx_mac_aclk</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10 (SLICE_X97Y102.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.369</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_RX_RESET_I/R4</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10</twDest><twTotPathDel>4.391</twTotPathDel><twClkSkew dest = "0.641" src = "0.846">0.205</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_RX_RESET_I/R4</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X131Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X131Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/rx_reset</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_RX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y98.A3</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.411</twDelInfo><twComp>U12/rx_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U12/v6emac_fifo_block/rx_mac_resetn</twComp><twBEL>U12/v6emac_fifo_block/rx_mac_resetn1_INV_01_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y99.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>U12/v6emac_fifo_block/rx_mac_resetn</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y99.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_gf</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/][1196_6254_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/][1196_6254</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y102.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr&lt;10&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10</twBEL></twPathDel><twLogDel>1.115</twLogDel><twRouteDel>3.276</twRouteDel><twTotDel>4.391</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/rx_mac_aclk</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_2 (SLICE_X98Y98.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.375</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_RX_RESET_I/R4</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_2</twDest><twTotPathDel>4.392</twTotPathDel><twClkSkew dest = "0.648" src = "0.846">0.198</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_RX_RESET_I/R4</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X131Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X131Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/rx_reset</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_RX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y98.A3</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.411</twDelInfo><twComp>U12/rx_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U12/v6emac_fifo_block/rx_mac_resetn</twComp><twBEL>U12/v6emac_fifo_block/rx_mac_resetn1_INV_01_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y99.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>U12/v6emac_fifo_block/rx_mac_resetn</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y99.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_gf</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/][1196_6254_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y98.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/][1196_6254</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y98.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_2</twBEL></twPathDel><twLogDel>1.115</twLogDel><twRouteDel>3.277</twRouteDel><twTotDel>4.392</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/rx_mac_aclk</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_v6_emac_v2_3_clk_phy_rx = PERIOD TIMEGRP &quot;v6_emac_v2_3_clk_phy_rx&quot; 8 ns
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_state_FSM_FFd3 (SLICE_X106Y99.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.072</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_state_FSM_FFd1</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_state_FSM_FFd3</twDest><twTotPathDel>0.081</twTotPathDel><twClkSkew dest = "0.050" src = "0.041">-0.009</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_state_FSM_FFd1</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_state_FSM_FFd3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X107Y99.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_gf</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_state_FSM_FFd1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X106Y99.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_state_FSM_FFd3</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/lut790_6493</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_state_FSM_FFd3</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.059</twRouteDel><twTotDel>0.081</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/rx_mac_aclk</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl (RAMB18_X4Y40.ADDRARDADDR10), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.073</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_7</twSrc><twDest BELType="RAM">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twDest><twTotPathDel>0.215</twTotPathDel><twClkSkew dest = "0.428" src = "0.286">-0.142</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_7</twSrc><twDest BELType='RAM'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X100Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X100Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_7</twBEL></twPathDel><twPathDel><twSite>RAMB18_X4Y40.ADDRARDADDR10</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X4Y40.RDCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.097</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twBEL></twPathDel><twLogDel>0.018</twLogDel><twRouteDel>0.197</twRouteDel><twTotDel>0.215</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/rx_mac_aclk</twDestClk><twPctLog>8.4</twPctLog><twPctRoute>91.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl (RAMB18_X4Y41.ADDRARDADDR10), 1 path
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.073</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_7</twSrc><twDest BELType="RAM">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twDest><twTotPathDel>0.215</twTotPathDel><twClkSkew dest = "0.428" src = "0.286">-0.142</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_7</twSrc><twDest BELType='RAM'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X100Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X100Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_7</twBEL></twPathDel><twPathDel><twSite>RAMB18_X4Y41.ADDRARDADDR10</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X4Y41.CLKARDCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.097</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twBEL></twPathDel><twLogDel>0.018</twLogDel><twRouteDel>0.197</twRouteDel><twTotDel>0.215</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/rx_mac_aclk</twDestClk><twPctLog>8.4</twPctLog><twPctRoute>91.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="56"><twPinLimitBanner>Component Switching Limit Checks: TS_v6_emac_v2_3_clk_phy_rx = PERIOD TIMEGRP &quot;v6_emac_v2_3_clk_phy_rx&quot; 8 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="57" type="MINPERIOD" name="Tbrper_I" slack="4.668" period="8.000" constraintValue="8.000" deviceLimit="3.332" freqLimit="300.120" physResource="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk/I" logResource="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk/I" locationPin="BUFR_X0Y5.I" clockNet="rgmii_rxc_IBUF"/><twPinLimit anchorID="58" type="MINPERIOD" name="Tbrper_I" slack="4.668" period="8.000" constraintValue="8.000" deviceLimit="3.332" freqLimit="300.120" physResource="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufr_rgmii_rx_clk/I" logResource="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufr_rgmii_rx_clk/I" locationPin="BUFR_X2Y5.I" clockNet="rgmii_rxc_IBUF"/><twPinLimit anchorID="59" type="MINPERIOD" name="Trper_CLKA" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" logResource="U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" locationPin="RAMB18_X4Y40.RDCLK" clockNet="U12/rx_mac_aclk"/></twPinLimitRpt></twConst><twConst anchorID="60" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_v6_emac_v2_3_config_clk = PERIOD TIMEGRP &quot;v6_emac_v2_3_config_clk&quot; 8 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.000</twMinPer></twConstHead><twPinLimitRpt anchorID="61"><twPinLimitBanner>Component Switching Limit Checks: TS_v6_emac_v2_3_config_clk = PERIOD TIMEGRP &quot;v6_emac_v2_3_config_clk&quot; 8 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="62" type="MINLOWPULSE" name="Tmpw" slack="6.000" period="8.000" constraintValue="4.000" deviceLimit="1.000" physResource="U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/compare_mac_data&lt;1&gt;/CLK" logResource="U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_compare_dist_ram/SP/CLK" locationPin="SLICE_X144Y95.CLK" clockNet="U12/s_axi_aclk"/><twPinLimit anchorID="63" type="MINHIGHPULSE" name="Tmpw" slack="6.000" period="8.000" constraintValue="4.000" deviceLimit="1.000" physResource="U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/compare_mac_data&lt;1&gt;/CLK" logResource="U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_compare_dist_ram/SP/CLK" locationPin="SLICE_X144Y95.CLK" clockNet="U12/s_axi_aclk"/><twPinLimit anchorID="64" type="MINLOWPULSE" name="Tmpw" slack="6.000" period="8.000" constraintValue="4.000" deviceLimit="1.000" physResource="U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/compare_mac_data&lt;1&gt;/CLK" logResource="U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_compare_dist_ram/DP/CLK" locationPin="SLICE_X144Y95.CLK" clockNet="U12/s_axi_aclk"/></twPinLimitRpt></twConst><twConst anchorID="65" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_tx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP &quot;tx_fifo_rd_to_wr&quot; TO TIMEGRP         &quot;v6_emac_v2_3_clk_phy_tx&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.692</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog (SLICE_X156Y75.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathFromToDelay"><twSlack>7.308</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twDest><twTotPathDel>0.692</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X156Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X156Y75.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X156Y75.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X156Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut2173_6240</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twBEL></twPathDel><twLogDel>0.407</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.692</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twDestClk><twPctLog>58.8</twPctLog><twPctRoute>41.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog (SLICE_X152Y69.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathFromToDelay"><twSlack>7.395</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twDest><twTotPathDel>0.605</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X152Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X152Y69.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X152Y69.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X152Y69.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/][596_5623_INV_0</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twBEL></twPathDel><twLogDel>0.411</twLogDel><twRouteDel>0.194</twRouteDel><twTotDel>0.605</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twDestClk><twPctLog>67.9</twPctLog><twPctRoute>32.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog (SLICE_X157Y75.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathFromToDelay"><twSlack>7.400</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twDest><twTotPathDel>0.600</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X157Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X157Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_col_window_pipe_0</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X157Y75.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X157Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.081</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_col_window_pipe_0</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut2167_6236</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twBEL></twPathDel><twLogDel>0.418</twLogDel><twRouteDel>0.182</twRouteDel><twTotDel>0.600</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twDestClk><twPctLog>69.7</twPctLog><twPctRoute>30.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP &quot;tx_fifo_rd_to_wr&quot; TO TIMEGRP
        &quot;v6_emac_v2_3_clk_phy_tx&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog (SLICE_X157Y75.A5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="72"><twSlack>0.108</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X157Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X157Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_col_window_pipe_0</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X157Y75.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.066</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X157Y75.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.056</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_col_window_pipe_0</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut2167_6236</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twBEL></twPathDel><twLogDel>0.042</twLogDel><twRouteDel>0.066</twRouteDel><twTotDel>0.108</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog (SLICE_X152Y69.C5), 1 path
</twPathRptBanner><twRacePath anchorID="73"><twSlack>0.111</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X152Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X152Y69.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X152Y69.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.072</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X152Y69.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/][596_5623_INV_0</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twBEL></twPathDel><twLogDel>0.039</twLogDel><twRouteDel>0.072</twRouteDel><twTotDel>0.111</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog (SLICE_X156Y75.D4), 1 path
</twPathRptBanner><twRacePath anchorID="74"><twSlack>0.146</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X156Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X156Y75.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X156Y75.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X156Y75.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.057</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut2173_6240</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.105</twRouteDel><twTotDel>0.146</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="75" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_tx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP &quot;tx_fifo_wr_to_rd&quot; TO TIMEGRP         &quot;v6_emac_v2_3_clk_phy_tx&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.890</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync (SLICE_X152Y79.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathFromToDelay"><twSlack>7.110</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync</twDest><twTotPathDel>0.890</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X153Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X153Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_retransmit_frame</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X152Y79.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X152Y79.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/frame_in_fifo</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync</twBEL></twPathDel><twLogDel>0.352</twLogDel><twRouteDel>0.538</twRouteDel><twTotDel>0.890</twTotDel><twDestClk twEdge ="twRising">U12/tx_mac_aclk</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP &quot;tx_fifo_wr_to_rd&quot; TO TIMEGRP
        &quot;v6_emac_v2_3_clk_phy_tx&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync (SLICE_X152Y79.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="78"><twSlack>0.222</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X153Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X153Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_retransmit_frame</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X152Y79.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X152Y79.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.089</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/frame_in_fifo</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.213</twRouteDel><twTotDel>0.222</twTotDel><twDestClk twEdge ="twRising">U12/tx_mac_aclk</twDestClk><twPctLog>4.1</twPctLog><twPctRoute>95.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="79" twConstType="PATHDELAY" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_tx_meta_protect = MAXDELAY FROM TIMEGRP &quot;tx_metastable&quot; 5 ns DATAPATHONLY;</twConstName><twItemCnt>154</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>66</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.612</twMaxDel></twConstHead><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11 (SLICE_X154Y70.CIN), 16 paths
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathFromToDelay"><twSlack>3.388</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twTotPathDel>1.612</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X155Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X155Y68.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X154Y68.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X154Y68.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_lut&lt;1&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X154Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X154Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X154Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X154Y70.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_xor&lt;11&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11</twBEL></twPathDel><twLogDel>1.012</twLogDel><twRouteDel>0.600</twRouteDel><twTotDel>1.612</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>62.8</twPctLog><twPctRoute>37.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathFromToDelay"><twSlack>3.466</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twTotPathDel>1.534</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X155Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X155Y69.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X154Y69.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X154Y69.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_lut&lt;5&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X154Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X154Y70.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_xor&lt;11&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11</twBEL></twPathDel><twLogDel>0.934</twLogDel><twRouteDel>0.600</twRouteDel><twTotDel>1.534</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>60.9</twPctLog><twPctRoute>39.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathFromToDelay"><twSlack>3.495</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twTotPathDel>1.505</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X155Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X155Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X154Y68.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X154Y68.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_lut&lt;0&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X154Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X154Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X154Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X154Y70.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_xor&lt;11&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11</twBEL></twPathDel><twLogDel>1.017</twLogDel><twRouteDel>0.488</twRouteDel><twTotDel>1.505</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>67.6</twPctLog><twPctRoute>32.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9 (SLICE_X154Y70.CIN), 16 paths
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathFromToDelay"><twSlack>3.428</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9</twDest><twTotPathDel>1.572</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X155Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X155Y68.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X154Y68.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X154Y68.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_lut&lt;1&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X154Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X154Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X154Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X154Y70.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_xor&lt;11&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9</twBEL></twPathDel><twLogDel>0.972</twLogDel><twRouteDel>0.600</twRouteDel><twTotDel>1.572</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>61.8</twPctLog><twPctRoute>38.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathFromToDelay"><twSlack>3.506</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9</twDest><twTotPathDel>1.494</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X155Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X155Y69.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X154Y69.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X154Y69.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_lut&lt;5&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X154Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X154Y70.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_xor&lt;11&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9</twBEL></twPathDel><twLogDel>0.894</twLogDel><twRouteDel>0.600</twRouteDel><twTotDel>1.494</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>59.8</twPctLog><twPctRoute>40.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathFromToDelay"><twSlack>3.535</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9</twDest><twTotPathDel>1.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X155Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X155Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X154Y68.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X154Y68.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_lut&lt;0&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X154Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X154Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X154Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X154Y70.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_xor&lt;11&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9</twBEL></twPathDel><twLogDel>0.977</twLogDel><twRouteDel>0.488</twRouteDel><twTotDel>1.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>66.7</twPctLog><twPctRoute>33.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10 (SLICE_X154Y70.CIN), 16 paths
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathFromToDelay"><twSlack>3.453</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10</twDest><twTotPathDel>1.547</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X155Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X155Y68.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X154Y68.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X154Y68.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_lut&lt;1&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X154Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X154Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X154Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X154Y70.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_xor&lt;11&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10</twBEL></twPathDel><twLogDel>0.947</twLogDel><twRouteDel>0.600</twRouteDel><twTotDel>1.547</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>61.2</twPctLog><twPctRoute>38.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathFromToDelay"><twSlack>3.531</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10</twDest><twTotPathDel>1.469</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X155Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X155Y69.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X154Y69.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X154Y69.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_lut&lt;5&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X154Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X154Y70.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_xor&lt;11&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10</twBEL></twPathDel><twLogDel>0.869</twLogDel><twRouteDel>0.600</twRouteDel><twTotDel>1.469</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>59.2</twPctLog><twPctRoute>40.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathFromToDelay"><twSlack>3.560</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10</twDest><twTotPathDel>1.440</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X155Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X155Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X154Y68.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X154Y68.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_lut&lt;0&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X154Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X154Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X154Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X154Y70.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_xor&lt;11&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10</twBEL></twPathDel><twLogDel>0.952</twLogDel><twRouteDel>0.488</twRouteDel><twTotDel>1.440</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>66.1</twPctLog><twPctRoute>33.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_meta_protect = MAXDELAY FROM TIMEGRP &quot;tx_metastable&quot; 5 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_1 (SLICE_X153Y75.D4), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="98"><twSlack>0.106</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X153Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X153Y75.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe&lt;0&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X153Y75.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X153Y75.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.083</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe&lt;0&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut1399_5924</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_1</twBEL></twPathDel><twLogDel>0.015</twLogDel><twRouteDel>0.091</twRouteDel><twTotDel>0.106</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0 (SLICE_X155Y68.A5), 1 path
</twPathRptBanner><twRacePath anchorID="99"><twSlack>0.110</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X155Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X155Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X155Y68.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.067</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X155Y68.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.055</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut917_5784</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0</twBEL></twPathDel><twLogDel>0.043</twLogDel><twRouteDel>0.067</twRouteDel><twTotDel>0.110</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2 (SLICE_X155Y68.C5), 1 path
</twPathRptBanner><twRacePath anchorID="100"><twSlack>0.113</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X155Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X155Y68.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X155Y68.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.071</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X155Y68.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.056</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut929_5790</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2</twBEL></twPathDel><twLogDel>0.042</twLogDel><twRouteDel>0.071</twRouteDel><twTotDel>0.113</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="101" twConstType="PATHDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd&quot; TO TIMEGRP &quot;tx_addr_wr&quot;         10 ns;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>12</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.437</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0 (SLICE_X155Y68.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathFromToDelay"><twSlack>5.563</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_0</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0</twDest><twTotPathDel>1.238</twTotPathDel><twClkSkew dest = "5.033" src = "7.381">2.348</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.730" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.851</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_0</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X156Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X156Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X155Y68.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X155Y68.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut917_5784</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0</twBEL></twPathDel><twLogDel>0.410</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>1.238</twTotDel><twDestClk twEdge ="twRising">U12/gtx_clk_bufg</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5 (SLICE_X155Y69.B2), 1 path
</twPathRptBanner><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathFromToDelay"><twSlack>5.586</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_5</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5</twDest><twTotPathDel>1.216</twTotPathDel><twClkSkew dest = "5.034" src = "7.381">2.347</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.730" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.851</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_5</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X156Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X156Y67.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X155Y69.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.726</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X155Y69.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut947_5799</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5</twBEL></twPathDel><twLogDel>0.490</twLogDel><twRouteDel>0.726</twRouteDel><twTotDel>1.216</twTotDel><twDestClk twEdge ="twRising">U12/gtx_clk_bufg</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_4 (SLICE_X155Y69.A1), 1 path
</twPathRptBanner><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathFromToDelay"><twSlack>5.595</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_4</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_4</twDest><twTotPathDel>1.207</twTotPathDel><twClkSkew dest = "5.034" src = "7.381">2.347</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.730" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.851</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_4</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X156Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X156Y67.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X155Y69.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X155Y69.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut941_5796</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_4</twBEL></twPathDel><twLogDel>0.495</twLogDel><twRouteDel>0.712</twRouteDel><twTotDel>1.207</twTotDel><twDestClk twEdge ="twRising">U12/gtx_clk_bufg</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd&quot; TO TIMEGRP &quot;tx_addr_wr&quot;
        10 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3 (SLICE_X155Y68.D5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="108"><twSlack>0.051</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_3</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3</twDest><twClkSkew dest = "2.525" src = "3.269">-0.744</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.730" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.851</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_3</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X156Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X156Y67.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X155Y68.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X155Y68.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.057</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut935_5793</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.117</twRouteDel><twTotDel>0.158</twTotDel><twDestClk twEdge ="twRising">U12/gtx_clk_bufg</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2 (SLICE_X155Y68.C4), 1 path
</twPathRptBanner><twRacePath anchorID="109"><twSlack>0.077</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_2</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2</twDest><twClkSkew dest = "2.525" src = "3.269">-0.744</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.730" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.851</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_2</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X156Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X156Y67.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X155Y68.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X155Y68.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.056</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut929_5790</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2</twBEL></twPathDel><twLogDel>0.042</twLogDel><twRouteDel>0.142</twRouteDel><twTotDel>0.184</twTotDel><twDestClk twEdge ="twRising">U12/gtx_clk_bufg</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1 (SLICE_X155Y68.B3), 1 path
</twPathRptBanner><twRacePath anchorID="110"><twSlack>0.098</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_1</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1</twDest><twClkSkew dest = "2.525" src = "3.269">-0.744</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.730" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.851</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_1</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X156Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X156Y67.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X155Y68.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X155Y68.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.057</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut923_5787</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.164</twRouteDel><twTotDel>0.205</twTotDel><twDestClk twEdge ="twRising">U12/gtx_clk_bufg</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="111" twConstType="PATHDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_rx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP &quot;rx_fifo_wr_to_rd&quot; TO TIMEGRP         &quot;v6_emac_v2_3_clk_phy_tx&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="112" twConstType="PATHDELAY" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP &quot;rx_fifo_rd_to_wr&quot; TO TIMEGRP         &quot;v6_emac_v2_3_clk_phy_rx&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.915</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_8 (SLICE_X97Y101.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathFromToDelay"><twSlack>7.085</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_8</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_8</twDest><twTotPathDel>0.915</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_8</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X96Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X96Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y101.CX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y101.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr&lt;9&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_8</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.500</twRouteDel><twTotDel>0.915</twTotDel><twDestClk twEdge ="twRising">U12/rx_mac_aclk</twDestClk><twPctLog>45.4</twPctLog><twPctRoute>54.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_6 (SLICE_X97Y101.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathFromToDelay"><twSlack>7.187</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_6</twDest><twTotPathDel>0.813</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X96Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X96Y102.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y101.AX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y101.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr&lt;9&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_6</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.398</twRouteDel><twTotDel>0.813</twTotDel><twDestClk twEdge ="twRising">U12/rx_mac_aclk</twDestClk><twPctLog>51.0</twPctLog><twPctRoute>49.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_7 (SLICE_X97Y101.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathFromToDelay"><twSlack>7.209</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_7</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_7</twDest><twTotPathDel>0.791</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_7</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X96Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X96Y102.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y101.BX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y101.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr&lt;9&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_7</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.376</twRouteDel><twTotDel>0.791</twTotDel><twDestClk twEdge ="twRising">U12/rx_mac_aclk</twDestClk><twPctLog>52.5</twPctLog><twPctRoute>47.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP &quot;rx_fifo_rd_to_wr&quot; TO TIMEGRP
        &quot;v6_emac_v2_3_clk_phy_rx&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10 (SLICE_X97Y102.DX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="119"><twSlack>0.149</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_10</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_10</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X96Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X96Y103.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y102.DX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X97Y102.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr&lt;10&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10</twBEL></twPathDel><twLogDel>0.039</twLogDel><twRouteDel>0.110</twRouteDel><twTotDel>0.149</twTotDel><twDestClk twEdge ="twRising">U12/rx_mac_aclk</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_11 (SLICE_X97Y102.AX), 1 path
</twPathRptBanner><twRacePath anchorID="120"><twSlack>0.184</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_11</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_11</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_11</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X96Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X96Y103.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y102.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X97Y102.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr&lt;10&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_11</twBEL></twPathDel><twLogDel>0.039</twLogDel><twRouteDel>0.145</twRouteDel><twTotDel>0.184</twTotDel><twDestClk twEdge ="twRising">U12/rx_mac_aclk</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_7 (SLICE_X97Y101.BX), 1 path
</twPathRptBanner><twRacePath anchorID="121"><twSlack>0.192</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_7</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_7</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_7</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X96Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X96Y102.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y101.BX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X97Y101.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr&lt;9&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_7</twBEL></twPathDel><twLogDel>0.039</twLogDel><twRouteDel>0.153</twRouteDel><twTotDel>0.192</twTotDel><twDestClk twEdge ="twRising">U12/rx_mac_aclk</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="122" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_AD_A_CLK_N = PERIOD TIMEGRP &quot;AD_A_CLK_N&quot; 3.333 ns LOW 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.332</twMinPer></twConstHead><twPinLimitRpt anchorID="123"><twPinLimitBanner>Component Switching Limit Checks: TS_AD_A_CLK_N = PERIOD TIMEGRP &quot;AD_A_CLK_N&quot; 3.333 ns LOW 50%;</twPinLimitBanner><twPinLimit anchorID="124" type="MINPERIOD" name="Tbrper_I" slack="0.001" period="3.333" constraintValue="3.333" deviceLimit="3.332" freqLimit="300.120" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV/I" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV/I" locationPin="BUFR_X0Y9.I" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o"/><twPinLimit anchorID="125" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;0&gt;/CLK" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CK" locationPin="ILOGIC_X0Y177.CLK" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"/><twPinLimit anchorID="126" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;0&gt;/CLKB" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CKB" locationPin="ILOGIC_X0Y177.CLKB" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"/></twPinLimitRpt></twConst><twConst anchorID="127" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_AD_A_CLK_P = PERIOD TIMEGRP &quot;AD_A_CLK_P&quot; 3.333 ns HIGH 50%;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.332</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rst_out (SLICE_X10Y156.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.981</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rst_out</twDest><twTotPathDel>2.146</twTotPathDel><twClkSkew dest = "0.653" src = "0.824">0.171</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X33Y130.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y156.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.794</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y156.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/rst_iserdes_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rst_out</twBEL></twPathDel><twLogDel>0.352</twLogDel><twRouteDel>1.794</twRouteDel><twTotDel>2.146</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rst_out (SLICE_X24Y149.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.730</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rst_out</twDest><twTotPathDel>1.470</twTotPathDel><twClkSkew dest = "0.735" src = "0.833">0.098</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X35Y129.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y149.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.118</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y149.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/rst_dat_iodelay_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rst_out</twBEL></twPathDel><twLogDel>0.352</twLogDel><twRouteDel>1.118</twRouteDel><twTotDel>1.470</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1 (SLICE_X35Y129.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.385</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1</twDest><twTotPathDel>0.889</twTotPathDel><twClkSkew dest = "0.091" src = "0.115">0.024</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X35Y124.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y129.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y129.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1</twBEL></twPathDel><twLogDel>0.371</twLogDel><twRouteDel>0.518</twRouteDel><twTotDel>0.889</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_AD_A_CLK_P = PERIOD TIMEGRP &quot;AD_A_CLK_P&quot; 3.333 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1 (SLICE_X33Y130.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.120</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1</twDest><twTotPathDel>0.120</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X33Y130.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y130.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y130.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.098</twRouteDel><twTotDel>0.120</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1 (SLICE_X35Y129.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.213</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1</twDest><twTotPathDel>0.223</twTotPathDel><twClkSkew dest = "0.063" src = "0.053">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X35Y124.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y129.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.201</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y129.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.201</twRouteDel><twTotDel>0.223</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>9.9</twPctLog><twPctRoute>90.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rst_out (SLICE_X24Y149.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.506</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rst_out</twDest><twTotPathDel>0.521</twTotPathDel><twClkSkew dest = "0.363" src = "0.348">-0.015</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X35Y129.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y149.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.512</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y149.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/rst_dat_iodelay_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rst_out</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.512</twRouteDel><twTotDel>0.521</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>1.7</twPctLog><twPctRoute>98.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="140"><twPinLimitBanner>Component Switching Limit Checks: TS_AD_A_CLK_P = PERIOD TIMEGRP &quot;AD_A_CLK_P&quot; 3.333 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="141" type="MINPERIOD" name="Tbrper_I" slack="0.001" period="3.333" constraintValue="3.333" deviceLimit="3.332" freqLimit="300.120" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV/I" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV/I" locationPin="BUFR_X0Y9.I" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o"/><twPinLimit anchorID="142" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;0&gt;/CLK" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CK" locationPin="ILOGIC_X0Y177.CLK" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"/><twPinLimit anchorID="143" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;0&gt;/CLKB" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CKB" locationPin="ILOGIC_X0Y177.CLKB" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"/></twPinLimitRpt></twConst><twConst anchorID="144" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_AD_B_CLK_N = PERIOD TIMEGRP &quot;AD_B_CLK_N&quot; 3.333 ns LOW 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.332</twMinPer></twConstHead><twPinLimitRpt anchorID="145"><twPinLimitBanner>Component Switching Limit Checks: TS_AD_B_CLK_N = PERIOD TIMEGRP &quot;AD_B_CLK_N&quot; 3.333 ns LOW 50%;</twPinLimitBanner><twPinLimit anchorID="146" type="MINPERIOD" name="Tbrper_I" slack="0.001" period="3.333" constraintValue="3.333" deviceLimit="3.332" freqLimit="300.120" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV/I" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV/I" locationPin="BUFR_X1Y8.I" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o"/><twPinLimit anchorID="147" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;0&gt;/CLK" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CK" locationPin="ILOGIC_X1Y179.CLK" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"/><twPinLimit anchorID="148" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;0&gt;/CLKB" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CKB" locationPin="ILOGIC_X1Y179.CLKB" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"/></twPinLimitRpt></twConst><twConst anchorID="149" twConstType="PERIOD" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_AD_B_CLK_P = PERIOD TIMEGRP &quot;AD_B_CLK_P&quot; 3.333 ns HIGH 50%;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.332</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rst_out (SLICE_X47Y152.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.742</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rst_out</twDest><twTotPathDel>1.495</twTotPathDel><twClkSkew dest = "0.726" src = "0.787">0.061</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X46Y129.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y152.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y152.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/rst_dat_iodelay_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rst_out</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>1.080</twRouteDel><twTotDel>1.495</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rst_out (SLICE_X45Y152.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="152"><twConstPath anchorID="153" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.791</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rst_out</twDest><twTotPathDel>1.447</twTotPathDel><twClkSkew dest = "0.731" src = "0.791">0.060</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X44Y130.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y152.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.032</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y152.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/rst_iserdes_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rst_out</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>1.032</twRouteDel><twTotDel>1.447</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1 (SLICE_X46Y129.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="154"><twConstPath anchorID="155" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.657</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1</twDest><twTotPathDel>0.641</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X46Y129.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y129.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y129.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1</twBEL></twPathDel><twLogDel>0.396</twLogDel><twRouteDel>0.245</twRouteDel><twTotDel>0.641</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>61.8</twPctLog><twPctRoute>38.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_AD_B_CLK_P = PERIOD TIMEGRP &quot;AD_B_CLK_P&quot; 3.333 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1 (SLICE_X44Y130.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="156"><twConstPath anchorID="157" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.096</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1</twDest><twTotPathDel>0.107</twTotPathDel><twClkSkew dest = "0.062" src = "0.051">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X45Y130.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y130.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y130.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.098</twRouteDel><twTotDel>0.107</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>8.4</twPctLog><twPctRoute>91.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1 (SLICE_X46Y129.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.120</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1</twDest><twTotPathDel>0.120</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X46Y129.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y129.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.094</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y129.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1</twBEL></twPathDel><twLogDel>0.026</twLogDel><twRouteDel>0.094</twRouteDel><twTotDel>0.120</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rst_out (SLICE_X45Y152.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="160"><twConstPath anchorID="161" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.431</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rst_out</twDest><twTotPathDel>0.469</twTotPathDel><twClkSkew dest = "0.361" src = "0.323">-0.038</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X44Y130.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y152.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.430</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y152.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/rst_iserdes_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rst_out</twBEL></twPathDel><twLogDel>0.039</twLogDel><twRouteDel>0.430</twRouteDel><twTotDel>0.469</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>8.3</twPctLog><twPctRoute>91.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="162"><twPinLimitBanner>Component Switching Limit Checks: TS_AD_B_CLK_P = PERIOD TIMEGRP &quot;AD_B_CLK_P&quot; 3.333 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="163" type="MINPERIOD" name="Tbrper_I" slack="0.001" period="3.333" constraintValue="3.333" deviceLimit="3.332" freqLimit="300.120" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV/I" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV/I" locationPin="BUFR_X1Y8.I" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o"/><twPinLimit anchorID="164" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;0&gt;/CLK" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CK" locationPin="ILOGIC_X1Y179.CLK" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"/><twPinLimit anchorID="165" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;0&gt;/CLKB" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CKB" locationPin="ILOGIC_X1Y179.CLKB" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"/></twPinLimitRpt></twConst><twConst anchorID="166" twConstType="PERIOD" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_AD_C_CLK_N = PERIOD TIMEGRP &quot;AD_C_CLK_N&quot; 3.333 ns LOW 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.332</twMinPer></twConstHead><twPinLimitRpt anchorID="167"><twPinLimitBanner>Component Switching Limit Checks: TS_AD_C_CLK_N = PERIOD TIMEGRP &quot;AD_C_CLK_N&quot; 3.333 ns LOW 50%;</twPinLimitBanner><twPinLimit anchorID="168" type="MINPERIOD" name="Tbrper_I" slack="0.001" period="3.333" constraintValue="3.333" deviceLimit="3.332" freqLimit="300.120" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV/I" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV/I" locationPin="BUFR_X1Y1.I" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o"/><twPinLimit anchorID="169" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;0&gt;/CLK" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CK" locationPin="ILOGIC_X1Y21.CLK" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"/><twPinLimit anchorID="170" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;0&gt;/CLKB" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CKB" locationPin="ILOGIC_X1Y21.CLKB" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"/></twPinLimitRpt></twConst><twConst anchorID="171" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_AD_C_CLK_P = PERIOD TIMEGRP &quot;AD_C_CLK_P&quot; 3.333 ns HIGH 50%;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.332</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rst_out (SLICE_X47Y71.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="172"><twConstPath anchorID="173" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.477</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rst_out</twDest><twTotPathDel>0.800</twTotPathDel><twClkSkew dest = "0.092" src = "0.113">0.021</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X46Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y71.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y71.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/rst_iserdes_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rst_out</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.385</twRouteDel><twTotDel>0.800</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>51.9</twPctLog><twPctRoute>48.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rst_out (SLICE_X47Y69.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="174"><twConstPath anchorID="175" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.529</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rst_out</twDest><twTotPathDel>0.747</twTotPathDel><twClkSkew dest = "0.090" src = "0.112">0.022</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X47Y70.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y69.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y69.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/rst_dat_iodelay_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rst_out</twBEL></twPathDel><twLogDel>0.371</twLogDel><twRouteDel>0.376</twRouteDel><twTotDel>0.747</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1 (SLICE_X46Y71.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="176"><twConstPath anchorID="177" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.645</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1</twDest><twTotPathDel>0.653</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X46Y71.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y71.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y71.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1</twBEL></twPathDel><twLogDel>0.396</twLogDel><twRouteDel>0.257</twRouteDel><twTotDel>0.653</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>60.6</twPctLog><twPctRoute>39.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_AD_C_CLK_P = PERIOD TIMEGRP &quot;AD_C_CLK_P&quot; 3.333 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1 (SLICE_X47Y70.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="178"><twConstPath anchorID="179" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.120</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1</twDest><twTotPathDel>0.120</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X47Y70.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y70.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y70.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.098</twRouteDel><twTotDel>0.120</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1 (SLICE_X46Y71.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="180"><twConstPath anchorID="181" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.125</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1</twDest><twTotPathDel>0.125</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X46Y71.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y71.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.099</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y71.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1</twBEL></twPathDel><twLogDel>0.026</twLogDel><twRouteDel>0.099</twRouteDel><twTotDel>0.125</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rst_out (SLICE_X47Y69.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="182"><twConstPath anchorID="183" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.157</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rst_out</twDest><twTotPathDel>0.167</twTotPathDel><twClkSkew dest = "0.062" src = "0.052">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X47Y70.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y69.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.145</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y69.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/rst_dat_iodelay_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rst_out</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.145</twRouteDel><twTotDel>0.167</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="184"><twPinLimitBanner>Component Switching Limit Checks: TS_AD_C_CLK_P = PERIOD TIMEGRP &quot;AD_C_CLK_P&quot; 3.333 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="185" type="MINPERIOD" name="Tbrper_I" slack="0.001" period="3.333" constraintValue="3.333" deviceLimit="3.332" freqLimit="300.120" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV/I" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV/I" locationPin="BUFR_X1Y1.I" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o"/><twPinLimit anchorID="186" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;0&gt;/CLK" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CK" locationPin="ILOGIC_X1Y21.CLK" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"/><twPinLimit anchorID="187" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;0&gt;/CLKB" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CKB" locationPin="ILOGIC_X1Y21.CLKB" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"/></twPinLimitRpt></twConst><twConst anchorID="188" twConstType="PERIOD" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_AD_D_CLK_N = PERIOD TIMEGRP &quot;AD_D_CLK_N&quot; 3.333 ns LOW 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.332</twMinPer></twConstHead><twPinLimitRpt anchorID="189"><twPinLimitBanner>Component Switching Limit Checks: TS_AD_D_CLK_N = PERIOD TIMEGRP &quot;AD_D_CLK_N&quot; 3.333 ns LOW 50%;</twPinLimitBanner><twPinLimit anchorID="190" type="MINPERIOD" name="Tbrper_I" slack="0.001" period="3.333" constraintValue="3.333" deviceLimit="3.332" freqLimit="300.120" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV/I" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV/I" locationPin="BUFR_X0Y1.I" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o"/><twPinLimit anchorID="191" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;0&gt;/CLK" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CK" locationPin="ILOGIC_X0Y19.CLK" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"/><twPinLimit anchorID="192" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;0&gt;/CLKB" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CKB" locationPin="ILOGIC_X0Y19.CLKB" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"/></twPinLimitRpt></twConst><twConst anchorID="193" twConstType="PERIOD" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_AD_D_CLK_P = PERIOD TIMEGRP &quot;AD_D_CLK_P&quot; 3.333 ns HIGH 50%;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.332</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rst_out (SLICE_X34Y65.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="194"><twConstPath anchorID="195" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.367</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rst_out</twDest><twTotPathDel>0.906</twTotPathDel><twClkSkew dest = "0.087" src = "0.112">0.025</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X34Y70.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y65.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y65.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/rst_dat_iodelay_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rst_out</twBEL></twPathDel><twLogDel>0.396</twLogDel><twRouteDel>0.510</twRouteDel><twTotDel>0.906</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rst_out (SLICE_X30Y71.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="196"><twConstPath anchorID="197" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.456</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rst_out</twDest><twTotPathDel>0.774</twTotPathDel><twClkSkew dest = "0.760" src = "0.828">0.068</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X32Y71.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y71.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y71.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/rst_iserdes_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rst_out</twBEL></twPathDel><twLogDel>0.396</twLogDel><twRouteDel>0.378</twRouteDel><twTotDel>0.774</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>51.2</twPctLog><twPctRoute>48.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1 (SLICE_X32Y71.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="198"><twConstPath anchorID="199" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.569</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1</twDest><twTotPathDel>0.709</twTotPathDel><twClkSkew dest = "0.092" src = "0.112">0.020</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X33Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y71.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y71.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1</twBEL></twPathDel><twLogDel>0.352</twLogDel><twRouteDel>0.357</twRouteDel><twTotDel>0.709</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>49.6</twPctLog><twPctRoute>50.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_AD_D_CLK_P = PERIOD TIMEGRP &quot;AD_D_CLK_P&quot; 3.333 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1 (SLICE_X34Y70.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="200"><twConstPath anchorID="201" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.072</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1</twDest><twTotPathDel>0.105</twTotPathDel><twClkSkew dest = "0.386" src = "0.353">-0.033</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X37Y70.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y70.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.096</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y70.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.096</twRouteDel><twTotDel>0.105</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>8.6</twPctLog><twPctRoute>91.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1 (SLICE_X32Y71.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="202"><twConstPath anchorID="203" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.133</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1</twDest><twTotPathDel>0.145</twTotPathDel><twClkSkew dest = "0.064" src = "0.052">-0.012</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X33Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y71.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y71.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.145</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>6.2</twPctLog><twPctRoute>93.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rst_out (SLICE_X30Y71.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="204"><twConstPath anchorID="205" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.140</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rst_out</twDest><twTotPathDel>0.172</twTotPathDel><twClkSkew dest = "0.378" src = "0.346">-0.032</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X32Y71.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y71.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.146</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y71.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/rst_iserdes_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rst_out</twBEL></twPathDel><twLogDel>0.026</twLogDel><twRouteDel>0.146</twRouteDel><twTotDel>0.172</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="206"><twPinLimitBanner>Component Switching Limit Checks: TS_AD_D_CLK_P = PERIOD TIMEGRP &quot;AD_D_CLK_P&quot; 3.333 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="207" type="MINPERIOD" name="Tbrper_I" slack="0.001" period="3.333" constraintValue="3.333" deviceLimit="3.332" freqLimit="300.120" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV/I" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV/I" locationPin="BUFR_X0Y1.I" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o"/><twPinLimit anchorID="208" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;0&gt;/CLK" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CK" locationPin="ILOGIC_X0Y19.CLK" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"/><twPinLimit anchorID="209" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;0&gt;/CLKB" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CKB" locationPin="ILOGIC_X0Y19.CLKB" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"/></twPinLimitRpt></twConst><twConst anchorID="210" twConstType="PERIOD" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_BUS_CLK = PERIOD TIMEGRP &quot;BUS_CLK&quot; 15 ns HIGH 50%;</twConstName><twItemCnt>832</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>238</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.146</twMinPer></twConstHead><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point U14_BTC/lad_out_11 (SLICE_X60Y116.A4), 6 paths
</twPathRptBanner><twPathRpt anchorID="211"><twConstPath anchorID="212" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.854</twSlack><twSrc BELType="FF">U14_BTC/NUM_FRAME_11</twSrc><twDest BELType="FF">U14_BTC/lad_out_11</twDest><twTotPathDel>8.862</twTotPathDel><twClkSkew dest = "1.515" src = "1.764">0.249</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/NUM_FRAME_11</twSrc><twDest BELType='FF'>U14_BTC/lad_out_11</twDest><twLogLvls>4</twLogLvls><twSrcSite>ILOGIC_X0Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X0Y48.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>NUM_FRAME&lt;11&gt;</twComp><twBEL>U14_BTC/NUM_FRAME_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y128.A2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">6.425</twDelInfo><twComp>NUM_FRAME&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/CTRL&lt;12&gt;</twComp><twBEL>U14_BTC/lut2508_561</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y128.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>U14_BTC/lut2508_561</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>SCALED_COEFF_AFT_I&lt;11&gt;</twComp><twBEL>U14_BTC/lut2509_562</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y128.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>U14_BTC/lut2509_562</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>SCALED_COEFF_AFT_I&lt;11&gt;</twComp><twBEL>U14_BTC/lut2510_563</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y116.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>U14_BTC/lut2510_563</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y116.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>LAD_OUT_11_OBUF</twComp><twBEL>U14_BTC/lut2519_572</twBEL><twBEL>U14_BTC/lad_out_11</twBEL></twPathDel><twLogDel>0.912</twLogDel><twRouteDel>7.950</twRouteDel><twTotDel>8.862</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">BUS_CLK_BUFGP</twDestClk><twPctLog>10.3</twPctLog><twPctRoute>89.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="213"><twConstPath anchorID="214" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.214</twSlack><twSrc BELType="FF">U14_BTC/sm_addr_11</twSrc><twDest BELType="FF">U14_BTC/lad_out_11</twDest><twTotPathDel>2.659</twTotPathDel><twClkSkew dest = "1.515" src = "1.607">0.092</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/sm_addr_11</twSrc><twDest BELType='FF'>U14_BTC/lad_out_11</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X61Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X61Y125.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U14_BTC/sm_addr&lt;14&gt;</twComp><twBEL>U14_BTC/sm_addr_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y128.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>U14_BTC/sm_addr&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/CTRL&lt;12&gt;</twComp><twBEL>U14_BTC/lut2508_561</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y128.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>U14_BTC/lut2508_561</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>SCALED_COEFF_AFT_I&lt;11&gt;</twComp><twBEL>U14_BTC/lut2509_562</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y128.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>U14_BTC/lut2509_562</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>SCALED_COEFF_AFT_I&lt;11&gt;</twComp><twBEL>U14_BTC/lut2510_563</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y116.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>U14_BTC/lut2510_563</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y116.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>LAD_OUT_11_OBUF</twComp><twBEL>U14_BTC/lut2519_572</twBEL><twBEL>U14_BTC/lad_out_11</twBEL></twPathDel><twLogDel>0.571</twLogDel><twRouteDel>2.088</twRouteDel><twTotDel>2.659</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">BUS_CLK_BUFGP</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="215"><twConstPath anchorID="216" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.283</twSlack><twSrc BELType="FF">U14_BTC/SRC_ADDR_27</twSrc><twDest BELType="FF">U14_BTC/lad_out_11</twDest><twTotPathDel>2.596</twTotPathDel><twClkSkew dest = "1.033" src = "1.119">0.086</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/SRC_ADDR_27</twSrc><twDest BELType='FF'>U14_BTC/lad_out_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X66Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X66Y119.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>SRC_ADDR&lt;29&gt;</twComp><twBEL>U14_BTC/SRC_ADDR_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y128.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.032</twDelInfo><twComp>SRC_ADDR&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>SCALED_COEFF_AFT_I&lt;11&gt;</twComp><twBEL>U14_BTC/lut2509_562</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y128.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>U14_BTC/lut2509_562</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>SCALED_COEFF_AFT_I&lt;11&gt;</twComp><twBEL>U14_BTC/lut2510_563</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y116.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>U14_BTC/lut2510_563</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y116.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>LAD_OUT_11_OBUF</twComp><twBEL>U14_BTC/lut2519_572</twBEL><twBEL>U14_BTC/lad_out_11</twBEL></twPathDel><twLogDel>0.503</twLogDel><twRouteDel>2.093</twRouteDel><twTotDel>2.596</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">BUS_CLK_BUFGP</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U14_BTC/lad_out_10 (SLICE_X61Y115.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="217"><twConstPath anchorID="218" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.530</twSlack><twSrc BELType="FF">U14_BTC/NUM_FRAME_10</twSrc><twDest BELType="FF">U14_BTC/lad_out_10</twDest><twTotPathDel>8.197</twTotPathDel><twClkSkew dest = "1.515" src = "1.753">0.238</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/NUM_FRAME_10</twSrc><twDest BELType='FF'>U14_BTC/lad_out_10</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X0Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X0Y61.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>NUM_FRAME&lt;10&gt;</twComp><twBEL>U14_BTC/NUM_FRAME_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y131.A4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">6.046</twDelInfo><twComp>NUM_FRAME&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y131.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/lut2443_497</twComp><twBEL>U14_BTC/lut2445_499</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y115.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.332</twDelInfo><twComp>U14_BTC/lut2445_499</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y115.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>LAD_OUT_10_OBUF</twComp><twBEL>U14_BTC/lut2478_532</twBEL><twBEL>U14_BTC/lad_out_10</twBEL></twPathDel><twLogDel>0.819</twLogDel><twRouteDel>7.378</twRouteDel><twTotDel>8.197</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">BUS_CLK_BUFGP</twDestClk><twPctLog>10.0</twPctLog><twPctRoute>90.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point U14_BTC/lad_out_14 (SLICE_X58Y111.A4), 16 paths
</twPathRptBanner><twPathRpt anchorID="219"><twConstPath anchorID="220" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.967</twSlack><twSrc BELType="FF">U14_BTC/NUM_FRAME_14</twSrc><twDest BELType="FF">U14_BTC/lad_out_14</twDest><twTotPathDel>7.747</twTotPathDel><twClkSkew dest = "1.513" src = "1.764">0.251</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/NUM_FRAME_14</twSrc><twDest BELType='FF'>U14_BTC/lad_out_14</twDest><twLogLvls>4</twLogLvls><twSrcSite>ILOGIC_X0Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X0Y44.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>NUM_FRAME&lt;14&gt;</twComp><twBEL>U14_BTC/NUM_FRAME_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y111.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">5.652</twDelInfo><twComp>NUM_FRAME&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y111.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/RST_REG&lt;14&gt;</twComp><twBEL>U14_BTC/lut2635_685</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y111.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.125</twDelInfo><twComp>U14_BTC/lut2635_685</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y111.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/RST_REG&lt;14&gt;</twComp><twBEL>U14_BTC/lut2636_686</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y110.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>U14_BTC/lut2636_686</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/lut2627_677</twComp><twBEL>U14_BTC/lut2637_687</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y111.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>U14_BTC/lut2637_687</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y111.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>LAD_OUT_14_OBUF</twComp><twBEL>U14_BTC/lut2638_688</twBEL><twBEL>U14_BTC/lad_out_14</twBEL></twPathDel><twLogDel>0.955</twLogDel><twRouteDel>6.792</twRouteDel><twTotDel>7.747</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">BUS_CLK_BUFGP</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="221"><twConstPath anchorID="222" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.431</twSlack><twSrc BELType="FF">U14_BTC/PARA_ADJ_U_14</twSrc><twDest BELType="FF">U14_BTC/lad_out_14</twDest><twTotPathDel>4.531</twTotPathDel><twClkSkew dest = "1.513" src = "1.516">0.003</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/PARA_ADJ_U_14</twSrc><twDest BELType='FF'>U14_BTC/lad_out_14</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X39Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X39Y140.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>para_adj_U&lt;15&gt;</twComp><twBEL>U14_BTC/PARA_ADJ_U_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y131.D3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.606</twDelInfo><twComp>para_adj_U&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y131.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/lut2625_675</twComp><twBEL>U14_BTC/lut2625_675</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y125.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>U14_BTC/lut2625_675</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y125.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/lut2626_676</twComp><twBEL>U14_BTC/lut2626_676</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y110.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.206</twDelInfo><twComp>U14_BTC/lut2626_676</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/lut2627_677</twComp><twBEL>U14_BTC/lut2637_687</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y111.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>U14_BTC/lut2637_687</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y111.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>LAD_OUT_14_OBUF</twComp><twBEL>U14_BTC/lut2638_688</twBEL><twBEL>U14_BTC/lad_out_14</twBEL></twPathDel><twLogDel>0.614</twLogDel><twRouteDel>3.917</twRouteDel><twTotDel>4.531</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">BUS_CLK_BUFGP</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="223"><twConstPath anchorID="224" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.979</twSlack><twSrc BELType="FF">U14_BTC/SCALED_COEFF_AFT_V_14</twSrc><twDest BELType="FF">U14_BTC/lad_out_14</twDest><twTotPathDel>3.925</twTotPathDel><twClkSkew dest = "1.031" src = "1.092">0.061</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/SCALED_COEFF_AFT_V_14</twSrc><twDest BELType='FF'>U14_BTC/lad_out_14</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X56Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X56Y116.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>SCALED_COEFF_AFT_V&lt;15&gt;</twComp><twBEL>U14_BTC/SCALED_COEFF_AFT_V_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y123.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>SCALED_COEFF_AFT_V&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y123.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/lut2624_674</twComp><twBEL>U14_BTC/lut2624_674</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y125.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>U14_BTC/lut2624_674</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y125.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/lut2626_676</twComp><twBEL>U14_BTC/lut2626_676</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y110.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.206</twDelInfo><twComp>U14_BTC/lut2626_676</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/lut2627_677</twComp><twBEL>U14_BTC/lut2637_687</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y111.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>U14_BTC/lut2637_687</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y111.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>LAD_OUT_14_OBUF</twComp><twBEL>U14_BTC/lut2638_688</twBEL><twBEL>U14_BTC/lad_out_14</twBEL></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>3.267</twRouteDel><twTotDel>3.925</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">BUS_CLK_BUFGP</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_BUS_CLK = PERIOD TIMEGRP &quot;BUS_CLK&quot; 15 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U14_BTC/SRC_ADDR_20 (SLICE_X65Y120.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="225"><twConstPath anchorID="226" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.108</twSlack><twSrc BELType="FF">U14_BTC/SRC_ADDR_20</twSrc><twDest BELType="FF">U14_BTC/SRC_ADDR_20</twDest><twTotPathDel>0.108</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U14_BTC/SRC_ADDR_20</twSrc><twDest BELType='FF'>U14_BTC/SRC_ADDR_20</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X65Y120.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>SRC_ADDR&lt;21&gt;</twComp><twBEL>U14_BTC/SRC_ADDR_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y120.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.066</twDelInfo><twComp>SRC_ADDR&lt;20&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X65Y120.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.056</twDelInfo><twComp>SRC_ADDR&lt;21&gt;</twComp><twBEL>U14_BTC/lut2820_825</twBEL><twBEL>U14_BTC/SRC_ADDR_20</twBEL></twPathDel><twLogDel>0.042</twLogDel><twRouteDel>0.066</twRouteDel><twTotDel>0.108</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">BUS_CLK_BUFGP</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U14_BTC/DEST_ADDR_16 (SLICE_X67Y119.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="227"><twConstPath anchorID="228" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.108</twSlack><twSrc BELType="FF">U14_BTC/DEST_ADDR_16</twSrc><twDest BELType="FF">U14_BTC/DEST_ADDR_16</twDest><twTotPathDel>0.108</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U14_BTC/DEST_ADDR_16</twSrc><twDest BELType='FF'>U14_BTC/DEST_ADDR_16</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X67Y119.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>DEST_ADDR&lt;17&gt;</twComp><twBEL>U14_BTC/DEST_ADDR_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y119.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.066</twDelInfo><twComp>DEST_ADDR&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X67Y119.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.056</twDelInfo><twComp>DEST_ADDR&lt;17&gt;</twComp><twBEL>U14_BTC/lut3085_1002</twBEL><twBEL>U14_BTC/DEST_ADDR_16</twBEL></twPathDel><twLogDel>0.042</twLogDel><twRouteDel>0.066</twRouteDel><twTotDel>0.108</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">BUS_CLK_BUFGP</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U14_BTC/DEST_ADDR_6 (SLICE_X69Y117.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="229"><twConstPath anchorID="230" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.108</twSlack><twSrc BELType="FF">U14_BTC/DEST_ADDR_6</twSrc><twDest BELType="FF">U14_BTC/DEST_ADDR_6</twDest><twTotPathDel>0.108</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U14_BTC/DEST_ADDR_6</twSrc><twDest BELType='FF'>U14_BTC/DEST_ADDR_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X69Y117.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>DEST_ADDR&lt;7&gt;</twComp><twBEL>U14_BTC/DEST_ADDR_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y117.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.066</twDelInfo><twComp>DEST_ADDR&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X69Y117.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.056</twDelInfo><twComp>DEST_ADDR&lt;7&gt;</twComp><twBEL>U14_BTC/lut3025_962</twBEL><twBEL>U14_BTC/DEST_ADDR_6</twBEL></twPathDel><twLogDel>0.042</twLogDel><twRouteDel>0.066</twRouteDel><twTotDel>0.108</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">BUS_CLK_BUFGP</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="231"><twPinLimitBanner>Component Switching Limit Checks: TS_BUS_CLK = PERIOD TIMEGRP &quot;BUS_CLK&quot; 15 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="232" type="MINPERIOD" name="Tbcper_I" slack="13.571" period="15.000" constraintValue="15.000" deviceLimit="1.429" freqLimit="699.790" physResource="BUS_CLK_BUFGP/BUFG/I0" logResource="BUS_CLK_BUFGP/BUFG/I0" locationPin="BUFGCTRL_X0Y28.I0" clockNet="BUS_CLK_BUFGP/IBUFG"/><twPinLimit anchorID="233" type="MINPERIOD" name="Tickper" slack="13.592" period="15.000" constraintValue="15.000" deviceLimit="1.408" freqLimit="710.227" physResource="NUM_FRAME&lt;0&gt;/CLK" logResource="U14_BTC/NUM_FRAME_0/CK" locationPin="ILOGIC_X1Y149.CLK" clockNet="BUS_CLK_BUFGP"/><twPinLimit anchorID="234" type="MINPERIOD" name="Tickper" slack="13.592" period="15.000" constraintValue="15.000" deviceLimit="1.408" freqLimit="710.227" physResource="NUM_FRAME&lt;1&gt;/CLK" logResource="U14_BTC/NUM_FRAME_1/CK" locationPin="ILOGIC_X1Y152.CLK" clockNet="BUS_CLK_BUFGP"/></twPinLimitRpt></twConst><twConst anchorID="235" twConstType="PERIOD" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">TS_clk_n = PERIOD TIMEGRP &quot;clk_n&quot; 3.333 ns LOW 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.000</twMinPer></twConstHead><twPinLimitRpt anchorID="236"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_n = PERIOD TIMEGRP &quot;clk_n&quot; 3.333 ns LOW 50%;</twPinLimitBanner><twPinLimit anchorID="237" type="MINLOWPULSE" name="Tdcmpw_CLKIN_300_350" slack="1.332" period="3.333" constraintValue="1.666" deviceLimit="1.000" physResource="U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1" logResource="U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="U0_CLK_RESET_INTERFACE/U0/clkin1"/><twPinLimit anchorID="238" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_300_350" slack="1.332" period="3.333" constraintValue="1.666" deviceLimit="1.000" physResource="U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1" logResource="U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="U0_CLK_RESET_INTERFACE/U0/clkin1"/><twPinLimit anchorID="239" type="MINPERIOD" name="Tmmcmper_CLKIN(Finmax)" slack="1.905" period="3.333" constraintValue="3.333" deviceLimit="1.428" freqLimit="700.280" physResource="U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1" logResource="U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="U0_CLK_RESET_INTERFACE/U0/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="240" twConstType="PERIOD" ><twConstHead uID="22"><twConstName UCFConstName="" ScopeName="">TS_clk_p = PERIOD TIMEGRP &quot;clk_p&quot; 3.333 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.000</twMinPer></twConstHead><twPinLimitRpt anchorID="241"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_p = PERIOD TIMEGRP &quot;clk_p&quot; 3.333 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="242" type="MINLOWPULSE" name="Tdcmpw_CLKIN_300_350" slack="1.332" period="3.333" constraintValue="1.666" deviceLimit="1.000" physResource="U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1" logResource="U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="U0_CLK_RESET_INTERFACE/U0/clkin1"/><twPinLimit anchorID="243" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_300_350" slack="1.332" period="3.333" constraintValue="1.666" deviceLimit="1.000" physResource="U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1" logResource="U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="U0_CLK_RESET_INTERFACE/U0/clkin1"/><twPinLimit anchorID="244" type="MINPERIOD" name="Tmmcmper_CLKIN(Finmax)" slack="1.905" period="3.333" constraintValue="3.333" deviceLimit="1.428" freqLimit="700.280" physResource="U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1" logResource="U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="U0_CLK_RESET_INTERFACE/U0/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="245" twConstType="PERIOD" ><twConstHead uID="23"><twConstName UCFConstName="" ScopeName="">TS_SYS_CLK = PERIOD TIMEGRP &quot;SYS_CLK&quot; 3.333 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.222</twMinPer></twConstHead><twPinLimitRpt anchorID="246"><twPinLimitBanner>Component Switching Limit Checks: TS_SYS_CLK = PERIOD TIMEGRP &quot;SYS_CLK&quot; 3.333 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="247" type="MINPERIOD" name="Trper_CLKA" slack="1.111" period="3.333" constraintValue="3.333" deviceLimit="2.222" freqLimit="450.045" physResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X2Y20.CLKARDCLKL" clockNet="clk_300M"/><twPinLimit anchorID="248" type="MINPERIOD" name="Trper_CLKB" slack="1.111" period="3.333" constraintValue="3.333" deviceLimit="2.222" freqLimit="450.045" physResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" logResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X2Y20.CLKBWRCLKL" clockNet="clk_300M"/><twPinLimit anchorID="249" type="MINPERIOD" name="Trper_CLKA" slack="1.111" period="3.333" constraintValue="3.333" deviceLimit="2.222" freqLimit="450.045" physResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X3Y20.CLKARDCLKL" clockNet="clk_300M"/></twPinLimitRpt></twConst><twConst anchorID="250" twConstType="PATHBLOCK" ><twConstHead uID="24"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_CLK_BUS_CLK_path&quot; TIG;</twConstName><twItemCnt>2876278275925</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1227</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="238865557360" iCriticalPaths="0" sType="EndPoint">Paths for end point U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_9 (SLICE_X85Y212.B1), 238865557360 paths
</twPathRptBanner><twPathRpt anchorID="251"><twUnconstPath anchorID="252" twDataPathType="twDataPathMaxDelay" ><twTotDel>29.677</twTotDel><twSrc BELType="FF">U14_BTC/FREQ_STEP_2</twSrc><twDest BELType="FF">U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_9</twDest><twDel>26.301</twDel><twSUTime>0.070</twSUTime><twTotPathDel>26.371</twTotPathDel><twClkSkew dest = "0.037" src = "3.183">3.146</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/FREQ_STEP_2</twSrc><twDest BELType='FF'>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_9</twDest><twLogLvls>25</twLogLvls><twSrcSite>SLICE_X53Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X53Y121.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>FREQ_STEP&lt;3&gt;</twComp><twBEL>U14_BTC/FREQ_STEP_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y194.A1</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">5.166</twDelInfo><twComp>FREQ_STEP&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y194.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_23358</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut295_23393</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y182.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.160</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut295_23393</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y182.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_23486</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut296_23486</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y181.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_23486</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y181.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut334_23488</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut297_23498</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y180.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut297_23498</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y180.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y181.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y181.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y185.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.994</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0138&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y185.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut400_23505</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut400_23505</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y186.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut400_23505</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y186.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0143_cy&lt;8&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0143_lut&lt;6&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0143_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y192.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0143&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y192.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut507_23449</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y192.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y192.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut508_23450</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y192.B4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut508_23450</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y192.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y193.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y193.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y197.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_47_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y197.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut613_23430</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut613_23430</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y200.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut613_23430</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y200.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][974_23438</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut614_23431</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y199.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut614_23431</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y199.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_53_OUT_lut&lt;6&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_lut&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y199.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0153_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y199.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_53_OUT_lut&lt;6&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_lut&lt;6&gt;_rt</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_53_OUT_lut&lt;6&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y201.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_53_OUT_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut719_23412</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y201.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y201.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut720_23413</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y205.B5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut720_23413</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y205.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y212.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_59_OUT_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y212.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut866_23392</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut825_23394</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y210.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut825_23394</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y210.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut941_23382</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut826_23395</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y208.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut826_23395</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y208.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y209.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y209.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y210.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.087</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_65_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y210.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][919_23386</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut933_23375</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y210.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut933_23375</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y210.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][918_23384</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut936_23378</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y212.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.205</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][916_23379</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y212.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg&lt;6&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/lut343_22937</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_9</twBEL></twPathDel><twLogDel>5.468</twLogDel><twRouteDel>20.903</twRouteDel><twTotDel>26.371</twTotDel><twDestClk twEdge ="twRising">clk_300M</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="253"><twUnconstPath anchorID="254" twDataPathType="twDataPathMaxDelay" ><twTotDel>29.642</twTotDel><twSrc BELType="FF">U14_BTC/FREQ_STEP_2</twSrc><twDest BELType="FF">U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_9</twDest><twDel>26.266</twDel><twSUTime>0.070</twSUTime><twTotPathDel>26.336</twTotPathDel><twClkSkew dest = "0.037" src = "3.183">3.146</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/FREQ_STEP_2</twSrc><twDest BELType='FF'>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_9</twDest><twLogLvls>26</twLogLvls><twSrcSite>SLICE_X53Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X53Y121.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>FREQ_STEP&lt;3&gt;</twComp><twBEL>U14_BTC/FREQ_STEP_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y194.A1</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">5.166</twDelInfo><twComp>FREQ_STEP&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y194.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_23358</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut295_23393</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y182.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.160</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut295_23393</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y182.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_23486</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut296_23486</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y181.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_23486</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y181.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut334_23488</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut297_23498</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y180.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut297_23498</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y180.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y181.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y181.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y185.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.994</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0138&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y185.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut400_23505</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut400_23505</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y186.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut400_23505</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y186.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0143_cy&lt;8&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0143_lut&lt;6&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0143_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y192.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0143&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y192.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut507_23449</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y192.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y192.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut508_23450</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y192.B4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut508_23450</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y192.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y193.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y193.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y197.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_47_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y197.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut613_23430</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut613_23430</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y200.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut613_23430</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y200.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][974_23438</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut614_23431</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y199.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut614_23431</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y199.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_53_OUT_lut&lt;6&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_lut&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y199.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0153_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y199.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_53_OUT_lut&lt;6&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_lut&lt;6&gt;_rt</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_53_OUT_lut&lt;6&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y201.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_53_OUT_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut719_23412</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y201.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y201.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut720_23413</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y205.D1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut720_23413</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y205.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y206.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y206.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0158&lt;10&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y212.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.977</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_59_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y212.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut866_23392</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut825_23394</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y210.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut825_23394</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y210.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut941_23382</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut826_23395</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y208.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut826_23395</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y208.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y209.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y209.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y210.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.087</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_65_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y210.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][919_23386</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut933_23375</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y210.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut933_23375</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y210.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][918_23384</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut936_23378</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y212.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.205</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][916_23379</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y212.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg&lt;6&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/lut343_22937</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_9</twBEL></twPathDel><twLogDel>5.456</twLogDel><twRouteDel>20.880</twRouteDel><twTotDel>26.336</twTotDel><twDestClk twEdge ="twRising">clk_300M</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="255"><twUnconstPath anchorID="256" twDataPathType="twDataPathMaxDelay" ><twTotDel>29.635</twTotDel><twSrc BELType="FF">U14_BTC/FREQ_STEP_2</twSrc><twDest BELType="FF">U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_9</twDest><twDel>26.259</twDel><twSUTime>0.070</twSUTime><twTotPathDel>26.329</twTotPathDel><twClkSkew dest = "0.037" src = "3.183">3.146</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/FREQ_STEP_2</twSrc><twDest BELType='FF'>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_9</twDest><twLogLvls>25</twLogLvls><twSrcSite>SLICE_X53Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X53Y121.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>FREQ_STEP&lt;3&gt;</twComp><twBEL>U14_BTC/FREQ_STEP_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y194.A1</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">5.166</twDelInfo><twComp>FREQ_STEP&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y194.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_23358</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut295_23393</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y182.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.160</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut295_23393</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y182.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_23486</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut296_23486</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y181.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_23486</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y181.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut334_23488</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut297_23498</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y180.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut297_23498</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y180.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y181.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y181.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y185.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.994</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0138&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y185.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut400_23505</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut400_23505</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y186.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut400_23505</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y186.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0143_cy&lt;8&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0143_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0143_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y192.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0143&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y192.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut507_23449</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y192.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y192.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut508_23450</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y192.B4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut508_23450</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y192.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y193.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y193.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y197.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_47_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y197.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut613_23430</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut613_23430</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y200.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut613_23430</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y200.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][974_23438</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut614_23431</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y199.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut614_23431</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y199.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_53_OUT_lut&lt;6&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_lut&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y199.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0153_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y199.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_53_OUT_lut&lt;6&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_lut&lt;6&gt;_rt</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_53_OUT_lut&lt;6&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y201.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_53_OUT_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut719_23412</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y201.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y201.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut720_23413</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y205.B5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut720_23413</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y205.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y212.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_59_OUT_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y212.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut866_23392</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut825_23394</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y210.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut825_23394</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y210.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut941_23382</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut826_23395</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y208.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut826_23395</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y208.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y209.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y209.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y210.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.087</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_65_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y210.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][919_23386</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut933_23375</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y210.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut933_23375</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y210.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][918_23384</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut936_23378</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y212.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.205</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][916_23379</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y212.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg&lt;6&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/lut343_22937</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_9</twBEL></twPathDel><twLogDel>5.277</twLogDel><twRouteDel>21.052</twRouteDel><twTotDel>26.329</twTotDel><twDestClk twEdge ="twRising">clk_300M</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="219342924556" iCriticalPaths="0" sType="EndPoint">Paths for end point U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_8 (SLICE_X85Y212.A2), 219342924556 paths
</twPathRptBanner><twPathRpt anchorID="257"><twUnconstPath anchorID="258" twDataPathType="twDataPathMaxDelay" ><twTotDel>29.633</twTotDel><twSrc BELType="FF">U14_BTC/FREQ_STEP_2</twSrc><twDest BELType="FF">U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_8</twDest><twDel>26.254</twDel><twSUTime>0.073</twSUTime><twTotPathDel>26.327</twTotPathDel><twClkSkew dest = "0.037" src = "3.183">3.146</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/FREQ_STEP_2</twSrc><twDest BELType='FF'>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_8</twDest><twLogLvls>24</twLogLvls><twSrcSite>SLICE_X53Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X53Y121.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>FREQ_STEP&lt;3&gt;</twComp><twBEL>U14_BTC/FREQ_STEP_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y194.A1</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">5.166</twDelInfo><twComp>FREQ_STEP&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y194.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_23358</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut295_23393</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y182.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.160</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut295_23393</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y182.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_23486</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut296_23486</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y181.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_23486</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y181.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut334_23488</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut297_23498</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y180.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut297_23498</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y180.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y181.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y181.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y185.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.994</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0138&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y185.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut400_23505</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut400_23505</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y186.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut400_23505</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y186.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0143_cy&lt;8&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0143_lut&lt;6&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0143_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y192.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0143&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y192.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut507_23449</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y192.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y192.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut508_23450</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y192.B4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut508_23450</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y192.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y193.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y193.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y197.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_47_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y197.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut613_23430</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut613_23430</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y200.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut613_23430</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y200.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][974_23438</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut614_23431</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y199.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut614_23431</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y199.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_53_OUT_lut&lt;6&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_lut&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y199.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0153_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y199.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_53_OUT_lut&lt;6&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_lut&lt;6&gt;_rt</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_53_OUT_lut&lt;6&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y201.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_53_OUT_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut719_23412</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y201.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y201.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut720_23413</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y205.B5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut720_23413</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y205.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y212.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_59_OUT_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y212.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut866_23392</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut825_23394</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y210.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut825_23394</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y210.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut941_23382</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut826_23395</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y208.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut826_23395</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y208.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y210.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.076</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_65_OUT_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y210.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][918_23384</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut930_23373</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y210.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut930_23373</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y210.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][919_23386</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut939_23381</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y212.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.221</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut939_23381</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y212.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg&lt;6&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/lut326_22932</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_8</twBEL></twPathDel><twLogDel>5.393</twLogDel><twRouteDel>20.934</twRouteDel><twTotDel>26.327</twTotDel><twDestClk twEdge ="twRising">clk_300M</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="259"><twUnconstPath anchorID="260" twDataPathType="twDataPathMaxDelay" ><twTotDel>29.598</twTotDel><twSrc BELType="FF">U14_BTC/FREQ_STEP_2</twSrc><twDest BELType="FF">U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_8</twDest><twDel>26.219</twDel><twSUTime>0.073</twSUTime><twTotPathDel>26.292</twTotPathDel><twClkSkew dest = "0.037" src = "3.183">3.146</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/FREQ_STEP_2</twSrc><twDest BELType='FF'>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_8</twDest><twLogLvls>25</twLogLvls><twSrcSite>SLICE_X53Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X53Y121.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>FREQ_STEP&lt;3&gt;</twComp><twBEL>U14_BTC/FREQ_STEP_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y194.A1</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">5.166</twDelInfo><twComp>FREQ_STEP&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y194.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_23358</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut295_23393</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y182.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.160</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut295_23393</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y182.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_23486</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut296_23486</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y181.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_23486</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y181.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut334_23488</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut297_23498</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y180.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut297_23498</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y180.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y181.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y181.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y185.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.994</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0138&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y185.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut400_23505</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut400_23505</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y186.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut400_23505</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y186.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0143_cy&lt;8&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0143_lut&lt;6&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0143_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y192.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0143&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y192.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut507_23449</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y192.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y192.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut508_23450</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y192.B4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut508_23450</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y192.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y193.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y193.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y197.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_47_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y197.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut613_23430</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut613_23430</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y200.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut613_23430</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y200.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][974_23438</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut614_23431</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y199.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut614_23431</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y199.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_53_OUT_lut&lt;6&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_lut&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y199.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0153_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y199.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_53_OUT_lut&lt;6&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_lut&lt;6&gt;_rt</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_53_OUT_lut&lt;6&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y201.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_53_OUT_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut719_23412</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y201.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y201.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut720_23413</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y205.D1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut720_23413</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y205.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y206.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y206.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0158&lt;10&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y212.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.977</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_59_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y212.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut866_23392</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut825_23394</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y210.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut825_23394</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y210.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut941_23382</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut826_23395</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y208.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut826_23395</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y208.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y210.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.076</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_65_OUT_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y210.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][918_23384</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut930_23373</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y210.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut930_23373</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y210.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][919_23386</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut939_23381</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y212.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.221</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut939_23381</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y212.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg&lt;6&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/lut326_22932</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_8</twBEL></twPathDel><twLogDel>5.381</twLogDel><twRouteDel>20.911</twRouteDel><twTotDel>26.292</twTotDel><twDestClk twEdge ="twRising">clk_300M</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="261"><twUnconstPath anchorID="262" twDataPathType="twDataPathMaxDelay" ><twTotDel>29.597</twTotDel><twSrc BELType="FF">U14_BTC/FREQ_STEP_2</twSrc><twDest BELType="FF">U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_8</twDest><twDel>26.218</twDel><twSUTime>0.073</twSUTime><twTotPathDel>26.291</twTotPathDel><twClkSkew dest = "0.037" src = "3.183">3.146</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/FREQ_STEP_2</twSrc><twDest BELType='FF'>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_8</twDest><twLogLvls>25</twLogLvls><twSrcSite>SLICE_X53Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X53Y121.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>FREQ_STEP&lt;3&gt;</twComp><twBEL>U14_BTC/FREQ_STEP_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y194.A1</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">5.166</twDelInfo><twComp>FREQ_STEP&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y194.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_23358</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut295_23393</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y182.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.160</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut295_23393</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y182.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_23486</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut296_23486</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y181.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_23486</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y181.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut334_23488</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut297_23498</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y180.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut297_23498</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y180.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y181.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y181.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y185.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.994</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0138&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y185.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut400_23505</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut400_23505</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y186.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut400_23505</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y186.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0143_cy&lt;8&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0143_lut&lt;6&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0143_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y192.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0143&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y192.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut507_23449</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y192.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y192.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut508_23450</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y192.B4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut508_23450</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y192.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y193.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y193.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y197.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_47_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y197.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut613_23430</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut613_23430</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y200.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut613_23430</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y200.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][974_23438</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut614_23431</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y199.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut614_23431</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y199.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_53_OUT_lut&lt;6&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_lut&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y199.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0153_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y199.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_53_OUT_lut&lt;6&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_lut&lt;6&gt;_rt</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_53_OUT_lut&lt;6&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y201.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_53_OUT_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut719_23412</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y201.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y201.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut720_23413</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y205.B5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut720_23413</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y205.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y212.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_59_OUT_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y212.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut866_23392</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut825_23394</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y210.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut825_23394</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y210.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut941_23382</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut826_23395</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y208.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut826_23395</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y208.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y209.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y209.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y210.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_65_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y210.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][918_23384</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut930_23373</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y210.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut930_23373</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y210.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][919_23386</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut939_23381</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y212.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.221</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut939_23381</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y212.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg&lt;6&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/lut326_22932</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_8</twBEL></twPathDel><twLogDel>5.471</twLogDel><twRouteDel>20.820</twRouteDel><twTotDel>26.291</twTotDel><twDestClk twEdge ="twRising">clk_300M</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="182756073537" iCriticalPaths="0" sType="EndPoint">Paths for end point U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_10 (SLICE_X84Y212.C2), 182756073537 paths
</twPathRptBanner><twPathRpt anchorID="263"><twUnconstPath anchorID="264" twDataPathType="twDataPathMaxDelay" ><twTotDel>29.468</twTotDel><twSrc BELType="FF">U14_BTC/FREQ_STEP_2</twSrc><twDest BELType="FF">U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_10</twDest><twDel>26.132</twDel><twSUTime>0.030</twSUTime><twTotPathDel>26.162</twTotPathDel><twClkSkew dest = "0.037" src = "3.183">3.146</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/FREQ_STEP_2</twSrc><twDest BELType='FF'>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_10</twDest><twLogLvls>25</twLogLvls><twSrcSite>SLICE_X53Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X53Y121.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>FREQ_STEP&lt;3&gt;</twComp><twBEL>U14_BTC/FREQ_STEP_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y194.A1</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">5.166</twDelInfo><twComp>FREQ_STEP&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y194.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_23358</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut295_23393</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y182.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.160</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut295_23393</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y182.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_23486</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut296_23486</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y181.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_23486</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y181.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut334_23488</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut297_23498</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y180.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut297_23498</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y180.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y181.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y181.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y185.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.994</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0138&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y185.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut400_23505</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut400_23505</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y186.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut400_23505</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y186.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0143_cy&lt;8&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0143_lut&lt;6&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0143_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y192.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0143&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y192.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut507_23449</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y192.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y192.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut508_23450</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y192.B4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut508_23450</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y192.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y193.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y193.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y197.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_47_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y197.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut613_23430</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut613_23430</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y200.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut613_23430</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y200.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][974_23438</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut614_23431</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y199.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut614_23431</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y199.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_53_OUT_lut&lt;6&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_lut&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y199.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0153_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y199.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_53_OUT_lut&lt;6&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_lut&lt;6&gt;_rt</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_53_OUT_lut&lt;6&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y201.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_53_OUT_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut719_23412</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y201.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y201.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut720_23413</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y205.B5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut720_23413</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y205.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y212.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_59_OUT_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y212.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut866_23392</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut825_23394</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y210.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut825_23394</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y210.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut941_23382</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut826_23395</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y208.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut826_23395</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y208.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y209.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y209.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y210.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.087</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_65_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y210.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][919_23386</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut933_23375</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y210.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut933_23375</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y210.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][919_23386</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut934_23376</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y212.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][915_23377</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y212.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg&lt;10&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/lut359_22941</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_10</twBEL></twPathDel><twLogDel>5.428</twLogDel><twRouteDel>20.734</twRouteDel><twTotDel>26.162</twTotDel><twDestClk twEdge ="twRising">clk_300M</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="265"><twUnconstPath anchorID="266" twDataPathType="twDataPathMaxDelay" ><twTotDel>29.433</twTotDel><twSrc BELType="FF">U14_BTC/FREQ_STEP_2</twSrc><twDest BELType="FF">U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_10</twDest><twDel>26.097</twDel><twSUTime>0.030</twSUTime><twTotPathDel>26.127</twTotPathDel><twClkSkew dest = "0.037" src = "3.183">3.146</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/FREQ_STEP_2</twSrc><twDest BELType='FF'>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_10</twDest><twLogLvls>26</twLogLvls><twSrcSite>SLICE_X53Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X53Y121.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>FREQ_STEP&lt;3&gt;</twComp><twBEL>U14_BTC/FREQ_STEP_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y194.A1</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">5.166</twDelInfo><twComp>FREQ_STEP&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y194.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_23358</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut295_23393</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y182.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.160</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut295_23393</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y182.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_23486</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut296_23486</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y181.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_23486</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y181.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut334_23488</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut297_23498</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y180.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut297_23498</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y180.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y181.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y181.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y185.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.994</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0138&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y185.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut400_23505</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut400_23505</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y186.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut400_23505</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y186.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0143_cy&lt;8&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0143_lut&lt;6&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0143_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y192.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0143&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y192.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut507_23449</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y192.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y192.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut508_23450</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y192.B4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut508_23450</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y192.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y193.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y193.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y197.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_47_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y197.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut613_23430</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut613_23430</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y200.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut613_23430</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y200.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][974_23438</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut614_23431</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y199.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut614_23431</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y199.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_53_OUT_lut&lt;6&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_lut&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y199.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0153_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y199.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_53_OUT_lut&lt;6&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_lut&lt;6&gt;_rt</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_53_OUT_lut&lt;6&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y201.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_53_OUT_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut719_23412</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y201.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y201.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut720_23413</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y205.D1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut720_23413</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y205.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y206.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y206.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0158&lt;10&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y212.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.977</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_59_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y212.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut866_23392</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut825_23394</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y210.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut825_23394</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y210.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut941_23382</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut826_23395</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y208.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut826_23395</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y208.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y209.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y209.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y210.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.087</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_65_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y210.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][919_23386</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut933_23375</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y210.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut933_23375</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y210.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][919_23386</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut934_23376</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y212.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][915_23377</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y212.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg&lt;10&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/lut359_22941</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_10</twBEL></twPathDel><twLogDel>5.416</twLogDel><twRouteDel>20.711</twRouteDel><twTotDel>26.127</twTotDel><twDestClk twEdge ="twRising">clk_300M</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="267"><twUnconstPath anchorID="268" twDataPathType="twDataPathMaxDelay" ><twTotDel>29.426</twTotDel><twSrc BELType="FF">U14_BTC/FREQ_STEP_2</twSrc><twDest BELType="FF">U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_10</twDest><twDel>26.090</twDel><twSUTime>0.030</twSUTime><twTotPathDel>26.120</twTotPathDel><twClkSkew dest = "0.037" src = "3.183">3.146</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/FREQ_STEP_2</twSrc><twDest BELType='FF'>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_10</twDest><twLogLvls>25</twLogLvls><twSrcSite>SLICE_X53Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X53Y121.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>FREQ_STEP&lt;3&gt;</twComp><twBEL>U14_BTC/FREQ_STEP_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y194.A1</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">5.166</twDelInfo><twComp>FREQ_STEP&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y194.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_23358</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut295_23393</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y182.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.160</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut295_23393</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y182.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_23486</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut296_23486</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y181.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_23486</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y181.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut334_23488</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut297_23498</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y180.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut297_23498</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y180.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y181.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y181.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y185.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.994</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0138&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y185.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut400_23505</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut400_23505</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y186.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut400_23505</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y186.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0143_cy&lt;8&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0143_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0143_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y192.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0143&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y192.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut507_23449</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y192.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y192.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut508_23450</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y192.B4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut508_23450</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y192.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y193.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y193.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y197.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_47_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y197.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut613_23430</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut613_23430</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y200.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut613_23430</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y200.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][974_23438</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut614_23431</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y199.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut614_23431</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y199.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_53_OUT_lut&lt;6&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_lut&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y199.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0153_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y199.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_53_OUT_lut&lt;6&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_lut&lt;6&gt;_rt</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_53_OUT_lut&lt;6&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y201.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_53_OUT_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut719_23412</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y201.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y201.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut720_23413</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y205.B5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut720_23413</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y205.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y212.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_59_OUT_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y212.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut866_23392</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut825_23394</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y210.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut825_23394</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y210.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut941_23382</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut826_23395</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y208.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut826_23395</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y208.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y209.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y209.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y210.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.087</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_68_o_GND_68_o_sub_65_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y210.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][919_23386</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut933_23375</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y210.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut933_23375</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y210.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][919_23386</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut934_23376</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y212.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][915_23377</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y212.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg&lt;10&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/lut359_22941</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_10</twBEL></twPathDel><twLogDel>5.237</twLogDel><twRouteDel>20.883</twRouteDel><twTotDel>26.120</twTotDel><twDestClk twEdge ="twRising">clk_300M</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_CLK_BUS_CLK_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y21.ADDRBWRADDRL8), 1 path
</twPathRptBanner><twPathRpt anchorID="269"><twUnconstPath anchorID="270" twDataPathType="twDataPathMinDelay" ><twTotDel>1.527</twTotDel><twSrc BELType="FF">U14_BTC/adc_snap_addr_7</twSrc><twDest BELType="RAM">U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twDel>0.315</twDel><twSUTime>0.097</twSUTime><twTotPathDel>0.218</twTotPathDel><twClkSkew dest = "-0.105" src = "1.364">1.469</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U14_BTC/adc_snap_addr_7</twSrc><twDest BELType='RAM'>U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X53Y105.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>adc_snap_addr&lt;7&gt;</twComp><twBEL>U14_BTC/adc_snap_addr_7</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y21.ADDRBWRADDRL8</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.217</twDelInfo><twComp>adc_snap_addr&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y21.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twRising">-0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.001</twLogDel><twRouteDel>0.217</twRouteDel><twTotDel>0.218</twTotDel><twDestClk twEdge ="twRising">clk_300M</twDestClk><twPctLog>0.5</twPctLog><twPctRoute>99.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y21.ADDRBWRADDRU8), 1 path
</twPathRptBanner><twPathRpt anchorID="271"><twUnconstPath anchorID="272" twDataPathType="twDataPathMinDelay" ><twTotDel>1.528</twTotDel><twSrc BELType="FF">U14_BTC/adc_snap_addr_7</twSrc><twDest BELType="RAM">U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twDel>0.316</twDel><twSUTime>0.097</twSUTime><twTotPathDel>0.219</twTotPathDel><twClkSkew dest = "-0.105" src = "1.364">1.469</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U14_BTC/adc_snap_addr_7</twSrc><twDest BELType='RAM'>U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X53Y105.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>adc_snap_addr&lt;7&gt;</twComp><twBEL>U14_BTC/adc_snap_addr_7</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y21.ADDRBWRADDRU8</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>adc_snap_addr&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y21.CLKBWRCLKU</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twRising">-0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.001</twLogDel><twRouteDel>0.218</twRouteDel><twTotDel>0.219</twTotDel><twDestClk twEdge ="twRising">clk_300M</twDestClk><twPctLog>0.5</twPctLog><twPctRoute>99.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y21.ADDRBWRADDRL7), 1 path
</twPathRptBanner><twPathRpt anchorID="273"><twUnconstPath anchorID="274" twDataPathType="twDataPathMinDelay" ><twTotDel>1.538</twTotDel><twSrc BELType="FF">U14_BTC/adc_snap_addr_6</twSrc><twDest BELType="RAM">U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twDel>0.326</twDel><twSUTime>0.097</twSUTime><twTotPathDel>0.229</twTotPathDel><twClkSkew dest = "-0.105" src = "1.364">1.469</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U14_BTC/adc_snap_addr_6</twSrc><twDest BELType='RAM'>U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X53Y105.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>adc_snap_addr&lt;7&gt;</twComp><twBEL>U14_BTC/adc_snap_addr_6</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y21.ADDRBWRADDRL7</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>adc_snap_addr&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y21.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twRising">-0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.001</twLogDel><twRouteDel>0.228</twRouteDel><twTotDel>0.229</twTotDel><twDestClk twEdge ="twRising">clk_300M</twDestClk><twPctLog>0.4</twPctLog><twPctRoute>99.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="275" twConstType="PATHDELAY" ><twConstHead uID="25"><twConstName UCFConstName="" ScopeName="">TS_BUS_CLK_CLK = MAXDELAY FROM TIMEGRP &quot;SYS_CLK&quot; TO TIMEGRP &quot;BUS_CLK&quot; 15 ns;</twConstName><twItemCnt>74</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>36</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.255</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U14_BTC/lad_out_0 (SLICE_X63Y115.A1), 2 paths
</twPathRptBanner><twPathRpt anchorID="276"><twConstPath anchorID="277" twDataPathType="twDataPathFromToDelay"><twSlack>9.745</twSlack><twSrc BELType="FF">U_DDC_Digital_gain_L/max_iq_reg_32</twSrc><twDest BELType="FF">U14_BTC/lad_out_0</twDest><twTotPathDel>8.142</twTotPathDel><twClkSkew dest = "3.003" src = "-0.044">-3.047</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_DDC_Digital_gain_L/max_iq_reg_32</twSrc><twDest BELType='FF'>U14_BTC/lad_out_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X67Y162.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X67Y162.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>max_ddc_L&lt;31&gt;</twComp><twBEL>U_DDC_Digital_gain_L/max_iq_reg_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y137.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.085</twDelInfo><twComp>max_ddc_L&lt;32&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y137.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/lut2096_159</twComp><twBEL>U14_BTC/lut2055_119</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y118.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.636</twDelInfo><twComp>U14_BTC/lut2055_119</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/lut2570_621</twComp><twBEL>U14_BTC/lut2057_121</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y129.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.478</twDelInfo><twComp>U14_BTC/lut2057_121</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y129.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>SCALED_COEFF_PRE_I&lt;11&gt;</twComp><twBEL>U14_BTC/lut2059_123</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y111.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.118</twDelInfo><twComp>U14_BTC/lut2059_123</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y111.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/FREQEQUA_WADDR&lt;14&gt;</twComp><twBEL>U14_BTC/lut2064_128</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y115.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>U14_BTC/lut2064_128</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y115.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>LAD_OUT_0_OBUF</twComp><twBEL>U14_BTC/lut2065_129</twBEL><twBEL>U14_BTC/lad_out_0</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>7.375</twRouteDel><twTotDel>8.142</twTotDel><twDestClk twEdge ="twRising">BUS_CLK_BUFGP</twDestClk><twPctLog>9.4</twPctLog><twPctRoute>90.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="278"><twConstPath anchorID="279" twDataPathType="twDataPathFromToDelay"><twSlack>10.757</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_0</twSrc><twDest BELType="FF">U14_BTC/lad_out_0</twDest><twTotPathDel>7.197</twTotPathDel><twClkSkew dest = "3.003" src = "-0.111">-3.114</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_0</twSrc><twDest BELType='FF'>U14_BTC/lad_out_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X52Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X52Y60.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>adc_max_min_R&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y92.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.668</twDelInfo><twComp>adc_max_min_R&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/lut1943_7</twComp><twBEL>U14_BTC/lut2054_118</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y118.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.149</twDelInfo><twComp>U14_BTC/lut2054_118</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/lut2570_621</twComp><twBEL>U14_BTC/lut2057_121</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y129.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.478</twDelInfo><twComp>U14_BTC/lut2057_121</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y129.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>SCALED_COEFF_PRE_I&lt;11&gt;</twComp><twBEL>U14_BTC/lut2059_123</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y111.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.118</twDelInfo><twComp>U14_BTC/lut2059_123</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y111.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/FREQEQUA_WADDR&lt;14&gt;</twComp><twBEL>U14_BTC/lut2064_128</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y115.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>U14_BTC/lut2064_128</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y115.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>LAD_OUT_0_OBUF</twComp><twBEL>U14_BTC/lut2065_129</twBEL><twBEL>U14_BTC/lad_out_0</twBEL></twPathDel><twLogDel>0.726</twLogDel><twRouteDel>6.471</twRouteDel><twTotDel>7.197</twTotDel><twDestClk twEdge ="twRising">BUS_CLK_BUFGP</twDestClk><twPctLog>10.1</twPctLog><twPctRoute>89.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point U14_BTC/lad_out_11 (SLICE_X60Y116.A4), 3 paths
</twPathRptBanner><twPathRpt anchorID="280"><twConstPath anchorID="281" twDataPathType="twDataPathFromToDelay"><twSlack>10.312</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_31</twSrc><twDest BELType="FF">U14_BTC/lad_out_11</twDest><twTotPathDel>7.734</twTotPathDel><twClkSkew dest = "2.999" src = "-0.207">-3.206</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_31</twSrc><twDest BELType='FF'>U14_BTC/lad_out_11</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X55Y154.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X55Y154.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>adc_max_min_L&lt;14&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y128.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.348</twDelInfo><twComp>adc_max_min_L&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>SCALED_COEFF_AFT_I&lt;11&gt;</twComp><twBEL>U14_BTC/lut2510_563</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y116.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>U14_BTC/lut2510_563</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y116.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>LAD_OUT_11_OBUF</twComp><twBEL>U14_BTC/lut2519_572</twBEL><twBEL>U14_BTC/lad_out_11</twBEL></twPathDel><twLogDel>0.435</twLogDel><twRouteDel>7.299</twRouteDel><twTotDel>7.734</twTotDel><twDestClk twEdge ="twRising">BUS_CLK_BUFGP</twDestClk><twPctLog>5.6</twPctLog><twPctRoute>94.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="282"><twConstPath anchorID="283" twDataPathType="twDataPathFromToDelay"><twSlack>12.600</twSlack><twSrc BELType="FF">U_DDC_Digital_gain_L/max_iq_reg_27</twSrc><twDest BELType="FF">U14_BTC/lad_out_11</twDest><twTotPathDel>5.283</twTotPathDel><twClkSkew dest = "2.999" src = "-0.044">-3.043</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_DDC_Digital_gain_L/max_iq_reg_27</twSrc><twDest BELType='FF'>U14_BTC/lad_out_11</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X68Y162.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X68Y162.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>max_ddc_L&lt;27&gt;</twComp><twBEL>U_DDC_Digital_gain_L/max_iq_reg_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.740</twDelInfo><twComp>max_ddc_L&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y134.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/lut2011_75</twComp><twBEL>U14_BTC/lut2503_556</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y133.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>U14_BTC/lut2503_556</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y133.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/lut2504_557</twComp><twBEL>U14_BTC/lut2504_557</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y133.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U14_BTC/lut2504_557</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y133.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/lut2504_557</twComp><twBEL>U14_BTC/lut2505_558</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y128.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>U14_BTC/lut2505_558</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>SCALED_COEFF_AFT_I&lt;11&gt;</twComp><twBEL>U14_BTC/lut2509_562</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y128.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>U14_BTC/lut2509_562</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>SCALED_COEFF_AFT_I&lt;11&gt;</twComp><twBEL>U14_BTC/lut2510_563</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y116.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>U14_BTC/lut2510_563</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y116.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>LAD_OUT_11_OBUF</twComp><twBEL>U14_BTC/lut2519_572</twBEL><twBEL>U14_BTC/lad_out_11</twBEL></twPathDel><twLogDel>0.751</twLogDel><twRouteDel>4.532</twRouteDel><twTotDel>5.283</twTotDel><twDestClk twEdge ="twRising">BUS_CLK_BUFGP</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="284"><twConstPath anchorID="285" twDataPathType="twDataPathFromToDelay"><twSlack>12.708</twSlack><twSrc BELType="FF">U_DDC_Digital_gain_L/max_iq_reg_11</twSrc><twDest BELType="FF">U14_BTC/lad_out_11</twDest><twTotPathDel>5.175</twTotPathDel><twClkSkew dest = "2.999" src = "-0.044">-3.043</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_DDC_Digital_gain_L/max_iq_reg_11</twSrc><twDest BELType='FF'>U14_BTC/lad_out_11</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X68Y160.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X68Y160.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>max_ddc_L&lt;11&gt;</twComp><twBEL>U_DDC_Digital_gain_L/max_iq_reg_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y133.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.509</twDelInfo><twComp>max_ddc_L&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y133.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/lut2504_557</twComp><twBEL>U14_BTC/lut2504_557</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y133.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U14_BTC/lut2504_557</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y133.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/lut2504_557</twComp><twBEL>U14_BTC/lut2505_558</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y128.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>U14_BTC/lut2505_558</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>SCALED_COEFF_AFT_I&lt;11&gt;</twComp><twBEL>U14_BTC/lut2509_562</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y128.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>U14_BTC/lut2509_562</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>SCALED_COEFF_AFT_I&lt;11&gt;</twComp><twBEL>U14_BTC/lut2510_563</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y116.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>U14_BTC/lut2510_563</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y116.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>LAD_OUT_11_OBUF</twComp><twBEL>U14_BTC/lut2519_572</twBEL><twBEL>U14_BTC/lad_out_11</twBEL></twPathDel><twLogDel>0.683</twLogDel><twRouteDel>4.492</twRouteDel><twTotDel>5.175</twTotDel><twDestClk twEdge ="twRising">BUS_CLK_BUFGP</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U14_BTC/lad_out_0 (SLICE_X63Y115.A5), 2 paths
</twPathRptBanner><twPathRpt anchorID="286"><twConstPath anchorID="287" twDataPathType="twDataPathFromToDelay"><twSlack>10.341</twSlack><twSrc BELType="RAM">U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">U14_BTC/lad_out_0</twDest><twTotPathDel>7.606</twTotPathDel><twClkSkew dest = "3.003" src = "-0.104">-3.107</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>U14_BTC/lad_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X3Y19.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising">clk_300M</twSrcClk><twPathDel><twSite>RAMB36_X3Y19.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y101.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.827</twDelInfo><twComp>adc_snap_data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/RST_REG&lt;13&gt;</twComp><twBEL>U14_BTC/lut1945_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y100.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>U14_BTC/lut1945_9</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/lut1940_4</twComp><twBEL>U14_BTC/lut1978_42</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y115.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.903</twDelInfo><twComp>U14_BTC/lut1978_42</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y115.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>LAD_OUT_0_OBUF</twComp><twBEL>U14_BTC/lut2065_129</twBEL><twBEL>U14_BTC/lad_out_0</twBEL></twPathDel><twLogDel>2.282</twLogDel><twRouteDel>5.324</twRouteDel><twTotDel>7.606</twTotDel><twDestClk twEdge ="twRising">BUS_CLK_BUFGP</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="288"><twConstPath anchorID="289" twDataPathType="twDataPathFromToDelay"><twSlack>11.516</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_snap_buffer/snap_capture_ready_reg</twSrc><twDest BELType="FF">U14_BTC/lad_out_0</twDest><twTotPathDel>6.550</twTotPathDel><twClkSkew dest = "3.003" src = "-0.223">-3.226</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_snap_buffer/snap_capture_ready_reg</twSrc><twDest BELType='FF'>U14_BTC/lad_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X55Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X55Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>snap_capture_ready</twComp><twBEL>U1_adc_if_check_snap/U_adc_snap_buffer/snap_capture_ready_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y101.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.507</twDelInfo><twComp>snap_capture_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/RST_REG&lt;13&gt;</twComp><twBEL>U14_BTC/lut1945_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y100.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>U14_BTC/lut1945_9</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/lut1940_4</twComp><twBEL>U14_BTC/lut1978_42</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y115.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.903</twDelInfo><twComp>U14_BTC/lut1978_42</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y115.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>LAD_OUT_0_OBUF</twComp><twBEL>U14_BTC/lut2065_129</twBEL><twBEL>U14_BTC/lad_out_0</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>6.004</twRouteDel><twTotDel>6.550</twTotDel><twDestClk twEdge ="twRising">BUS_CLK_BUFGP</twDestClk><twPctLog>8.3</twPctLog><twPctRoute>91.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_BUS_CLK_CLK = MAXDELAY FROM TIMEGRP &quot;SYS_CLK&quot; TO TIMEGRP &quot;BUS_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point U14_BTC/lad_out_9 (SLICE_X60Y120.A6), 3 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="290"><twSlack>0.001</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_1</twSrc><twDest BELType="FF">U14_BTC/lad_out_9</twDest><twClkSkew dest = "1.528" src = "-0.227">1.755</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_1</twSrc><twDest BELType='FF'>U14_BTC/lad_out_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X52Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X52Y70.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>adc_max_min_R&lt;10&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y106.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>adc_max_min_R&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y106.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U14_BTC/lut2427_482</twComp><twBEL>U14_BTC/lut2427_482</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y125.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>U14_BTC/lut2427_482</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U14_BTC/FREQEQUA_WADDR&lt;15&gt;</twComp><twBEL>U14_BTC/lut2428_483</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y120.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.157</twDelInfo><twComp>U14_BTC/lut2428_483</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X60Y120.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>LAD_OUT_9_OBUF</twComp><twBEL>U14_BTC/lut2439_494</twBEL><twBEL>U14_BTC/lad_out_9</twBEL></twPathDel><twLogDel>0.107</twLogDel><twRouteDel>1.809</twRouteDel><twTotDel>1.916</twTotDel><twDestClk twEdge ="twRising">BUS_CLK_BUFGP</twDestClk><twPctLog>5.6</twPctLog><twPctRoute>94.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="291"><twSlack>0.530</twSlack><twSrc BELType="FF">U_DDC_Digital_gain_L/max_iq_reg_25</twSrc><twDest BELType="FF">U14_BTC/lad_out_9</twDest><twClkSkew dest = "1.528" src = "-0.195">1.723</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_DDC_Digital_gain_L/max_iq_reg_25</twSrc><twDest BELType='FF'>U14_BTC/lad_out_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X68Y162.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X68Y162.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>max_ddc_L&lt;27&gt;</twComp><twBEL>U_DDC_Digital_gain_L/max_iq_reg_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y137.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.700</twDelInfo><twComp>max_ddc_L&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y137.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.077</twDelInfo><twComp>U14_BTC/lut2096_159</twComp><twBEL>U14_BTC/lut2425_480</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y125.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>U14_BTC/lut2425_480</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U14_BTC/FREQEQUA_WADDR&lt;15&gt;</twComp><twBEL>U14_BTC/lut2428_483</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y120.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.157</twDelInfo><twComp>U14_BTC/lut2428_483</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X60Y120.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>LAD_OUT_9_OBUF</twComp><twBEL>U14_BTC/lut2439_494</twBEL><twBEL>U14_BTC/lad_out_9</twBEL></twPathDel><twLogDel>0.150</twLogDel><twRouteDel>2.263</twRouteDel><twTotDel>2.413</twTotDel><twDestClk twEdge ="twRising">BUS_CLK_BUFGP</twDestClk><twPctLog>6.2</twPctLog><twPctRoute>93.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="292"><twSlack>1.504</twSlack><twSrc BELType="FF">U_DDC_Digital_gain_L/max_iq_reg_9</twSrc><twDest BELType="FF">U14_BTC/lad_out_9</twDest><twClkSkew dest = "1.528" src = "-0.195">1.723</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_DDC_Digital_gain_L/max_iq_reg_9</twSrc><twDest BELType='FF'>U14_BTC/lad_out_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X68Y160.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X68Y160.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>max_ddc_L&lt;11&gt;</twComp><twBEL>U_DDC_Digital_gain_L/max_iq_reg_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y125.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.157</twDelInfo><twComp>max_ddc_L&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U14_BTC/FREQEQUA_WADDR&lt;15&gt;</twComp><twBEL>U14_BTC/lut2428_483</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y120.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.157</twDelInfo><twComp>U14_BTC/lut2428_483</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X60Y120.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>LAD_OUT_9_OBUF</twComp><twBEL>U14_BTC/lut2439_494</twBEL><twBEL>U14_BTC/lad_out_9</twBEL></twPathDel><twLogDel>0.073</twLogDel><twRouteDel>3.314</twRouteDel><twTotDel>3.387</twTotDel><twDestClk twEdge ="twRising">BUS_CLK_BUFGP</twDestClk><twPctLog>2.2</twPctLog><twPctRoute>97.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point U14_BTC/lad_out_14 (SLICE_X58Y111.A6), 4 paths
</twPathRptBanner><twRacePath anchorID="293"><twSlack>0.012</twSlack><twSrc BELType="FF">U_DDC_Digital_gain_L/max_iq_reg_30</twSrc><twDest BELType="FF">U14_BTC/lad_out_14</twDest><twClkSkew dest = "1.525" src = "-0.196">1.721</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_DDC_Digital_gain_L/max_iq_reg_30</twSrc><twDest BELType='FF'>U14_BTC/lad_out_14</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X67Y162.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X67Y162.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>max_ddc_L&lt;31&gt;</twComp><twBEL>U_DDC_Digital_gain_L/max_iq_reg_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y125.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>max_ddc_L&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y125.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U14_BTC/lut2016_80</twComp><twBEL>U14_BTC/lut2609_659</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y125.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>U14_BTC/lut2609_659</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y125.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.080</twDelInfo><twComp>U14_BTC/lut2016_80</twComp><twBEL>U14_BTC/lut2610_660</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y125.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>U14_BTC/lut2610_660</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y125.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U14_BTC/lut2612_662</twComp><twBEL>U14_BTC/lut2612_662</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y111.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>U14_BTC/lut2612_662</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y111.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>LAD_OUT_14_OBUF</twComp><twBEL>U14_BTC/lut2623_673</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y111.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>U14_BTC/lut2623_673</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X58Y111.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.055</twDelInfo><twComp>LAD_OUT_14_OBUF</twComp><twBEL>U14_BTC/lut2638_688</twBEL><twBEL>U14_BTC/lad_out_14</twBEL></twPathDel><twLogDel>0.225</twLogDel><twRouteDel>1.668</twRouteDel><twTotDel>1.893</twTotDel><twDestClk twEdge ="twRising">BUS_CLK_BUFGP</twDestClk><twPctLog>11.9</twPctLog><twPctRoute>88.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="294"><twSlack>0.186</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_6</twSrc><twDest BELType="FF">U14_BTC/lad_out_14</twDest><twClkSkew dest = "1.525" src = "-0.226">1.751</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_6</twSrc><twDest BELType='FF'>U14_BTC/lad_out_14</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X52Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X52Y71.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>adc_max_min_R&lt;14&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y110.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>adc_max_min_R&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y110.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U14_BTC/lut2621_671</twComp><twBEL>U14_BTC/lut2621_671</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y105.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>U14_BTC/lut2621_671</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U14_BTC/adc_snap_addr&lt;14&gt;</twComp><twBEL>U14_BTC/lut2622_672</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y111.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>U14_BTC/lut2622_672</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y111.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>LAD_OUT_14_OBUF</twComp><twBEL>U14_BTC/lut2623_673</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y111.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>U14_BTC/lut2623_673</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X58Y111.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.055</twDelInfo><twComp>LAD_OUT_14_OBUF</twComp><twBEL>U14_BTC/lut2638_688</twBEL><twBEL>U14_BTC/lad_out_14</twBEL></twPathDel><twLogDel>0.162</twLogDel><twRouteDel>1.935</twRouteDel><twTotDel>2.097</twTotDel><twDestClk twEdge ="twRising">BUS_CLK_BUFGP</twDestClk><twPctLog>7.7</twPctLog><twPctRoute>92.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="295"><twSlack>0.749</twSlack><twSrc BELType="FF">U_DDC_Digital_gain_L/max_iq_reg_14</twSrc><twDest BELType="FF">U14_BTC/lad_out_14</twDest><twClkSkew dest = "1.525" src = "-0.254">1.779</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_DDC_Digital_gain_L/max_iq_reg_14</twSrc><twDest BELType='FF'>U14_BTC/lad_out_14</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X68Y159.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X68Y159.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>max_ddc_L&lt;15&gt;</twComp><twBEL>U_DDC_Digital_gain_L/max_iq_reg_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y128.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>max_ddc_L&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U14_BTC/lut2611_661</twComp><twBEL>U14_BTC/lut2611_661</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y125.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>U14_BTC/lut2611_661</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y125.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U14_BTC/lut2612_662</twComp><twBEL>U14_BTC/lut2612_662</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y111.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>U14_BTC/lut2612_662</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y111.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>LAD_OUT_14_OBUF</twComp><twBEL>U14_BTC/lut2623_673</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y111.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>U14_BTC/lut2623_673</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X58Y111.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.055</twDelInfo><twComp>LAD_OUT_14_OBUF</twComp><twBEL>U14_BTC/lut2638_688</twBEL><twBEL>U14_BTC/lad_out_14</twBEL></twPathDel><twLogDel>0.162</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>2.688</twTotDel><twDestClk twEdge ="twRising">BUS_CLK_BUFGP</twDestClk><twPctLog>6.0</twPctLog><twPctRoute>94.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U14_BTC/lad_out_1 (SLICE_X63Y114.A3), 1 path
</twPathRptBanner><twRacePath anchorID="296"><twSlack>0.022</twSlack><twSrc BELType="RAM">U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">U14_BTC/lad_out_1</twDest><twClkSkew dest = "3.205" src = "-0.120">3.325</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>U14_BTC/lad_out_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X3Y19.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising">clk_300M</twSrcClk><twPathDel><twSite>RAMB36_X3Y19.DOBDO1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y95.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>adc_snap_data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.055</twDelInfo><twComp>U14_BTC/lut2078_141</twComp><twBEL>U14_BTC/lut2078_141</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y110.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.560</twDelInfo><twComp>U14_BTC/lut2078_141</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.055</twDelInfo><twComp>U14_BTC/lut2621_671</twComp><twBEL>U14_BTC/lut2079_142</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y114.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>U14_BTC/lut2079_142</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X63Y114.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.108</twDelInfo><twComp>LAD_OUT_1_OBUF</twComp><twBEL>U14_BTC/lut2112_175</twBEL><twBEL>U14_BTC/lad_out_1</twBEL></twPathDel><twLogDel>0.770</twLogDel><twRouteDel>2.737</twRouteDel><twTotDel>3.507</twTotDel><twDestClk twEdge ="twRising">BUS_CLK_BUFGP</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="297" twConstType="PERIOD" ><twConstHead uID="26"><twConstName UCFConstName="" ScopeName="">TS_CLK_30M = PERIOD TIMEGRP &quot;CLK_30M&quot; 33.333 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>12.500</twMinPer></twConstHead><twPinLimitRpt anchorID="298"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_30M = PERIOD TIMEGRP &quot;CLK_30M&quot; 33.333 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="299" type="MINPERIOD" name="Tmon_DCLK" slack="20.833" period="33.333" constraintValue="33.333" deviceLimit="12.500" freqLimit="80.000" physResource="U13/SYSMON_INST/DCLK" logResource="U13/SYSMON_INST/DCLK" locationPin="SYSMON_X0Y0.DCLK" clockNet="clk_30M"/></twPinLimitRpt></twConst><twConst anchorID="300" twConstType="PATHBLOCK" ><twConstHead uID="27"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_CLK_CLK_30M_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="301" twConstType="PATHBLOCK" ><twConstHead uID="28"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_CLK_30M_CLK_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="302" twConstType="PERIOD" ><twConstHead uID="29"><twConstName UCFConstName="" ScopeName="">TS_CLK_150M = PERIOD TIMEGRP &quot;CLK_150M&quot; 6.666 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.805</twMinPer></twConstHead><twPinLimitRpt anchorID="303"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_150M = PERIOD TIMEGRP &quot;CLK_150M&quot; 6.666 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="304" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.861" period="6.666" constraintValue="6.666" deviceLimit="3.805" freqLimit="262.812" physResource="U3_Cal_IQUV_V2/Cal_R_POWER/mult_re_re0/blk00000001/blk00000004/CLK" logResource="U3_Cal_IQUV_V2/Cal_R_POWER/mult_re_re0/blk00000001/blk00000004/CLK" locationPin="DSP48_X5Y54.CLK" clockNet="clk_150M"/><twPinLimit anchorID="305" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.861" period="6.666" constraintValue="6.666" deviceLimit="3.805" freqLimit="262.812" physResource="U3_Cal_IQUV_V2/Cal_R_POWER/mult_im_im0/blk00000001/blk00000004/CLK" logResource="U3_Cal_IQUV_V2/Cal_R_POWER/mult_im_im0/blk00000001/blk00000004/CLK" locationPin="DSP48_X5Y52.CLK" clockNet="clk_150M"/><twPinLimit anchorID="306" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.861" period="6.666" constraintValue="6.666" deviceLimit="3.805" freqLimit="262.812" physResource="U3_Cal_IQUV_V2/Cal_L_POWER/mult_re_re0/blk00000001/blk00000004/CLK" logResource="U3_Cal_IQUV_V2/Cal_L_POWER/mult_re_re0/blk00000001/blk00000004/CLK" locationPin="DSP48_X3Y57.CLK" clockNet="clk_150M"/></twPinLimitRpt></twConst><twConst anchorID="307" twConstType="PATHDELAY" ><twConstHead uID="30"><twConstName UCFConstName="" ScopeName="">TS_CLK_CLK_150M = MAXDELAY FROM TIMEGRP &quot;SYS_CLK&quot; TO TIMEGRP &quot;CLK_150M&quot; 6.666         ns;</twConstName><twItemCnt>109</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>109</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.748</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16 (SLICE_X92Y64.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="308"><twConstPath anchorID="309" twDataPathType="twDataPathFromToDelay"><twSlack>3.918</twSlack><twSrc BELType="RAM">U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC</twSrc><twDest BELType="FF">U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16</twDest><twTotPathDel>2.364</twTotPathDel><twClkSkew dest = "3.191" src = "3.389">0.198</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC</twSrc><twDest BELType='FF'>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X84Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X84Y60.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.493</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;17&gt;</twComp><twBEL>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y64.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y64.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>data_R_i&lt;19&gt;</twComp><twBEL>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16</twBEL></twPathDel><twLogDel>1.508</twLogDel><twRouteDel>0.856</twRouteDel><twTotDel>2.364</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>63.8</twPctLog><twPctRoute>36.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22 (SLICE_X93Y64.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="310"><twConstPath anchorID="311" twDataPathType="twDataPathFromToDelay"><twSlack>3.953</twSlack><twSrc BELType="RAM">U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC</twSrc><twDest BELType="FF">U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22</twDest><twTotPathDel>2.322</twTotPathDel><twClkSkew dest = "3.191" src = "3.396">0.205</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC</twSrc><twDest BELType='FF'>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X84Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X84Y64.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.493</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;21&gt;</twComp><twBEL>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y64.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y64.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.040</twDelInfo><twComp>data_R_i&lt;21&gt;</twComp><twBEL>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;22&gt;_rt</twBEL><twBEL>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22</twBEL></twPathDel><twLogDel>1.533</twLogDel><twRouteDel>0.789</twRouteDel><twTotDel>2.322</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>66.0</twPctLog><twPctRoute>34.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8 (SLICE_X42Y186.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="312"><twConstPath anchorID="313" twDataPathType="twDataPathFromToDelay"><twSlack>3.991</twSlack><twSrc BELType="RAM">U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB</twSrc><twDest BELType="FF">U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8</twDest><twTotPathDel>2.274</twTotPathDel><twClkSkew dest = "3.123" src = "3.338">0.215</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB</twSrc><twDest BELType='FF'>U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X50Y186.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.492</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;11&gt;</twComp><twBEL>U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y186.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y186.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>data_L_i&lt;7&gt;</twComp><twBEL>U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;8&gt;_rt</twBEL><twBEL>U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8</twBEL></twPathDel><twLogDel>1.499</twLogDel><twRouteDel>0.775</twRouteDel><twTotDel>2.274</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>65.9</twPctLog><twPctRoute>34.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_CLK_CLK_150M = MAXDELAY FROM TIMEGRP &quot;SYS_CLK&quot; TO TIMEGRP &quot;CLK_150M&quot; 6.666
        ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9 (SLICE_X88Y59.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="314"><twSlack>0.063</twSlack><twSrc BELType="RAM">U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB_D1</twSrc><twDest BELType="FF">U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9</twDest><twClkSkew dest = "1.539" src = "1.446">0.093</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB_D1</twSrc><twDest BELType='FF'>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X84Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.666">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X84Y59.B</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;11&gt;</twComp><twBEL>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y59.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X88Y59.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.089</twDelInfo><twComp>data_R_i&lt;11&gt;</twComp><twBEL>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9</twBEL></twPathDel><twLogDel>0.239</twLogDel><twRouteDel>0.103</twRouteDel><twTotDel>0.342</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>69.9</twPctLog><twPctRoute>30.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 (SLICE_X86Y58.DX), 1 path
</twPathRptBanner><twRacePath anchorID="315"><twSlack>0.066</twSlack><twSrc BELType="RAM">U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA_D1</twSrc><twDest BELType="FF">U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7</twDest><twClkSkew dest = "1.541" src = "1.446">0.095</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA_D1</twSrc><twDest BELType='FF'>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X84Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.666">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X84Y59.A</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;11&gt;</twComp><twBEL>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y58.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X86Y58.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>data_R_i&lt;7&gt;</twComp><twBEL>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7</twBEL></twPathDel><twLogDel>0.250</twLogDel><twRouteDel>0.097</twRouteDel><twTotDel>0.347</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>72.0</twPctLog><twPctRoute>28.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16 (SLICE_X89Y58.AX), 1 path
</twPathRptBanner><twRacePath anchorID="316"><twSlack>0.067</twSlack><twSrc BELType="RAM">U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC</twSrc><twDest BELType="FF">U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16</twDest><twClkSkew dest = "1.541" src = "1.447">0.094</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC</twSrc><twDest BELType='FF'>U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X88Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.666">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X88Y58.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;17&gt;</twComp><twBEL>U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y58.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.049</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X89Y58.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>data_R_q&lt;19&gt;</twComp><twBEL>U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16</twBEL></twPathDel><twLogDel>0.298</twLogDel><twRouteDel>0.049</twRouteDel><twTotDel>0.347</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>85.9</twPctLog><twPctRoute>14.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="317" twConstType="PERIOD" ><twConstHead uID="31"><twConstName UCFConstName="" ScopeName="">TS_U12_clock_generator_clkout1 = PERIOD TIMEGRP &quot;U12_clock_generator_clkout1&quot;         TS_v6_emac_gmii_core_clk_in / 5 HIGH 50% INPUT_JITTER 0.05 ns;</twConstName><twItemCnt>2796</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2012</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.930</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/sync_response/data_sync (SLICE_X149Y104.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="318"><twConstPath anchorID="319" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.614</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/response_toggle</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/sync_response/data_sync</twDest><twTotPathDel>0.966</twTotPathDel><twClkSkew dest = "3.039" src = "3.215">0.176</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.238" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.244</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/response_toggle</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/sync_response/data_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X143Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X143Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/sync_response/data_in</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/response_toggle</twBEL></twPathDel><twPathDel><twSite>SLICE_X149Y104.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/sync_response/data_in</twComp></twPathDel><twPathDel><twSite>SLICE_X149Y104.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/sync_response/data_sync1</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/sync_response/data_sync</twBEL></twPathDel><twLogDel>0.371</twLogDel><twRouteDel>0.595</twRouteDel><twTotDel>0.966</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">U12/s_axi_aclk</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/axi_lite_controller/serial_response (OLOGIC_X2Y107.D1), 4 paths
</twPathRptBanner><twPathRpt anchorID="320"><twConstPath anchorID="321" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.953</twSlack><twSrc BELType="FF">U12/axi_lite_controller/axi_state_FSM_FFd1</twSrc><twDest BELType="FF">U12/axi_lite_controller/serial_response</twDest><twTotPathDel>4.000</twTotPathDel><twClkSkew dest = "1.097" src = "1.020">-0.077</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.238" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.124</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/axi_lite_controller/axi_state_FSM_FFd1</twSrc><twDest BELType='FF'>U12/axi_lite_controller/serial_response</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X143Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X143Y102.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>U12/axi_lite_controller/axi_state_FSM_FFd4</twComp><twBEL>U12/axi_lite_controller/axi_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y101.B1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.487</twDelInfo><twComp>U12/axi_lite_controller/axi_state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>U12/axi_lite_controller/axi_wr_data&lt;31&gt;</twComp><twBEL>U12/axi_lite_controller/lut277_10004</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y107.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.358</twDelInfo><twComp>U12/axi_lite_controller/lut277_10004</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y107.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>serial_response_OBUF</twComp><twBEL>U12/axi_lite_controller/serial_response</twBEL></twPathDel><twLogDel>1.155</twLogDel><twRouteDel>2.845</twRouteDel><twTotDel>4.000</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">U12/s_axi_aclk</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="322"><twConstPath anchorID="323" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.118</twSlack><twSrc BELType="FF">U12/axi_lite_controller/axi_state_FSM_FFd3</twSrc><twDest BELType="FF">U12/axi_lite_controller/serial_response</twDest><twTotPathDel>3.835</twTotPathDel><twClkSkew dest = "1.097" src = "1.020">-0.077</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.238" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.124</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/axi_lite_controller/axi_state_FSM_FFd3</twSrc><twDest BELType='FF'>U12/axi_lite_controller/serial_response</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X143Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X143Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/axi_lite_controller/axi_state_FSM_FFd4</twComp><twBEL>U12/axi_lite_controller/axi_state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y101.B2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.407</twDelInfo><twComp>U12/axi_lite_controller/axi_state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>U12/axi_lite_controller/axi_wr_data&lt;31&gt;</twComp><twBEL>U12/axi_lite_controller/lut277_10004</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y107.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.358</twDelInfo><twComp>U12/axi_lite_controller/lut277_10004</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y107.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>serial_response_OBUF</twComp><twBEL>U12/axi_lite_controller/serial_response</twBEL></twPathDel><twLogDel>1.070</twLogDel><twRouteDel>2.765</twRouteDel><twTotDel>3.835</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">U12/s_axi_aclk</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="324"><twConstPath anchorID="325" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.157</twSlack><twSrc BELType="FF">U12/axi_lite_controller/axi_state_FSM_FFd4</twSrc><twDest BELType="FF">U12/axi_lite_controller/serial_response</twDest><twTotPathDel>3.796</twTotPathDel><twClkSkew dest = "1.097" src = "1.020">-0.077</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.238" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.124</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/axi_lite_controller/axi_state_FSM_FFd4</twSrc><twDest BELType='FF'>U12/axi_lite_controller/serial_response</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X143Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X143Y102.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/axi_lite_controller/axi_state_FSM_FFd4</twComp><twBEL>U12/axi_lite_controller/axi_state_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y101.B3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.379</twDelInfo><twComp>U12/axi_lite_controller/axi_state_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X119Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>U12/axi_lite_controller/axi_wr_data&lt;31&gt;</twComp><twBEL>U12/axi_lite_controller/lut277_10004</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y107.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.358</twDelInfo><twComp>U12/axi_lite_controller/lut277_10004</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y107.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>serial_response_OBUF</twComp><twBEL>U12/axi_lite_controller/serial_response</twBEL></twPathDel><twLogDel>1.059</twLogDel><twRouteDel>2.737</twRouteDel><twTotDel>3.796</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">U12/s_axi_aclk</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_4 (SLICE_X147Y104.CE), 20 paths
</twPathRptBanner><twPathRpt anchorID="326"><twConstPath anchorID="327" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.988</twSlack><twSrc BELType="FF">U12/axi_lite_controller/s_axi_wvalid</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_4</twDest><twTotPathDel>3.835</twTotPathDel><twClkSkew dest = "0.969" src = "1.022">0.053</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.238" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.124</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/axi_lite_controller/s_axi_wvalid</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X144Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X144Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U12/s_axi_wdata&lt;0&gt;</twComp><twBEL>U12/axi_lite_controller/s_axi_wvalid</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y103.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>U12/s_axi_wvalid</twComp></twPathDel><twPathDel><twSite>SLICE_X148Y103.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/counter_en_reg</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/lut75_6711</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y103.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/lut75_6711</twComp></twPathDel><twPathDel><twSite>SLICE_X148Y103.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/counter_en_reg</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/counter_en_i4_G</twBEL><twBEL>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/counter_en_i4</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y104.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/counter_en_i</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y104.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/lut15_6673</twBEL></twPathDel><twPathDel><twSite>SLICE_X147Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/][3_6674</twComp></twPathDel><twPathDel><twSite>SLICE_X147Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out&lt;4&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_4</twBEL></twPathDel><twLogDel>1.321</twLogDel><twRouteDel>2.514</twRouteDel><twTotDel>3.835</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">U12/s_axi_aclk</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="328"><twConstPath anchorID="329" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.150</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/access_cs_FSM_FFd1</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_4</twDest><twTotPathDel>3.664</twTotPathDel><twClkSkew dest = "0.969" src = "1.031">0.062</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.238" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.124</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/access_cs_FSM_FFd1</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X149Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X149Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/access_cs_FSM_FFd3</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/access_cs_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y103.B1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/access_cs_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X148Y103.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/counter_en_reg</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/lut75_6711</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y103.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/lut75_6711</twComp></twPathDel><twPathDel><twSite>SLICE_X148Y103.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/counter_en_reg</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/counter_en_i4_G</twBEL><twBEL>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/counter_en_i4</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y104.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/counter_en_i</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y104.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/lut15_6673</twBEL></twPathDel><twPathDel><twSite>SLICE_X147Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/][3_6674</twComp></twPathDel><twPathDel><twSite>SLICE_X147Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out&lt;4&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_4</twBEL></twPathDel><twLogDel>1.277</twLogDel><twRouteDel>2.387</twRouteDel><twTotDel>3.664</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">U12/s_axi_aclk</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="330"><twConstPath anchorID="331" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.242</twSlack><twSrc BELType="FF">U12/axi_lite_controller/s_axi_awaddr_10</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_4</twDest><twTotPathDel>3.618</twTotPathDel><twClkSkew dest = "0.085" src = "0.101">0.016</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.238" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.124</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/axi_lite_controller/s_axi_awaddr_10</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X147Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X147Y102.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/s_axi_awaddr&lt;10&gt;</twComp><twBEL>U12/axi_lite_controller/s_axi_awaddr_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y103.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>U12/s_axi_awaddr&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X148Y103.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/counter_en_reg</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/lut75_6711</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y103.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/lut75_6711</twComp></twPathDel><twPathDel><twSite>SLICE_X148Y103.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/counter_en_reg</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/counter_en_i4_G</twBEL><twBEL>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/counter_en_i4</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y104.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/counter_en_i</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y104.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/lut15_6673</twBEL></twPathDel><twPathDel><twSite>SLICE_X147Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/][3_6674</twComp></twPathDel><twPathDel><twSite>SLICE_X147Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out&lt;4&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_4</twBEL></twPathDel><twLogDel>1.277</twLogDel><twRouteDel>2.341</twRouteDel><twTotDel>3.618</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">U12/s_axi_aclk</twDestClk><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_U12_clock_generator_clkout1 = PERIOD TIMEGRP &quot;U12_clock_generator_clkout1&quot;
        TS_v6_emac_gmii_core_clk_in / 5 HIGH 50% INPUT_JITTER 0.05 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.HOSTADDR8), 1 path
</twPathRptBanner><twPathRpt anchorID="332"><twConstPath anchorID="333" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.019</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_address_8</twSrc><twDest BELType="CPU">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twDest><twTotPathDel>0.063</twTotPathDel><twClkSkew dest = "0.483" src = "0.439">-0.044</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_address_8</twSrc><twDest BELType='CPU'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X149Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">U12/s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X149Y99.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_address&lt;9&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_address_8</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y1.HOSTADDR8</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.246</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_address&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>TEMAC_X0Y1.HOSTCLK</twSite><twDelType>Tmacckd_HOST</twDelType><twDelInfo twEdge="twFalling">-0.281</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twBEL></twPathDel><twLogDel>-0.183</twLogDel><twRouteDel>0.246</twRouteDel><twTotDel>0.063</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">U12/s_axi_aclk</twDestClk><twPctLog>-290.5</twPctLog><twPctRoute>390.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.HOSTWRDATA5), 1 path
</twPathRptBanner><twPathRpt anchorID="334"><twConstPath anchorID="335" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.041</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data_5</twSrc><twDest BELType="CPU">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twDest><twTotPathDel>0.076</twTotPathDel><twClkSkew dest = "0.483" src = "0.448">-0.035</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data_5</twSrc><twDest BELType='CPU'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X149Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">U12/s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X149Y91.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.128</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data&lt;9&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data_5</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y1.HOSTWRDATA5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.229</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_wr_data&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>TEMAC_X0Y1.HOSTCLK</twSite><twDelType>Tmacckd_HOST</twDelType><twDelInfo twEdge="twFalling">-0.281</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twBEL></twPathDel><twLogDel>-0.153</twLogDel><twRouteDel>0.229</twRouteDel><twTotDel>0.076</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">U12/s_axi_aclk</twDestClk><twPctLog>-201.3</twPctLog><twPctRoute>301.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.HOSTOPCODE1), 1 path
</twPathRptBanner><twPathRpt anchorID="336"><twConstPath anchorID="337" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.049</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_opcode_1</twSrc><twDest BELType="CPU">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twDest><twTotPathDel>0.091</twTotPathDel><twClkSkew dest = "0.483" src = "0.441">-0.042</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_opcode_1</twSrc><twDest BELType='CPU'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X155Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">U12/s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X155Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_opcode&lt;1&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_opcode_1</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y1.HOSTOPCODE1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.274</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_opcode&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>TEMAC_X0Y1.HOSTCLK</twSite><twDelType>Tmacckd_HOST</twDelType><twDelInfo twEdge="twFalling">-0.281</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twBEL></twPathDel><twLogDel>-0.183</twLogDel><twRouteDel>0.274</twRouteDel><twTotDel>0.091</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">U12/s_axi_aclk</twDestClk><twPctLog>-201.1</twPctLog><twPctRoute>301.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="338"><twPinLimitBanner>Component Switching Limit Checks: TS_U12_clock_generator_clkout1 = PERIOD TIMEGRP &quot;U12_clock_generator_clkout1&quot;
        TS_v6_emac_gmii_core_clk_in / 5 HIGH 50% INPUT_JITTER 0.05 ns;</twPinLimitBanner><twPinLimit anchorID="339" type="MINLOWPULSE" name="Tmpw" slack="8.000" period="10.000" constraintValue="5.000" deviceLimit="1.000" physResource="U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/compare_mac_data&lt;1&gt;/CLK" logResource="U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_compare_dist_ram/SP/CLK" locationPin="SLICE_X144Y95.CLK" clockNet="U12/s_axi_aclk"/><twPinLimit anchorID="340" type="MINHIGHPULSE" name="Tmpw" slack="8.000" period="10.000" constraintValue="5.000" deviceLimit="1.000" physResource="U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/compare_mac_data&lt;1&gt;/CLK" logResource="U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_compare_dist_ram/SP/CLK" locationPin="SLICE_X144Y95.CLK" clockNet="U12/s_axi_aclk"/><twPinLimit anchorID="341" type="MINLOWPULSE" name="Tmpw" slack="8.000" period="10.000" constraintValue="5.000" deviceLimit="1.000" physResource="U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/compare_mac_data&lt;1&gt;/CLK" logResource="U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_compare_dist_ram/DP/CLK" locationPin="SLICE_X144Y95.CLK" clockNet="U12/s_axi_aclk"/></twPinLimitRpt></twConst><twConst anchorID="342" twConstType="PERIOD" ><twConstHead uID="32"><twConstName UCFConstName="" ScopeName="">TS_U12_clock_generator_clkout0 = PERIOD TIMEGRP &quot;U12_clock_generator_clkout0&quot;         TS_v6_emac_gmii_core_clk_in / 6.25 HIGH 50% INPUT_JITTER 0.05 ns;</twConstName><twItemCnt>1563870</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2558</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.834</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_reg (SLICE_X141Y81.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="343"><twConstPath anchorID="344" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.166</twSlack><twSrc BELType="FF">U12/gtx_resetn</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_reg</twDest><twTotPathDel>7.592</twTotPathDel><twClkSkew dest = "1.480" src = "1.601">0.121</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/gtx_resetn</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_reg</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X101Y141.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X101Y141.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/gtx_resetn</twComp><twBEL>U12/gtx_resetn</twBEL></twPathDel><twPathDel><twSite>SLICE_X156Y71.D4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">5.134</twDelInfo><twComp>U12/gtx_resetn</twComp></twPathDel><twPathDel><twSite>SLICE_X156Y71.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/][1585_5540_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y81.SR</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.422</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/][1585_5540</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y81.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_reg</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_reg</twBEL></twPathDel><twLogDel>1.036</twLogDel><twRouteDel>6.556</twRouteDel><twTotDel>7.592</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X146Y79.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="345"><twConstPath anchorID="346" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.662</twSlack><twSrc BELType="FF">U12/gtx_resetn</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1</twDest><twTotPathDel>7.216</twTotPathDel><twClkSkew dest = "1.600" src = "1.601">0.001</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/gtx_resetn</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X101Y141.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X101Y141.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/gtx_resetn</twComp><twBEL>U12/gtx_resetn</twBEL></twPathDel><twPathDel><twSite>SLICE_X156Y71.D4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">5.134</twDelInfo><twComp>U12/gtx_resetn</twComp></twPathDel><twPathDel><twSite>SLICE_X156Y71.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/][1585_5540_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y79.SR</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/][1585_5540</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y79.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>6.238</twRouteDel><twTotDel>7.216</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X146Y79.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="347"><twConstPath anchorID="348" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.662</twSlack><twSrc BELType="FF">U12/gtx_resetn</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy</twDest><twTotPathDel>7.216</twTotPathDel><twClkSkew dest = "1.600" src = "1.601">0.001</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/gtx_resetn</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X101Y141.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X101Y141.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/gtx_resetn</twComp><twBEL>U12/gtx_resetn</twBEL></twPathDel><twPathDel><twSite>SLICE_X156Y71.D4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">5.134</twDelInfo><twComp>U12/gtx_resetn</twComp></twPathDel><twPathDel><twSite>SLICE_X156Y71.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/][1585_5540_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y79.SR</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/][1585_5540</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y79.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>6.238</twRouteDel><twTotDel>7.216</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_U12_clock_generator_clkout0 = PERIOD TIMEGRP &quot;U12_clock_generator_clkout0&quot;
        TS_v6_emac_gmii_core_clk_in / 6.25 HIGH 50% INPUT_JITTER 0.05 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl (RAMB18_X4Y40.ADDRBWRADDR9), 1 path
</twPathRptBanner><twPathRpt anchorID="349"><twConstPath anchorID="350" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.046</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6</twSrc><twDest BELType="RAM">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twDest><twTotPathDel>0.193</twTotPathDel><twClkSkew dest = "0.611" src = "0.464">-0.147</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6</twSrc><twDest BELType='RAM'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X96Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X96Y102.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6</twBEL></twPathDel><twPathDel><twSite>RAMB18_X4Y40.ADDRBWRADDR9</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.175</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X4Y40.WRCLK</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.097</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twBEL></twPathDel><twLogDel>0.018</twLogDel><twRouteDel>0.175</twRouteDel><twTotDel>0.193</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>9.3</twPctLog><twPctRoute>90.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl (RAMB18_X4Y41.ADDRBWRADDR9), 1 path
</twPathRptBanner><twPathRpt anchorID="351"><twConstPath anchorID="352" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.046</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6</twSrc><twDest BELType="RAM">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twDest><twTotPathDel>0.193</twTotPathDel><twClkSkew dest = "0.611" src = "0.464">-0.147</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6</twSrc><twDest BELType='RAM'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X96Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X96Y102.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6</twBEL></twPathDel><twPathDel><twSite>RAMB18_X4Y41.ADDRBWRADDR9</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.175</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X4Y41.CLKBWRCLK</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.097</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twBEL></twPathDel><twLogDel>0.018</twLogDel><twRouteDel>0.175</twRouteDel><twTotDel>0.193</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>9.3</twPctLog><twPctRoute>90.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/RAM_BUFFER/RAM_ethernet/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X4Y37.ADDRBWRADDRL6), 1 path
</twPathRptBanner><twPathRpt anchorID="353"><twConstPath anchorID="354" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.048</twSlack><twSrc BELType="FF">U12/basic_pat_gen/axi_pat_gen/addr_5</twSrc><twDest BELType="RAM">U12/RAM_BUFFER/RAM_ethernet/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.202</twTotPathDel><twClkSkew dest = "0.617" src = "0.463">-0.154</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/basic_pat_gen/axi_pat_gen/addr_5</twSrc><twDest BELType='RAM'>U12/RAM_BUFFER/RAM_ethernet/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X101Y188.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X101Y188.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U12/addr&lt;7&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/addr_5</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y37.ADDRBWRADDRL6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.201</twDelInfo><twComp>U12/addr&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y37.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.097</twDelInfo><twComp>U12/RAM_BUFFER/RAM_ethernet/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>U12/RAM_BUFFER/RAM_ethernet/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.001</twLogDel><twRouteDel>0.201</twRouteDel><twTotDel>0.202</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>0.5</twPctLog><twPctRoute>99.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="355"><twPinLimitBanner>Component Switching Limit Checks: TS_U12_clock_generator_clkout0 = PERIOD TIMEGRP &quot;U12_clock_generator_clkout0&quot;
        TS_v6_emac_gmii_core_clk_in / 6.25 HIGH 50% INPUT_JITTER 0.05 ns;</twPinLimitBanner><twPinLimit anchorID="356" type="MINPERIOD" name="Trper_CLKA" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" logResource="U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" locationPin="RAMB18_X8Y27.CLKARDCLK" clockNet="U12/gtx_clk_bufg"/><twPinLimit anchorID="357" type="MINPERIOD" name="Trper_CLKA" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" logResource="U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" locationPin="RAMB18_X8Y26.RDCLK" clockNet="U12/gtx_clk_bufg"/><twPinLimit anchorID="358" type="MINPERIOD" name="Trper_CLKA" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK" logResource="U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK" locationPin="RAMB18_X4Y40.WRCLK" clockNet="U12/gtx_clk_bufg"/></twPinLimitRpt></twConst><twConst anchorID="359" twConstType="PERIOD" ><twConstHead uID="33"><twConstName UCFConstName="" ScopeName="">TS_U12_clock_generator_clkout2 = PERIOD TIMEGRP &quot;U12_clock_generator_clkout2&quot;         TS_v6_emac_gmii_core_clk_in / 10 HIGH 50% INPUT_JITTER 0.05 ns;</twConstName><twItemCnt>25</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>25</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.761</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2 (SLICE_X57Y111.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="360"><twConstPath anchorID="361" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.658</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2</twDest><twTotPathDel>2.102</twTotPathDel><twClkSkew dest = "1.509" src = "1.636">0.127</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.215" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.113</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X86Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/refclk_bufg</twSrcClk><twPathDel><twSite>SLICE_X86Y105.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_sync</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y111.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2</twBEL></twPathDel><twLogDel>0.850</twLogDel><twRouteDel>1.252</twRouteDel><twTotDel>2.102</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">U12/refclk_bufg</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4 (SLICE_X57Y111.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="362"><twConstPath anchorID="363" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.658</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4</twDest><twTotPathDel>2.102</twTotPathDel><twClkSkew dest = "1.509" src = "1.636">0.127</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.215" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.113</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X86Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/refclk_bufg</twSrcClk><twPathDel><twSite>SLICE_X86Y105.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_sync</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y111.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4</twBEL></twPathDel><twLogDel>0.850</twLogDel><twRouteDel>1.252</twRouteDel><twTotDel>2.102</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">U12/refclk_bufg</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd3 (SLICE_X57Y111.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="364"><twConstPath anchorID="365" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.663</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd3</twDest><twTotPathDel>2.097</twTotPathDel><twClkSkew dest = "1.509" src = "1.636">0.127</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.215" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.113</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X86Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/refclk_bufg</twSrcClk><twPathDel><twSite>SLICE_X86Y105.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_sync</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y111.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd3</twBEL></twPathDel><twLogDel>0.845</twLogDel><twRouteDel>1.252</twRouteDel><twTotDel>2.097</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">U12/refclk_bufg</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_U12_clock_generator_clkout2 = PERIOD TIMEGRP &quot;U12_clock_generator_clkout2&quot;
        TS_v6_emac_gmii_core_clk_in / 10 HIGH 50% INPUT_JITTER 0.05 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd3 (SLICE_X57Y111.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="366"><twConstPath anchorID="367" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.087</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd3</twDest><twTotPathDel>0.087</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X57Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">U12/refclk_bufg</twSrcClk><twPathDel><twSite>SLICE_X57Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y111.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.071</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y111.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.082</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd3-In111</twBEL><twBEL>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd3</twBEL></twPathDel><twLogDel>0.016</twLogDel><twRouteDel>0.071</twRouteDel><twTotDel>0.087</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">U12/refclk_bufg</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2 (SLICE_X57Y111.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="368"><twConstPath anchorID="369" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.114</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2</twDest><twTotPathDel>0.114</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X57Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">U12/refclk_bufg</twSrcClk><twPathDel><twSite>SLICE_X57Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y111.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.071</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y111.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.055</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2-In11</twBEL><twBEL>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2</twBEL></twPathDel><twLogDel>0.043</twLogDel><twRouteDel>0.071</twRouteDel><twTotDel>0.114</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">U12/refclk_bufg</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd1 (SLICE_X56Y111.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="370"><twConstPath anchorID="371" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.140</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd1</twDest><twTotPathDel>0.151</twTotPathDel><twClkSkew dest = "0.064" src = "0.053">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X57Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">U12/refclk_bufg</twSrcClk><twPathDel><twSite>SLICE_X57Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y111.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.154</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y111.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.101</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd1-In11</twBEL><twBEL>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd1</twBEL></twPathDel><twLogDel>-0.003</twLogDel><twRouteDel>0.154</twRouteDel><twTotDel>0.151</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">U12/refclk_bufg</twDestClk><twPctLog>-2.0</twPctLog><twPctRoute>102.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="372"><twPinLimitBanner>Component Switching Limit Checks: TS_U12_clock_generator_clkout2 = PERIOD TIMEGRP &quot;U12_clock_generator_clkout2&quot;
        TS_v6_emac_gmii_core_clk_in / 10 HIGH 50% INPUT_JITTER 0.05 ns;</twPinLimitBanner><twPinLimit anchorID="373" type="MINPERIOD" name="Tdlycper_REFCLK" slack="0.239" period="5.000" constraintValue="5.000" deviceLimit="4.761" freqLimit="210.040" physResource="U12/v6emac_fifo_block/v6emac_block/dlyctrl_MapLib_replicate11/REFCLK" logResource="U12/v6emac_fifo_block/v6emac_block/dlyctrl_MapLib_replicate11/REFCLK" locationPin="IDELAYCTRL_X0Y2.REFCLK" clockNet="U12/refclk_bufg"/><twPinLimit anchorID="374" type="MINPERIOD" name="Tbcper_I" slack="3.571" period="5.000" constraintValue="5.000" deviceLimit="1.429" freqLimit="699.790" physResource="U12/clock_generator/clkout3_buf/I0" logResource="U12/clock_generator/clkout3_buf/I0" locationPin="BUFGCTRL_X0Y29.I0" clockNet="U12/clock_generator/clkout2"/><twPinLimit anchorID="375" type="MINHIGHPULSE" name="Trpw" slack="4.168" period="5.000" constraintValue="2.500" deviceLimit="0.416" physResource="U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset/SR" logResource="U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd1/SR" locationPin="SLICE_X56Y111.SR" clockNet="U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_sync"/></twPinLimitRpt></twConst><twConst anchorID="376" twConstType="PERIOD" ><twConstHead uID="34"><twConstName UCFConstName="" ScopeName="">TS_U0_CLK_RESET_INTERFACE_U0_clkout3_0 = PERIOD TIMEGRP         &quot;U0_CLK_RESET_INTERFACE_U0_clkout3_0&quot; TS_clk_n / 0.5 PHASE -1.6665 ns         LOW 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.805</twMinPer></twConstHead><twPinLimitRpt anchorID="377"><twPinLimitBanner>Component Switching Limit Checks: TS_U0_CLK_RESET_INTERFACE_U0_clkout3_0 = PERIOD TIMEGRP
        &quot;U0_CLK_RESET_INTERFACE_U0_clkout3_0&quot; TS_clk_n / 0.5 PHASE -1.6665 ns
        LOW 50%;</twPinLimitBanner><twPinLimit anchorID="378" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.861" period="6.666" constraintValue="6.666" deviceLimit="3.805" freqLimit="262.812" physResource="U3_Cal_IQUV_V2/Cal_R_POWER/mult_re_re0/blk00000001/blk00000004/CLK" logResource="U3_Cal_IQUV_V2/Cal_R_POWER/mult_re_re0/blk00000001/blk00000004/CLK" locationPin="DSP48_X5Y54.CLK" clockNet="clk_150M"/><twPinLimit anchorID="379" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.861" period="6.666" constraintValue="6.666" deviceLimit="3.805" freqLimit="262.812" physResource="U3_Cal_IQUV_V2/Cal_R_POWER/mult_im_im0/blk00000001/blk00000004/CLK" logResource="U3_Cal_IQUV_V2/Cal_R_POWER/mult_im_im0/blk00000001/blk00000004/CLK" locationPin="DSP48_X5Y52.CLK" clockNet="clk_150M"/><twPinLimit anchorID="380" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.861" period="6.666" constraintValue="6.666" deviceLimit="3.805" freqLimit="262.812" physResource="U3_Cal_IQUV_V2/Cal_L_POWER/mult_re_re0/blk00000001/blk00000004/CLK" logResource="U3_Cal_IQUV_V2/Cal_L_POWER/mult_re_re0/blk00000001/blk00000004/CLK" locationPin="DSP48_X3Y57.CLK" clockNet="clk_150M"/></twPinLimitRpt></twConst><twConst anchorID="381" twConstType="PERIOD" ><twConstHead uID="35"><twConstName UCFConstName="" ScopeName="">TS_U0_CLK_RESET_INTERFACE_U0_clkout1_0 = PERIOD TIMEGRP         &quot;U0_CLK_RESET_INTERFACE_U0_clkout1_0&quot; TS_clk_n / 0.1 PHASE -14.9985 ns         LOW 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>12.500</twMinPer></twConstHead><twPinLimitRpt anchorID="382"><twPinLimitBanner>Component Switching Limit Checks: TS_U0_CLK_RESET_INTERFACE_U0_clkout1_0 = PERIOD TIMEGRP
        &quot;U0_CLK_RESET_INTERFACE_U0_clkout1_0&quot; TS_clk_n / 0.1 PHASE -14.9985 ns
        LOW 50%;</twPinLimitBanner><twPinLimit anchorID="383" type="MINPERIOD" name="Tmon_DCLK" slack="20.830" period="33.330" constraintValue="33.330" deviceLimit="12.500" freqLimit="80.000" physResource="U13/SYSMON_INST/DCLK" logResource="U13/SYSMON_INST/DCLK" locationPin="SYSMON_X0Y0.DCLK" clockNet="clk_30M"/><twPinLimit anchorID="384" type="MINPERIOD" name="Tbcper_I" slack="31.901" period="33.330" constraintValue="33.330" deviceLimit="1.429" freqLimit="699.790" physResource="U0_CLK_RESET_INTERFACE/U0/clkout2_buf/I0" logResource="U0_CLK_RESET_INTERFACE/U0/clkout2_buf/I0" locationPin="BUFGCTRL_X0Y1.I0" clockNet="U0_CLK_RESET_INTERFACE/U0/clkout1"/><twPinLimit anchorID="385" type="MAXPERIOD" name="Tbcper_I" slack="966.670" period="33.330" constraintValue="33.330" deviceLimit="1000.000" freqLimit="1.000" physResource="U0_CLK_RESET_INTERFACE/U0/clkout2_buf/I0" logResource="U0_CLK_RESET_INTERFACE/U0/clkout2_buf/I0" locationPin="BUFGCTRL_X0Y1.I0" clockNet="U0_CLK_RESET_INTERFACE/U0/clkout1"/></twPinLimitRpt></twConst><twConst anchorID="386" twConstType="PERIOD" ><twConstHead uID="36"><twConstName UCFConstName="" ScopeName="">TS_U0_CLK_RESET_INTERFACE_U0_clkout2_0 = PERIOD TIMEGRP         &quot;U0_CLK_RESET_INTERFACE_U0_clkout2_0&quot; TS_clk_n LOW 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.222</twMinPer></twConstHead><twPinLimitRpt anchorID="387"><twPinLimitBanner>Component Switching Limit Checks: TS_U0_CLK_RESET_INTERFACE_U0_clkout2_0 = PERIOD TIMEGRP
        &quot;U0_CLK_RESET_INTERFACE_U0_clkout2_0&quot; TS_clk_n LOW 50%;</twPinLimitBanner><twPinLimit anchorID="388" type="MINPERIOD" name="Trper_CLKA" slack="1.111" period="3.333" constraintValue="3.333" deviceLimit="2.222" freqLimit="450.045" physResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X2Y20.CLKARDCLKL" clockNet="clk_300M"/><twPinLimit anchorID="389" type="MINPERIOD" name="Trper_CLKB" slack="1.111" period="3.333" constraintValue="3.333" deviceLimit="2.222" freqLimit="450.045" physResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" logResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X2Y20.CLKBWRCLKL" clockNet="clk_300M"/><twPinLimit anchorID="390" type="MINPERIOD" name="Trper_CLKA" slack="1.111" period="3.333" constraintValue="3.333" deviceLimit="2.222" freqLimit="450.045" physResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X3Y20.CLKARDCLKL" clockNet="clk_300M"/></twPinLimitRpt></twConst><twConst anchorID="391" twConstType="PERIOD" ><twConstHead uID="37"><twConstName UCFConstName="" ScopeName="">TS_U0_CLK_RESET_INTERFACE_U0_clkout3 = PERIOD TIMEGRP         &quot;U0_CLK_RESET_INTERFACE_U0_clkout3&quot; TS_clk_p / 0.5 HIGH 50%;</twConstName><twItemCnt>289729</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>58005</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.600</twMinPer></twConstHead><twPathRptBanner iPaths="856" iCriticalPaths="0" sType="EndPoint">Paths for end point U8_de_disp/power_com_in_13 (SLICE_X142Y143.C4), 856 paths
</twPathRptBanner><twPathRpt anchorID="392"><twConstPath anchorID="393" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.066</twSlack><twSrc BELType="RAM">U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">U8_de_disp/power_com_in_13</twDest><twTotPathDel>6.346</twTotPathDel><twClkSkew dest = "0.961" src = "1.149">0.188</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>U8_de_disp/power_com_in_13</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB36_X8Y28.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_150M</twSrcClk><twPathDel><twSite>RAMB36_X8Y28.DOBDO2</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X147Y125.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.630</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X147Y125.BMUX</twSite><twDelType>Topdb</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>power_com_out&lt;2&gt;</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_610</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_9</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y140.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.042</twDelInfo><twComp>U8_de_disp/power_com_out_reg&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y140.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>U8_de_disp/disp_raddr_mid&lt;8&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_lut&lt;2&gt;</twBEL><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y141.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y141.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;3&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y142.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y142.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y143.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y143.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y143.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>U8_de_disp/power_com_in[23]_power_com_out_reg[23]_mux_106_OUT&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y143.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>U8_de_disp/power_com_in&lt;11&gt;</twComp><twBEL>U8_de_disp/lut1949_15563</twBEL><twBEL>U8_de_disp/power_com_in_13</twBEL></twPathDel><twLogDel>3.278</twLogDel><twRouteDel>3.068</twRouteDel><twTotDel>6.346</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>51.7</twPctLog><twPctRoute>48.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="394"><twConstPath anchorID="395" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.078</twSlack><twSrc BELType="RAM">U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">U8_de_disp/power_com_in_13</twDest><twTotPathDel>6.334</twTotPathDel><twClkSkew dest = "0.961" src = "1.149">0.188</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>U8_de_disp/power_com_in_13</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB36_X8Y28.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_150M</twSrcClk><twPathDel><twSite>RAMB36_X8Y28.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y125.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.563</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y125.BMUX</twSite><twDelType>Topdb</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>power_com_out&lt;0&gt;</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_6</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y140.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>U8_de_disp/power_com_out_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y140.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>U8_de_disp/disp_raddr_mid&lt;8&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_lut&lt;0&gt;</twBEL><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y141.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y141.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;3&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y142.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y142.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y143.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y143.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y143.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>U8_de_disp/power_com_in[23]_power_com_out_reg[23]_mux_106_OUT&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y143.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>U8_de_disp/power_com_in&lt;11&gt;</twComp><twBEL>U8_de_disp/lut1949_15563</twBEL><twBEL>U8_de_disp/power_com_in_13</twBEL></twPathDel><twLogDel>3.355</twLogDel><twRouteDel>2.979</twRouteDel><twTotDel>6.334</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>53.0</twPctLog><twPctRoute>47.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="396"><twConstPath anchorID="397" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.181</twSlack><twSrc BELType="RAM">U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">U8_de_disp/power_com_in_13</twDest><twTotPathDel>6.186</twTotPathDel><twClkSkew dest = "1.474" src = "1.707">0.233</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>U8_de_disp/power_com_in_13</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X8Y22.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_150M</twSrcClk><twPathDel><twSite>RAMB36_X8Y22.DOPBDOP0</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y125.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.544</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y125.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>power_com_out&lt;8&gt;</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_532</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_15</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y142.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.072</twDelInfo><twComp>U8_de_disp/power_com_out_reg&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y142.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twComp><twBEL>U8_de_disp/mux2211</twBEL><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y143.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y143.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y143.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>U8_de_disp/power_com_in[23]_power_com_out_reg[23]_mux_106_OUT&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y143.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>U8_de_disp/power_com_in&lt;11&gt;</twComp><twBEL>U8_de_disp/lut1949_15563</twBEL><twBEL>U8_de_disp/power_com_in_13</twBEL></twPathDel><twLogDel>3.174</twLogDel><twRouteDel>3.012</twRouteDel><twTotDel>6.186</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="916" iCriticalPaths="0" sType="EndPoint">Paths for end point U8_de_disp/power_com_in_14 (SLICE_X139Y143.C6), 916 paths
</twPathRptBanner><twPathRpt anchorID="398"><twConstPath anchorID="399" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.086</twSlack><twSrc BELType="RAM">U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">U8_de_disp/power_com_in_14</twDest><twTotPathDel>6.321</twTotPathDel><twClkSkew dest = "0.956" src = "1.149">0.193</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>U8_de_disp/power_com_in_14</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB36_X8Y28.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_150M</twSrcClk><twPathDel><twSite>RAMB36_X8Y28.DOBDO2</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X147Y125.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.630</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X147Y125.BMUX</twSite><twDelType>Topdb</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>power_com_out&lt;2&gt;</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_610</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_9</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y140.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.042</twDelInfo><twComp>U8_de_disp/power_com_out_reg&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y140.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>U8_de_disp/disp_raddr_mid&lt;8&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_lut&lt;2&gt;</twBEL><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y141.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y141.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;3&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y142.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y142.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y143.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y143.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y143.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>U8_de_disp/power_com_in[23]_power_com_out_reg[23]_mux_106_OUT&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y143.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>U8_de_disp/power_com_in&lt;14&gt;</twComp><twBEL>U8_de_disp/lut1966_15566</twBEL><twBEL>U8_de_disp/power_com_in_14</twBEL></twPathDel><twLogDel>3.291</twLogDel><twRouteDel>3.030</twRouteDel><twTotDel>6.321</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>52.1</twPctLog><twPctRoute>47.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="400"><twConstPath anchorID="401" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.098</twSlack><twSrc BELType="RAM">U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">U8_de_disp/power_com_in_14</twDest><twTotPathDel>6.309</twTotPathDel><twClkSkew dest = "0.956" src = "1.149">0.193</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>U8_de_disp/power_com_in_14</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB36_X8Y28.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_150M</twSrcClk><twPathDel><twSite>RAMB36_X8Y28.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y125.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.563</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y125.BMUX</twSite><twDelType>Topdb</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>power_com_out&lt;0&gt;</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_6</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y140.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>U8_de_disp/power_com_out_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y140.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>U8_de_disp/disp_raddr_mid&lt;8&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_lut&lt;0&gt;</twBEL><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y141.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y141.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;3&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y142.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y142.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y143.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y143.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y143.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>U8_de_disp/power_com_in[23]_power_com_out_reg[23]_mux_106_OUT&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y143.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>U8_de_disp/power_com_in&lt;14&gt;</twComp><twBEL>U8_de_disp/lut1966_15566</twBEL><twBEL>U8_de_disp/power_com_in_14</twBEL></twPathDel><twLogDel>3.368</twLogDel><twRouteDel>2.941</twRouteDel><twTotDel>6.309</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>53.4</twPctLog><twPctRoute>46.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="402"><twConstPath anchorID="403" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.176</twSlack><twSrc BELType="RAM">U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">U8_de_disp/power_com_in_14</twDest><twTotPathDel>6.095</twTotPathDel><twClkSkew dest = "1.469" src = "1.798">0.329</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>U8_de_disp/power_com_in_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X7Y36.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_150M</twSrcClk><twPathDel><twSite>RAMB36_X7Y36.DOBDO4</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y155.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.796</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y155.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>power_com_out&lt;13&gt;</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_44</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_3</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y143.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>U8_de_disp/power_com_out_reg&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y143.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twComp><twBEL>U8_de_disp/mux411</twBEL><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y143.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>U8_de_disp/power_com_in[23]_power_com_out_reg[23]_mux_106_OUT&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y143.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>U8_de_disp/power_com_in&lt;14&gt;</twComp><twBEL>U8_de_disp/lut1966_15566</twBEL><twBEL>U8_de_disp/power_com_in_14</twBEL></twPathDel><twLogDel>3.080</twLogDel><twRouteDel>3.015</twRouteDel><twTotDel>6.095</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>50.5</twPctLog><twPctRoute>49.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1036" iCriticalPaths="0" sType="EndPoint">Paths for end point U8_de_disp/power_com_in_16 (SLICE_X143Y144.D5), 1036 paths
</twPathRptBanner><twPathRpt anchorID="404"><twConstPath anchorID="405" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.094</twSlack><twSrc BELType="RAM">U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">U8_de_disp/power_com_in_16</twDest><twTotPathDel>6.319</twTotPathDel><twClkSkew dest = "0.962" src = "1.149">0.187</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>U8_de_disp/power_com_in_16</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB36_X8Y28.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_150M</twSrcClk><twPathDel><twSite>RAMB36_X8Y28.DOBDO2</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X147Y125.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.630</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X147Y125.BMUX</twSite><twDelType>Topdb</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>power_com_out&lt;2&gt;</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_610</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_9</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y140.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.042</twDelInfo><twComp>U8_de_disp/power_com_out_reg&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y140.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>U8_de_disp/disp_raddr_mid&lt;8&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_lut&lt;2&gt;</twBEL><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y141.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y141.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;3&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y142.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y142.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y143.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y143.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y144.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y144.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U8_de_disp/power_com_in&lt;16&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y144.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>U8_de_disp/power_com_in[23]_power_com_out_reg[23]_mux_106_OUT&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y144.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>U8_de_disp/power_com_in&lt;16&gt;</twComp><twBEL>U8_de_disp/lut2000_15572</twBEL><twBEL>U8_de_disp/power_com_in_16</twBEL></twPathDel><twLogDel>3.336</twLogDel><twRouteDel>2.983</twRouteDel><twTotDel>6.319</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>52.8</twPctLog><twPctRoute>47.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="406"><twConstPath anchorID="407" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.106</twSlack><twSrc BELType="RAM">U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">U8_de_disp/power_com_in_16</twDest><twTotPathDel>6.307</twTotPathDel><twClkSkew dest = "0.962" src = "1.149">0.187</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>U8_de_disp/power_com_in_16</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB36_X8Y28.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_150M</twSrcClk><twPathDel><twSite>RAMB36_X8Y28.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y125.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.563</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y125.BMUX</twSite><twDelType>Topdb</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>power_com_out&lt;0&gt;</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_6</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y140.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>U8_de_disp/power_com_out_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y140.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>U8_de_disp/disp_raddr_mid&lt;8&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_lut&lt;0&gt;</twBEL><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y141.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y141.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;3&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y142.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y142.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y143.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y143.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y144.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y144.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U8_de_disp/power_com_in&lt;16&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y144.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>U8_de_disp/power_com_in[23]_power_com_out_reg[23]_mux_106_OUT&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y144.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>U8_de_disp/power_com_in&lt;16&gt;</twComp><twBEL>U8_de_disp/lut2000_15572</twBEL><twBEL>U8_de_disp/power_com_in_16</twBEL></twPathDel><twLogDel>3.413</twLogDel><twRouteDel>2.894</twRouteDel><twTotDel>6.307</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="408"><twConstPath anchorID="409" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.154</twSlack><twSrc BELType="RAM">U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">U8_de_disp/power_com_in_16</twDest><twTotPathDel>6.123</twTotPathDel><twClkSkew dest = "1.475" src = "1.798">0.323</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>U8_de_disp/power_com_in_16</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X7Y36.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_150M</twSrcClk><twPathDel><twSite>RAMB36_X7Y36.DOBDO4</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y155.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.796</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y155.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>power_com_out&lt;13&gt;</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_44</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_3</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y143.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>U8_de_disp/power_com_out_reg&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y143.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twComp><twBEL>U8_de_disp/mux411</twBEL><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y144.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y144.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U8_de_disp/power_com_in&lt;16&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y144.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>U8_de_disp/power_com_in[23]_power_com_out_reg[23]_mux_106_OUT&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y144.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>U8_de_disp/power_com_in&lt;16&gt;</twComp><twBEL>U8_de_disp/lut2000_15572</twBEL><twBEL>U8_de_disp/power_com_in_16</twBEL></twPathDel><twLogDel>3.155</twLogDel><twRouteDel>2.968</twRouteDel><twTotDel>6.123</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>51.5</twPctLog><twPctRoute>48.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_U0_CLK_RESET_INTERFACE_U0_clkout3 = PERIOD TIMEGRP
        &quot;U0_CLK_RESET_INTERFACE_U0_clkout3&quot; TS_clk_p / 0.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U5_Acc_IQUV/Acc_Q0/U2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM18.ram (RAMB18_X2Y54.DIADI0), 1 path
</twPathRptBanner><twPathRpt anchorID="410"><twConstPath anchorID="411" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.015</twSlack><twSrc BELType="FF">U5_Acc_IQUV/Acc_Q0/U1/blk00000001/blk00000061</twSrc><twDest BELType="RAM">U5_Acc_IQUV/Acc_Q0/U2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>0.152</twTotPathDel><twClkSkew dest = "0.575" src = "0.438">-0.137</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U5_Acc_IQUV/Acc_Q0/U1/blk00000001/blk00000061</twSrc><twDest BELType='RAM'>U5_Acc_IQUV/Acc_Q0/U2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twSrcClk><twPathDel><twSite>SLICE_X42Y134.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U5_Acc_IQUV/Acc_Q0/adder_out&lt;3&gt;</twComp><twBEL>U5_Acc_IQUV/Acc_Q0/U1/blk00000001/blk00000061</twBEL></twPathDel><twPathDel><twSite>RAMB18_X2Y54.DIADI0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.235</twDelInfo><twComp>U5_Acc_IQUV/Acc_Q0/adder_out&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X2Y54.WRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>U5_Acc_IQUV/Acc_Q0/U2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM18.ram</twComp><twBEL>U5_Acc_IQUV/Acc_Q0/U2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.235</twRouteDel><twTotDel>0.152</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>-54.6</twPctLog><twPctRoute>154.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U2_FREQEQUA_R/ReIm_Multi0/Multi_Re0/blk00000001/blk00000004 (DSP48_X4Y46.A0), 1 path
</twPathRptBanner><twPathRpt anchorID="412"><twConstPath anchorID="413" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.015</twSlack><twSrc BELType="FF">U2_FREQEQUA_R/re_in0_reg2_0</twSrc><twDest BELType="DSP">U2_FREQEQUA_R/ReIm_Multi0/Multi_Re0/blk00000001/blk00000004</twDest><twTotPathDel>0.118</twTotPathDel><twClkSkew dest = "0.563" src = "0.460">-0.103</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U2_FREQEQUA_R/re_in0_reg2_0</twSrc><twDest BELType='DSP'>U2_FREQEQUA_R/ReIm_Multi0/Multi_Re0/blk00000001/blk00000004</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X106Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twSrcClk><twPathDel><twSite>SLICE_X106Y117.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U2_FREQEQUA_R/re_in0_reg2&lt;6&gt;</twComp><twBEL>U2_FREQEQUA_R/re_in0_reg2_0</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y46.A0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.147</twDelInfo><twComp>U2_FREQEQUA_R/re_in0_reg2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>DSP48_X4Y46.CLK</twSite><twDelType>Tdspckd_A_AREG</twDelType><twDelInfo twEdge="twFalling">-0.144</twDelInfo><twComp>U2_FREQEQUA_R/ReIm_Multi0/Multi_Re0/blk00000001/blk00000004</twComp><twBEL>U2_FREQEQUA_R/ReIm_Multi0/Multi_Re0/blk00000001/blk00000004</twBEL></twPathDel><twLogDel>-0.029</twLogDel><twRouteDel>0.147</twRouteDel><twTotDel>0.118</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>-24.6</twPctLog><twPctRoute>124.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U2_fft_150M/FFT_150M_R/blk00000001/blk00003189/DSP48E1 (DSP48_X7Y55.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="414"><twConstPath anchorID="415" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.015</twSlack><twSrc BELType="FF">U2_fft_150M/FFT_150M_R/blk00000001/blk00002004</twSrc><twDest BELType="DSP">U2_fft_150M/FFT_150M_R/blk00000001/blk00003189/DSP48E1</twDest><twTotPathDel>0.108</twTotPathDel><twClkSkew dest = "0.531" src = "0.438">-0.093</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U2_fft_150M/FFT_150M_R/blk00000001/blk00002004</twSrc><twDest BELType='DSP'>U2_fft_150M/FFT_150M_R/blk00000001/blk00003189/DSP48E1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X142Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twSrcClk><twPathDel><twSite>SLICE_X142Y135.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U2_fft_150M/FFT_150M_R/blk00000001/sig0000136d</twComp><twBEL>U2_fft_150M/FFT_150M_R/blk00000001/blk00002004</twBEL></twPathDel><twPathDel><twSite>DSP48_X7Y55.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.137</twDelInfo><twComp>U2_fft_150M/FFT_150M_R/blk00000001/sig0000136c</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>DSP48_X7Y55.CLK</twSite><twDelType>Tdspckd_A_AREG</twDelType><twDelInfo twEdge="twFalling">-0.144</twDelInfo><twComp>U2_fft_150M/FFT_150M_R/blk00000001/blk00003189/DSP48E1</twComp><twBEL>U2_fft_150M/FFT_150M_R/blk00000001/blk00003189/DSP48E1</twBEL></twPathDel><twLogDel>-0.029</twLogDel><twRouteDel>0.137</twRouteDel><twTotDel>0.108</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>-26.9</twPctLog><twPctRoute>126.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="416"><twPinLimitBanner>Component Switching Limit Checks: TS_U0_CLK_RESET_INTERFACE_U0_clkout3 = PERIOD TIMEGRP
        &quot;U0_CLK_RESET_INTERFACE_U0_clkout3&quot; TS_clk_p / 0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="417" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.861" period="6.666" constraintValue="6.666" deviceLimit="3.805" freqLimit="262.812" physResource="U3_Cal_IQUV_V2/Cal_R_POWER/mult_re_re0/blk00000001/blk00000004/CLK" logResource="U3_Cal_IQUV_V2/Cal_R_POWER/mult_re_re0/blk00000001/blk00000004/CLK" locationPin="DSP48_X5Y54.CLK" clockNet="clk_150M"/><twPinLimit anchorID="418" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.861" period="6.666" constraintValue="6.666" deviceLimit="3.805" freqLimit="262.812" physResource="U3_Cal_IQUV_V2/Cal_R_POWER/mult_im_im0/blk00000001/blk00000004/CLK" logResource="U3_Cal_IQUV_V2/Cal_R_POWER/mult_im_im0/blk00000001/blk00000004/CLK" locationPin="DSP48_X5Y52.CLK" clockNet="clk_150M"/><twPinLimit anchorID="419" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.861" period="6.666" constraintValue="6.666" deviceLimit="3.805" freqLimit="262.812" physResource="U3_Cal_IQUV_V2/Cal_L_POWER/mult_re_re0/blk00000001/blk00000004/CLK" logResource="U3_Cal_IQUV_V2/Cal_L_POWER/mult_re_re0/blk00000001/blk00000004/CLK" locationPin="DSP48_X3Y57.CLK" clockNet="clk_150M"/></twPinLimitRpt></twConst><twConst anchorID="420" twConstType="PERIOD" ><twConstHead uID="38"><twConstName UCFConstName="" ScopeName="">TS_U0_CLK_RESET_INTERFACE_U0_clkout1 = PERIOD TIMEGRP         &quot;U0_CLK_RESET_INTERFACE_U0_clkout1&quot; TS_clk_p / 0.1 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>12.500</twMinPer></twConstHead><twPinLimitRpt anchorID="421"><twPinLimitBanner>Component Switching Limit Checks: TS_U0_CLK_RESET_INTERFACE_U0_clkout1 = PERIOD TIMEGRP
        &quot;U0_CLK_RESET_INTERFACE_U0_clkout1&quot; TS_clk_p / 0.1 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="422" type="MINPERIOD" name="Tmon_DCLK" slack="20.830" period="33.330" constraintValue="33.330" deviceLimit="12.500" freqLimit="80.000" physResource="U13/SYSMON_INST/DCLK" logResource="U13/SYSMON_INST/DCLK" locationPin="SYSMON_X0Y0.DCLK" clockNet="clk_30M"/><twPinLimit anchorID="423" type="MINPERIOD" name="Tbcper_I" slack="31.901" period="33.330" constraintValue="33.330" deviceLimit="1.429" freqLimit="699.790" physResource="U0_CLK_RESET_INTERFACE/U0/clkout2_buf/I0" logResource="U0_CLK_RESET_INTERFACE/U0/clkout2_buf/I0" locationPin="BUFGCTRL_X0Y1.I0" clockNet="U0_CLK_RESET_INTERFACE/U0/clkout1"/><twPinLimit anchorID="424" type="MAXPERIOD" name="Tbcper_I" slack="966.670" period="33.330" constraintValue="33.330" deviceLimit="1000.000" freqLimit="1.000" physResource="U0_CLK_RESET_INTERFACE/U0/clkout2_buf/I0" logResource="U0_CLK_RESET_INTERFACE/U0/clkout2_buf/I0" locationPin="BUFGCTRL_X0Y1.I0" clockNet="U0_CLK_RESET_INTERFACE/U0/clkout1"/></twPinLimitRpt></twConst><twConst anchorID="425" twConstType="PERIOD" ><twConstHead uID="39"><twConstName UCFConstName="" ScopeName="">TS_U0_CLK_RESET_INTERFACE_U0_clkout2 = PERIOD TIMEGRP         &quot;U0_CLK_RESET_INTERFACE_U0_clkout2&quot; TS_clk_p HIGH 50%;</twConstName><twItemCnt>48986</twItemCnt><twErrCntSetup>24</twErrCntSetup><twErrCntEndPt>24</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>26458</twEndPtCnt><twPathErrCnt>24</twPathErrCnt><twMinPer>3.702</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U2_2400to150_L/U_nco_2400M/inst_nco[1].u_NCO_MUL_CHANNEL/U_mul_q/blk00000001/blk00000004 (DSP48_X5Y71.A21), 1 path
</twPathRptBanner><twPathRpt anchorID="426"><twConstPath anchorID="427" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.369</twSlack><twSrc BELType="RAM">U2_2400to150_L/U_nco_2400M/inst_nco[1].u_NCO_MUL_CHANNEL/U_ROM_sin2400/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="DSP">U2_2400to150_L/U_nco_2400M/inst_nco[1].u_NCO_MUL_CHANNEL/U_mul_q/blk00000001/blk00000004</twDest><twTotPathDel>3.491</twTotPathDel><twClkSkew dest = "1.550" src = "1.700">0.150</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U2_2400to150_L/U_nco_2400M/inst_nco[1].u_NCO_MUL_CHANNEL/U_ROM_sin2400/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='DSP'>U2_2400to150_L/U_nco_2400M/inst_nco[1].u_NCO_MUL_CHANNEL/U_mul_q/blk00000001/blk00000004</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X3Y36.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_300M</twSrcClk><twPathDel><twSite>RAMB36_X3Y36.DOADO5</twSite><twDelType>Trcko_DOA_REG</twDelType><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/inst_nco[1].u_NCO_MUL_CHANNEL/U_ROM_sin2400/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram</twComp><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[1].u_NCO_MUL_CHANNEL/U_ROM_sin2400/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>DSP48_X5Y71.A21</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.437</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/inst_nco[1].u_NCO_MUL_CHANNEL/sin_out&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X5Y71.CLK</twSite><twDelType>Tdspdck_A_AREG</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/inst_nco[1].u_NCO_MUL_CHANNEL/U_mul_q/blk00000001/blk00000004</twComp><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[1].u_NCO_MUL_CHANNEL/U_mul_q/blk00000001/blk00000004</twBEL></twPathDel><twLogDel>1.054</twLogDel><twRouteDel>2.437</twRouteDel><twTotDel>3.491</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">clk_300M</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U2_2400to150_L/U_nco_2400M/inst_nco[1].u_NCO_MUL_CHANNEL/U_mul_q/blk00000001/blk00000004 (DSP48_X5Y71.A22), 1 path
</twPathRptBanner><twPathRpt anchorID="428"><twConstPath anchorID="429" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.369</twSlack><twSrc BELType="RAM">U2_2400to150_L/U_nco_2400M/inst_nco[1].u_NCO_MUL_CHANNEL/U_ROM_sin2400/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="DSP">U2_2400to150_L/U_nco_2400M/inst_nco[1].u_NCO_MUL_CHANNEL/U_mul_q/blk00000001/blk00000004</twDest><twTotPathDel>3.491</twTotPathDel><twClkSkew dest = "1.550" src = "1.700">0.150</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U2_2400to150_L/U_nco_2400M/inst_nco[1].u_NCO_MUL_CHANNEL/U_ROM_sin2400/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='DSP'>U2_2400to150_L/U_nco_2400M/inst_nco[1].u_NCO_MUL_CHANNEL/U_mul_q/blk00000001/blk00000004</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X3Y36.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_300M</twSrcClk><twPathDel><twSite>RAMB36_X3Y36.DOADO5</twSite><twDelType>Trcko_DOA_REG</twDelType><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/inst_nco[1].u_NCO_MUL_CHANNEL/U_ROM_sin2400/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram</twComp><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[1].u_NCO_MUL_CHANNEL/U_ROM_sin2400/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>DSP48_X5Y71.A22</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.437</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/inst_nco[1].u_NCO_MUL_CHANNEL/sin_out&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X5Y71.CLK</twSite><twDelType>Tdspdck_A_AREG</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/inst_nco[1].u_NCO_MUL_CHANNEL/U_mul_q/blk00000001/blk00000004</twComp><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[1].u_NCO_MUL_CHANNEL/U_mul_q/blk00000001/blk00000004</twBEL></twPathDel><twLogDel>1.054</twLogDel><twRouteDel>2.437</twRouteDel><twTotDel>3.491</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">clk_300M</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U2_2400to150_L/U_nco_2400M/inst_nco[1].u_NCO_MUL_CHANNEL/U_mul_q/blk00000001/blk00000004 (DSP48_X5Y71.A23), 1 path
</twPathRptBanner><twPathRpt anchorID="430"><twConstPath anchorID="431" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.369</twSlack><twSrc BELType="RAM">U2_2400to150_L/U_nco_2400M/inst_nco[1].u_NCO_MUL_CHANNEL/U_ROM_sin2400/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="DSP">U2_2400to150_L/U_nco_2400M/inst_nco[1].u_NCO_MUL_CHANNEL/U_mul_q/blk00000001/blk00000004</twDest><twTotPathDel>3.491</twTotPathDel><twClkSkew dest = "1.550" src = "1.700">0.150</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U2_2400to150_L/U_nco_2400M/inst_nco[1].u_NCO_MUL_CHANNEL/U_ROM_sin2400/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='DSP'>U2_2400to150_L/U_nco_2400M/inst_nco[1].u_NCO_MUL_CHANNEL/U_mul_q/blk00000001/blk00000004</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X3Y36.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_300M</twSrcClk><twPathDel><twSite>RAMB36_X3Y36.DOADO5</twSite><twDelType>Trcko_DOA_REG</twDelType><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/inst_nco[1].u_NCO_MUL_CHANNEL/U_ROM_sin2400/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram</twComp><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[1].u_NCO_MUL_CHANNEL/U_ROM_sin2400/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>DSP48_X5Y71.A23</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.437</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/inst_nco[1].u_NCO_MUL_CHANNEL/sin_out&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X5Y71.CLK</twSite><twDelType>Tdspdck_A_AREG</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/inst_nco[1].u_NCO_MUL_CHANNEL/U_mul_q/blk00000001/blk00000004</twComp><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[1].u_NCO_MUL_CHANNEL/U_mul_q/blk00000001/blk00000004</twBEL></twPathDel><twLogDel>1.054</twLogDel><twRouteDel>2.437</twRouteDel><twTotDel>3.491</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">clk_300M</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_U0_CLK_RESET_INTERFACE_U0_clkout2 = PERIOD TIMEGRP
        &quot;U0_CLK_RESET_INTERFACE_U0_clkout2&quot; TS_clk_p HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U2_2400to150_L/U_adder/adder12/blk00000001/blk00000004/DSP48E1 (DSP48_X4Y80.C23), 1 path
</twPathRptBanner><twPathRpt anchorID="432"><twConstPath anchorID="433" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.007</twSlack><twSrc BELType="FF">U2_2400to150_L/U_fir1/blk00000003/blk0000007a</twSrc><twDest BELType="DSP">U2_2400to150_L/U_adder/adder12/blk00000001/blk00000004/DSP48E1</twDest><twTotPathDel>0.174</twTotPathDel><twClkSkew dest = "0.849" src = "0.682">-0.167</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U2_2400to150_L/U_fir1/blk00000003/blk0000007a</twSrc><twDest BELType='DSP'>U2_2400to150_L/U_adder/adder12/blk00000001/blk00000004/DSP48E1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X103Y197.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X103Y197.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U2_2400to150_L/firout_150M_1i&lt;28&gt;</twComp><twBEL>U2_2400to150_L/U_fir1/blk00000003/blk0000007a</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y80.C23</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.194</twDelInfo><twComp>U2_2400to150_L/firout_150M_1i&lt;23&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>DSP48_X4Y80.CLK</twSite><twDelType>Tdspckd_C_CREG</twDelType><twDelInfo twEdge="twFalling">-0.118</twDelInfo><twComp>U2_2400to150_L/U_adder/adder12/blk00000001/blk00000004/DSP48E1</twComp><twBEL>U2_2400to150_L/U_adder/adder12/blk00000001/blk00000004/DSP48E1</twBEL></twPathDel><twLogDel>-0.020</twLogDel><twRouteDel>0.194</twRouteDel><twTotDel>0.174</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">clk_300M</twDestClk><twPctLog>-11.5</twPctLog><twPctRoute>111.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_data_sync_H/u_reset_sync/rst_out (SLICE_X6Y160.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="434"><twConstPath anchorID="435" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.008</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_data_sync_H/u_reset_sync/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_data_sync_H/u_reset_sync/rst_out</twDest><twTotPathDel>0.116</twTotPathDel><twClkSkew dest = "0.771" src = "0.663">-0.108</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_data_sync_H/u_reset_sync/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_data_sync_H/u_reset_sync/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y159.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X7Y159.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_data_sync_H/u_reset_sync/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_data_sync_H/u_reset_sync/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y160.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.094</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_data_sync_H/u_reset_sync/rff&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y160.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_data_sync_H/srst</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_data_sync_H/u_reset_sync/rst_out</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.094</twRouteDel><twTotDel>0.116</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">clk_300M</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U2_2400to150_R/U_fir1/blk00000003/blk00000043 (DSP48_X5Y19.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="436"><twConstPath anchorID="437" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.019</twSlack><twSrc BELType="FF">U2_2400to150_R/U_fir1/blk00000003/sig00000110</twSrc><twDest BELType="DSP">U2_2400to150_R/U_fir1/blk00000003/blk00000043</twDest><twTotPathDel>0.122</twTotPathDel><twClkSkew dest = "0.550" src = "0.447">-0.103</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U2_2400to150_R/U_fir1/blk00000003/sig00000110</twSrc><twDest BELType='DSP'>U2_2400to150_R/U_fir1/blk00000003/blk00000043</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X114Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X114Y45.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U2_2400to150_R/U_fir1/blk00000003/sig00000110</twComp><twBEL>U2_2400to150_R/U_fir1/blk00000003/sig00000110</twBEL></twPathDel><twPathDel><twSite>DSP48_X5Y19.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.151</twDelInfo><twComp>U2_2400to150_R/U_fir1/blk00000003/sig00000110</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>DSP48_X5Y19.CLK</twSite><twDelType>Tdspckd_A_AREG</twDelType><twDelInfo twEdge="twFalling">-0.144</twDelInfo><twComp>U2_2400to150_R/U_fir1/blk00000003/blk00000043</twComp><twBEL>U2_2400to150_R/U_fir1/blk00000003/blk00000043</twBEL></twPathDel><twLogDel>-0.029</twLogDel><twRouteDel>0.151</twRouteDel><twTotDel>0.122</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">clk_300M</twDestClk><twPctLog>-23.8</twPctLog><twPctRoute>123.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="438"><twPinLimitBanner>Component Switching Limit Checks: TS_U0_CLK_RESET_INTERFACE_U0_clkout2 = PERIOD TIMEGRP
        &quot;U0_CLK_RESET_INTERFACE_U0_clkout2&quot; TS_clk_p HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="439" type="MINPERIOD" name="Trper_CLKA" slack="1.111" period="3.333" constraintValue="3.333" deviceLimit="2.222" freqLimit="450.045" physResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X2Y20.CLKARDCLKL" clockNet="clk_300M"/><twPinLimit anchorID="440" type="MINPERIOD" name="Trper_CLKB" slack="1.111" period="3.333" constraintValue="3.333" deviceLimit="2.222" freqLimit="450.045" physResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" logResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X2Y20.CLKBWRCLKL" clockNet="clk_300M"/><twPinLimit anchorID="441" type="MINPERIOD" name="Trper_CLKA" slack="1.111" period="3.333" constraintValue="3.333" deviceLimit="2.222" freqLimit="450.045" physResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X3Y20.CLKARDCLKL" clockNet="clk_300M"/></twPinLimitRpt></twConst><twConst anchorID="442" twConstType="PERIOD" ><twConstHead uID="40"><twConstName UCFConstName="" ScopeName="">TS_U1_adc_if_check_snap_U_refclk_gen_clkout0_0 = PERIOD TIMEGRP         &quot;U1_adc_if_check_snap_U_refclk_gen_clkout0_0&quot;         TS_U0_CLK_RESET_INTERFACE_U0_clkout2_0 / 0.666666667 PHASE -0.83325 ns         LOW 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.761</twMinPer></twConstHead><twPinLimitRpt anchorID="443"><twPinLimitBanner>Component Switching Limit Checks: TS_U1_adc_if_check_snap_U_refclk_gen_clkout0_0 = PERIOD TIMEGRP
        &quot;U1_adc_if_check_snap_U_refclk_gen_clkout0_0&quot;
        TS_U0_CLK_RESET_INTERFACE_U0_clkout2_0 / 0.666666667 PHASE -0.83325 ns
        LOW 50%;</twPinLimitBanner><twPinLimit anchorID="444" type="MINPERIOD" name="Tdlycper_REFCLK" slack="0.238" period="4.999" constraintValue="4.999" deviceLimit="4.761" freqLimit="210.040" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/IDELAYCTRL1/REFCLK" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/IDELAYCTRL1/REFCLK" locationPin="IDELAYCTRL_X0Y4.REFCLK" clockNet="U1_adc_if_check_snap/refclk"/><twPinLimit anchorID="445" type="MINPERIOD" name="Tdlycper_REFCLK" slack="0.238" period="4.999" constraintValue="4.999" deviceLimit="4.761" freqLimit="210.040" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/IDELAYCTRL1/REFCLK" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/IDELAYCTRL1/REFCLK" locationPin="IDELAYCTRL_X1Y4.REFCLK" clockNet="U1_adc_if_check_snap/refclk"/><twPinLimit anchorID="446" type="MINPERIOD" name="Tdlycper_REFCLK" slack="0.238" period="4.999" constraintValue="4.999" deviceLimit="4.761" freqLimit="210.040" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/IDELAYCTRL1/REFCLK" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/IDELAYCTRL1/REFCLK" locationPin="IDELAYCTRL_X0Y0.REFCLK" clockNet="U1_adc_if_check_snap/refclk"/></twPinLimitRpt></twConst><twConst anchorID="447" twConstType="PERIOD" ><twConstHead uID="41"><twConstName UCFConstName="" ScopeName="">TS_U1_adc_if_check_snap_U_refclk_gen_clkout0 = PERIOD TIMEGRP         &quot;U1_adc_if_check_snap_U_refclk_gen_clkout0&quot;         TS_U0_CLK_RESET_INTERFACE_U0_clkout2 / 0.666666667 HIGH 50%;</twConstName><twItemCnt>8</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.761</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rst_out (SLICE_X25Y145.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="448"><twConstPath anchorID="449" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.396</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rst_out</twDest><twTotPathDel>2.354</twTotPathDel><twClkSkew dest = "1.438" src = "1.575">0.137</twClkSkew><twDelConst>4.999</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.112</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/refclk</twSrcClk><twPathDel><twSite>SLICE_X49Y112.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y145.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rff&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y145.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/rst_clk_iodelay_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rst_out</twBEL></twPathDel><twLogDel>0.371</twLogDel><twRouteDel>1.983</twRouteDel><twTotDel>2.354</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.999">U1_adc_if_check_snap/refclk</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rst_out (SLICE_X25Y58.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="450"><twConstPath anchorID="451" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.465</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rst_out</twDest><twTotPathDel>2.393</twTotPathDel><twClkSkew dest = "1.541" src = "1.570">0.029</twClkSkew><twDelConst>4.999</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.112</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/refclk</twSrcClk><twPathDel><twSite>SLICE_X49Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y58.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.022</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y58.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/rst_clk_iodelay_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rst_out</twBEL></twPathDel><twLogDel>0.371</twLogDel><twRouteDel>2.022</twRouteDel><twTotDel>2.393</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.999">U1_adc_if_check_snap/refclk</twDestClk><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rst_out (SLICE_X63Y143.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="452"><twConstPath anchorID="453" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.772</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rst_out</twDest><twTotPathDel>2.021</twTotPathDel><twClkSkew dest = "1.509" src = "1.603">0.094</twClkSkew><twDelConst>4.999</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.112</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X59Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/refclk</twSrcClk><twPathDel><twSite>SLICE_X59Y109.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y143.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.650</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rff&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y143.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/rst_clk_iodelay_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rst_out</twBEL></twPathDel><twLogDel>0.371</twLogDel><twRouteDel>1.650</twRouteDel><twTotDel>2.021</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.999">U1_adc_if_check_snap/refclk</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_U1_adc_if_check_snap_U_refclk_gen_clkout0 = PERIOD TIMEGRP
        &quot;U1_adc_if_check_snap_U_refclk_gen_clkout0&quot;
        TS_U0_CLK_RESET_INTERFACE_U0_clkout2 / 0.666666667 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff_1 (SLICE_X62Y91.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="454"><twConstPath anchorID="455" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.115</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff_1</twDest><twTotPathDel>0.115</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X62Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.999">U1_adc_if_check_snap/refclk</twSrcClk><twPathDel><twSite>SLICE_X62Y91.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y91.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.093</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X62Y91.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff_1</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.093</twRouteDel><twTotDel>0.115</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.999">U1_adc_if_check_snap/refclk</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rff_1 (SLICE_X59Y109.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="456"><twConstPath anchorID="457" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.157</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rff_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rff_1</twDest><twTotPathDel>0.168</twTotPathDel><twClkSkew dest = "0.062" src = "0.051">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rff_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X58Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.999">U1_adc_if_check_snap/refclk</twSrcClk><twPathDel><twSite>SLICE_X58Y109.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y109.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.146</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rff&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y109.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rff_1</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.146</twRouteDel><twTotDel>0.168</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.999">U1_adc_if_check_snap/refclk</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_1 (SLICE_X49Y91.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="458"><twConstPath anchorID="459" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.163</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_1</twDest><twTotPathDel>0.163</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.999">U1_adc_if_check_snap/refclk</twSrcClk><twPathDel><twSite>SLICE_X49Y91.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y91.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y91.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_1</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.141</twRouteDel><twTotDel>0.163</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.999">U1_adc_if_check_snap/refclk</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="460"><twPinLimitBanner>Component Switching Limit Checks: TS_U1_adc_if_check_snap_U_refclk_gen_clkout0 = PERIOD TIMEGRP
        &quot;U1_adc_if_check_snap_U_refclk_gen_clkout0&quot;
        TS_U0_CLK_RESET_INTERFACE_U0_clkout2 / 0.666666667 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="461" type="MINPERIOD" name="Tdlycper_REFCLK" slack="0.238" period="4.999" constraintValue="4.999" deviceLimit="4.761" freqLimit="210.040" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/IDELAYCTRL1/REFCLK" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/IDELAYCTRL1/REFCLK" locationPin="IDELAYCTRL_X0Y4.REFCLK" clockNet="U1_adc_if_check_snap/refclk"/><twPinLimit anchorID="462" type="MINPERIOD" name="Tdlycper_REFCLK" slack="0.238" period="4.999" constraintValue="4.999" deviceLimit="4.761" freqLimit="210.040" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/IDELAYCTRL1/REFCLK" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/IDELAYCTRL1/REFCLK" locationPin="IDELAYCTRL_X1Y4.REFCLK" clockNet="U1_adc_if_check_snap/refclk"/><twPinLimit anchorID="463" type="MINPERIOD" name="Tdlycper_REFCLK" slack="0.238" period="4.999" constraintValue="4.999" deviceLimit="4.761" freqLimit="210.040" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/IDELAYCTRL1/REFCLK" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/IDELAYCTRL1/REFCLK" locationPin="IDELAYCTRL_X0Y0.REFCLK" clockNet="U1_adc_if_check_snap/refclk"/></twPinLimitRpt></twConst><twConst anchorID="464" twConstType="OFFSETINDELAY" ><twConstHead uID="42"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AH_D_P&lt;7&gt;&quot; OFFSET = IN 0.8133 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.438</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y161.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="465"><twConstOffIn anchorID="466" twDataPathType="twDataPathMaxDelay"><twSlack>0.375</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>1.408</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.813</twOff><twOffSrc>AD_AH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>J31.PAD</twSrcSite><twPathDel><twSite>J31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>AD_AH_D_P&lt;7&gt;</twComp><twBEL>AD_AH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y161.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y161.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y161.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y161.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.820</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.821</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y161.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.503</twRouteDel><twTotDel>1.408</twTotDel><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;7&gt;&quot; OFFSET = IN 0.8133 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y161.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="467"><twConstOffIn anchorID="468" twDataPathType="twDataPathMinDelay"><twSlack>0.247</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>2.848</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.853</twOff><twOffSrc>AD_AH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>J31.PAD</twSrcSite><twPathDel><twSite>J31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>AD_AH_D_P&lt;7&gt;</twComp><twBEL>AD_AH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y161.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y161.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y161.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y161.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.266</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.267</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y161.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.282</twRouteDel><twTotDel>2.848</twTotDel><twPctLog>55.0</twPctLog><twPctRoute>45.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="469" twConstType="OFFSETINDELAY" ><twConstHead uID="43"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AH_D_P&lt;7&gt;&quot; OFFSET = IN 0.8133 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.439</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y161.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="470"><twConstOffIn anchorID="471" twDataPathType="twDataPathMaxDelay"><twSlack>0.374</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>1.408</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.813</twOff><twOffSrc>AD_AH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>J31.PAD</twSrcSite><twPathDel><twSite>J31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>AD_AH_D_P&lt;7&gt;</twComp><twBEL>AD_AH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y161.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y161.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y161.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y161.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.821</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.822</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y161.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.362</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.503</twRouteDel><twTotDel>1.408</twTotDel><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;7&gt;&quot; OFFSET = IN 0.8133 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y161.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="472"><twConstOffIn anchorID="473" twDataPathType="twDataPathMinDelay"><twSlack>0.250</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>2.848</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.853</twOff><twOffSrc>AD_AH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>J31.PAD</twSrcSite><twPathDel><twSite>J31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>AD_AH_D_P&lt;7&gt;</twComp><twBEL>AD_AH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y161.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y161.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y161.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y161.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.269</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.270</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y161.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.898</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.282</twRouteDel><twTotDel>2.848</twTotDel><twPctLog>55.0</twPctLog><twPctRoute>45.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="474" twConstType="OFFSETINDELAY" ><twConstHead uID="44"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AH_D_P&lt;6&gt;&quot; OFFSET = IN 0.8308 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.460</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y171.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="475"><twConstOffIn anchorID="476" twDataPathType="twDataPathMaxDelay"><twSlack>0.370</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.830</twOff><twOffSrc>AD_AH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>H34.PAD</twSrcSite><twPathDel><twSite>H34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>AD_AH_D_P&lt;6&gt;</twComp><twBEL>AD_AH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y171.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y171.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y171.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y171.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.832</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.833</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y171.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;6&gt;&quot; OFFSET = IN 0.8308 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y171.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="477"><twConstOffIn anchorID="478" twDataPathType="twDataPathMinDelay"><twSlack>0.250</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>2.838</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.836</twOff><twOffSrc>AD_AH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>H34.PAD</twSrcSite><twPathDel><twSite>H34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.114</twDelInfo><twComp>AD_AH_D_P&lt;6&gt;</twComp><twBEL>AD_AH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y171.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y171.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y171.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y171.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.277</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y171.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.838</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="479" twConstType="OFFSETINDELAY" ><twConstHead uID="45"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AH_D_P&lt;6&gt;&quot; OFFSET = IN 0.8308 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.461</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y171.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="480"><twConstOffIn anchorID="481" twDataPathType="twDataPathMaxDelay"><twSlack>0.369</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.830</twOff><twOffSrc>AD_AH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>H34.PAD</twSrcSite><twPathDel><twSite>H34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>AD_AH_D_P&lt;6&gt;</twComp><twBEL>AD_AH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y171.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y171.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y171.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y171.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.833</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.834</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y171.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;6&gt;&quot; OFFSET = IN 0.8308 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y171.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="482"><twConstOffIn anchorID="483" twDataPathType="twDataPathMinDelay"><twSlack>0.253</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>2.838</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.836</twOff><twOffSrc>AD_AH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>H34.PAD</twSrcSite><twPathDel><twSite>H34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.114</twDelInfo><twComp>AD_AH_D_P&lt;6&gt;</twComp><twBEL>AD_AH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y171.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y171.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y171.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y171.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.279</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.280</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y171.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.838</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="484" twConstType="OFFSETINDELAY" ><twConstHead uID="46"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8382 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.463</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y165.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="485"><twConstOffIn anchorID="486" twDataPathType="twDataPathMaxDelay"><twSlack>0.375</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.838</twOff><twOffSrc>AD_AH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>G32.PAD</twSrcSite><twPathDel><twSite>G32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AD_AH_D_P&lt;4&gt;</twComp><twBEL>AD_AH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y165.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y165.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y165.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y165.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.835</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.836</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8382 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y165.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="487"><twConstOffIn anchorID="488" twDataPathType="twDataPathMinDelay"><twSlack>0.245</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>2.838</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.828</twOff><twOffSrc>AD_AH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>G32.PAD</twSrcSite><twPathDel><twSite>G32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>AD_AH_D_P&lt;4&gt;</twComp><twBEL>AD_AH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y165.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y165.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y165.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y165.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.279</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.280</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.838</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="489" twConstType="OFFSETINDELAY" ><twConstHead uID="47"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8382 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.464</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y165.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="490"><twConstOffIn anchorID="491" twDataPathType="twDataPathMaxDelay"><twSlack>0.374</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.838</twOff><twOffSrc>AD_AH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>G32.PAD</twSrcSite><twPathDel><twSite>G32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AD_AH_D_P&lt;4&gt;</twComp><twBEL>AD_AH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y165.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y165.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y165.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y165.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.836</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.837</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y165.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8382 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y165.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="492"><twConstOffIn anchorID="493" twDataPathType="twDataPathMinDelay"><twSlack>0.248</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>2.838</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.828</twOff><twOffSrc>AD_AH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>G32.PAD</twSrcSite><twPathDel><twSite>G32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>AD_AH_D_P&lt;4&gt;</twComp><twBEL>AD_AH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y165.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y165.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y165.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y165.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.282</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.283</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y165.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.838</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="494" twConstType="OFFSETINDELAY" ><twConstHead uID="48"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AH_D_P&lt;0&gt;&quot; OFFSET = IN 0.8498 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.460</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y177.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="495"><twConstOffIn anchorID="496" twDataPathType="twDataPathMaxDelay"><twSlack>0.389</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.849</twOff><twOffSrc>AD_AH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>F31.PAD</twSrcSite><twPathDel><twSite>F31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>AD_AH_D_P&lt;0&gt;</twComp><twBEL>AD_AH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y177.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y177.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.832</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.833</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y177.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;0&gt;&quot; OFFSET = IN 0.8498 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y177.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="497"><twConstOffIn anchorID="498" twDataPathType="twDataPathMinDelay"><twSlack>0.242</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>2.827</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.817</twOff><twOffSrc>AD_AH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>F31.PAD</twSrcSite><twPathDel><twSite>F31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.114</twDelInfo><twComp>AD_AH_D_P&lt;0&gt;</twComp><twBEL>AD_AH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y177.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y177.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.277</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y177.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.261</twRouteDel><twTotDel>2.827</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="499" twConstType="OFFSETINDELAY" ><twConstHead uID="49"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AH_D_P&lt;0&gt;&quot; OFFSET = IN 0.8498 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.461</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y177.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="500"><twConstOffIn anchorID="501" twDataPathType="twDataPathMaxDelay"><twSlack>0.388</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.849</twOff><twOffSrc>AD_AH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>F31.PAD</twSrcSite><twPathDel><twSite>F31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>AD_AH_D_P&lt;0&gt;</twComp><twBEL>AD_AH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y177.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y177.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.833</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.834</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y177.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;0&gt;&quot; OFFSET = IN 0.8498 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y177.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="502"><twConstOffIn anchorID="503" twDataPathType="twDataPathMinDelay"><twSlack>0.245</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>2.827</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.817</twOff><twOffSrc>AD_AH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>F31.PAD</twSrcSite><twPathDel><twSite>F31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.114</twDelInfo><twComp>AD_AH_D_P&lt;0&gt;</twComp><twBEL>AD_AH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y177.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y177.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.279</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.280</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y177.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.877</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.261</twRouteDel><twTotDel>2.827</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="504" twConstType="OFFSETINDELAY" ><twConstHead uID="50"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AH_D_P&lt;5&gt;&quot; OFFSET = IN 0.8599 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.473</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y175.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="505"><twConstOffIn anchorID="506" twDataPathType="twDataPathMaxDelay"><twSlack>0.386</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.859</twOff><twOffSrc>AD_AH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>E34.PAD</twSrcSite><twPathDel><twSite>E34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>AD_AH_D_P&lt;5&gt;</twComp><twBEL>AD_AH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y175.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y175.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y175.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y175.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.845</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.846</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;5&gt;&quot; OFFSET = IN 0.8599 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y175.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="507"><twConstOffIn anchorID="508" twDataPathType="twDataPathMinDelay"><twSlack>0.243</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>2.827</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.807</twOff><twOffSrc>AD_AH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>E34.PAD</twSrcSite><twPathDel><twSite>E34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.125</twDelInfo><twComp>AD_AH_D_P&lt;5&gt;</twComp><twBEL>AD_AH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y175.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y175.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y175.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y175.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.287</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.288</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.261</twRouteDel><twTotDel>2.827</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="509" twConstType="OFFSETINDELAY" ><twConstHead uID="51"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AH_D_P&lt;5&gt;&quot; OFFSET = IN 0.8599 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.474</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y175.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="510"><twConstOffIn anchorID="511" twDataPathType="twDataPathMaxDelay"><twSlack>0.385</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.859</twOff><twOffSrc>AD_AH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>E34.PAD</twSrcSite><twPathDel><twSite>E34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>AD_AH_D_P&lt;5&gt;</twComp><twBEL>AD_AH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y175.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y175.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y175.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y175.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.846</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.847</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y175.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;5&gt;&quot; OFFSET = IN 0.8599 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y175.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="512"><twConstOffIn anchorID="513" twDataPathType="twDataPathMinDelay"><twSlack>0.246</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>2.827</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.807</twOff><twOffSrc>AD_AH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>E34.PAD</twSrcSite><twPathDel><twSite>E34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.125</twDelInfo><twComp>AD_AH_D_P&lt;5&gt;</twComp><twBEL>AD_AH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y175.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y175.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y175.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y175.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.290</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.291</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y175.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.877</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.261</twRouteDel><twTotDel>2.827</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="514" twConstType="OFFSETINDELAY" ><twConstHead uID="52"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AH_D_P&lt;3&gt;&quot; OFFSET = IN 0.8645 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.463</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y195.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="515"><twConstOffIn anchorID="516" twDataPathType="twDataPathMaxDelay"><twSlack>0.401</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.864</twOff><twOffSrc>AD_AH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>E32.PAD</twSrcSite><twPathDel><twSite>E32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AD_AH_D_P&lt;3&gt;</twComp><twBEL>AD_AH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y195.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y195.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y195.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y195.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.835</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.836</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y195.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;3&gt;&quot; OFFSET = IN 0.8645 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y195.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="517"><twConstOffIn anchorID="518" twDataPathType="twDataPathMinDelay"><twSlack>0.218</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>2.838</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.802</twOff><twOffSrc>AD_AH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>E32.PAD</twSrcSite><twPathDel><twSite>E32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_AH_D_P&lt;3&gt;</twComp><twBEL>AD_AH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y195.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y195.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y195.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y195.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.278</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.279</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y195.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.838</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="519" twConstType="OFFSETINDELAY" ><twConstHead uID="53"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AH_D_P&lt;3&gt;&quot; OFFSET = IN 0.8645 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.464</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y195.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="520"><twConstOffIn anchorID="521" twDataPathType="twDataPathMaxDelay"><twSlack>0.400</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.864</twOff><twOffSrc>AD_AH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>E32.PAD</twSrcSite><twPathDel><twSite>E32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AD_AH_D_P&lt;3&gt;</twComp><twBEL>AD_AH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y195.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y195.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y195.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y195.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.836</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.837</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y195.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;3&gt;&quot; OFFSET = IN 0.8645 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y195.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="522"><twConstOffIn anchorID="523" twDataPathType="twDataPathMinDelay"><twSlack>0.221</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>2.838</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.802</twOff><twOffSrc>AD_AH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>E32.PAD</twSrcSite><twPathDel><twSite>E32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_AH_D_P&lt;3&gt;</twComp><twBEL>AD_AH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y195.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y195.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y195.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y195.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.281</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.282</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y195.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.838</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="524" twConstType="OFFSETINDELAY" ><twConstHead uID="54"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8656 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.479</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y169.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="525"><twConstOffIn anchorID="526" twDataPathType="twDataPathMaxDelay"><twSlack>0.386</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.865</twOff><twOffSrc>AD_AH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>D31.PAD</twSrcSite><twPathDel><twSite>D31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>AD_AH_D_P&lt;1&gt;</twComp><twBEL>AD_AH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y169.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y169.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y169.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y169.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.851</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.852</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y169.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8656 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y169.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="527"><twConstOffIn anchorID="528" twDataPathType="twDataPathMinDelay"><twSlack>0.231</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>2.838</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.801</twOff><twOffSrc>AD_AH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>D31.PAD</twSrcSite><twPathDel><twSite>D31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.130</twDelInfo><twComp>AD_AH_D_P&lt;1&gt;</twComp><twBEL>AD_AH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y169.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y169.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y169.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y169.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.292</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.293</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y169.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.838</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="529" twConstType="OFFSETINDELAY" ><twConstHead uID="55"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8656 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.480</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y169.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="530"><twConstOffIn anchorID="531" twDataPathType="twDataPathMaxDelay"><twSlack>0.385</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.865</twOff><twOffSrc>AD_AH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>D31.PAD</twSrcSite><twPathDel><twSite>D31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>AD_AH_D_P&lt;1&gt;</twComp><twBEL>AD_AH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y169.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y169.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y169.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y169.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.852</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.853</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y169.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8656 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y169.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="532"><twConstOffIn anchorID="533" twDataPathType="twDataPathMinDelay"><twSlack>0.234</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>2.838</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.801</twOff><twOffSrc>AD_AH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>D31.PAD</twSrcSite><twPathDel><twSite>D31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.130</twDelInfo><twComp>AD_AH_D_P&lt;1&gt;</twComp><twBEL>AD_AH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y169.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y169.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y169.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y169.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.295</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.296</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y169.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.838</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="534" twConstType="OFFSETINDELAY" ><twConstHead uID="56"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AH_D_P&lt;2&gt;&quot; OFFSET = IN 0.8854 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.550</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y199.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="535"><twConstOffIn anchorID="536" twDataPathType="twDataPathMaxDelay"><twSlack>0.335</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>1.408</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.885</twOff><twOffSrc>AD_AH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>C32.PAD</twSrcSite><twPathDel><twSite>C32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>AD_AH_D_P&lt;2&gt;</twComp><twBEL>AD_AH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y199.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y199.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y199.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y199.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.932</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.933</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y199.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.503</twRouteDel><twTotDel>1.408</twTotDel><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;2&gt;&quot; OFFSET = IN 0.8854 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y199.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="537"><twConstOffIn anchorID="538" twDataPathType="twDataPathMinDelay"><twSlack>0.263</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>2.848</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.781</twOff><twOffSrc>AD_AH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>C32.PAD</twSrcSite><twPathDel><twSite>C32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.124</twDelInfo><twComp>AD_AH_D_P&lt;2&gt;</twComp><twBEL>AD_AH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y199.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y199.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y199.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y199.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.354</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.355</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y199.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.282</twRouteDel><twTotDel>2.848</twTotDel><twPctLog>55.0</twPctLog><twPctRoute>45.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="539" twConstType="OFFSETINDELAY" ><twConstHead uID="57"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AH_D_P&lt;2&gt;&quot; OFFSET = IN 0.8854 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.551</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y199.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="540"><twConstOffIn anchorID="541" twDataPathType="twDataPathMaxDelay"><twSlack>0.334</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>1.408</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.885</twOff><twOffSrc>AD_AH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>C32.PAD</twSrcSite><twPathDel><twSite>C32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>AD_AH_D_P&lt;2&gt;</twComp><twBEL>AD_AH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y199.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y199.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y199.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y199.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.933</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.934</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y199.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.362</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.503</twRouteDel><twTotDel>1.408</twTotDel><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;2&gt;&quot; OFFSET = IN 0.8854 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y199.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="542"><twConstOffIn anchorID="543" twDataPathType="twDataPathMinDelay"><twSlack>0.266</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>2.848</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.781</twOff><twOffSrc>AD_AH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>C32.PAD</twSrcSite><twPathDel><twSite>C32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.124</twDelInfo><twComp>AD_AH_D_P&lt;2&gt;</twComp><twBEL>AD_AH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y199.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y199.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y199.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y199.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.357</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.358</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y199.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.898</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.282</twRouteDel><twTotDel>2.848</twTotDel><twPctLog>55.0</twPctLog><twPctRoute>45.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="544" twConstType="OFFSETINDELAY" ><twConstHead uID="58"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AL_D_P&lt;1&gt;&quot; OFFSET = IN 0.8766 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.484</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y163.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="545"><twConstOffIn anchorID="546" twDataPathType="twDataPathMaxDelay"><twSlack>0.392</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>1.408</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;1&gt;</twClkDest><twOff>0.876</twOff><twOffSrc>AD_AL_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>L25.PAD</twSrcSite><twPathDel><twSite>L25.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>AD_AL_D_P&lt;1&gt;</twComp><twBEL>AD_AL_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y163.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y163.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y163.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y163.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.866</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.867</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y163.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.503</twRouteDel><twTotDel>1.408</twTotDel><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AL_D_P&lt;1&gt;&quot; OFFSET = IN 0.8766 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y163.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="547"><twConstOffIn anchorID="548" twDataPathType="twDataPathMinDelay"><twSlack>0.225</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>2.838</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;1&gt;</twClkDest><twOff>0.790</twOff><twOffSrc>AD_AL_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>L25.PAD</twSrcSite><twPathDel><twSite>L25.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>AD_AL_D_P&lt;1&gt;</twComp><twBEL>AD_AL_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y163.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y163.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y163.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y163.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.297</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.298</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y163.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.838</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="549" twConstType="OFFSETINDELAY" ><twConstHead uID="59"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AL_D_P&lt;1&gt;&quot; OFFSET = IN 0.8766 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.485</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y163.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="550"><twConstOffIn anchorID="551" twDataPathType="twDataPathMaxDelay"><twSlack>0.391</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>1.408</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;1&gt;</twClkDest><twOff>0.876</twOff><twOffSrc>AD_AL_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>L25.PAD</twSrcSite><twPathDel><twSite>L25.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>AD_AL_D_P&lt;1&gt;</twComp><twBEL>AD_AL_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y163.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y163.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y163.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y163.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.867</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.868</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y163.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.362</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.503</twRouteDel><twTotDel>1.408</twTotDel><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AL_D_P&lt;1&gt;&quot; OFFSET = IN 0.8766 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y163.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="552"><twConstOffIn anchorID="553" twDataPathType="twDataPathMinDelay"><twSlack>0.228</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>2.838</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;1&gt;</twClkDest><twOff>0.790</twOff><twOffSrc>AD_AL_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>L25.PAD</twSrcSite><twPathDel><twSite>L25.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>AD_AL_D_P&lt;1&gt;</twComp><twBEL>AD_AL_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y163.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y163.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y163.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y163.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.300</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.301</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y163.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.838</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="554" twConstType="OFFSETINDELAY" ><twConstHead uID="60"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AL_D_P&lt;3&gt;&quot; OFFSET = IN 0.8917 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.502</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y185.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="555"><twConstOffIn anchorID="556" twDataPathType="twDataPathMaxDelay"><twSlack>0.389</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;3&gt;</twClkDest><twOff>0.891</twOff><twOffSrc>AD_AL_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>K28.PAD</twSrcSite><twPathDel><twSite>K28.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>AD_AL_D_P&lt;3&gt;</twComp><twBEL>AD_AL_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y185.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y185.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y185.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y185.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.874</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.875</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y185.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AL_D_P&lt;3&gt;&quot; OFFSET = IN 0.8917 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y185.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="557"><twConstOffIn anchorID="558" twDataPathType="twDataPathMinDelay"><twSlack>0.228</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>2.827</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;3&gt;</twClkDest><twOff>0.775</twOff><twOffSrc>AD_AL_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>K28.PAD</twSrcSite><twPathDel><twSite>K28.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.074</twDelInfo><twComp>AD_AL_D_P&lt;3&gt;</twComp><twBEL>AD_AL_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y185.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y185.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y185.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y185.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.304</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.305</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y185.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.261</twRouteDel><twTotDel>2.827</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="559" twConstType="OFFSETINDELAY" ><twConstHead uID="61"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AL_D_P&lt;3&gt;&quot; OFFSET = IN 0.8917 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.503</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y185.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="560"><twConstOffIn anchorID="561" twDataPathType="twDataPathMaxDelay"><twSlack>0.388</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;3&gt;</twClkDest><twOff>0.891</twOff><twOffSrc>AD_AL_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>K28.PAD</twSrcSite><twPathDel><twSite>K28.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>AD_AL_D_P&lt;3&gt;</twComp><twBEL>AD_AL_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y185.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y185.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y185.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y185.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.875</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.876</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y185.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AL_D_P&lt;3&gt;&quot; OFFSET = IN 0.8917 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y185.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="562"><twConstOffIn anchorID="563" twDataPathType="twDataPathMinDelay"><twSlack>0.231</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>2.827</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;3&gt;</twClkDest><twOff>0.775</twOff><twOffSrc>AD_AL_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>K28.PAD</twSrcSite><twPathDel><twSite>K28.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.074</twDelInfo><twComp>AD_AL_D_P&lt;3&gt;</twComp><twBEL>AD_AL_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y185.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y185.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y185.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y185.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.307</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.308</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y185.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.877</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.261</twRouteDel><twTotDel>2.827</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="564" twConstType="OFFSETINDELAY" ><twConstHead uID="62"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AL_D_P&lt;2&gt;&quot; OFFSET = IN 0.8899 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.483</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y197.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="565"><twConstOffIn anchorID="566" twDataPathType="twDataPathMaxDelay"><twSlack>0.406</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>1.408</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;2&gt;</twClkDest><twOff>0.889</twOff><twOffSrc>AD_AL_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>J26.PAD</twSrcSite><twPathDel><twSite>J26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>AD_AL_D_P&lt;2&gt;</twComp><twBEL>AD_AL_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y197.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y197.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y197.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y197.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.865</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.866</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y197.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.503</twRouteDel><twTotDel>1.408</twTotDel><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AL_D_P&lt;2&gt;&quot; OFFSET = IN 0.8899 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y197.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="567"><twConstOffIn anchorID="568" twDataPathType="twDataPathMinDelay"><twSlack>0.212</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>2.838</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;2&gt;</twClkDest><twOff>0.777</twOff><twOffSrc>AD_AL_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>J26.PAD</twSrcSite><twPathDel><twSite>J26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>AD_AL_D_P&lt;2&gt;</twComp><twBEL>AD_AL_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y197.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y197.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y197.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y197.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.297</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.298</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y197.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.838</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="569" twConstType="OFFSETINDELAY" ><twConstHead uID="63"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AL_D_P&lt;2&gt;&quot; OFFSET = IN 0.8899 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.484</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y197.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="570"><twConstOffIn anchorID="571" twDataPathType="twDataPathMaxDelay"><twSlack>0.405</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>1.408</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;2&gt;</twClkDest><twOff>0.889</twOff><twOffSrc>AD_AL_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>J26.PAD</twSrcSite><twPathDel><twSite>J26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>AD_AL_D_P&lt;2&gt;</twComp><twBEL>AD_AL_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y197.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y197.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y197.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y197.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.866</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.867</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y197.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.362</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.503</twRouteDel><twTotDel>1.408</twTotDel><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AL_D_P&lt;2&gt;&quot; OFFSET = IN 0.8899 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y197.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="572"><twConstOffIn anchorID="573" twDataPathType="twDataPathMinDelay"><twSlack>0.215</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>2.838</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;2&gt;</twClkDest><twOff>0.777</twOff><twOffSrc>AD_AL_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>J26.PAD</twSrcSite><twPathDel><twSite>J26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>AD_AL_D_P&lt;2&gt;</twComp><twBEL>AD_AL_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y197.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y197.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y197.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y197.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.300</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.301</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y197.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.838</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="574" twConstType="OFFSETINDELAY" ><twConstHead uID="64"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AL_D_P&lt;5&gt;&quot; OFFSET = IN 0.8919 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.537</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y189.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="575"><twConstOffIn anchorID="576" twDataPathType="twDataPathMaxDelay"><twSlack>0.354</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;5&gt;</twClkDest><twOff>0.891</twOff><twOffSrc>AD_AL_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>G31.PAD</twSrcSite><twPathDel><twSite>G31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>AD_AL_D_P&lt;5&gt;</twComp><twBEL>AD_AL_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y189.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y189.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y189.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y189.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.909</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.910</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AL_D_P&lt;5&gt;&quot; OFFSET = IN 0.8919 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y189.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="577"><twConstOffIn anchorID="578" twDataPathType="twDataPathMinDelay"><twSlack>0.248</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>2.838</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;5&gt;</twClkDest><twOff>0.775</twOff><twOffSrc>AD_AL_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>G31.PAD</twSrcSite><twPathDel><twSite>G31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.105</twDelInfo><twComp>AD_AL_D_P&lt;5&gt;</twComp><twBEL>AD_AL_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y189.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y189.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y189.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y189.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.335</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.336</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.838</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="579" twConstType="OFFSETINDELAY" ><twConstHead uID="65"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AL_D_P&lt;5&gt;&quot; OFFSET = IN 0.8919 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.538</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y189.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="580"><twConstOffIn anchorID="581" twDataPathType="twDataPathMaxDelay"><twSlack>0.353</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;5&gt;</twClkDest><twOff>0.891</twOff><twOffSrc>AD_AL_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>G31.PAD</twSrcSite><twPathDel><twSite>G31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>AD_AL_D_P&lt;5&gt;</twComp><twBEL>AD_AL_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y189.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y189.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y189.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y189.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.910</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.911</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y189.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AL_D_P&lt;5&gt;&quot; OFFSET = IN 0.8919 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y189.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="582"><twConstOffIn anchorID="583" twDataPathType="twDataPathMinDelay"><twSlack>0.251</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>2.838</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;5&gt;</twClkDest><twOff>0.775</twOff><twOffSrc>AD_AL_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>G31.PAD</twSrcSite><twPathDel><twSite>G31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.105</twDelInfo><twComp>AD_AL_D_P&lt;5&gt;</twComp><twBEL>AD_AL_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y189.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y189.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y189.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y189.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.338</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.339</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y189.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.838</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="584" twConstType="OFFSETINDELAY" ><twConstHead uID="66"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AL_D_P&lt;4&gt;&quot; OFFSET = IN 0.9047 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.541</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y193.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="585"><twConstOffIn anchorID="586" twDataPathType="twDataPathMaxDelay"><twSlack>0.363</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;4&gt;</twClkDest><twOff>0.904</twOff><twOffSrc>AD_AL_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>F30.PAD</twSrcSite><twPathDel><twSite>F30.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>AD_AL_D_P&lt;4&gt;</twComp><twBEL>AD_AL_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y193.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y193.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y193.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y193.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.913</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.914</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y193.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AL_D_P&lt;4&gt;&quot; OFFSET = IN 0.9047 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y193.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="587"><twConstOffIn anchorID="588" twDataPathType="twDataPathMinDelay"><twSlack>0.238</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>2.838</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;4&gt;</twClkDest><twOff>0.762</twOff><twOffSrc>AD_AL_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>F30.PAD</twSrcSite><twPathDel><twSite>F30.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>AD_AL_D_P&lt;4&gt;</twComp><twBEL>AD_AL_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y193.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y193.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y193.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y193.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.338</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.339</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y193.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.838</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="589" twConstType="OFFSETINDELAY" ><twConstHead uID="67"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AL_D_P&lt;4&gt;&quot; OFFSET = IN 0.9047 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.542</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y193.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="590"><twConstOffIn anchorID="591" twDataPathType="twDataPathMaxDelay"><twSlack>0.362</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;4&gt;</twClkDest><twOff>0.904</twOff><twOffSrc>AD_AL_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>F30.PAD</twSrcSite><twPathDel><twSite>F30.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>AD_AL_D_P&lt;4&gt;</twComp><twBEL>AD_AL_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y193.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y193.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y193.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y193.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.914</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.915</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y193.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AL_D_P&lt;4&gt;&quot; OFFSET = IN 0.9047 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y193.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="592"><twConstOffIn anchorID="593" twDataPathType="twDataPathMinDelay"><twSlack>0.241</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>2.838</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;4&gt;</twClkDest><twOff>0.762</twOff><twOffSrc>AD_AL_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>F30.PAD</twSrcSite><twPathDel><twSite>F30.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>AD_AL_D_P&lt;4&gt;</twComp><twBEL>AD_AL_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y193.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y193.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y193.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y193.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.341</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.342</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y193.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.838</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="594" twConstType="OFFSETINDELAY" ><twConstHead uID="68"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AL_D_P&lt;0&gt;&quot; OFFSET = IN 0.8609 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.478</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y183.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="595"><twConstOffIn anchorID="596" twDataPathType="twDataPathMaxDelay"><twSlack>0.382</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;0&gt;</twClkDest><twOff>0.860</twOff><twOffSrc>AD_AL_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>D34.PAD</twSrcSite><twPathDel><twSite>D34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>AD_AL_D_P&lt;0&gt;</twComp><twBEL>AD_AL_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y183.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y183.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y183.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y183.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.850</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.851</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AL_D_P&lt;0&gt;&quot; OFFSET = IN 0.8609 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y183.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="597"><twConstOffIn anchorID="598" twDataPathType="twDataPathMinDelay"><twSlack>0.246</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>2.827</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;0&gt;</twClkDest><twOff>0.806</twOff><twOffSrc>AD_AL_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>D34.PAD</twSrcSite><twPathDel><twSite>D34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>AD_AL_D_P&lt;0&gt;</twComp><twBEL>AD_AL_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y183.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y183.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y183.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y183.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.291</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.292</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.261</twRouteDel><twTotDel>2.827</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="599" twConstType="OFFSETINDELAY" ><twConstHead uID="69"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AL_D_P&lt;0&gt;&quot; OFFSET = IN 0.8609 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.479</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y183.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="600"><twConstOffIn anchorID="601" twDataPathType="twDataPathMaxDelay"><twSlack>0.381</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;0&gt;</twClkDest><twOff>0.860</twOff><twOffSrc>AD_AL_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>D34.PAD</twSrcSite><twPathDel><twSite>D34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>AD_AL_D_P&lt;0&gt;</twComp><twBEL>AD_AL_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y183.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y183.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y183.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y183.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.851</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.852</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y183.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AL_D_P&lt;0&gt;&quot; OFFSET = IN 0.8609 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y183.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="602"><twConstOffIn anchorID="603" twDataPathType="twDataPathMinDelay"><twSlack>0.249</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>2.827</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;0&gt;</twClkDest><twOff>0.806</twOff><twOffSrc>AD_AL_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>D34.PAD</twSrcSite><twPathDel><twSite>D34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>AD_AL_D_P&lt;0&gt;</twComp><twBEL>AD_AL_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y183.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y183.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y183.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y183.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.294</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.295</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y183.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.877</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.261</twRouteDel><twTotDel>2.827</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="604" twConstType="OFFSETINDELAY" ><twConstHead uID="70"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8939 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.569</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y187.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="605"><twConstOffIn anchorID="606" twDataPathType="twDataPathMaxDelay"><twSlack>0.324</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;7&gt;</twClkDest><twOff>0.893</twOff><twOffSrc>AD_AL_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>C33.PAD</twSrcSite><twPathDel><twSite>C33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>AD_AL_D_P&lt;7&gt;</twComp><twBEL>AD_AL_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y187.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y187.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y187.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y187.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.941</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.942</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y187.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8939 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y187.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="607"><twConstOffIn anchorID="608" twDataPathType="twDataPathMinDelay"><twSlack>0.273</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>2.838</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;7&gt;</twClkDest><twOff>0.773</twOff><twOffSrc>AD_AL_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>C33.PAD</twSrcSite><twPathDel><twSite>C33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.132</twDelInfo><twComp>AD_AL_D_P&lt;7&gt;</twComp><twBEL>AD_AL_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y187.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y187.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y187.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y187.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.362</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.363</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y187.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.838</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="609" twConstType="OFFSETINDELAY" ><twConstHead uID="71"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8939 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.570</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y187.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="610"><twConstOffIn anchorID="611" twDataPathType="twDataPathMaxDelay"><twSlack>0.323</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;7&gt;</twClkDest><twOff>0.893</twOff><twOffSrc>AD_AL_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>C33.PAD</twSrcSite><twPathDel><twSite>C33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>AD_AL_D_P&lt;7&gt;</twComp><twBEL>AD_AL_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y187.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y187.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y187.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y187.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.942</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.943</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y187.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8939 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y187.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="612"><twConstOffIn anchorID="613" twDataPathType="twDataPathMinDelay"><twSlack>0.276</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>2.838</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;7&gt;</twClkDest><twOff>0.773</twOff><twOffSrc>AD_AL_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>C33.PAD</twSrcSite><twPathDel><twSite>C33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.132</twDelInfo><twComp>AD_AL_D_P&lt;7&gt;</twComp><twBEL>AD_AL_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y187.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y187.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y187.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y187.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.365</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.366</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y187.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.838</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="614" twConstType="OFFSETINDELAY" ><twConstHead uID="72"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AL_D_P&lt;6&gt;&quot; OFFSET = IN 0.9137 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.581</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y191.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="615"><twConstOffIn anchorID="616" twDataPathType="twDataPathMaxDelay"><twSlack>0.332</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;6&gt;</twClkDest><twOff>0.913</twOff><twOffSrc>AD_AL_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>A33.PAD</twSrcSite><twPathDel><twSite>A33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>AD_AL_D_P&lt;6&gt;</twComp><twBEL>AD_AL_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y191.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y191.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y191.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y191.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.953</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.954</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y191.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AL_D_P&lt;6&gt;&quot; OFFSET = IN 0.9137 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y191.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="617"><twConstOffIn anchorID="618" twDataPathType="twDataPathMinDelay"><twSlack>0.263</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>2.838</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;6&gt;</twClkDest><twOff>0.753</twOff><twOffSrc>AD_AL_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>A33.PAD</twSrcSite><twPathDel><twSite>A33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_AL_D_P&lt;6&gt;</twComp><twBEL>AD_AL_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y191.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y191.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y191.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y191.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.372</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.373</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y191.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.838</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="619" twConstType="OFFSETINDELAY" ><twConstHead uID="73"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_AL_D_P&lt;6&gt;&quot; OFFSET = IN 0.9137 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.582</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y191.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="620"><twConstOffIn anchorID="621" twDataPathType="twDataPathMaxDelay"><twSlack>0.331</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>1.398</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;6&gt;</twClkDest><twOff>0.913</twOff><twOffSrc>AD_AL_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>A33.PAD</twSrcSite><twPathDel><twSite>A33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>AD_AL_D_P&lt;6&gt;</twComp><twBEL>AD_AL_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y191.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y191.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y191.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y191.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.954</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.955</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y191.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.398</twTotDel><twPctLog>64.7</twPctLog><twPctRoute>35.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AL_D_P&lt;6&gt;&quot; OFFSET = IN 0.9137 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y191.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="622"><twConstOffIn anchorID="623" twDataPathType="twDataPathMinDelay"><twSlack>0.266</twSlack><twSrc BELType="PAD">AD_AL_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>2.838</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;6&gt;</twClkDest><twOff>0.753</twOff><twOffSrc>AD_AL_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_AL_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>A33.PAD</twSrcSite><twPathDel><twSite>A33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_AL_D_P&lt;6&gt;</twComp><twBEL>AD_AL_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y191.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y191.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y191.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y191.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.375</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.376</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y191.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.838</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="624" twConstType="OFFSETINDELAY" ><twConstHead uID="74"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BH_D_P&lt;5&gt;&quot; OFFSET = IN 0.7967 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.397</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y163.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="625"><twConstOffIn anchorID="626" twDataPathType="twDataPathMaxDelay"><twSlack>0.399</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>1.427</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.796</twOff><twOffSrc>AD_BH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>L20.PAD</twSrcSite><twPathDel><twSite>L20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>AD_BH_D_P&lt;5&gt;</twComp><twBEL>AD_BH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y163.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y163.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y163.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y163.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.798</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.799</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y163.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.505</twRouteDel><twTotDel>1.427</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;5&gt;&quot; OFFSET = IN 0.7967 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y163.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="627"><twConstOffIn anchorID="628" twDataPathType="twDataPathMinDelay"><twSlack>0.229</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>2.864</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.870</twOff><twOffSrc>AD_BH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>L20.PAD</twSrcSite><twPathDel><twSite>L20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>AD_BH_D_P&lt;5&gt;</twComp><twBEL>AD_BH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y163.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y163.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y163.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y163.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.247</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.248</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y163.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.864</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="629" twConstType="OFFSETINDELAY" ><twConstHead uID="75"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BH_D_P&lt;5&gt;&quot; OFFSET = IN 0.7967 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.398</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y163.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="630"><twConstOffIn anchorID="631" twDataPathType="twDataPathMaxDelay"><twSlack>0.398</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>1.427</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.796</twOff><twOffSrc>AD_BH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>L20.PAD</twSrcSite><twPathDel><twSite>L20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>AD_BH_D_P&lt;5&gt;</twComp><twBEL>AD_BH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y163.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y163.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y163.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y163.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.799</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.800</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y163.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.505</twRouteDel><twTotDel>1.427</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;5&gt;&quot; OFFSET = IN 0.7967 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y163.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="632"><twConstOffIn anchorID="633" twDataPathType="twDataPathMinDelay"><twSlack>0.232</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>2.864</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.870</twOff><twOffSrc>AD_BH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>L20.PAD</twSrcSite><twPathDel><twSite>L20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>AD_BH_D_P&lt;5&gt;</twComp><twBEL>AD_BH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y163.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y163.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y163.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y163.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.250</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.251</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y163.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.864</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="634" twConstType="OFFSETINDELAY" ><twConstHead uID="76"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BH_D_P&lt;6&gt;&quot; OFFSET = IN 0.7647 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.315</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y167.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="635"><twConstOffIn anchorID="636" twDataPathType="twDataPathMaxDelay"><twSlack>0.449</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.764</twOff><twOffSrc>AD_BH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>K21.PAD</twSrcSite><twPathDel><twSite>K21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>AD_BH_D_P&lt;6&gt;</twComp><twBEL>AD_BH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y167.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y167.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">0.995</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y167.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y167.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.706</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.707</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y167.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;6&gt;&quot; OFFSET = IN 0.7647 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y167.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="637"><twConstOffIn anchorID="638" twDataPathType="twDataPathMinDelay"><twSlack>0.188</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>2.864</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.902</twOff><twOffSrc>AD_BH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>K21.PAD</twSrcSite><twPathDel><twSite>K21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>AD_BH_D_P&lt;6&gt;</twComp><twBEL>AD_BH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y167.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y167.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y167.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y167.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.174</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.175</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y167.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.864</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="639" twConstType="OFFSETINDELAY" ><twConstHead uID="77"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BH_D_P&lt;6&gt;&quot; OFFSET = IN 0.7647 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.316</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y167.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="640"><twConstOffIn anchorID="641" twDataPathType="twDataPathMaxDelay"><twSlack>0.448</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.764</twOff><twOffSrc>AD_BH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>K21.PAD</twSrcSite><twPathDel><twSite>K21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>AD_BH_D_P&lt;6&gt;</twComp><twBEL>AD_BH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y167.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y167.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">0.995</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y167.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y167.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.707</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.708</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y167.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;6&gt;&quot; OFFSET = IN 0.7647 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y167.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="642"><twConstOffIn anchorID="643" twDataPathType="twDataPathMinDelay"><twSlack>0.191</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>2.864</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.902</twOff><twOffSrc>AD_BH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>K21.PAD</twSrcSite><twPathDel><twSite>K21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>AD_BH_D_P&lt;6&gt;</twComp><twBEL>AD_BH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y167.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y167.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y167.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y167.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.177</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.178</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y167.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.864</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="644" twConstType="OFFSETINDELAY" ><twConstHead uID="78"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8246 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.390</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y191.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="645"><twConstOffIn anchorID="646" twDataPathType="twDataPathMaxDelay"><twSlack>0.434</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.824</twOff><twOffSrc>AD_BH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>J20.PAD</twSrcSite><twPathDel><twSite>J20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>AD_BH_D_P&lt;4&gt;</twComp><twBEL>AD_BH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y191.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y191.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y191.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y191.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.781</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.782</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y191.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8246 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y191.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="647"><twConstOffIn anchorID="648" twDataPathType="twDataPathMinDelay"><twSlack>0.186</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>2.864</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.842</twOff><twOffSrc>AD_BH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>J20.PAD</twSrcSite><twPathDel><twSite>J20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>AD_BH_D_P&lt;4&gt;</twComp><twBEL>AD_BH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y191.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y191.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y191.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y191.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.232</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.233</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y191.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.864</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="649" twConstType="OFFSETINDELAY" ><twConstHead uID="79"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8246 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.391</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y191.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="650"><twConstOffIn anchorID="651" twDataPathType="twDataPathMaxDelay"><twSlack>0.433</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.824</twOff><twOffSrc>AD_BH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>J20.PAD</twSrcSite><twPathDel><twSite>J20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>AD_BH_D_P&lt;4&gt;</twComp><twBEL>AD_BH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y191.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y191.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y191.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y191.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.782</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.783</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y191.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8246 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y191.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="652"><twConstOffIn anchorID="653" twDataPathType="twDataPathMinDelay"><twSlack>0.189</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>2.864</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.842</twOff><twOffSrc>AD_BH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>J20.PAD</twSrcSite><twPathDel><twSite>J20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>AD_BH_D_P&lt;4&gt;</twComp><twBEL>AD_BH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y191.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y191.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y191.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y191.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.235</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.236</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y191.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.864</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="654" twConstType="OFFSETINDELAY" ><twConstHead uID="80"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BH_D_P&lt;7&gt;&quot; OFFSET = IN 0.8187 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.413</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y195.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="655"><twConstOffIn anchorID="656" twDataPathType="twDataPathMaxDelay"><twSlack>0.405</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.818</twOff><twOffSrc>AD_BH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>G21.PAD</twSrcSite><twPathDel><twSite>G21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>AD_BH_D_P&lt;7&gt;</twComp><twBEL>AD_BH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y195.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y195.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y195.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y195.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.804</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.805</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y195.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;7&gt;&quot; OFFSET = IN 0.8187 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y195.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="657"><twConstOffIn anchorID="658" twDataPathType="twDataPathMinDelay"><twSlack>0.212</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>2.864</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.848</twOff><twOffSrc>AD_BH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>G21.PAD</twSrcSite><twPathDel><twSite>G21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>AD_BH_D_P&lt;7&gt;</twComp><twBEL>AD_BH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y195.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y195.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y195.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y195.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.252</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.253</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y195.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.864</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="659" twConstType="OFFSETINDELAY" ><twConstHead uID="81"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BH_D_P&lt;7&gt;&quot; OFFSET = IN 0.8187 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.414</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y195.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="660"><twConstOffIn anchorID="661" twDataPathType="twDataPathMaxDelay"><twSlack>0.404</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.818</twOff><twOffSrc>AD_BH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>G21.PAD</twSrcSite><twPathDel><twSite>G21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>AD_BH_D_P&lt;7&gt;</twComp><twBEL>AD_BH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y195.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y195.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y195.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y195.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.805</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.806</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y195.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;7&gt;&quot; OFFSET = IN 0.8187 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y195.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="662"><twConstOffIn anchorID="663" twDataPathType="twDataPathMinDelay"><twSlack>0.215</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>2.864</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.848</twOff><twOffSrc>AD_BH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>G21.PAD</twSrcSite><twPathDel><twSite>G21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>AD_BH_D_P&lt;7&gt;</twComp><twBEL>AD_BH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y195.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y195.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y195.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y195.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.255</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.256</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y195.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.864</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="664" twConstType="OFFSETINDELAY" ><twConstHead uID="82"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BH_D_P&lt;0&gt;&quot; OFFSET = IN 0.8508 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.428</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y179.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="665"><twConstOffIn anchorID="666" twDataPathType="twDataPathMaxDelay"><twSlack>0.422</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.850</twOff><twOffSrc>AD_BH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>F21.PAD</twSrcSite><twPathDel><twSite>F21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>AD_BH_D_P&lt;0&gt;</twComp><twBEL>AD_BH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y179.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y179.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y179.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y179.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.819</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.820</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;0&gt;&quot; OFFSET = IN 0.8508 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y179.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="667"><twConstOffIn anchorID="668" twDataPathType="twDataPathMinDelay"><twSlack>0.204</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>2.853</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.816</twOff><twOffSrc>AD_BH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>F21.PAD</twSrcSite><twPathDel><twSite>F21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>AD_BH_D_P&lt;0&gt;</twComp><twBEL>AD_BH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y179.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y179.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y179.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y179.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.265</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.266</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.266</twRouteDel><twTotDel>2.853</twTotDel><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="669" twConstType="OFFSETINDELAY" ><twConstHead uID="83"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BH_D_P&lt;0&gt;&quot; OFFSET = IN 0.8508 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.429</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y179.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="670"><twConstOffIn anchorID="671" twDataPathType="twDataPathMaxDelay"><twSlack>0.421</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.850</twOff><twOffSrc>AD_BH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>F21.PAD</twSrcSite><twPathDel><twSite>F21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>AD_BH_D_P&lt;0&gt;</twComp><twBEL>AD_BH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y179.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y179.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y179.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y179.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.820</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.821</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y179.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;0&gt;&quot; OFFSET = IN 0.8508 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y179.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="672"><twConstOffIn anchorID="673" twDataPathType="twDataPathMinDelay"><twSlack>0.207</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>2.853</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.816</twOff><twOffSrc>AD_BH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>F21.PAD</twSrcSite><twPathDel><twSite>F21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>AD_BH_D_P&lt;0&gt;</twComp><twBEL>AD_BH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y179.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y179.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y179.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y179.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.268</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.269</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y179.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.882</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.266</twRouteDel><twTotDel>2.853</twTotDel><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="674" twConstType="OFFSETINDELAY" ><twConstHead uID="84"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BH_D_P&lt;3&gt;&quot; OFFSET = IN 0.875 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.542</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y173.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="675"><twConstOffIn anchorID="676" twDataPathType="twDataPathMaxDelay"><twSlack>0.333</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.875</twOff><twOffSrc>AD_BH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>E19.PAD</twSrcSite><twPathDel><twSite>E19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>AD_BH_D_P&lt;3&gt;</twComp><twBEL>AD_BH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y173.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y173.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y173.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y173.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.933</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.934</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y173.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;3&gt;&quot; OFFSET = IN 0.875 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y173.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="677"><twConstOffIn anchorID="678" twDataPathType="twDataPathMinDelay"><twSlack>0.258</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>2.864</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.791</twOff><twOffSrc>AD_BH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>E19.PAD</twSrcSite><twPathDel><twSite>E19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.125</twDelInfo><twComp>AD_BH_D_P&lt;3&gt;</twComp><twBEL>AD_BH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y173.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y173.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y173.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y173.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.355</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.356</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y173.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.864</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="679" twConstType="OFFSETINDELAY" ><twConstHead uID="85"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BH_D_P&lt;3&gt;&quot; OFFSET = IN 0.875 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.543</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y173.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="680"><twConstOffIn anchorID="681" twDataPathType="twDataPathMaxDelay"><twSlack>0.332</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.875</twOff><twOffSrc>AD_BH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>E19.PAD</twSrcSite><twPathDel><twSite>E19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>AD_BH_D_P&lt;3&gt;</twComp><twBEL>AD_BH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y173.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y173.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y173.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y173.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.934</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.935</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y173.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;3&gt;&quot; OFFSET = IN 0.875 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y173.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="682"><twConstOffIn anchorID="683" twDataPathType="twDataPathMinDelay"><twSlack>0.261</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>2.864</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.791</twOff><twOffSrc>AD_BH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>E19.PAD</twSrcSite><twPathDel><twSite>E19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.125</twDelInfo><twComp>AD_BH_D_P&lt;3&gt;</twComp><twBEL>AD_BH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y173.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y173.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y173.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y173.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.358</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.359</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y173.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.864</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="684" twConstType="OFFSETINDELAY" ><twConstHead uID="86"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8899 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.506</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y199.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="685"><twConstOffIn anchorID="686" twDataPathType="twDataPathMaxDelay"><twSlack>0.383</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>1.427</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.889</twOff><twOffSrc>AD_BH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>C20.PAD</twSrcSite><twPathDel><twSite>C20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>AD_BH_D_P&lt;1&gt;</twComp><twBEL>AD_BH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y199.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y199.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y199.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y199.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.907</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.908</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y199.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.505</twRouteDel><twTotDel>1.427</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8899 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y199.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="687"><twConstOffIn anchorID="688" twDataPathType="twDataPathMinDelay"><twSlack>0.211</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>2.874</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.777</twOff><twOffSrc>AD_BH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>C20.PAD</twSrcSite><twPathDel><twSite>C20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.102</twDelInfo><twComp>AD_BH_D_P&lt;1&gt;</twComp><twBEL>AD_BH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y199.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y199.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y199.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y199.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.332</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.333</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y199.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.903</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.287</twRouteDel><twTotDel>2.874</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="689" twConstType="OFFSETINDELAY" ><twConstHead uID="87"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8899 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.507</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y199.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="690"><twConstOffIn anchorID="691" twDataPathType="twDataPathMaxDelay"><twSlack>0.382</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>1.427</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.889</twOff><twOffSrc>AD_BH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>C20.PAD</twSrcSite><twPathDel><twSite>C20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>AD_BH_D_P&lt;1&gt;</twComp><twBEL>AD_BH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y199.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y199.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y199.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y199.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.908</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.909</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y199.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.505</twRouteDel><twTotDel>1.427</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8899 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y199.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="692"><twConstOffIn anchorID="693" twDataPathType="twDataPathMinDelay"><twSlack>0.214</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>2.874</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.777</twOff><twOffSrc>AD_BH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>C20.PAD</twSrcSite><twPathDel><twSite>C20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.102</twDelInfo><twComp>AD_BH_D_P&lt;1&gt;</twComp><twBEL>AD_BH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y199.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y199.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y199.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y199.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.335</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.336</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y199.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.903</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.287</twRouteDel><twTotDel>2.874</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="694" twConstType="OFFSETINDELAY" ><twConstHead uID="88"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BH_D_P&lt;2&gt;&quot; OFFSET = IN 0.8897 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.576</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y165.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="695"><twConstOffIn anchorID="696" twDataPathType="twDataPathMaxDelay"><twSlack>0.313</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.889</twOff><twOffSrc>AD_BH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>B18.PAD</twSrcSite><twPathDel><twSite>B18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>AD_BH_D_P&lt;2&gt;</twComp><twBEL>AD_BH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y165.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y165.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y165.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y165.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.967</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.968</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;2&gt;&quot; OFFSET = IN 0.8897 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y165.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="697"><twConstOffIn anchorID="698" twDataPathType="twDataPathMinDelay"><twSlack>0.273</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>2.864</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.777</twOff><twOffSrc>AD_BH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>B18.PAD</twSrcSite><twPathDel><twSite>B18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.154</twDelInfo><twComp>AD_BH_D_P&lt;2&gt;</twComp><twBEL>AD_BH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y165.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y165.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y165.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y165.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.384</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.864</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="699" twConstType="OFFSETINDELAY" ><twConstHead uID="89"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BH_D_P&lt;2&gt;&quot; OFFSET = IN 0.8897 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.577</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y165.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="700"><twConstOffIn anchorID="701" twDataPathType="twDataPathMaxDelay"><twSlack>0.312</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.889</twOff><twOffSrc>AD_BH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>B18.PAD</twSrcSite><twPathDel><twSite>B18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>AD_BH_D_P&lt;2&gt;</twComp><twBEL>AD_BH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y165.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y165.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y165.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y165.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.968</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.969</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y165.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;2&gt;&quot; OFFSET = IN 0.8897 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y165.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="702"><twConstOffIn anchorID="703" twDataPathType="twDataPathMinDelay"><twSlack>0.276</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>2.864</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.777</twOff><twOffSrc>AD_BH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>B18.PAD</twSrcSite><twPathDel><twSite>B18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.154</twDelInfo><twComp>AD_BH_D_P&lt;2&gt;</twComp><twBEL>AD_BH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y165.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y165.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y165.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y165.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.387</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.388</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y165.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.864</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="704" twConstType="OFFSETINDELAY" ><twConstHead uID="90"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BL_D_P&lt;0&gt;&quot; OFFSET = IN 0.903 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.509</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y183.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="705"><twConstOffIn anchorID="706" twDataPathType="twDataPathMaxDelay"><twSlack>0.394</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;0&gt;</twClkDest><twOff>0.903</twOff><twOffSrc>AD_BL_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>F19.PAD</twSrcSite><twPathDel><twSite>F19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>AD_BL_D_P&lt;0&gt;</twComp><twBEL>AD_BL_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y183.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y183.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y183.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y183.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.900</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.901</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BL_D_P&lt;0&gt;&quot; OFFSET = IN 0.903 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y183.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="707"><twConstOffIn anchorID="708" twDataPathType="twDataPathMinDelay"><twSlack>0.213</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>2.853</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;0&gt;</twClkDest><twOff>0.763</twOff><twOffSrc>AD_BL_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>F19.PAD</twSrcSite><twPathDel><twSite>F19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>AD_BL_D_P&lt;0&gt;</twComp><twBEL>AD_BL_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y183.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y183.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y183.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y183.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.327</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.328</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.266</twRouteDel><twTotDel>2.853</twTotDel><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="709" twConstType="OFFSETINDELAY" ><twConstHead uID="91"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BL_D_P&lt;0&gt;&quot; OFFSET = IN 0.903 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.510</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y183.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="710"><twConstOffIn anchorID="711" twDataPathType="twDataPathMaxDelay"><twSlack>0.393</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;0&gt;</twClkDest><twOff>0.903</twOff><twOffSrc>AD_BL_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>F19.PAD</twSrcSite><twPathDel><twSite>F19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>AD_BL_D_P&lt;0&gt;</twComp><twBEL>AD_BL_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y183.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y183.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y183.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y183.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.901</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.902</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y183.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BL_D_P&lt;0&gt;&quot; OFFSET = IN 0.903 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y183.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="712"><twConstOffIn anchorID="713" twDataPathType="twDataPathMinDelay"><twSlack>0.216</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>2.853</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;0&gt;</twClkDest><twOff>0.763</twOff><twOffSrc>AD_BL_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>F19.PAD</twSrcSite><twPathDel><twSite>F19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>AD_BL_D_P&lt;0&gt;</twComp><twBEL>AD_BL_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y183.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y183.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y183.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y183.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.330</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.331</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y183.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.882</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.266</twRouteDel><twTotDel>2.853</twTotDel><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="714" twConstType="OFFSETINDELAY" ><twConstHead uID="92"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8678 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.439</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y175.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="715"><twConstOffIn anchorID="716" twDataPathType="twDataPathMaxDelay"><twSlack>0.428</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;7&gt;</twClkDest><twOff>0.867</twOff><twOffSrc>AD_BL_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>D21.PAD</twSrcSite><twPathDel><twSite>D21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>AD_BL_D_P&lt;7&gt;</twComp><twBEL>AD_BL_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y175.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y175.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y175.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y175.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.830</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.831</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8678 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y175.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="717"><twConstOffIn anchorID="718" twDataPathType="twDataPathMinDelay"><twSlack>0.196</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>2.853</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;7&gt;</twClkDest><twOff>0.799</twOff><twOffSrc>AD_BL_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>D21.PAD</twSrcSite><twPathDel><twSite>D21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.112</twDelInfo><twComp>AD_BL_D_P&lt;7&gt;</twComp><twBEL>AD_BL_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y175.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y175.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y175.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y175.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.274</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.266</twRouteDel><twTotDel>2.853</twTotDel><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="719" twConstType="OFFSETINDELAY" ><twConstHead uID="93"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8678 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.440</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y175.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="720"><twConstOffIn anchorID="721" twDataPathType="twDataPathMaxDelay"><twSlack>0.427</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;7&gt;</twClkDest><twOff>0.867</twOff><twOffSrc>AD_BL_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>D21.PAD</twSrcSite><twPathDel><twSite>D21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>AD_BL_D_P&lt;7&gt;</twComp><twBEL>AD_BL_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y175.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y175.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y175.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y175.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.831</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.832</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y175.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8678 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y175.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="722"><twConstOffIn anchorID="723" twDataPathType="twDataPathMinDelay"><twSlack>0.199</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>2.853</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;7&gt;</twClkDest><twOff>0.799</twOff><twOffSrc>AD_BL_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>D21.PAD</twSrcSite><twPathDel><twSite>D21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.112</twDelInfo><twComp>AD_BL_D_P&lt;7&gt;</twComp><twBEL>AD_BL_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y175.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y175.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y175.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y175.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.277</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.278</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y175.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.882</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.266</twRouteDel><twTotDel>2.853</twTotDel><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="724" twConstType="OFFSETINDELAY" ><twConstHead uID="94"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BL_D_P&lt;5&gt;&quot; OFFSET = IN 0.9155 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.548</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y161.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="725"><twConstOffIn anchorID="726" twDataPathType="twDataPathMaxDelay"><twSlack>0.367</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>1.427</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;5&gt;</twClkDest><twOff>0.915</twOff><twOffSrc>AD_BL_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>C22.PAD</twSrcSite><twPathDel><twSite>C22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>AD_BL_D_P&lt;5&gt;</twComp><twBEL>AD_BL_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y161.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y161.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y161.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y161.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.949</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.950</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y161.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.505</twRouteDel><twTotDel>1.427</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BL_D_P&lt;5&gt;&quot; OFFSET = IN 0.9155 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y161.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="727"><twConstOffIn anchorID="728" twDataPathType="twDataPathMinDelay"><twSlack>0.221</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>2.874</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;5&gt;</twClkDest><twOff>0.751</twOff><twOffSrc>AD_BL_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>C22.PAD</twSrcSite><twPathDel><twSite>C22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.138</twDelInfo><twComp>AD_BL_D_P&lt;5&gt;</twComp><twBEL>AD_BL_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y161.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y161.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y161.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y161.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.368</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.369</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y161.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.903</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.287</twRouteDel><twTotDel>2.874</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="729" twConstType="OFFSETINDELAY" ><twConstHead uID="95"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BL_D_P&lt;5&gt;&quot; OFFSET = IN 0.9155 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.549</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y161.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="730"><twConstOffIn anchorID="731" twDataPathType="twDataPathMaxDelay"><twSlack>0.366</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>1.427</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;5&gt;</twClkDest><twOff>0.915</twOff><twOffSrc>AD_BL_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>C22.PAD</twSrcSite><twPathDel><twSite>C22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>AD_BL_D_P&lt;5&gt;</twComp><twBEL>AD_BL_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y161.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y161.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y161.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y161.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.950</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.951</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y161.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.505</twRouteDel><twTotDel>1.427</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BL_D_P&lt;5&gt;&quot; OFFSET = IN 0.9155 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y161.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="732"><twConstOffIn anchorID="733" twDataPathType="twDataPathMinDelay"><twSlack>0.224</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>2.874</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;5&gt;</twClkDest><twOff>0.751</twOff><twOffSrc>AD_BL_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>C22.PAD</twSrcSite><twPathDel><twSite>C22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.138</twDelInfo><twComp>AD_BL_D_P&lt;5&gt;</twComp><twBEL>AD_BL_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y161.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y161.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y161.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y161.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.371</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.372</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y161.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.903</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.287</twRouteDel><twTotDel>2.874</twTotDel><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="734" twConstType="OFFSETINDELAY" ><twConstHead uID="96"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BL_D_P&lt;3&gt;&quot; OFFSET = IN 0.927 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.581</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y193.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="735"><twConstOffIn anchorID="736" twDataPathType="twDataPathMaxDelay"><twSlack>0.346</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;3&gt;</twClkDest><twOff>0.927</twOff><twOffSrc>AD_BL_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>B23.PAD</twSrcSite><twPathDel><twSite>B23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>AD_BL_D_P&lt;3&gt;</twComp><twBEL>AD_BL_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y193.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y193.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y193.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y193.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.972</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.973</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y193.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BL_D_P&lt;3&gt;&quot; OFFSET = IN 0.927 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y193.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="737"><twConstOffIn anchorID="738" twDataPathType="twDataPathMinDelay"><twSlack>0.239</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>2.864</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;3&gt;</twClkDest><twOff>0.739</twOff><twOffSrc>AD_BL_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>B23.PAD</twSrcSite><twPathDel><twSite>B23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>AD_BL_D_P&lt;3&gt;</twComp><twBEL>AD_BL_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y193.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y193.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y193.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y193.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.388</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.389</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y193.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.864</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="739" twConstType="OFFSETINDELAY" ><twConstHead uID="97"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BL_D_P&lt;3&gt;&quot; OFFSET = IN 0.927 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.582</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y193.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="740"><twConstOffIn anchorID="741" twDataPathType="twDataPathMaxDelay"><twSlack>0.345</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;3&gt;</twClkDest><twOff>0.927</twOff><twOffSrc>AD_BL_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>B23.PAD</twSrcSite><twPathDel><twSite>B23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>AD_BL_D_P&lt;3&gt;</twComp><twBEL>AD_BL_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y193.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y193.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y193.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y193.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.973</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.974</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y193.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BL_D_P&lt;3&gt;&quot; OFFSET = IN 0.927 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y193.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="742"><twConstOffIn anchorID="743" twDataPathType="twDataPathMinDelay"><twSlack>0.242</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>2.864</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;3&gt;</twClkDest><twOff>0.739</twOff><twOffSrc>AD_BL_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>B23.PAD</twSrcSite><twPathDel><twSite>B23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>AD_BL_D_P&lt;3&gt;</twComp><twBEL>AD_BL_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y193.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y193.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y193.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y193.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.391</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.392</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y193.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.864</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="744" twConstType="OFFSETINDELAY" ><twConstHead uID="98"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BL_D_P&lt;4&gt;&quot; OFFSET = IN 0.9414 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.571</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y189.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="745"><twConstOffIn anchorID="746" twDataPathType="twDataPathMaxDelay"><twSlack>0.370</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;4&gt;</twClkDest><twOff>0.941</twOff><twOffSrc>AD_BL_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>B21.PAD</twSrcSite><twPathDel><twSite>B21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>AD_BL_D_P&lt;4&gt;</twComp><twBEL>AD_BL_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y189.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y189.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y189.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y189.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.962</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.963</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BL_D_P&lt;4&gt;&quot; OFFSET = IN 0.9414 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y189.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="747"><twConstOffIn anchorID="748" twDataPathType="twDataPathMinDelay"><twSlack>0.216</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>2.864</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;4&gt;</twClkDest><twOff>0.725</twOff><twOffSrc>AD_BL_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>B21.PAD</twSrcSite><twPathDel><twSite>B21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.149</twDelInfo><twComp>AD_BL_D_P&lt;4&gt;</twComp><twBEL>AD_BL_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y189.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y189.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y189.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y189.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.379</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.380</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.864</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="749" twConstType="OFFSETINDELAY" ><twConstHead uID="99"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BL_D_P&lt;4&gt;&quot; OFFSET = IN 0.9414 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.572</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y189.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="750"><twConstOffIn anchorID="751" twDataPathType="twDataPathMaxDelay"><twSlack>0.369</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;4&gt;</twClkDest><twOff>0.941</twOff><twOffSrc>AD_BL_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>B21.PAD</twSrcSite><twPathDel><twSite>B21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>AD_BL_D_P&lt;4&gt;</twComp><twBEL>AD_BL_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y189.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y189.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y189.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y189.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.963</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.964</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y189.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BL_D_P&lt;4&gt;&quot; OFFSET = IN 0.9414 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y189.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="752"><twConstOffIn anchorID="753" twDataPathType="twDataPathMinDelay"><twSlack>0.219</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>2.864</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;4&gt;</twClkDest><twOff>0.725</twOff><twOffSrc>AD_BL_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>B21.PAD</twSrcSite><twPathDel><twSite>B21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.149</twDelInfo><twComp>AD_BL_D_P&lt;4&gt;</twComp><twBEL>AD_BL_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y189.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y189.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y189.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y189.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.382</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.383</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y189.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.864</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="754" twConstType="OFFSETINDELAY" ><twConstHead uID="100"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BL_D_P&lt;1&gt;&quot; OFFSET = IN 0.9384 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.536</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y181.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="755"><twConstOffIn anchorID="756" twDataPathType="twDataPathMaxDelay"><twSlack>0.402</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;1&gt;</twClkDest><twOff>0.938</twOff><twOffSrc>AD_BL_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>B20.PAD</twSrcSite><twPathDel><twSite>B20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>AD_BL_D_P&lt;1&gt;</twComp><twBEL>AD_BL_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y181.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y181.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.927</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.928</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y181.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BL_D_P&lt;1&gt;&quot; OFFSET = IN 0.9384 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y181.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="757"><twConstOffIn anchorID="758" twDataPathType="twDataPathMinDelay"><twSlack>0.201</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>2.853</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;1&gt;</twClkDest><twOff>0.728</twOff><twOffSrc>AD_BL_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>B20.PAD</twSrcSite><twPathDel><twSite>B20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.120</twDelInfo><twComp>AD_BL_D_P&lt;1&gt;</twComp><twBEL>AD_BL_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y181.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y181.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.350</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.351</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y181.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.266</twRouteDel><twTotDel>2.853</twTotDel><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="759" twConstType="OFFSETINDELAY" ><twConstHead uID="101"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BL_D_P&lt;1&gt;&quot; OFFSET = IN 0.9384 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.537</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y181.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="760"><twConstOffIn anchorID="761" twDataPathType="twDataPathMaxDelay"><twSlack>0.401</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;1&gt;</twClkDest><twOff>0.938</twOff><twOffSrc>AD_BL_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>B20.PAD</twSrcSite><twPathDel><twSite>B20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>AD_BL_D_P&lt;1&gt;</twComp><twBEL>AD_BL_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y181.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y181.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.928</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.929</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y181.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BL_D_P&lt;1&gt;&quot; OFFSET = IN 0.9384 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y181.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="762"><twConstOffIn anchorID="763" twDataPathType="twDataPathMinDelay"><twSlack>0.204</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>2.853</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;1&gt;</twClkDest><twOff>0.728</twOff><twOffSrc>AD_BL_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>B20.PAD</twSrcSite><twPathDel><twSite>B20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.120</twDelInfo><twComp>AD_BL_D_P&lt;1&gt;</twComp><twBEL>AD_BL_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y181.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y181.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.353</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.354</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y181.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.882</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.266</twRouteDel><twTotDel>2.853</twTotDel><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="764" twConstType="OFFSETINDELAY" ><twConstHead uID="102"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BL_D_P&lt;2&gt;&quot; OFFSET = IN 0.9525 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.654</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y197.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="765"><twConstOffIn anchorID="766" twDataPathType="twDataPathMaxDelay"><twSlack>0.298</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>1.427</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;2&gt;</twClkDest><twOff>0.952</twOff><twOffSrc>AD_BL_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>A23.PAD</twSrcSite><twPathDel><twSite>A23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>AD_BL_D_P&lt;2&gt;</twComp><twBEL>AD_BL_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y197.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y197.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.258</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y197.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y197.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.055</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.056</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y197.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.505</twRouteDel><twTotDel>1.427</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BL_D_P&lt;2&gt;&quot; OFFSET = IN 0.9525 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y197.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="767"><twConstOffIn anchorID="768" twDataPathType="twDataPathMinDelay"><twSlack>0.279</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>2.864</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;2&gt;</twClkDest><twOff>0.714</twOff><twOffSrc>AD_BL_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>A23.PAD</twSrcSite><twPathDel><twSite>A23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.154</twDelInfo><twComp>AD_BL_D_P&lt;2&gt;</twComp><twBEL>AD_BL_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y197.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y197.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.367</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y197.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y197.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.453</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.454</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y197.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.864</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="769" twConstType="OFFSETINDELAY" ><twConstHead uID="103"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BL_D_P&lt;2&gt;&quot; OFFSET = IN 0.9525 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.655</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y197.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="770"><twConstOffIn anchorID="771" twDataPathType="twDataPathMaxDelay"><twSlack>0.297</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>1.427</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;2&gt;</twClkDest><twOff>0.952</twOff><twOffSrc>AD_BL_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>A23.PAD</twSrcSite><twPathDel><twSite>A23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>AD_BL_D_P&lt;2&gt;</twComp><twBEL>AD_BL_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y197.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y197.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.258</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y197.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y197.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.056</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.057</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y197.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.505</twRouteDel><twTotDel>1.427</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BL_D_P&lt;2&gt;&quot; OFFSET = IN 0.9525 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y197.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="772"><twConstOffIn anchorID="773" twDataPathType="twDataPathMinDelay"><twSlack>0.282</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>2.864</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;2&gt;</twClkDest><twOff>0.714</twOff><twOffSrc>AD_BL_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>A23.PAD</twSrcSite><twPathDel><twSite>A23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.154</twDelInfo><twComp>AD_BL_D_P&lt;2&gt;</twComp><twBEL>AD_BL_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y197.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y197.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.367</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y197.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y197.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.456</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.457</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y197.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.864</twTotDel><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="774" twConstType="OFFSETINDELAY" ><twConstHead uID="104"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BL_D_P&lt;6&gt;&quot; OFFSET = IN 0.9228 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.558</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y185.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="775"><twConstOffIn anchorID="776" twDataPathType="twDataPathMaxDelay"><twSlack>0.364</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;6&gt;</twClkDest><twOff>0.922</twOff><twOffSrc>AD_BL_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>A20.PAD</twSrcSite><twPathDel><twSite>A20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>AD_BL_D_P&lt;6&gt;</twComp><twBEL>AD_BL_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y185.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y185.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y185.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y185.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.949</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.950</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y185.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BL_D_P&lt;6&gt;&quot; OFFSET = IN 0.9228 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y185.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="777"><twConstOffIn anchorID="778" twDataPathType="twDataPathMinDelay"><twSlack>0.236</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>2.853</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;6&gt;</twClkDest><twOff>0.744</twOff><twOffSrc>AD_BL_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>A20.PAD</twSrcSite><twPathDel><twSite>A20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.139</twDelInfo><twComp>AD_BL_D_P&lt;6&gt;</twComp><twBEL>AD_BL_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y185.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y185.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y185.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y185.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.369</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.370</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y185.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.266</twRouteDel><twTotDel>2.853</twTotDel><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="779" twConstType="OFFSETINDELAY" ><twConstHead uID="105"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_BL_D_P&lt;6&gt;&quot; OFFSET = IN 0.9228 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.559</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y185.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="780"><twConstOffIn anchorID="781" twDataPathType="twDataPathMaxDelay"><twSlack>0.363</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>1.417</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;6&gt;</twClkDest><twOff>0.922</twOff><twOffSrc>AD_BL_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>A20.PAD</twSrcSite><twPathDel><twSite>A20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>AD_BL_D_P&lt;6&gt;</twComp><twBEL>AD_BL_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y185.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y185.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y185.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y185.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.950</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.951</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y185.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.417</twTotDel><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BL_D_P&lt;6&gt;&quot; OFFSET = IN 0.9228 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y185.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="782"><twConstOffIn anchorID="783" twDataPathType="twDataPathMinDelay"><twSlack>0.239</twSlack><twSrc BELType="PAD">AD_BL_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>2.853</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;6&gt;</twClkDest><twOff>0.744</twOff><twOffSrc>AD_BL_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_BL_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>A20.PAD</twSrcSite><twPathDel><twSite>A20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.139</twDelInfo><twComp>AD_BL_D_P&lt;6&gt;</twComp><twBEL>AD_BL_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y185.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y185.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y185.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y185.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.372</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.373</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y185.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling">0.882</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>1.266</twRouteDel><twTotDel>2.853</twTotDel><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="784" twConstType="OFFSETINDELAY" ><twConstHead uID="106"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CH_D_P&lt;0&gt;&quot; OFFSET = IN 0.8949 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.574</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y21.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="785"><twConstOffIn anchorID="786" twDataPathType="twDataPathMaxDelay"><twSlack>0.320</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.894</twOff><twOffSrc>AD_CH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AP20.PAD</twSrcSite><twPathDel><twSite>AP20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>AD_CH_D_P&lt;0&gt;</twComp><twBEL>AD_CH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y21.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y21.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.939</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.940</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;0&gt;&quot; OFFSET = IN 0.8949 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y21.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="787"><twConstOffIn anchorID="788" twDataPathType="twDataPathMinDelay"><twSlack>0.286</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>2.822</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.772</twOff><twOffSrc>AD_CH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AP20.PAD</twSrcSite><twPathDel><twSite>AP20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.130</twDelInfo><twComp>AD_CH_D_P&lt;0&gt;</twComp><twBEL>AD_CH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y21.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y21.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.360</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.361</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.266</twRouteDel><twTotDel>2.822</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="789" twConstType="OFFSETINDELAY" ><twConstHead uID="107"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CH_D_P&lt;0&gt;&quot; OFFSET = IN 0.8949 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.575</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y21.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="790"><twConstOffIn anchorID="791" twDataPathType="twDataPathMaxDelay"><twSlack>0.319</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.894</twOff><twOffSrc>AD_CH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AP20.PAD</twSrcSite><twPathDel><twSite>AP20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>AD_CH_D_P&lt;0&gt;</twComp><twBEL>AD_CH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y21.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y21.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.940</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.941</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y21.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;0&gt;&quot; OFFSET = IN 0.8949 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y21.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="792"><twConstOffIn anchorID="793" twDataPathType="twDataPathMinDelay"><twSlack>0.289</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>2.822</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.772</twOff><twOffSrc>AD_CH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AP20.PAD</twSrcSite><twPathDel><twSite>AP20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.130</twDelInfo><twComp>AD_CH_D_P&lt;0&gt;</twComp><twBEL>AD_CH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y21.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y21.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.363</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.364</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y21.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.882</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.266</twRouteDel><twTotDel>2.822</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="794" twConstType="OFFSETINDELAY" ><twConstHead uID="108"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CH_D_P&lt;3&gt;&quot; OFFSET = IN 0.8874 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.506</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y29.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="795"><twConstOffIn anchorID="796" twDataPathType="twDataPathMaxDelay"><twSlack>0.381</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.887</twOff><twOffSrc>AD_CH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AN19.PAD</twSrcSite><twPathDel><twSite>AN19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>AD_CH_D_P&lt;3&gt;</twComp><twBEL>AD_CH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y29.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y29.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y29.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y29.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.871</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.872</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;3&gt;&quot; OFFSET = IN 0.8874 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y29.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="797"><twConstOffIn anchorID="798" twDataPathType="twDataPathMinDelay"><twSlack>0.231</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.779</twOff><twOffSrc>AD_CH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AN19.PAD</twSrcSite><twPathDel><twSite>AN19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.147</twDelInfo><twComp>AD_CH_D_P&lt;3&gt;</twComp><twBEL>AD_CH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y29.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y29.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y29.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y29.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.309</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.310</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="799" twConstType="OFFSETINDELAY" ><twConstHead uID="109"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CH_D_P&lt;3&gt;&quot; OFFSET = IN 0.8874 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.507</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y29.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="800"><twConstOffIn anchorID="801" twDataPathType="twDataPathMaxDelay"><twSlack>0.380</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.887</twOff><twOffSrc>AD_CH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AN19.PAD</twSrcSite><twPathDel><twSite>AN19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>AD_CH_D_P&lt;3&gt;</twComp><twBEL>AD_CH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y29.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y29.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y29.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y29.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.872</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.873</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y29.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;3&gt;&quot; OFFSET = IN 0.8874 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y29.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="802"><twConstOffIn anchorID="803" twDataPathType="twDataPathMinDelay"><twSlack>0.234</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.779</twOff><twOffSrc>AD_CH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AN19.PAD</twSrcSite><twPathDel><twSite>AN19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.147</twDelInfo><twComp>AD_CH_D_P&lt;3&gt;</twComp><twBEL>AD_CH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y29.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y29.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y29.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y29.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.312</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.313</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y29.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="804" twConstType="OFFSETINDELAY" ><twConstHead uID="110"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8815 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.550</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y5.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="805"><twConstOffIn anchorID="806" twDataPathType="twDataPathMaxDelay"><twSlack>0.331</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.881</twOff><twOffSrc>AD_CH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM22.PAD</twSrcSite><twPathDel><twSite>AM22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>AD_CH_D_P&lt;1&gt;</twComp><twBEL>AD_CH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y5.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y5.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y5.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y5.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.915</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.916</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8815 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y5.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="807"><twConstOffIn anchorID="808" twDataPathType="twDataPathMinDelay"><twSlack>0.267</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.785</twOff><twOffSrc>AD_CH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM22.PAD</twSrcSite><twPathDel><twSite>AM22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>AD_CH_D_P&lt;1&gt;</twComp><twBEL>AD_CH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y5.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y5.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y5.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y5.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.339</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.340</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="809" twConstType="OFFSETINDELAY" ><twConstHead uID="111"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8815 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.551</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y5.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="810"><twConstOffIn anchorID="811" twDataPathType="twDataPathMaxDelay"><twSlack>0.330</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.881</twOff><twOffSrc>AD_CH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM22.PAD</twSrcSite><twPathDel><twSite>AM22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>AD_CH_D_P&lt;1&gt;</twComp><twBEL>AD_CH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y5.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y5.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y5.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y5.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.916</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.917</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y5.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8815 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y5.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="812"><twConstOffIn anchorID="813" twDataPathType="twDataPathMinDelay"><twSlack>0.270</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.785</twOff><twOffSrc>AD_CH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM22.PAD</twSrcSite><twPathDel><twSite>AM22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>AD_CH_D_P&lt;1&gt;</twComp><twBEL>AD_CH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y5.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y5.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y5.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y5.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.342</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.343</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y5.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="814" twConstType="OFFSETINDELAY" ><twConstHead uID="112"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CH_D_P&lt;2&gt;&quot; OFFSET = IN 0.8812 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.542</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y13.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="815"><twConstOffIn anchorID="816" twDataPathType="twDataPathMaxDelay"><twSlack>0.339</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.881</twOff><twOffSrc>AD_CH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM21.PAD</twSrcSite><twPathDel><twSite>AM21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>AD_CH_D_P&lt;2&gt;</twComp><twBEL>AD_CH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y13.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y13.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y13.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y13.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.907</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.908</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;2&gt;&quot; OFFSET = IN 0.8812 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y13.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="817"><twConstOffIn anchorID="818" twDataPathType="twDataPathMinDelay"><twSlack>0.261</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.785</twOff><twOffSrc>AD_CH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM21.PAD</twSrcSite><twPathDel><twSite>AM21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>AD_CH_D_P&lt;2&gt;</twComp><twBEL>AD_CH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y13.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y13.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y13.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y13.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.333</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.334</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="819" twConstType="OFFSETINDELAY" ><twConstHead uID="113"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CH_D_P&lt;2&gt;&quot; OFFSET = IN 0.8812 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.543</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y13.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="820"><twConstOffIn anchorID="821" twDataPathType="twDataPathMaxDelay"><twSlack>0.338</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.881</twOff><twOffSrc>AD_CH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM21.PAD</twSrcSite><twPathDel><twSite>AM21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>AD_CH_D_P&lt;2&gt;</twComp><twBEL>AD_CH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y13.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y13.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y13.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y13.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.908</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.909</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y13.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;2&gt;&quot; OFFSET = IN 0.8812 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y13.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="822"><twConstOffIn anchorID="823" twDataPathType="twDataPathMinDelay"><twSlack>0.264</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.785</twOff><twOffSrc>AD_CH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM21.PAD</twSrcSite><twPathDel><twSite>AM21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>AD_CH_D_P&lt;2&gt;</twComp><twBEL>AD_CH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y13.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y13.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y13.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y13.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.336</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.337</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y13.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="824" twConstType="OFFSETINDELAY" ><twConstHead uID="114"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8656 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.507</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y25.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="825"><twConstOffIn anchorID="826" twDataPathType="twDataPathMaxDelay"><twSlack>0.358</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.865</twOff><twOffSrc>AD_CH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM20.PAD</twSrcSite><twPathDel><twSite>AM20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>AD_CH_D_P&lt;4&gt;</twComp><twBEL>AD_CH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y25.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y25.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y25.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y25.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.872</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.873</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y25.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8656 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y25.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="827"><twConstOffIn anchorID="828" twDataPathType="twDataPathMinDelay"><twSlack>0.265</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>2.822</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.801</twOff><twOffSrc>AD_CH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM20.PAD</twSrcSite><twPathDel><twSite>AM20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>AD_CH_D_P&lt;4&gt;</twComp><twBEL>AD_CH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y25.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y25.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y25.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y25.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.310</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.311</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y25.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.266</twRouteDel><twTotDel>2.822</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="829" twConstType="OFFSETINDELAY" ><twConstHead uID="115"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8656 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.508</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y25.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="830"><twConstOffIn anchorID="831" twDataPathType="twDataPathMaxDelay"><twSlack>0.357</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.865</twOff><twOffSrc>AD_CH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM20.PAD</twSrcSite><twPathDel><twSite>AM20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>AD_CH_D_P&lt;4&gt;</twComp><twBEL>AD_CH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y25.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y25.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y25.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y25.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.873</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.874</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y25.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8656 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y25.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="832"><twConstOffIn anchorID="833" twDataPathType="twDataPathMinDelay"><twSlack>0.268</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>2.822</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.801</twOff><twOffSrc>AD_CH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM20.PAD</twSrcSite><twPathDel><twSite>AM20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>AD_CH_D_P&lt;4&gt;</twComp><twBEL>AD_CH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y25.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y25.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y25.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y25.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.313</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.314</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y25.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.882</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.266</twRouteDel><twTotDel>2.822</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="834" twConstType="OFFSETINDELAY" ><twConstHead uID="116"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CH_D_P&lt;5&gt;&quot; OFFSET = IN 0.8258 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.522</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y37.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="835"><twConstOffIn anchorID="836" twDataPathType="twDataPathMaxDelay"><twSlack>0.303</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>1.401</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.825</twOff><twOffSrc>AD_CH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM18.PAD</twSrcSite><twPathDel><twSite>AM18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>AD_CH_D_P&lt;5&gt;</twComp><twBEL>AD_CH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y37.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y37.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y37.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y37.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.897</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.898</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y37.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.505</twRouteDel><twTotDel>1.401</twTotDel><twPctLog>64.0</twPctLog><twPctRoute>36.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;5&gt;&quot; OFFSET = IN 0.8258 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y37.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="837"><twConstOffIn anchorID="838" twDataPathType="twDataPathMinDelay"><twSlack>0.316</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.841</twOff><twOffSrc>AD_CH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM18.PAD</twSrcSite><twPathDel><twSite>AM18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.170</twDelInfo><twComp>AD_CH_D_P&lt;5&gt;</twComp><twBEL>AD_CH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y37.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y37.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y37.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y37.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.332</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.333</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y37.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="839" twConstType="OFFSETINDELAY" ><twConstHead uID="117"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CH_D_P&lt;5&gt;&quot; OFFSET = IN 0.8258 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.523</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y37.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="840"><twConstOffIn anchorID="841" twDataPathType="twDataPathMaxDelay"><twSlack>0.302</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>1.401</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.825</twOff><twOffSrc>AD_CH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM18.PAD</twSrcSite><twPathDel><twSite>AM18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>AD_CH_D_P&lt;5&gt;</twComp><twBEL>AD_CH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y37.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y37.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y37.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y37.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.898</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.899</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y37.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.505</twRouteDel><twTotDel>1.401</twTotDel><twPctLog>64.0</twPctLog><twPctRoute>36.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;5&gt;&quot; OFFSET = IN 0.8258 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y37.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="842"><twConstOffIn anchorID="843" twDataPathType="twDataPathMinDelay"><twSlack>0.319</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.841</twOff><twOffSrc>AD_CH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM18.PAD</twSrcSite><twPathDel><twSite>AM18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.170</twDelInfo><twComp>AD_CH_D_P&lt;5&gt;</twComp><twBEL>AD_CH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y37.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y37.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y37.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y37.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.335</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.336</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y37.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="844" twConstType="OFFSETINDELAY" ><twConstHead uID="118"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CH_D_P&lt;6&gt;&quot; OFFSET = IN 0.8267 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.425</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y7.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="845"><twConstOffIn anchorID="846" twDataPathType="twDataPathMaxDelay"><twSlack>0.401</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.826</twOff><twOffSrc>AD_CH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AK21.PAD</twSrcSite><twPathDel><twSite>AK21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>AD_CH_D_P&lt;6&gt;</twComp><twBEL>AD_CH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y7.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y7.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y7.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y7.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.790</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.791</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;6&gt;&quot; OFFSET = IN 0.8267 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y7.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="847"><twConstOffIn anchorID="848" twDataPathType="twDataPathMinDelay"><twSlack>0.222</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.840</twOff><twOffSrc>AD_CH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AK21.PAD</twSrcSite><twPathDel><twSite>AK21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>AD_CH_D_P&lt;6&gt;</twComp><twBEL>AD_CH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y7.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y7.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y7.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y7.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.239</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.240</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="849" twConstType="OFFSETINDELAY" ><twConstHead uID="119"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CH_D_P&lt;6&gt;&quot; OFFSET = IN 0.8267 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.426</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y7.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="850"><twConstOffIn anchorID="851" twDataPathType="twDataPathMaxDelay"><twSlack>0.400</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.826</twOff><twOffSrc>AD_CH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AK21.PAD</twSrcSite><twPathDel><twSite>AK21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>AD_CH_D_P&lt;6&gt;</twComp><twBEL>AD_CH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y7.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y7.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y7.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y7.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.791</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.792</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y7.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;6&gt;&quot; OFFSET = IN 0.8267 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y7.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="852"><twConstOffIn anchorID="853" twDataPathType="twDataPathMinDelay"><twSlack>0.225</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.840</twOff><twOffSrc>AD_CH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AK21.PAD</twSrcSite><twPathDel><twSite>AK21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>AD_CH_D_P&lt;6&gt;</twComp><twBEL>AD_CH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y7.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y7.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y7.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y7.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.242</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.243</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y7.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="854" twConstType="OFFSETINDELAY" ><twConstHead uID="120"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CH_D_P&lt;7&gt;&quot; OFFSET = IN 0.8186 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.420</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y15.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="855"><twConstOffIn anchorID="856" twDataPathType="twDataPathMaxDelay"><twSlack>0.398</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.818</twOff><twOffSrc>AD_CH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AJ20.PAD</twSrcSite><twPathDel><twSite>AJ20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>AD_CH_D_P&lt;7&gt;</twComp><twBEL>AD_CH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y15.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y15.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y15.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y15.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.785</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.786</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;7&gt;&quot; OFFSET = IN 0.8186 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y15.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="857"><twConstOffIn anchorID="858" twDataPathType="twDataPathMinDelay"><twSlack>0.237</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>2.822</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.848</twOff><twOffSrc>AD_CH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AJ20.PAD</twSrcSite><twPathDel><twSite>AJ20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.073</twDelInfo><twComp>AD_CH_D_P&lt;7&gt;</twComp><twBEL>AD_CH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y15.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y15.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y15.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y15.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.235</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.236</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.266</twRouteDel><twTotDel>2.822</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="859" twConstType="OFFSETINDELAY" ><twConstHead uID="121"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CH_D_P&lt;7&gt;&quot; OFFSET = IN 0.8186 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.421</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y15.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="860"><twConstOffIn anchorID="861" twDataPathType="twDataPathMaxDelay"><twSlack>0.397</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.818</twOff><twOffSrc>AD_CH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AJ20.PAD</twSrcSite><twPathDel><twSite>AJ20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>AD_CH_D_P&lt;7&gt;</twComp><twBEL>AD_CH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y15.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y15.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y15.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y15.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.786</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.787</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y15.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;7&gt;&quot; OFFSET = IN 0.8186 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y15.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="862"><twConstOffIn anchorID="863" twDataPathType="twDataPathMinDelay"><twSlack>0.240</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>2.822</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.848</twOff><twOffSrc>AD_CH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AJ20.PAD</twSrcSite><twPathDel><twSite>AJ20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.073</twDelInfo><twComp>AD_CH_D_P&lt;7&gt;</twComp><twBEL>AD_CH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y15.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y15.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y15.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y15.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.238</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.239</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y15.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.882</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.266</twRouteDel><twTotDel>2.822</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="864" twConstType="OFFSETINDELAY" ><twConstHead uID="122"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CL_D_P&lt;2&gt;&quot; OFFSET = IN 0.9429 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.534</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y1.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="865"><twConstOffIn anchorID="866" twDataPathType="twDataPathMaxDelay"><twSlack>0.408</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>1.401</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;2&gt;</twClkDest><twOff>0.942</twOff><twOffSrc>AD_CL_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AP22.PAD</twSrcSite><twPathDel><twSite>AP22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>AD_CL_D_P&lt;2&gt;</twComp><twBEL>AD_CL_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y1.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y1.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y1.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y1.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.909</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.910</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y1.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.505</twRouteDel><twTotDel>1.401</twTotDel><twPctLog>64.0</twPctLog><twPctRoute>36.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CL_D_P&lt;2&gt;&quot; OFFSET = IN 0.9429 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y1.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="867"><twConstOffIn anchorID="868" twDataPathType="twDataPathMinDelay"><twSlack>0.191</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>2.843</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;2&gt;</twClkDest><twOff>0.724</twOff><twOffSrc>AD_CL_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AP22.PAD</twSrcSite><twPathDel><twSite>AP22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>AD_CL_D_P&lt;2&gt;</twComp><twBEL>AD_CL_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y1.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y1.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y1.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y1.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.334</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.335</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y1.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.903</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.287</twRouteDel><twTotDel>2.843</twTotDel><twPctLog>54.7</twPctLog><twPctRoute>45.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="869" twConstType="OFFSETINDELAY" ><twConstHead uID="123"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CL_D_P&lt;2&gt;&quot; OFFSET = IN 0.9429 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.535</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y1.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="870"><twConstOffIn anchorID="871" twDataPathType="twDataPathMaxDelay"><twSlack>0.407</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>1.401</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;2&gt;</twClkDest><twOff>0.942</twOff><twOffSrc>AD_CL_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AP22.PAD</twSrcSite><twPathDel><twSite>AP22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>AD_CL_D_P&lt;2&gt;</twComp><twBEL>AD_CL_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y1.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y1.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y1.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y1.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.910</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.911</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y1.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.505</twRouteDel><twTotDel>1.401</twTotDel><twPctLog>64.0</twPctLog><twPctRoute>36.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CL_D_P&lt;2&gt;&quot; OFFSET = IN 0.9429 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y1.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="872"><twConstOffIn anchorID="873" twDataPathType="twDataPathMinDelay"><twSlack>0.194</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>2.843</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;2&gt;</twClkDest><twOff>0.724</twOff><twOffSrc>AD_CL_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AP22.PAD</twSrcSite><twPathDel><twSite>AP22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>AD_CL_D_P&lt;2&gt;</twComp><twBEL>AD_CL_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y1.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y1.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y1.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y1.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.337</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.338</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y1.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.903</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.287</twRouteDel><twTotDel>2.843</twTotDel><twPctLog>54.7</twPctLog><twPctRoute>45.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="874" twConstType="OFFSETINDELAY" ><twConstHead uID="124"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CL_D_P&lt;3&gt;&quot; OFFSET = IN 0.9448 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.596</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y33.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="875"><twConstOffIn anchorID="876" twDataPathType="twDataPathMaxDelay"><twSlack>0.348</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;3&gt;</twClkDest><twOff>0.944</twOff><twOffSrc>AD_CL_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AP19.PAD</twSrcSite><twPathDel><twSite>AP19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>AD_CL_D_P&lt;3&gt;</twComp><twBEL>AD_CL_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y33.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y33.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y33.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y33.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.961</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.962</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y33.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CL_D_P&lt;3&gt;&quot; OFFSET = IN 0.9448 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y33.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="877"><twConstOffIn anchorID="878" twDataPathType="twDataPathMinDelay"><twSlack>0.244</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;3&gt;</twClkDest><twOff>0.722</twOff><twOffSrc>AD_CL_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AP19.PAD</twSrcSite><twPathDel><twSite>AP19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.149</twDelInfo><twComp>AD_CL_D_P&lt;3&gt;</twComp><twBEL>AD_CL_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y33.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y33.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y33.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y33.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.379</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.380</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y33.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="879" twConstType="OFFSETINDELAY" ><twConstHead uID="125"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CL_D_P&lt;3&gt;&quot; OFFSET = IN 0.9448 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.597</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y33.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="880"><twConstOffIn anchorID="881" twDataPathType="twDataPathMaxDelay"><twSlack>0.347</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;3&gt;</twClkDest><twOff>0.944</twOff><twOffSrc>AD_CL_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AP19.PAD</twSrcSite><twPathDel><twSite>AP19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>AD_CL_D_P&lt;3&gt;</twComp><twBEL>AD_CL_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y33.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y33.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y33.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y33.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.962</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.963</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y33.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CL_D_P&lt;3&gt;&quot; OFFSET = IN 0.9448 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y33.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="882"><twConstOffIn anchorID="883" twDataPathType="twDataPathMinDelay"><twSlack>0.247</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;3&gt;</twClkDest><twOff>0.722</twOff><twOffSrc>AD_CL_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AP19.PAD</twSrcSite><twPathDel><twSite>AP19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.149</twDelInfo><twComp>AD_CL_D_P&lt;3&gt;</twComp><twBEL>AD_CL_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y33.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y33.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y33.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y33.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.382</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.383</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y33.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="884" twConstType="OFFSETINDELAY" ><twConstHead uID="126"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CL_D_P&lt;4&gt;&quot; OFFSET = IN 0.8833 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.531</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y31.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="885"><twConstOffIn anchorID="886" twDataPathType="twDataPathMaxDelay"><twSlack>0.352</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;4&gt;</twClkDest><twOff>0.883</twOff><twOffSrc>AD_CL_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AK22.PAD</twSrcSite><twPathDel><twSite>AK22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>AD_CL_D_P&lt;4&gt;</twComp><twBEL>AD_CL_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y31.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y31.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y31.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y31.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.896</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.897</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y31.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CL_D_P&lt;4&gt;&quot; OFFSET = IN 0.8833 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y31.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="887"><twConstOffIn anchorID="888" twDataPathType="twDataPathMinDelay"><twSlack>0.249</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;4&gt;</twClkDest><twOff>0.783</twOff><twOffSrc>AD_CL_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AK22.PAD</twSrcSite><twPathDel><twSite>AK22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>AD_CL_D_P&lt;4&gt;</twComp><twBEL>AD_CL_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y31.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y31.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y31.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y31.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.323</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.324</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y31.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="889" twConstType="OFFSETINDELAY" ><twConstHead uID="127"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CL_D_P&lt;4&gt;&quot; OFFSET = IN 0.8833 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.532</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y31.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="890"><twConstOffIn anchorID="891" twDataPathType="twDataPathMaxDelay"><twSlack>0.351</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;4&gt;</twClkDest><twOff>0.883</twOff><twOffSrc>AD_CL_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AK22.PAD</twSrcSite><twPathDel><twSite>AK22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>AD_CL_D_P&lt;4&gt;</twComp><twBEL>AD_CL_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y31.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y31.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y31.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y31.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.897</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.898</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y31.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CL_D_P&lt;4&gt;&quot; OFFSET = IN 0.8833 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y31.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="892"><twConstOffIn anchorID="893" twDataPathType="twDataPathMinDelay"><twSlack>0.252</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;4&gt;</twClkDest><twOff>0.783</twOff><twOffSrc>AD_CL_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AK22.PAD</twSrcSite><twPathDel><twSite>AK22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>AD_CL_D_P&lt;4&gt;</twComp><twBEL>AD_CL_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y31.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y31.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y31.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y31.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.326</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.327</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y31.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="894" twConstType="OFFSETINDELAY" ><twConstHead uID="128"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CL_D_P&lt;1&gt;&quot; OFFSET = IN 0.9068 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.535</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y19.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="895"><twConstOffIn anchorID="896" twDataPathType="twDataPathMaxDelay"><twSlack>0.371</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;1&gt;</twClkDest><twOff>0.906</twOff><twOffSrc>AD_CL_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AK19.PAD</twSrcSite><twPathDel><twSite>AK19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>AD_CL_D_P&lt;1&gt;</twComp><twBEL>AD_CL_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y19.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y19.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y19.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y19.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.900</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.901</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y19.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CL_D_P&lt;1&gt;&quot; OFFSET = IN 0.9068 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y19.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="897"><twConstOffIn anchorID="898" twDataPathType="twDataPathMinDelay"><twSlack>0.241</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>2.822</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;1&gt;</twClkDest><twOff>0.760</twOff><twOffSrc>AD_CL_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AK19.PAD</twSrcSite><twPathDel><twSite>AK19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>AD_CL_D_P&lt;1&gt;</twComp><twBEL>AD_CL_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y19.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y19.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y19.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y19.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.327</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.328</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y19.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.266</twRouteDel><twTotDel>2.822</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="899" twConstType="OFFSETINDELAY" ><twConstHead uID="129"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CL_D_P&lt;1&gt;&quot; OFFSET = IN 0.9068 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.536</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y19.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="900"><twConstOffIn anchorID="901" twDataPathType="twDataPathMaxDelay"><twSlack>0.370</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;1&gt;</twClkDest><twOff>0.906</twOff><twOffSrc>AD_CL_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AK19.PAD</twSrcSite><twPathDel><twSite>AK19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>AD_CL_D_P&lt;1&gt;</twComp><twBEL>AD_CL_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y19.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y19.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y19.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y19.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.901</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.902</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y19.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CL_D_P&lt;1&gt;&quot; OFFSET = IN 0.9068 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y19.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="902"><twConstOffIn anchorID="903" twDataPathType="twDataPathMinDelay"><twSlack>0.244</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>2.822</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;1&gt;</twClkDest><twOff>0.760</twOff><twOffSrc>AD_CL_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AK19.PAD</twSrcSite><twPathDel><twSite>AK19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>AD_CL_D_P&lt;1&gt;</twComp><twBEL>AD_CL_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y19.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y19.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y19.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y19.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.330</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.331</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y19.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.882</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.266</twRouteDel><twTotDel>2.822</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="904" twConstType="OFFSETINDELAY" ><twConstHead uID="130"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CL_D_P&lt;5&gt;&quot; OFFSET = IN 0.859 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.427</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y35.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="905"><twConstOffIn anchorID="906" twDataPathType="twDataPathMaxDelay"><twSlack>0.432</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;5&gt;</twClkDest><twOff>0.859</twOff><twOffSrc>AD_CL_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AG22.PAD</twSrcSite><twPathDel><twSite>AG22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>AD_CL_D_P&lt;5&gt;</twComp><twBEL>AD_CL_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y35.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y35.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y35.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y35.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.792</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.793</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y35.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CL_D_P&lt;5&gt;&quot; OFFSET = IN 0.859 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y35.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="907"><twConstOffIn anchorID="908" twDataPathType="twDataPathMinDelay"><twSlack>0.191</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;5&gt;</twClkDest><twOff>0.807</twOff><twOffSrc>AD_CL_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AG22.PAD</twSrcSite><twPathDel><twSite>AG22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>AD_CL_D_P&lt;5&gt;</twComp><twBEL>AD_CL_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y35.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y35.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y35.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y35.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.241</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.242</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y35.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="909" twConstType="OFFSETINDELAY" ><twConstHead uID="131"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CL_D_P&lt;5&gt;&quot; OFFSET = IN 0.859 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.428</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y35.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="910"><twConstOffIn anchorID="911" twDataPathType="twDataPathMaxDelay"><twSlack>0.431</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;5&gt;</twClkDest><twOff>0.859</twOff><twOffSrc>AD_CL_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AG22.PAD</twSrcSite><twPathDel><twSite>AG22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>AD_CL_D_P&lt;5&gt;</twComp><twBEL>AD_CL_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y35.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y35.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y35.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y35.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.793</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.794</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y35.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CL_D_P&lt;5&gt;&quot; OFFSET = IN 0.859 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y35.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="912"><twConstOffIn anchorID="913" twDataPathType="twDataPathMinDelay"><twSlack>0.194</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;5&gt;</twClkDest><twOff>0.807</twOff><twOffSrc>AD_CL_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AG22.PAD</twSrcSite><twPathDel><twSite>AG22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>AD_CL_D_P&lt;5&gt;</twComp><twBEL>AD_CL_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y35.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y35.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y35.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y35.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.244</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.245</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y35.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="914" twConstType="OFFSETINDELAY" ><twConstHead uID="132"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CL_D_P&lt;0&gt;&quot; OFFSET = IN 0.8775 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.500</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y23.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="915"><twConstOffIn anchorID="916" twDataPathType="twDataPathMaxDelay"><twSlack>0.377</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;0&gt;</twClkDest><twOff>0.877</twOff><twOffSrc>AD_CL_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AF19.PAD</twSrcSite><twPathDel><twSite>AF19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>AD_CL_D_P&lt;0&gt;</twComp><twBEL>AD_CL_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y23.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y23.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y23.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y23.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.865</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.866</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CL_D_P&lt;0&gt;&quot; OFFSET = IN 0.8775 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y23.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="917"><twConstOffIn anchorID="918" twDataPathType="twDataPathMinDelay"><twSlack>0.240</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>2.822</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;0&gt;</twClkDest><twOff>0.789</twOff><twOffSrc>AD_CL_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AF19.PAD</twSrcSite><twPathDel><twSite>AF19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>AD_CL_D_P&lt;0&gt;</twComp><twBEL>AD_CL_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y23.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y23.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y23.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y23.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.297</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.298</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.266</twRouteDel><twTotDel>2.822</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="919" twConstType="OFFSETINDELAY" ><twConstHead uID="133"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CL_D_P&lt;0&gt;&quot; OFFSET = IN 0.8775 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.501</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y23.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="920"><twConstOffIn anchorID="921" twDataPathType="twDataPathMaxDelay"><twSlack>0.376</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;0&gt;</twClkDest><twOff>0.877</twOff><twOffSrc>AD_CL_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AF19.PAD</twSrcSite><twPathDel><twSite>AF19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>AD_CL_D_P&lt;0&gt;</twComp><twBEL>AD_CL_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y23.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y23.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y23.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y23.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.866</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.867</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y23.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CL_D_P&lt;0&gt;&quot; OFFSET = IN 0.8775 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y23.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="922"><twConstOffIn anchorID="923" twDataPathType="twDataPathMinDelay"><twSlack>0.243</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>2.822</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;0&gt;</twClkDest><twOff>0.789</twOff><twOffSrc>AD_CL_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AF19.PAD</twSrcSite><twPathDel><twSite>AF19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>AD_CL_D_P&lt;0&gt;</twComp><twBEL>AD_CL_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y23.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y23.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y23.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y23.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.300</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.301</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y23.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.882</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.266</twRouteDel><twTotDel>2.822</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="924" twConstType="OFFSETINDELAY" ><twConstHead uID="134"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CL_D_P&lt;6&gt;&quot; OFFSET = IN 0.8153 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.407</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y39.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="925"><twConstOffIn anchorID="926" twDataPathType="twDataPathMaxDelay"><twSlack>0.408</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>1.401</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;6&gt;</twClkDest><twOff>0.815</twOff><twOffSrc>AD_CL_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AE21.PAD</twSrcSite><twPathDel><twSite>AE21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>AD_CL_D_P&lt;6&gt;</twComp><twBEL>AD_CL_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y39.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y39.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y39.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y39.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.782</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.783</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y39.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.505</twRouteDel><twTotDel>1.401</twTotDel><twPctLog>64.0</twPctLog><twPctRoute>36.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CL_D_P&lt;6&gt;&quot; OFFSET = IN 0.8153 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y39.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="927"><twConstOffIn anchorID="928" twDataPathType="twDataPathMinDelay"><twSlack>0.217</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>2.843</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;6&gt;</twClkDest><twOff>0.851</twOff><twOffSrc>AD_CL_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AE21.PAD</twSrcSite><twPathDel><twSite>AE21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>AD_CL_D_P&lt;6&gt;</twComp><twBEL>AD_CL_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y39.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y39.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y39.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y39.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.233</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.234</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y39.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.903</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.287</twRouteDel><twTotDel>2.843</twTotDel><twPctLog>54.7</twPctLog><twPctRoute>45.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="929" twConstType="OFFSETINDELAY" ><twConstHead uID="135"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CL_D_P&lt;6&gt;&quot; OFFSET = IN 0.8153 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.408</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y39.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="930"><twConstOffIn anchorID="931" twDataPathType="twDataPathMaxDelay"><twSlack>0.407</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>1.401</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;6&gt;</twClkDest><twOff>0.815</twOff><twOffSrc>AD_CL_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AE21.PAD</twSrcSite><twPathDel><twSite>AE21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>AD_CL_D_P&lt;6&gt;</twComp><twBEL>AD_CL_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y39.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y39.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y39.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y39.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.783</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.784</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y39.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.505</twRouteDel><twTotDel>1.401</twTotDel><twPctLog>64.0</twPctLog><twPctRoute>36.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CL_D_P&lt;6&gt;&quot; OFFSET = IN 0.8153 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y39.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="932"><twConstOffIn anchorID="933" twDataPathType="twDataPathMinDelay"><twSlack>0.220</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>2.843</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;6&gt;</twClkDest><twOff>0.851</twOff><twOffSrc>AD_CL_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AE21.PAD</twSrcSite><twPathDel><twSite>AE21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>AD_CL_D_P&lt;6&gt;</twComp><twBEL>AD_CL_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y39.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y39.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y39.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y39.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.236</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.237</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y39.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.903</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.287</twRouteDel><twTotDel>2.843</twTotDel><twPctLog>54.7</twPctLog><twPctRoute>45.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="934" twConstType="OFFSETINDELAY" ><twConstHead uID="136"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8143 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.415</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y11.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="935"><twConstOffIn anchorID="936" twDataPathType="twDataPathMaxDelay"><twSlack>0.399</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;7&gt;</twClkDest><twOff>0.814</twOff><twOffSrc>AD_CL_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AC19.PAD</twSrcSite><twPathDel><twSite>AC19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>AD_CL_D_P&lt;7&gt;</twComp><twBEL>AD_CL_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y11.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y11.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y11.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y11.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.780</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.781</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8143 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y11.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="937"><twConstOffIn anchorID="938" twDataPathType="twDataPathMinDelay"><twSlack>0.227</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;7&gt;</twClkDest><twOff>0.852</twOff><twOffSrc>AD_CL_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AC19.PAD</twSrcSite><twPathDel><twSite>AC19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>AD_CL_D_P&lt;7&gt;</twComp><twBEL>AD_CL_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y11.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y11.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y11.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y11.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.232</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.233</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="939" twConstType="OFFSETINDELAY" ><twConstHead uID="137"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_CL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8143 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.416</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y11.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="940"><twConstOffIn anchorID="941" twDataPathType="twDataPathMaxDelay"><twSlack>0.398</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>1.391</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;7&gt;</twClkDest><twOff>0.814</twOff><twOffSrc>AD_CL_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AC19.PAD</twSrcSite><twPathDel><twSite>AC19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>AD_CL_D_P&lt;7&gt;</twComp><twBEL>AD_CL_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y11.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y11.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y11.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y11.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.781</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.782</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y11.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.391</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8143 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y11.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="942"><twConstOffIn anchorID="943" twDataPathType="twDataPathMinDelay"><twSlack>0.230</twSlack><twSrc BELType="PAD">AD_CL_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;7&gt;</twClkDest><twOff>0.852</twOff><twOffSrc>AD_CL_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_CL_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AC19.PAD</twSrcSite><twPathDel><twSite>AC19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>AD_CL_D_P&lt;7&gt;</twComp><twBEL>AD_CL_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y11.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y11.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y11.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y11.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.235</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.236</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y11.CLKB</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twFalling">0.893</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="944" twConstType="OFFSETINDELAY" ><twConstHead uID="138"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DH_D_P&lt;5&gt;&quot; OFFSET = IN 0.8883 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.549</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y5.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="945"><twConstOffIn anchorID="946" twDataPathType="twDataPathMaxDelay"><twSlack>0.339</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.888</twOff><twOffSrc>AD_DH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AN32.PAD</twSrcSite><twPathDel><twSite>AN32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>AD_DH_D_P&lt;5&gt;</twComp><twBEL>AD_DH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y5.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y5.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y5.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y5.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.916</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.917</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;5&gt;&quot; OFFSET = IN 0.8883 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y5.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="947"><twConstOffIn anchorID="948" twDataPathType="twDataPathMinDelay"><twSlack>0.261</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.778</twOff><twOffSrc>AD_DH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AN32.PAD</twSrcSite><twPathDel><twSite>AN32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.110</twDelInfo><twComp>AD_DH_D_P&lt;5&gt;</twComp><twBEL>AD_DH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y5.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y5.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y5.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y5.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.340</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="949" twConstType="OFFSETINDELAY" ><twConstHead uID="139"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DH_D_P&lt;5&gt;&quot; OFFSET = IN 0.8883 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.550</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y5.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="950"><twConstOffIn anchorID="951" twDataPathType="twDataPathMaxDelay"><twSlack>0.338</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.888</twOff><twOffSrc>AD_DH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AN32.PAD</twSrcSite><twPathDel><twSite>AN32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>AD_DH_D_P&lt;5&gt;</twComp><twBEL>AD_DH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y5.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y5.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y5.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y5.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.917</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.918</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y5.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;5&gt;&quot; OFFSET = IN 0.8883 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y5.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="952"><twConstOffIn anchorID="953" twDataPathType="twDataPathMinDelay"><twSlack>0.264</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.778</twOff><twOffSrc>AD_DH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AN32.PAD</twSrcSite><twPathDel><twSite>AN32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.110</twDelInfo><twComp>AD_DH_D_P&lt;5&gt;</twComp><twBEL>AD_DH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y5.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y5.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y5.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y5.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.343</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.344</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y5.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="954" twConstType="OFFSETINDELAY" ><twConstHead uID="140"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DH_D_P&lt;6&gt;&quot; OFFSET = IN 0.8799 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.554</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y7.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="955"><twConstOffIn anchorID="956" twDataPathType="twDataPathMaxDelay"><twSlack>0.325</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.879</twOff><twOffSrc>AD_DH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM33.PAD</twSrcSite><twPathDel><twSite>AM33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>AD_DH_D_P&lt;6&gt;</twComp><twBEL>AD_DH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y7.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y7.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y7.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y7.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.921</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.922</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;6&gt;&quot; OFFSET = IN 0.8799 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y7.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="957"><twConstOffIn anchorID="958" twDataPathType="twDataPathMinDelay"><twSlack>0.274</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.787</twOff><twOffSrc>AD_DH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM33.PAD</twSrcSite><twPathDel><twSite>AM33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.114</twDelInfo><twComp>AD_DH_D_P&lt;6&gt;</twComp><twBEL>AD_DH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y7.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y7.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y7.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y7.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.344</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.345</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="959" twConstType="OFFSETINDELAY" ><twConstHead uID="141"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DH_D_P&lt;6&gt;&quot; OFFSET = IN 0.8799 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.555</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y7.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="960"><twConstOffIn anchorID="961" twDataPathType="twDataPathMaxDelay"><twSlack>0.324</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.879</twOff><twOffSrc>AD_DH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM33.PAD</twSrcSite><twPathDel><twSite>AM33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>AD_DH_D_P&lt;6&gt;</twComp><twBEL>AD_DH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y7.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y7.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y7.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y7.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.922</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.923</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y7.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;6&gt;&quot; OFFSET = IN 0.8799 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y7.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="962"><twConstOffIn anchorID="963" twDataPathType="twDataPathMinDelay"><twSlack>0.277</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.787</twOff><twOffSrc>AD_DH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM33.PAD</twSrcSite><twPathDel><twSite>AM33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.114</twDelInfo><twComp>AD_DH_D_P&lt;6&gt;</twComp><twBEL>AD_DH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y7.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y7.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y7.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y7.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.347</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.348</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y7.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="964" twConstType="OFFSETINDELAY" ><twConstHead uID="142"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DH_D_P&lt;2&gt;&quot; OFFSET = IN 0.859 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.448</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y9.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="965"><twConstOffIn anchorID="966" twDataPathType="twDataPathMaxDelay"><twSlack>0.411</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.859</twOff><twOffSrc>AD_DH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AL31.PAD</twSrcSite><twPathDel><twSite>AL31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>AD_DH_D_P&lt;2&gt;</twComp><twBEL>AD_DH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y9.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y9.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y9.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y9.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.815</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.816</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;2&gt;&quot; OFFSET = IN 0.859 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y9.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="967"><twConstOffIn anchorID="968" twDataPathType="twDataPathMinDelay"><twSlack>0.211</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.807</twOff><twOffSrc>AD_DH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AL31.PAD</twSrcSite><twPathDel><twSite>AL31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.099</twDelInfo><twComp>AD_DH_D_P&lt;2&gt;</twComp><twBEL>AD_DH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y9.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y9.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y9.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y9.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.261</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.262</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="969" twConstType="OFFSETINDELAY" ><twConstHead uID="143"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DH_D_P&lt;2&gt;&quot; OFFSET = IN 0.859 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.449</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y9.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="970"><twConstOffIn anchorID="971" twDataPathType="twDataPathMaxDelay"><twSlack>0.410</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.859</twOff><twOffSrc>AD_DH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AL31.PAD</twSrcSite><twPathDel><twSite>AL31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>AD_DH_D_P&lt;2&gt;</twComp><twBEL>AD_DH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y9.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y9.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y9.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y9.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.816</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.817</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y9.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;2&gt;&quot; OFFSET = IN 0.859 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y9.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="972"><twConstOffIn anchorID="973" twDataPathType="twDataPathMinDelay"><twSlack>0.214</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.807</twOff><twOffSrc>AD_DH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AL31.PAD</twSrcSite><twPathDel><twSite>AL31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.099</twDelInfo><twComp>AD_DH_D_P&lt;2&gt;</twComp><twBEL>AD_DH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y9.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y9.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y9.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y9.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.264</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.265</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y9.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="974" twConstType="OFFSETINDELAY" ><twConstHead uID="144"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DH_D_P&lt;3&gt;&quot; OFFSET = IN 0.8717 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.430</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y1.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="975"><twConstOffIn anchorID="976" twDataPathType="twDataPathMaxDelay"><twSlack>0.441</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>1.403</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.871</twOff><twOffSrc>AD_DH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AL30.PAD</twSrcSite><twPathDel><twSite>AL30.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>AD_DH_D_P&lt;3&gt;</twComp><twBEL>AD_DH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y1.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y1.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y1.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y1.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.807</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.808</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y1.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.503</twRouteDel><twTotDel>1.403</twTotDel><twPctLog>64.1</twPctLog><twPctRoute>35.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;3&gt;&quot; OFFSET = IN 0.8717 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y1.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="977"><twConstOffIn anchorID="978" twDataPathType="twDataPathMinDelay"><twSlack>0.182</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>2.843</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.795</twOff><twOffSrc>AD_DH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AL30.PAD</twSrcSite><twPathDel><twSite>AL30.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>AD_DH_D_P&lt;3&gt;</twComp><twBEL>AD_DH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y1.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y1.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y1.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y1.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.254</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.255</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y1.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.282</twRouteDel><twTotDel>2.843</twTotDel><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="979" twConstType="OFFSETINDELAY" ><twConstHead uID="145"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DH_D_P&lt;3&gt;&quot; OFFSET = IN 0.8717 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.431</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y1.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="980"><twConstOffIn anchorID="981" twDataPathType="twDataPathMaxDelay"><twSlack>0.440</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>1.403</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.871</twOff><twOffSrc>AD_DH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AL30.PAD</twSrcSite><twPathDel><twSite>AL30.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>AD_DH_D_P&lt;3&gt;</twComp><twBEL>AD_DH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y1.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y1.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y1.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y1.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.808</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.809</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y1.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.362</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.503</twRouteDel><twTotDel>1.403</twTotDel><twPctLog>64.1</twPctLog><twPctRoute>35.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;3&gt;&quot; OFFSET = IN 0.8717 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y1.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="982"><twConstOffIn anchorID="983" twDataPathType="twDataPathMinDelay"><twSlack>0.185</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>2.843</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.795</twOff><twOffSrc>AD_DH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AL30.PAD</twSrcSite><twPathDel><twSite>AL30.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>AD_DH_D_P&lt;3&gt;</twComp><twBEL>AD_DH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y1.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y1.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y1.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y1.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.257</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.258</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y1.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.898</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.282</twRouteDel><twTotDel>2.843</twTotDel><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="984" twConstType="OFFSETINDELAY" ><twConstHead uID="146"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DH_D_P&lt;7&gt;&quot; OFFSET = IN 0.873 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.546</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y11.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="985"><twConstOffIn anchorID="986" twDataPathType="twDataPathMaxDelay"><twSlack>0.327</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.873</twOff><twOffSrc>AD_DH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AK33.PAD</twSrcSite><twPathDel><twSite>AK33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>AD_DH_D_P&lt;7&gt;</twComp><twBEL>AD_DH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y11.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y11.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y11.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y11.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.913</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.914</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;7&gt;&quot; OFFSET = IN 0.873 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y11.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="987"><twConstOffIn anchorID="988" twDataPathType="twDataPathMinDelay"><twSlack>0.274</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.793</twOff><twOffSrc>AD_DH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AK33.PAD</twSrcSite><twPathDel><twSite>AK33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>AD_DH_D_P&lt;7&gt;</twComp><twBEL>AD_DH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y11.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y11.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y11.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y11.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.338</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.339</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="989" twConstType="OFFSETINDELAY" ><twConstHead uID="147"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DH_D_P&lt;7&gt;&quot; OFFSET = IN 0.873 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.547</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y11.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="990"><twConstOffIn anchorID="991" twDataPathType="twDataPathMaxDelay"><twSlack>0.326</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.873</twOff><twOffSrc>AD_DH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AK33.PAD</twSrcSite><twPathDel><twSite>AK33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>AD_DH_D_P&lt;7&gt;</twComp><twBEL>AD_DH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y11.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y11.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y11.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y11.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.914</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.915</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y11.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;7&gt;&quot; OFFSET = IN 0.873 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y11.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="992"><twConstOffIn anchorID="993" twDataPathType="twDataPathMinDelay"><twSlack>0.277</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.793</twOff><twOffSrc>AD_DH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AK33.PAD</twSrcSite><twPathDel><twSite>AK33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>AD_DH_D_P&lt;7&gt;</twComp><twBEL>AD_DH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y11.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y11.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y11.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y11.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.341</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.342</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y11.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="994" twConstType="OFFSETINDELAY" ><twConstHead uID="148"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8551 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.432</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y13.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="995"><twConstOffIn anchorID="996" twDataPathType="twDataPathMaxDelay"><twSlack>0.423</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.855</twOff><twOffSrc>AD_DH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AJ29.PAD</twSrcSite><twPathDel><twSite>AJ29.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>AD_DH_D_P&lt;1&gt;</twComp><twBEL>AD_DH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y13.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y13.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y13.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y13.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.799</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.800</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8551 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y13.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="997"><twConstOffIn anchorID="998" twDataPathType="twDataPathMinDelay"><twSlack>0.201</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.811</twOff><twOffSrc>AD_DH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AJ29.PAD</twSrcSite><twPathDel><twSite>AJ29.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>AD_DH_D_P&lt;1&gt;</twComp><twBEL>AD_DH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y13.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y13.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y13.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y13.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.247</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.248</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="999" twConstType="OFFSETINDELAY" ><twConstHead uID="149"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8551 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.433</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y13.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1000"><twConstOffIn anchorID="1001" twDataPathType="twDataPathMaxDelay"><twSlack>0.422</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.855</twOff><twOffSrc>AD_DH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AJ29.PAD</twSrcSite><twPathDel><twSite>AJ29.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>AD_DH_D_P&lt;1&gt;</twComp><twBEL>AD_DH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y13.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y13.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y13.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y13.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.800</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.801</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y13.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8551 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y13.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1002"><twConstOffIn anchorID="1003" twDataPathType="twDataPathMinDelay"><twSlack>0.204</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.811</twOff><twOffSrc>AD_DH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AJ29.PAD</twSrcSite><twPathDel><twSite>AJ29.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>AD_DH_D_P&lt;1&gt;</twComp><twBEL>AD_DH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y13.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y13.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y13.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y13.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.250</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.251</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y13.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1004" twConstType="OFFSETINDELAY" ><twConstHead uID="150"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8387 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.444</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y25.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1005"><twConstOffIn anchorID="1006" twDataPathType="twDataPathMaxDelay"><twSlack>0.394</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.838</twOff><twOffSrc>AD_DH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AH29.PAD</twSrcSite><twPathDel><twSite>AH29.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>AD_DH_D_P&lt;4&gt;</twComp><twBEL>AD_DH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y25.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y25.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y25.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y25.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.811</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.812</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y25.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8387 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y25.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1007"><twConstOffIn anchorID="1008" twDataPathType="twDataPathMinDelay"><twSlack>0.240</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>2.822</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.828</twOff><twOffSrc>AD_DH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AH29.PAD</twSrcSite><twPathDel><twSite>AH29.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>AD_DH_D_P&lt;4&gt;</twComp><twBEL>AD_DH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y25.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y25.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y25.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y25.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.258</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.259</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y25.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.261</twRouteDel><twTotDel>2.822</twTotDel><twPctLog>55.3</twPctLog><twPctRoute>44.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1009" twConstType="OFFSETINDELAY" ><twConstHead uID="151"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8387 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.445</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y25.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1010"><twConstOffIn anchorID="1011" twDataPathType="twDataPathMaxDelay"><twSlack>0.393</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.838</twOff><twOffSrc>AD_DH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AH29.PAD</twSrcSite><twPathDel><twSite>AH29.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>AD_DH_D_P&lt;4&gt;</twComp><twBEL>AD_DH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y25.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y25.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y25.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y25.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.812</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.813</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y25.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8387 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y25.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1012"><twConstOffIn anchorID="1013" twDataPathType="twDataPathMinDelay"><twSlack>0.243</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>2.822</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.828</twOff><twOffSrc>AD_DH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AH29.PAD</twSrcSite><twPathDel><twSite>AH29.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>AD_DH_D_P&lt;4&gt;</twComp><twBEL>AD_DH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y25.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y25.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y25.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y25.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.261</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.262</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y25.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.877</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.261</twRouteDel><twTotDel>2.822</twTotDel><twPctLog>55.3</twPctLog><twPctRoute>44.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1014" twConstType="OFFSETINDELAY" ><twConstHead uID="152"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DH_D_P&lt;0&gt;&quot; OFFSET = IN 0.814 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.432</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y19.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1015"><twConstOffIn anchorID="1016" twDataPathType="twDataPathMaxDelay"><twSlack>0.382</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.814</twOff><twOffSrc>AD_DH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AF30.PAD</twSrcSite><twPathDel><twSite>AF30.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>AD_DH_D_P&lt;0&gt;</twComp><twBEL>AD_DH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y19.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y19.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y19.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y19.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.799</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.800</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y19.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;0&gt;&quot; OFFSET = IN 0.814 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y19.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1017"><twConstOffIn anchorID="1018" twDataPathType="twDataPathMinDelay"><twSlack>0.253</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>2.822</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.852</twOff><twOffSrc>AD_DH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AF30.PAD</twSrcSite><twPathDel><twSite>AF30.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>AD_DH_D_P&lt;0&gt;</twComp><twBEL>AD_DH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y19.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y19.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y19.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y19.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.247</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.248</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y19.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.261</twRouteDel><twTotDel>2.822</twTotDel><twPctLog>55.3</twPctLog><twPctRoute>44.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1019" twConstType="OFFSETINDELAY" ><twConstHead uID="153"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DH_D_P&lt;0&gt;&quot; OFFSET = IN 0.814 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.433</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y19.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1020"><twConstOffIn anchorID="1021" twDataPathType="twDataPathMaxDelay"><twSlack>0.381</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.814</twOff><twOffSrc>AD_DH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AF30.PAD</twSrcSite><twPathDel><twSite>AF30.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>AD_DH_D_P&lt;0&gt;</twComp><twBEL>AD_DH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y19.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y19.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y19.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y19.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.800</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.801</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y19.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;0&gt;&quot; OFFSET = IN 0.814 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y19.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1022"><twConstOffIn anchorID="1023" twDataPathType="twDataPathMinDelay"><twSlack>0.256</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>2.822</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.852</twOff><twOffSrc>AD_DH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AF30.PAD</twSrcSite><twPathDel><twSite>AF30.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>AD_DH_D_P&lt;0&gt;</twComp><twBEL>AD_DH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y19.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y19.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y19.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y19.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.250</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.251</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y19.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.877</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.261</twRouteDel><twTotDel>2.822</twTotDel><twPctLog>55.3</twPctLog><twPctRoute>44.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1024" twConstType="OFFSETINDELAY" ><twConstHead uID="154"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DL_D_P&lt;6&gt;&quot; OFFSET = IN 0.9072 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.546</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y3.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1025"><twConstOffIn anchorID="1026" twDataPathType="twDataPathMaxDelay"><twSlack>0.361</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>1.403</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;6&gt;</twClkDest><twOff>0.907</twOff><twOffSrc>AD_DL_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AP32.PAD</twSrcSite><twPathDel><twSite>AP32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AD_DL_D_P&lt;6&gt;</twComp><twBEL>AD_DL_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y3.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y3.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y3.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y3.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.923</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.924</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y3.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.503</twRouteDel><twTotDel>1.403</twTotDel><twPctLog>64.1</twPctLog><twPctRoute>35.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DL_D_P&lt;6&gt;&quot; OFFSET = IN 0.9072 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y3.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1027"><twConstOffIn anchorID="1028" twDataPathType="twDataPathMinDelay"><twSlack>0.248</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;6&gt;</twClkDest><twOff>0.759</twOff><twOffSrc>AD_DL_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AP32.PAD</twSrcSite><twPathDel><twSite>AP32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_DL_D_P&lt;6&gt;</twComp><twBEL>AD_DL_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y3.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y3.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y3.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y3.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.346</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.347</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y3.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1029" twConstType="OFFSETINDELAY" ><twConstHead uID="155"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DL_D_P&lt;6&gt;&quot; OFFSET = IN 0.9072 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.547</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y3.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1030"><twConstOffIn anchorID="1031" twDataPathType="twDataPathMaxDelay"><twSlack>0.360</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>1.403</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;6&gt;</twClkDest><twOff>0.907</twOff><twOffSrc>AD_DL_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AP32.PAD</twSrcSite><twPathDel><twSite>AP32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AD_DL_D_P&lt;6&gt;</twComp><twBEL>AD_DL_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y3.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y3.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y3.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y3.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.924</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.925</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y3.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.362</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.503</twRouteDel><twTotDel>1.403</twTotDel><twPctLog>64.1</twPctLog><twPctRoute>35.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DL_D_P&lt;6&gt;&quot; OFFSET = IN 0.9072 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y3.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1032"><twConstOffIn anchorID="1033" twDataPathType="twDataPathMinDelay"><twSlack>0.251</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;6&gt;</twClkDest><twOff>0.759</twOff><twOffSrc>AD_DL_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AP32.PAD</twSrcSite><twPathDel><twSite>AP32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_DL_D_P&lt;6&gt;</twComp><twBEL>AD_DL_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y3.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y3.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y3.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y3.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.349</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.350</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y3.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1034" twConstType="OFFSETINDELAY" ><twConstHead uID="156"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DL_D_P&lt;0&gt;&quot; OFFSET = IN 0.8769 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.576</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y23.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1035"><twConstOffIn anchorID="1036" twDataPathType="twDataPathMaxDelay"><twSlack>0.300</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;0&gt;</twClkDest><twOff>0.876</twOff><twOffSrc>AD_DL_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AN33.PAD</twSrcSite><twPathDel><twSite>AN33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>AD_DL_D_P&lt;0&gt;</twComp><twBEL>AD_DL_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y23.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y23.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y23.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y23.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.943</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.944</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DL_D_P&lt;0&gt;&quot; OFFSET = IN 0.8769 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y23.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1037"><twConstOffIn anchorID="1038" twDataPathType="twDataPathMinDelay"><twSlack>0.308</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>2.822</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;0&gt;</twClkDest><twOff>0.790</twOff><twOffSrc>AD_DL_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AN33.PAD</twSrcSite><twPathDel><twSite>AN33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.134</twDelInfo><twComp>AD_DL_D_P&lt;0&gt;</twComp><twBEL>AD_DL_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y23.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y23.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y23.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y23.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.364</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.365</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.261</twRouteDel><twTotDel>2.822</twTotDel><twPctLog>55.3</twPctLog><twPctRoute>44.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1039" twConstType="OFFSETINDELAY" ><twConstHead uID="157"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DL_D_P&lt;0&gt;&quot; OFFSET = IN 0.8769 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.577</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y23.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1040"><twConstOffIn anchorID="1041" twDataPathType="twDataPathMaxDelay"><twSlack>0.299</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;0&gt;</twClkDest><twOff>0.876</twOff><twOffSrc>AD_DL_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AN33.PAD</twSrcSite><twPathDel><twSite>AN33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>AD_DL_D_P&lt;0&gt;</twComp><twBEL>AD_DL_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y23.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y23.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y23.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y23.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.944</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.945</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y23.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DL_D_P&lt;0&gt;&quot; OFFSET = IN 0.8769 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y23.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1042"><twConstOffIn anchorID="1043" twDataPathType="twDataPathMinDelay"><twSlack>0.311</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>2.822</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;0&gt;</twClkDest><twOff>0.790</twOff><twOffSrc>AD_DL_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AN33.PAD</twSrcSite><twPathDel><twSite>AN33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.134</twDelInfo><twComp>AD_DL_D_P&lt;0&gt;</twComp><twBEL>AD_DL_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y23.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y23.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y23.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y23.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.367</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.368</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y23.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.877</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.261</twRouteDel><twTotDel>2.822</twTotDel><twPctLog>55.3</twPctLog><twPctRoute>44.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1044" twConstType="OFFSETINDELAY" ><twConstHead uID="158"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8629 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.477</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y27.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1045"><twConstOffIn anchorID="1046" twDataPathType="twDataPathMaxDelay"><twSlack>0.385</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;7&gt;</twClkDest><twOff>0.862</twOff><twOffSrc>AD_DL_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AL34.PAD</twSrcSite><twPathDel><twSite>AL34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>AD_DL_D_P&lt;7&gt;</twComp><twBEL>AD_DL_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y27.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y27.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y27.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y27.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.844</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.845</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8629 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y27.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1047"><twConstOffIn anchorID="1048" twDataPathType="twDataPathMinDelay"><twSlack>0.233</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;7&gt;</twClkDest><twOff>0.804</twOff><twOffSrc>AD_DL_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AL34.PAD</twSrcSite><twPathDel><twSite>AL34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.124</twDelInfo><twComp>AD_DL_D_P&lt;7&gt;</twComp><twBEL>AD_DL_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y27.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y27.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y27.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y27.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.286</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.287</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1049" twConstType="OFFSETINDELAY" ><twConstHead uID="159"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8629 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.478</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y27.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1050"><twConstOffIn anchorID="1051" twDataPathType="twDataPathMaxDelay"><twSlack>0.384</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;7&gt;</twClkDest><twOff>0.862</twOff><twOffSrc>AD_DL_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AL34.PAD</twSrcSite><twPathDel><twSite>AL34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>AD_DL_D_P&lt;7&gt;</twComp><twBEL>AD_DL_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y27.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y27.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y27.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y27.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.845</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.846</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y27.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8629 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y27.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1052"><twConstOffIn anchorID="1053" twDataPathType="twDataPathMinDelay"><twSlack>0.236</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;7&gt;</twClkDest><twOff>0.804</twOff><twOffSrc>AD_DL_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AL34.PAD</twSrcSite><twPathDel><twSite>AL34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.124</twDelInfo><twComp>AD_DL_D_P&lt;7&gt;</twComp><twBEL>AD_DL_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y27.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y27.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y27.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y27.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.289</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.290</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y27.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1054" twConstType="OFFSETINDELAY" ><twConstHead uID="160"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DL_D_P&lt;4&gt;&quot; OFFSET = IN 0.9035 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.530</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y15.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1055"><twConstOffIn anchorID="1056" twDataPathType="twDataPathMaxDelay"><twSlack>0.373</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;4&gt;</twClkDest><twOff>0.903</twOff><twOffSrc>AD_DL_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AJ31.PAD</twSrcSite><twPathDel><twSite>AJ31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>AD_DL_D_P&lt;4&gt;</twComp><twBEL>AD_DL_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y15.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y15.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y15.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y15.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.897</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.898</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DL_D_P&lt;4&gt;&quot; OFFSET = IN 0.9035 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y15.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1057"><twConstOffIn anchorID="1058" twDataPathType="twDataPathMinDelay"><twSlack>0.241</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>2.822</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;4&gt;</twClkDest><twOff>0.763</twOff><twOffSrc>AD_DL_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AJ31.PAD</twSrcSite><twPathDel><twSite>AJ31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>AD_DL_D_P&lt;4&gt;</twComp><twBEL>AD_DL_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y15.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y15.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y15.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y15.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.324</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.325</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.261</twRouteDel><twTotDel>2.822</twTotDel><twPctLog>55.3</twPctLog><twPctRoute>44.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1059" twConstType="OFFSETINDELAY" ><twConstHead uID="161"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DL_D_P&lt;4&gt;&quot; OFFSET = IN 0.9035 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.531</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y15.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1060"><twConstOffIn anchorID="1061" twDataPathType="twDataPathMaxDelay"><twSlack>0.372</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;4&gt;</twClkDest><twOff>0.903</twOff><twOffSrc>AD_DL_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AJ31.PAD</twSrcSite><twPathDel><twSite>AJ31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>AD_DL_D_P&lt;4&gt;</twComp><twBEL>AD_DL_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y15.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y15.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y15.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y15.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.898</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.899</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y15.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DL_D_P&lt;4&gt;&quot; OFFSET = IN 0.9035 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y15.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1062"><twConstOffIn anchorID="1063" twDataPathType="twDataPathMinDelay"><twSlack>0.244</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>2.822</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;4&gt;</twClkDest><twOff>0.763</twOff><twOffSrc>AD_DL_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AJ31.PAD</twSrcSite><twPathDel><twSite>AJ31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>AD_DL_D_P&lt;4&gt;</twComp><twBEL>AD_DL_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y15.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y15.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y15.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y15.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.327</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.328</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y15.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.877</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.261</twRouteDel><twTotDel>2.822</twTotDel><twPctLog>55.3</twPctLog><twPctRoute>44.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1064" twConstType="OFFSETINDELAY" ><twConstHead uID="162"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DL_D_P&lt;5&gt;&quot; OFFSET = IN 0.8983 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.549</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y35.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1065"><twConstOffIn anchorID="1066" twDataPathType="twDataPathMaxDelay"><twSlack>0.349</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;5&gt;</twClkDest><twOff>0.898</twOff><twOffSrc>AD_DL_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AH33.PAD</twSrcSite><twPathDel><twSite>AH33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>AD_DL_D_P&lt;5&gt;</twComp><twBEL>AD_DL_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y35.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y35.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y35.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y35.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.916</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.917</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y35.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DL_D_P&lt;5&gt;&quot; OFFSET = IN 0.8983 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y35.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1067"><twConstOffIn anchorID="1068" twDataPathType="twDataPathMinDelay"><twSlack>0.251</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;5&gt;</twClkDest><twOff>0.768</twOff><twOffSrc>AD_DL_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AH33.PAD</twSrcSite><twPathDel><twSite>AH33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.110</twDelInfo><twComp>AD_DL_D_P&lt;5&gt;</twComp><twBEL>AD_DL_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y35.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y35.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y35.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y35.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.340</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y35.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1069" twConstType="OFFSETINDELAY" ><twConstHead uID="163"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DL_D_P&lt;5&gt;&quot; OFFSET = IN 0.8983 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.550</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y35.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1070"><twConstOffIn anchorID="1071" twDataPathType="twDataPathMaxDelay"><twSlack>0.348</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;5&gt;</twClkDest><twOff>0.898</twOff><twOffSrc>AD_DL_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AH33.PAD</twSrcSite><twPathDel><twSite>AH33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>AD_DL_D_P&lt;5&gt;</twComp><twBEL>AD_DL_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y35.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y35.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y35.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y35.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.917</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.918</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y35.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DL_D_P&lt;5&gt;&quot; OFFSET = IN 0.8983 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y35.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1072"><twConstOffIn anchorID="1073" twDataPathType="twDataPathMinDelay"><twSlack>0.254</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;5&gt;</twClkDest><twOff>0.768</twOff><twOffSrc>AD_DL_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AH33.PAD</twSrcSite><twPathDel><twSite>AH33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.110</twDelInfo><twComp>AD_DL_D_P&lt;5&gt;</twComp><twBEL>AD_DL_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y35.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y35.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y35.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y35.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.343</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.344</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y35.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1074" twConstType="OFFSETINDELAY" ><twConstHead uID="164"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DL_D_P&lt;3&gt;&quot; OFFSET = IN 0.8862 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.501</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y29.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1075"><twConstOffIn anchorID="1076" twDataPathType="twDataPathMaxDelay"><twSlack>0.385</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;3&gt;</twClkDest><twOff>0.886</twOff><twOffSrc>AD_DL_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AF28.PAD</twSrcSite><twPathDel><twSite>AF28.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>AD_DL_D_P&lt;3&gt;</twComp><twBEL>AD_DL_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y29.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y29.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y29.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y29.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.868</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.869</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DL_D_P&lt;3&gt;&quot; OFFSET = IN 0.8862 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y29.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1077"><twConstOffIn anchorID="1078" twDataPathType="twDataPathMinDelay"><twSlack>0.222</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;3&gt;</twClkDest><twOff>0.780</twOff><twOffSrc>AD_DL_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AF28.PAD</twSrcSite><twPathDel><twSite>AF28.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.069</twDelInfo><twComp>AD_DL_D_P&lt;3&gt;</twComp><twBEL>AD_DL_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y29.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y29.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y29.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y29.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.299</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.300</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1079" twConstType="OFFSETINDELAY" ><twConstHead uID="165"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DL_D_P&lt;3&gt;&quot; OFFSET = IN 0.8862 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.502</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y29.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1080"><twConstOffIn anchorID="1081" twDataPathType="twDataPathMaxDelay"><twSlack>0.384</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>1.393</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;3&gt;</twClkDest><twOff>0.886</twOff><twOffSrc>AD_DL_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AF28.PAD</twSrcSite><twPathDel><twSite>AF28.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>AD_DL_D_P&lt;3&gt;</twComp><twBEL>AD_DL_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y29.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y29.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y29.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y29.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.869</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.870</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y29.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>1.393</twTotDel><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DL_D_P&lt;3&gt;&quot; OFFSET = IN 0.8862 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y29.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1082"><twConstOffIn anchorID="1083" twDataPathType="twDataPathMinDelay"><twSlack>0.225</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;3&gt;</twClkDest><twOff>0.780</twOff><twOffSrc>AD_DL_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AF28.PAD</twSrcSite><twPathDel><twSite>AF28.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.069</twDelInfo><twComp>AD_DL_D_P&lt;3&gt;</twComp><twBEL>AD_DL_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y29.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y29.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y29.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y29.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.302</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.303</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y29.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1084" twConstType="OFFSETINDELAY" ><twConstHead uID="166"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DL_D_P&lt;2&gt;&quot; OFFSET = IN 0.8772 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.487</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y37.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1085"><twConstOffIn anchorID="1086" twDataPathType="twDataPathMaxDelay"><twSlack>0.390</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>1.403</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;2&gt;</twClkDest><twOff>0.877</twOff><twOffSrc>AD_DL_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AE27.PAD</twSrcSite><twPathDel><twSite>AE27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>AD_DL_D_P&lt;2&gt;</twComp><twBEL>AD_DL_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y37.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y37.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y37.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y37.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.864</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.865</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y37.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.503</twRouteDel><twTotDel>1.403</twTotDel><twPctLog>64.1</twPctLog><twPctRoute>35.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DL_D_P&lt;2&gt;&quot; OFFSET = IN 0.8772 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y37.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1087"><twConstOffIn anchorID="1088" twDataPathType="twDataPathMinDelay"><twSlack>0.228</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;2&gt;</twClkDest><twOff>0.789</twOff><twOffSrc>AD_DL_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AE27.PAD</twSrcSite><twPathDel><twSite>AE27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>AD_DL_D_P&lt;2&gt;</twComp><twBEL>AD_DL_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y37.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y37.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y37.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y37.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.296</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.297</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y37.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1089" twConstType="OFFSETINDELAY" ><twConstHead uID="167"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DL_D_P&lt;2&gt;&quot; OFFSET = IN 0.8772 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.488</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y37.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1090"><twConstOffIn anchorID="1091" twDataPathType="twDataPathMaxDelay"><twSlack>0.389</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>1.403</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;2&gt;</twClkDest><twOff>0.877</twOff><twOffSrc>AD_DL_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AE27.PAD</twSrcSite><twPathDel><twSite>AE27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>AD_DL_D_P&lt;2&gt;</twComp><twBEL>AD_DL_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y37.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y37.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.170</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y37.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y37.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.865</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.866</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y37.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.362</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.503</twRouteDel><twTotDel>1.403</twTotDel><twPctLog>64.1</twPctLog><twPctRoute>35.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DL_D_P&lt;2&gt;&quot; OFFSET = IN 0.8772 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y37.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1092"><twConstOffIn anchorID="1093" twDataPathType="twDataPathMinDelay"><twSlack>0.231</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>2.833</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;2&gt;</twClkDest><twOff>0.789</twOff><twOffSrc>AD_DL_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AE27.PAD</twSrcSite><twPathDel><twSite>AE27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>AD_DL_D_P&lt;2&gt;</twComp><twBEL>AD_DL_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y37.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y37.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y37.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y37.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.299</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.300</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y37.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.833</twTotDel><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1094" twConstType="OFFSETINDELAY" ><twConstHead uID="168"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DL_D_P&lt;1&gt;&quot; OFFSET = IN 0.8634 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.378</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y39.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1095"><twConstOffIn anchorID="1096" twDataPathType="twDataPathMaxDelay"><twSlack>0.485</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>1.403</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;1&gt;</twClkDest><twOff>0.863</twOff><twOffSrc>AD_DL_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AD25.PAD</twSrcSite><twPathDel><twSite>AD25.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>AD_DL_D_P&lt;1&gt;</twComp><twBEL>AD_DL_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y39.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y39.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y39.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y39.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.755</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.756</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y39.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.503</twRouteDel><twTotDel>1.403</twTotDel><twPctLog>64.1</twPctLog><twPctRoute>35.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DL_D_P&lt;1&gt;&quot; OFFSET = IN 0.8634 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y39.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1097"><twConstOffIn anchorID="1098" twDataPathType="twDataPathMinDelay"><twSlack>0.146</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>2.843</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;1&gt;</twClkDest><twOff>0.803</twOff><twOffSrc>AD_DL_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AD25.PAD</twSrcSite><twPathDel><twSite>AD25.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>AD_DL_D_P&lt;1&gt;</twComp><twBEL>AD_DL_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y39.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y39.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y39.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y39.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.210</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.211</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y39.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.282</twRouteDel><twTotDel>2.843</twTotDel><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1099" twConstType="OFFSETINDELAY" ><twConstHead uID="169"><twConstName UCFConstName="" ScopeName="">COMP &quot;AD_DL_D_P&lt;1&gt;&quot; OFFSET = IN 0.8634 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.379</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y39.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1100"><twConstOffIn anchorID="1101" twDataPathType="twDataPathMaxDelay"><twSlack>0.484</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>1.403</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;1&gt;</twClkDest><twOff>0.863</twOff><twOffSrc>AD_DL_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AD25.PAD</twSrcSite><twPathDel><twSite>AD25.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>AD_DL_D_P&lt;1&gt;</twComp><twBEL>AD_DL_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y39.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y39.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y39.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y39.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.756</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.757</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y39.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.362</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.503</twRouteDel><twTotDel>1.403</twTotDel><twPctLog>64.1</twPctLog><twPctRoute>35.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DL_D_P&lt;1&gt;&quot; OFFSET = IN 0.8634 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y39.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1102"><twConstOffIn anchorID="1103" twDataPathType="twDataPathMinDelay"><twSlack>0.149</twSlack><twSrc BELType="PAD">AD_DL_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>2.843</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;1&gt;</twClkDest><twOff>0.803</twOff><twOffSrc>AD_DL_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_DL_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AD25.PAD</twSrcSite><twPathDel><twSite>AD25.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>AD_DL_D_P&lt;1&gt;</twComp><twBEL>AD_DL_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y39.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y39.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y39.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y39.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>2.213</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.214</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y39.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.898</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>1.282</twRouteDel><twTotDel>2.843</twTotDel><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1104" twConstType="OFFSETINDELAY" ><twConstHead uID="170"><twConstName UCFConstName="" ScopeName="">TIMEGRP &quot;rgmii_rx&quot; OFFSET = IN 1 ns VALID 2 ns BEFORE COMP &quot;rgmii_rxc&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.885</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in (ILOGIC_X0Y108.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1105"><twConstOffIn anchorID="1106" twDataPathType="twDataPathMaxDelay"><twSlack>0.115</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;3&gt;</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twDest><twClkDel>1.168</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;3&gt;</twClkDest><twOff>1.000</twOff><twOffSrc>rgmii_rxd&lt;3&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;3&gt;</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U27.PAD</twSrcSite><twPathDel><twSite>U27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>rgmii_rxd&lt;3&gt;</twComp><twBEL>rgmii_rxd&lt;3&gt;</twBEL><twBEL>rgmii_rxd_3_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y108.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rxd_3_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y108.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.577</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y108.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y108.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.027</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.028</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>T34.PAD</twSrcSite><twPathDel><twSite>T34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y5.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y5.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y108.CLK</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>0.460</twLogDel><twRouteDel>0.708</twRouteDel><twTotDel>1.168</twTotDel><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in (ILOGIC_X0Y96.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1107"><twConstOffIn anchorID="1108" twDataPathType="twDataPathMaxDelay"><twSlack>0.117</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;2&gt;</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twDest><twClkDel>1.168</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;2&gt;</twClkDest><twOff>1.000</twOff><twOffSrc>rgmii_rxd&lt;2&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;2&gt;</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>V27.PAD</twSrcSite><twPathDel><twSite>V27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>rgmii_rxd&lt;2&gt;</twComp><twBEL>rgmii_rxd&lt;2&gt;</twBEL><twBEL>rgmii_rxd_2_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y96.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rxd_2_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y96.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.577</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y96.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y96.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;2&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.025</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.026</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>T34.PAD</twSrcSite><twPathDel><twSite>T34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y5.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y5.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>0.460</twLogDel><twRouteDel>0.708</twRouteDel><twTotDel>1.168</twTotDel><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in (ILOGIC_X0Y84.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1109"><twConstOffIn anchorID="1110" twDataPathType="twDataPathMaxDelay"><twSlack>0.123</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;0&gt;</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twDest><twClkDel>1.168</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;0&gt;</twClkDest><twOff>1.000</twOff><twOffSrc>rgmii_rxd&lt;0&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;0&gt;</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y27.PAD</twSrcSite><twPathDel><twSite>Y27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.345</twDelInfo><twComp>rgmii_rxd&lt;0&gt;</twComp><twBEL>rgmii_rxd&lt;0&gt;</twBEL><twBEL>rgmii_rxd_0_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y84.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rxd_0_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y84.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.577</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y84.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y84.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;0&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.019</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.020</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>T34.PAD</twSrcSite><twPathDel><twSite>T34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y5.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y5.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y84.CLK</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>0.460</twLogDel><twRouteDel>0.708</twRouteDel><twTotDel>1.168</twTotDel><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;rgmii_rx&quot; OFFSET = IN 1 ns VALID 2 ns BEFORE COMP &quot;rgmii_rxc&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in (ILOGIC_X0Y89.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1111"><twConstOffIn anchorID="1112" twDataPathType="twDataPathMinDelay"><twSlack>0.011</twSlack><twSrc BELType="PAD">rgmii_rx_ctl</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in</twDest><twClkDel>2.882</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>U12/v6emac_fifo_block/v6emac_block/gmii_rx_dv_int</twClkDest><twOff>1.000</twOff><twOffSrc>rgmii_rx_ctl</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rx_ctl</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>W29.PAD</twSrcSite><twPathDel><twSite>W29.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>rgmii_rx_ctl</twComp><twBEL>rgmii_rx_ctl</twBEL><twBEL>rgmii_rx_ctl_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y89.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rx_ctl_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y89.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/delay_rgmii_rx_ctl</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/delay_rgmii_rx_ctl</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y89.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_delay</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y89.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/gmii_rx_dv_int</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in</twBEL></twPathDel><twLogDel>1.917</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.918</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>T34.PAD</twSrcSite><twPathDel><twSite>T34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y5.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y5.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y89.CLK</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>1.087</twLogDel><twRouteDel>1.795</twRouteDel><twTotDel>2.882</twTotDel><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in (ILOGIC_X0Y83.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1113"><twConstOffIn anchorID="1114" twDataPathType="twDataPathMinDelay"><twSlack>0.180</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;1&gt;</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in</twDest><twClkDel>2.882</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;1&gt;</twClkDest><twOff>1.000</twOff><twOffSrc>rgmii_rxd&lt;1&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;1&gt;</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>W25.PAD</twSrcSite><twPathDel><twSite>W25.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>rgmii_rxd&lt;1&gt;</twComp><twBEL>rgmii_rxd&lt;1&gt;</twBEL><twBEL>rgmii_rxd_1_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y83.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rxd_1_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y83.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.516</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y83.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y83.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;1&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.086</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.087</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>T34.PAD</twSrcSite><twPathDel><twSite>T34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y5.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y5.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y83.CLK</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>1.087</twLogDel><twRouteDel>1.795</twRouteDel><twTotDel>2.882</twTotDel><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in (ILOGIC_X0Y84.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1115"><twConstOffIn anchorID="1116" twDataPathType="twDataPathMinDelay"><twSlack>0.190</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;0&gt;</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twDest><twClkDel>2.882</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;0&gt;</twClkDest><twOff>1.000</twOff><twOffSrc>rgmii_rxd&lt;0&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;0&gt;</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y27.PAD</twSrcSite><twPathDel><twSite>Y27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>rgmii_rxd&lt;0&gt;</twComp><twBEL>rgmii_rxd&lt;0&gt;</twBEL><twBEL>rgmii_rxd_0_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y84.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rxd_0_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y84.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.516</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y84.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y84.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.068</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;0&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.096</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.097</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>T34.PAD</twSrcSite><twPathDel><twSite>T34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y5.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y5.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y84.CLK</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>1.087</twLogDel><twRouteDel>1.795</twRouteDel><twTotDel>2.882</twTotDel><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1117" twConstType="OFFSETINDELAY" ><twConstHead uID="171"><twConstName UCFConstName="" ScopeName="">TIMEGRP &quot;rgmii_rx&quot; OFFSET = IN 1 ns VALID 2 ns BEFORE COMP &quot;rgmii_rxc&quot;         &quot;FALLING&quot;;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.886</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in (ILOGIC_X0Y108.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1118"><twConstOffIn anchorID="1119" twDataPathType="twDataPathMaxDelay"><twSlack>0.114</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;3&gt;</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twDest><twClkDel>1.168</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;3&gt;</twClkDest><twOff>1.000</twOff><twOffSrc>rgmii_rxd&lt;3&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;3&gt;</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U27.PAD</twSrcSite><twPathDel><twSite>U27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>rgmii_rxd&lt;3&gt;</twComp><twBEL>rgmii_rxd&lt;3&gt;</twBEL><twBEL>rgmii_rxd_3_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y108.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rxd_3_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y108.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.577</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y108.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y108.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.028</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.029</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>T34.PAD</twSrcSite><twPathDel><twSite>T34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y5.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y5.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y108.CLKB</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>0.460</twLogDel><twRouteDel>0.708</twRouteDel><twTotDel>1.168</twTotDel><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in (ILOGIC_X0Y96.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1120"><twConstOffIn anchorID="1121" twDataPathType="twDataPathMaxDelay"><twSlack>0.116</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;2&gt;</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twDest><twClkDel>1.168</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;2&gt;</twClkDest><twOff>1.000</twOff><twOffSrc>rgmii_rxd&lt;2&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;2&gt;</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>V27.PAD</twSrcSite><twPathDel><twSite>V27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>rgmii_rxd&lt;2&gt;</twComp><twBEL>rgmii_rxd&lt;2&gt;</twBEL><twBEL>rgmii_rxd_2_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y96.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rxd_2_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y96.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.577</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y96.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y96.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;2&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.026</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.027</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>T34.PAD</twSrcSite><twPathDel><twSite>T34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y5.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y5.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y96.CLKB</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>0.460</twLogDel><twRouteDel>0.708</twRouteDel><twTotDel>1.168</twTotDel><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in (ILOGIC_X0Y84.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1122"><twConstOffIn anchorID="1123" twDataPathType="twDataPathMaxDelay"><twSlack>0.122</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;0&gt;</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twDest><twClkDel>1.168</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;0&gt;</twClkDest><twOff>1.000</twOff><twOffSrc>rgmii_rxd&lt;0&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;0&gt;</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y27.PAD</twSrcSite><twPathDel><twSite>Y27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.345</twDelInfo><twComp>rgmii_rxd&lt;0&gt;</twComp><twBEL>rgmii_rxd&lt;0&gt;</twBEL><twBEL>rgmii_rxd_0_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y84.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rxd_0_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y84.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.577</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y84.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y84.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;0&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.020</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.021</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>T34.PAD</twSrcSite><twPathDel><twSite>T34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y5.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y5.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y84.CLKB</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>0.460</twLogDel><twRouteDel>0.708</twRouteDel><twTotDel>1.168</twTotDel><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;rgmii_rx&quot; OFFSET = IN 1 ns VALID 2 ns BEFORE COMP &quot;rgmii_rxc&quot;
        &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in (ILOGIC_X0Y89.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1124"><twConstOffIn anchorID="1125" twDataPathType="twDataPathMinDelay"><twSlack>0.014</twSlack><twSrc BELType="PAD">rgmii_rx_ctl</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in</twDest><twClkDel>2.882</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>U12/v6emac_fifo_block/v6emac_block/gmii_rx_dv_int</twClkDest><twOff>1.000</twOff><twOffSrc>rgmii_rx_ctl</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rx_ctl</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>W29.PAD</twSrcSite><twPathDel><twSite>W29.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>rgmii_rx_ctl</twComp><twBEL>rgmii_rx_ctl</twBEL><twBEL>rgmii_rx_ctl_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y89.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rx_ctl_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y89.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/delay_rgmii_rx_ctl</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/delay_rgmii_rx_ctl</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y89.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_delay</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y89.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/gmii_rx_dv_int</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in</twBEL></twPathDel><twLogDel>1.920</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.921</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>T34.PAD</twSrcSite><twPathDel><twSite>T34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y5.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y5.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y89.CLKB</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>1.087</twLogDel><twRouteDel>1.795</twRouteDel><twTotDel>2.882</twTotDel><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in (ILOGIC_X0Y83.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1126"><twConstOffIn anchorID="1127" twDataPathType="twDataPathMinDelay"><twSlack>0.183</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;1&gt;</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in</twDest><twClkDel>2.882</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;1&gt;</twClkDest><twOff>1.000</twOff><twOffSrc>rgmii_rxd&lt;1&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;1&gt;</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>W25.PAD</twSrcSite><twPathDel><twSite>W25.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>rgmii_rxd&lt;1&gt;</twComp><twBEL>rgmii_rxd&lt;1&gt;</twBEL><twBEL>rgmii_rxd_1_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y83.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rxd_1_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y83.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.516</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y83.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y83.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;1&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.089</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.090</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>T34.PAD</twSrcSite><twPathDel><twSite>T34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y5.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y5.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y83.CLKB</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>1.087</twLogDel><twRouteDel>1.795</twRouteDel><twTotDel>2.882</twTotDel><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in (ILOGIC_X0Y84.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1128"><twConstOffIn anchorID="1129" twDataPathType="twDataPathMinDelay"><twSlack>0.193</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;0&gt;</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twDest><twClkDel>2.882</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;0&gt;</twClkDest><twOff>1.000</twOff><twOffSrc>rgmii_rxd&lt;0&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;0&gt;</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y27.PAD</twSrcSite><twPathDel><twSite>Y27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>rgmii_rxd&lt;0&gt;</twComp><twBEL>rgmii_rxd&lt;0&gt;</twBEL><twBEL>rgmii_rxd_0_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y84.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>rgmii_rxd_0_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y84.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.516</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y84.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y84.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;0&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.099</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>2.100</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>T34.PAD</twSrcSite><twPathDel><twSite>T34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y5.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y5.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y84.CLKB</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.888</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>1.087</twLogDel><twRouteDel>1.795</twRouteDel><twTotDel>2.882</twTotDel><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="1130"><twConstRollup name="TS_v6_emac_gmii_core_clk_in" fullName="TS_v6_emac_gmii_core_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 50 ns HIGH 50%         INPUT_JITTER 0.05 ns;" type="origin" depth="0" requirement="50.000" prefType="period" actual="20.000" actualRollup="48.962" errors="0" errorRollup="0" items="0" itemsRollup="1566691"/><twConstRollup name="TS_U12_clock_generator_clkout1" fullName="TS_U12_clock_generator_clkout1 = PERIOD TIMEGRP &quot;U12_clock_generator_clkout1&quot;         TS_v6_emac_gmii_core_clk_in / 5 HIGH 50% INPUT_JITTER 0.05 ns;" type="child" depth="1" requirement="10.000" prefType="period" actual="6.930" actualRollup="N/A" errors="0" errorRollup="0" items="2796" itemsRollup="0"/><twConstRollup name="TS_U12_clock_generator_clkout0" fullName="TS_U12_clock_generator_clkout0 = PERIOD TIMEGRP &quot;U12_clock_generator_clkout0&quot;         TS_v6_emac_gmii_core_clk_in / 6.25 HIGH 50% INPUT_JITTER 0.05 ns;" type="child" depth="1" requirement="8.000" prefType="period" actual="7.834" actualRollup="N/A" errors="0" errorRollup="0" items="1563870" itemsRollup="0"/><twConstRollup name="TS_U12_clock_generator_clkout2" fullName="TS_U12_clock_generator_clkout2 = PERIOD TIMEGRP &quot;U12_clock_generator_clkout2&quot;         TS_v6_emac_gmii_core_clk_in / 10 HIGH 50% INPUT_JITTER 0.05 ns;" type="child" depth="1" requirement="5.000" prefType="period" actual="4.761" actualRollup="N/A" errors="0" errorRollup="0" items="25" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="21" anchorID="1131"><twConstRollup name="TS_clk_n" fullName="TS_clk_n = PERIOD TIMEGRP &quot;clk_n&quot; 3.333 ns LOW 50%;" type="origin" depth="0" requirement="3.333" prefType="period" actual="2.000" actualRollup="3.174" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_U0_CLK_RESET_INTERFACE_U0_clkout3_0" fullName="TS_U0_CLK_RESET_INTERFACE_U0_clkout3_0 = PERIOD TIMEGRP         &quot;U0_CLK_RESET_INTERFACE_U0_clkout3_0&quot; TS_clk_n / 0.5 PHASE -1.6665 ns         LOW 50%;" type="child" depth="1" requirement="6.666" prefType="period" actual="3.805" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_U0_CLK_RESET_INTERFACE_U0_clkout1_0" fullName="TS_U0_CLK_RESET_INTERFACE_U0_clkout1_0 = PERIOD TIMEGRP         &quot;U0_CLK_RESET_INTERFACE_U0_clkout1_0&quot; TS_clk_n / 0.1 PHASE -14.9985 ns         LOW 50%;" type="child" depth="1" requirement="33.330" prefType="period" actual="12.500" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_U0_CLK_RESET_INTERFACE_U0_clkout2_0" fullName="TS_U0_CLK_RESET_INTERFACE_U0_clkout2_0 = PERIOD TIMEGRP         &quot;U0_CLK_RESET_INTERFACE_U0_clkout2_0&quot; TS_clk_n LOW 50%;" type="child" depth="1" requirement="3.333" prefType="period" actual="2.222" actualRollup="3.174" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_U1_adc_if_check_snap_U_refclk_gen_clkout0_0" fullName="TS_U1_adc_if_check_snap_U_refclk_gen_clkout0_0 = PERIOD TIMEGRP         &quot;U1_adc_if_check_snap_U_refclk_gen_clkout0_0&quot;         TS_U0_CLK_RESET_INTERFACE_U0_clkout2_0 / 0.666666667 PHASE -0.83325 ns         LOW 50%;" type="child" depth="2" requirement="4.999" prefType="period" actual="4.761" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="22" anchorID="1132"><twConstRollup name="TS_clk_p" fullName="TS_clk_p = PERIOD TIMEGRP &quot;clk_p&quot; 3.333 ns HIGH 50%;" type="origin" depth="0" requirement="3.333" prefType="period" actual="2.000" actualRollup="3.702" errors="0" errorRollup="24" items="0" itemsRollup="338723"/><twConstRollup name="TS_U0_CLK_RESET_INTERFACE_U0_clkout3" fullName="TS_U0_CLK_RESET_INTERFACE_U0_clkout3 = PERIOD TIMEGRP         &quot;U0_CLK_RESET_INTERFACE_U0_clkout3&quot; TS_clk_p / 0.5 HIGH 50%;" type="child" depth="1" requirement="6.666" prefType="period" actual="6.600" actualRollup="N/A" errors="0" errorRollup="0" items="289729" itemsRollup="0"/><twConstRollup name="TS_U0_CLK_RESET_INTERFACE_U0_clkout1" fullName="TS_U0_CLK_RESET_INTERFACE_U0_clkout1 = PERIOD TIMEGRP         &quot;U0_CLK_RESET_INTERFACE_U0_clkout1&quot; TS_clk_p / 0.1 HIGH 50%;" type="child" depth="1" requirement="33.330" prefType="period" actual="12.500" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_U0_CLK_RESET_INTERFACE_U0_clkout2" fullName="TS_U0_CLK_RESET_INTERFACE_U0_clkout2 = PERIOD TIMEGRP         &quot;U0_CLK_RESET_INTERFACE_U0_clkout2&quot; TS_clk_p HIGH 50%;" type="child" depth="1" requirement="3.333" prefType="period" actual="3.702" actualRollup="3.174" errors="24" errorRollup="0" items="48986" itemsRollup="8"/><twConstRollup name="TS_U1_adc_if_check_snap_U_refclk_gen_clkout0" fullName="TS_U1_adc_if_check_snap_U_refclk_gen_clkout0 = PERIOD TIMEGRP         &quot;U1_adc_if_check_snap_U_refclk_gen_clkout0&quot;         TS_U0_CLK_RESET_INTERFACE_U0_clkout2 / 0.666666667 HIGH 50%;" type="child" depth="2" requirement="4.999" prefType="period" actual="4.761" actualRollup="N/A" errors="0" errorRollup="0" items="8" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="1133">1</twUnmetConstCnt><twDataSheet anchorID="1134" twNameLen="15"><twSUH2ClkList anchorID="1135" twDestWidth="12" twPhaseWidth="86"><twDest>AD_A_CLK_P</twDest><twSUH2Clk ><twSrc>AD_AH_D_P&lt;0&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.460</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.575</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;0&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.461</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.572</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;1&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.479</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.570</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;1&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.480</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.567</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;2&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.550</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.518</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;2&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.551</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.515</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;3&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.463</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.584</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;3&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.464</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.581</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;4&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.463</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.583</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;4&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.464</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.580</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;5&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.473</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.564</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;5&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.474</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.561</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;6&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.460</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.586</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;6&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.461</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.583</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;7&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.438</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.606</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;7&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.439</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.603</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AL_D_P&lt;0&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.478</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.560</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AL_D_P&lt;0&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.479</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.557</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AL_D_P&lt;1&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.484</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.565</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AL_D_P&lt;1&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.485</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.562</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AL_D_P&lt;2&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.483</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.565</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AL_D_P&lt;2&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.484</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.562</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AL_D_P&lt;3&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.502</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.547</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AL_D_P&lt;3&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.503</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.544</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AL_D_P&lt;4&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.541</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.524</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AL_D_P&lt;4&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.542</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.521</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AL_D_P&lt;5&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.537</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.527</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AL_D_P&lt;5&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.538</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.524</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AL_D_P&lt;6&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.581</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.490</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AL_D_P&lt;6&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.582</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.487</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AL_D_P&lt;7&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.569</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.500</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AL_D_P&lt;7&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.570</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.497</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="1136" twDestWidth="12" twPhaseWidth="86"><twDest>AD_B_CLK_P</twDest><twSUH2Clk ><twSrc>AD_BH_D_P&lt;0&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.428</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.612</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;0&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.429</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.609</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;1&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.506</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.566</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;1&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.507</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.563</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;2&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.576</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.504</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;2&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.577</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.501</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;3&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.542</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.533</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;3&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.543</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.530</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;4&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.390</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.656</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;4&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.391</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.653</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;5&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.397</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.641</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;5&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.398</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.638</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;6&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.315</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.714</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;6&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.316</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.711</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;7&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.413</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.636</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;7&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.414</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.633</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BL_D_P&lt;0&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.509</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.550</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BL_D_P&lt;0&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.510</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.547</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BL_D_P&lt;1&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.536</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.527</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BL_D_P&lt;1&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.537</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.524</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BL_D_P&lt;2&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.654</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.435</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BL_D_P&lt;2&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.655</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.432</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BL_D_P&lt;3&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.581</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.500</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BL_D_P&lt;3&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.582</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.497</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BL_D_P&lt;4&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.571</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.509</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BL_D_P&lt;4&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.572</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.506</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BL_D_P&lt;5&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.548</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.530</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BL_D_P&lt;5&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.549</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.527</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BL_D_P&lt;6&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.558</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.508</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BL_D_P&lt;6&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.559</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.505</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BL_D_P&lt;7&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.439</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.603</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BL_D_P&lt;7&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.440</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.600</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="1137" twDestWidth="12" twPhaseWidth="86"><twDest>AD_C_CLK_P</twDest><twSUH2Clk ><twSrc>AD_CH_D_P&lt;0&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.574</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.486</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;0&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.575</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.483</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;1&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.550</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.518</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;1&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.551</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.515</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;2&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.542</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.524</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;2&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.543</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.521</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;3&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.506</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.548</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;3&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.507</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.545</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;4&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.507</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.536</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;4&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.508</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.533</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;5&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.522</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.525</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;5&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.523</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.522</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;6&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.425</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.618</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;6&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.426</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.615</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;7&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.420</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.611</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;7&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.421</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.608</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CL_D_P&lt;0&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.500</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.549</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CL_D_P&lt;0&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.501</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.546</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CL_D_P&lt;1&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.535</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.519</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CL_D_P&lt;1&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.536</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.516</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CL_D_P&lt;2&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.534</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.533</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CL_D_P&lt;2&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.535</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.530</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CL_D_P&lt;3&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.596</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.478</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CL_D_P&lt;3&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.597</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.475</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CL_D_P&lt;4&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.531</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.534</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CL_D_P&lt;4&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.532</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.531</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CL_D_P&lt;5&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.427</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.616</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CL_D_P&lt;5&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.428</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.613</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CL_D_P&lt;6&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.407</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.634</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CL_D_P&lt;6&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.408</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.631</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CL_D_P&lt;7&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.415</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.625</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CL_D_P&lt;7&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.416</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.622</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="1138" twDestWidth="12" twPhaseWidth="86"><twDest>AD_D_CLK_P</twDest><twSUH2Clk ><twSrc>AD_DH_D_P&lt;0&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.432</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.599</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;0&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.433</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.596</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;1&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.432</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.610</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;1&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.433</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.607</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;2&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.448</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.596</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;2&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.449</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.593</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;3&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.430</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.613</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;3&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.431</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.610</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;4&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.444</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.588</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;4&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.445</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.585</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;5&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.549</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.517</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;5&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.550</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.514</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;6&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.554</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.513</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;6&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.555</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.510</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;7&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.546</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.519</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;7&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.547</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.516</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DL_D_P&lt;0&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.576</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.482</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DL_D_P&lt;0&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.577</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.479</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DL_D_P&lt;1&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.378</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.657</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DL_D_P&lt;1&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.379</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.654</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DL_D_P&lt;2&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.487</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.561</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DL_D_P&lt;2&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.488</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.558</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DL_D_P&lt;3&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.501</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.558</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DL_D_P&lt;3&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.502</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.555</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DL_D_P&lt;4&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.530</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.522</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DL_D_P&lt;4&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.531</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.519</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DL_D_P&lt;5&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.549</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.517</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DL_D_P&lt;5&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.550</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.514</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DL_D_P&lt;6&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.546</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.511</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DL_D_P&lt;6&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.547</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.508</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DL_D_P&lt;7&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.477</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.571</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DL_D_P&lt;7&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.478</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.568</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="1139" twDestWidth="12" twPhaseWidth="69"><twDest>rgmii_rxc</twDest><twSUH2Clk ><twSrc>rgmii_rx_ctl</twSrc><twSUHTime twInternalClk ="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.619</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.989</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rgmii_rx_ctl</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.620</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.986</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rgmii_rxd&lt;0&gt;</twSrc><twSUHTime twInternalClk ="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.877</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.810</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rgmii_rxd&lt;0&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.878</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.807</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rgmii_rxd&lt;1&gt;</twSrc><twSUHTime twInternalClk ="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.856</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.820</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rgmii_rxd&lt;1&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.857</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.817</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rgmii_rxd&lt;2&gt;</twSrc><twSUHTime twInternalClk ="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.883</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.794</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rgmii_rxd&lt;2&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.884</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.791</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rgmii_rxd&lt;3&gt;</twSrc><twSUHTime twInternalClk ="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.885</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.804</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rgmii_rxd&lt;3&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">0.886</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.801</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2SUList anchorID="1140" twDestWidth="10"><twDest>AD_A_CLK_N</twDest><twClk2SU><twSrc>AD_A_CLK_N</twSrc><twRiseRise>2.352</twRiseRise></twClk2SU><twClk2SU><twSrc>AD_A_CLK_P</twSrc><twRiseRise>2.352</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="1141" twDestWidth="10"><twDest>AD_A_CLK_P</twDest><twClk2SU><twSrc>AD_A_CLK_N</twSrc><twRiseRise>2.352</twRiseRise></twClk2SU><twClk2SU><twSrc>AD_A_CLK_P</twSrc><twRiseRise>2.352</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="1142" twDestWidth="10"><twDest>AD_B_CLK_N</twDest><twClk2SU><twSrc>AD_B_CLK_N</twSrc><twRiseRise>1.591</twRiseRise></twClk2SU><twClk2SU><twSrc>AD_B_CLK_P</twSrc><twRiseRise>1.591</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="1143" twDestWidth="10"><twDest>AD_B_CLK_P</twDest><twClk2SU><twSrc>AD_B_CLK_N</twSrc><twRiseRise>1.591</twRiseRise></twClk2SU><twClk2SU><twSrc>AD_B_CLK_P</twSrc><twRiseRise>1.591</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="1144" twDestWidth="10"><twDest>AD_C_CLK_N</twDest><twClk2SU><twSrc>AD_C_CLK_N</twSrc><twRiseRise>0.856</twRiseRise></twClk2SU><twClk2SU><twSrc>AD_C_CLK_P</twSrc><twRiseRise>0.856</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="1145" twDestWidth="10"><twDest>AD_C_CLK_P</twDest><twClk2SU><twSrc>AD_C_CLK_N</twSrc><twRiseRise>0.856</twRiseRise></twClk2SU><twClk2SU><twSrc>AD_C_CLK_P</twSrc><twRiseRise>0.856</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="1146" twDestWidth="10"><twDest>AD_D_CLK_N</twDest><twClk2SU><twSrc>AD_D_CLK_N</twSrc><twRiseRise>0.966</twRiseRise></twClk2SU><twClk2SU><twSrc>AD_D_CLK_P</twSrc><twRiseRise>0.966</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="1147" twDestWidth="10"><twDest>AD_D_CLK_P</twDest><twClk2SU><twSrc>AD_D_CLK_N</twSrc><twRiseRise>0.966</twRiseRise></twClk2SU><twClk2SU><twSrc>AD_D_CLK_P</twSrc><twRiseRise>0.966</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="1148" twDestWidth="7"><twDest>BUS_CLK</twDest><twClk2SU><twSrc>BUS_CLK</twSrc><twRiseRise>9.146</twRiseRise></twClk2SU><twClk2SU><twSrc>clk_n</twSrc><twRiseRise>5.255</twRiseRise></twClk2SU><twClk2SU><twSrc>clk_p</twSrc><twRiseRise>5.255</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="1149" twDestWidth="6"><twDest>clk_in</twDest><twClk2SU><twSrc>clk_in</twSrc><twRiseRise>7.834</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="1150" twDestWidth="7"><twDest>clk_n</twDest><twClk2SU><twSrc>BUS_CLK</twSrc><twRiseRise>29.677</twRiseRise></twClk2SU><twClk2SU><twSrc>clk_n</twSrc><twRiseRise>6.600</twRiseRise></twClk2SU><twClk2SU><twSrc>clk_p</twSrc><twRiseRise>6.600</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="1151" twDestWidth="7"><twDest>clk_p</twDest><twClk2SU><twSrc>BUS_CLK</twSrc><twRiseRise>29.677</twRiseRise></twClk2SU><twClk2SU><twSrc>clk_n</twSrc><twRiseRise>6.600</twRiseRise></twClk2SU><twClk2SU><twSrc>clk_p</twSrc><twRiseRise>6.600</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="1152" twDestWidth="9"><twDest>rgmii_rxc</twDest><twClk2SU><twSrc>clk_in</twSrc><twRiseRise>0.915</twRiseRise></twClk2SU><twClk2SU><twSrc>rgmii_rxc</twSrc><twRiseRise>4.631</twRiseRise><twFallFall>3.702</twFallFall></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="1153" twDestWidth="12" twWorstWindow="1.044" twWorstSetup="0.438" twWorstHold="0.606" twWorstSetupSlack="0.375" twWorstHoldSlack="0.247" ><twConstName>COMP &quot;AD_AH_D_P&lt;7&gt;&quot; OFFSET = IN 0.8133 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.375" twHoldSlack = "0.247" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.438</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.606</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1154" twDestWidth="12" twWorstWindow="1.042" twWorstSetup="-1.227" twWorstHold="2.269" twWorstSetupSlack="0.374" twWorstHoldSlack="0.250" ><twConstName>COMP &quot;AD_AH_D_P&lt;7&gt;&quot; OFFSET = IN 0.8133 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.374" twHoldSlack = "0.250" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.227</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.269</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1155" twDestWidth="12" twWorstWindow="1.046" twWorstSetup="0.460" twWorstHold="0.586" twWorstSetupSlack="0.370" twWorstHoldSlack="0.250" ><twConstName>COMP &quot;AD_AH_D_P&lt;6&gt;&quot; OFFSET = IN 0.8308 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.370" twHoldSlack = "0.250" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.460</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.586</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1156" twDestWidth="12" twWorstWindow="1.044" twWorstSetup="-1.205" twWorstHold="2.249" twWorstSetupSlack="0.369" twWorstHoldSlack="0.253" ><twConstName>COMP &quot;AD_AH_D_P&lt;6&gt;&quot; OFFSET = IN 0.8308 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.369" twHoldSlack = "0.253" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.205</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.249</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1157" twDestWidth="12" twWorstWindow="1.046" twWorstSetup="0.463" twWorstHold="0.583" twWorstSetupSlack="0.375" twWorstHoldSlack="0.245" ><twConstName>COMP &quot;AD_AH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8382 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.375" twHoldSlack = "0.245" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.463</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.583</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1158" twDestWidth="12" twWorstWindow="1.044" twWorstSetup="-1.202" twWorstHold="2.246" twWorstSetupSlack="0.374" twWorstHoldSlack="0.248" ><twConstName>COMP &quot;AD_AH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8382 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.374" twHoldSlack = "0.248" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.202</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.246</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1159" twDestWidth="12" twWorstWindow="1.035" twWorstSetup="0.460" twWorstHold="0.575" twWorstSetupSlack="0.389" twWorstHoldSlack="0.242" ><twConstName>COMP &quot;AD_AH_D_P&lt;0&gt;&quot; OFFSET = IN 0.8498 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.389" twHoldSlack = "0.242" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.460</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.575</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1160" twDestWidth="12" twWorstWindow="1.033" twWorstSetup="-1.205" twWorstHold="2.238" twWorstSetupSlack="0.388" twWorstHoldSlack="0.245" ><twConstName>COMP &quot;AD_AH_D_P&lt;0&gt;&quot; OFFSET = IN 0.8498 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.388" twHoldSlack = "0.245" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.205</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.238</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1161" twDestWidth="12" twWorstWindow="1.037" twWorstSetup="0.473" twWorstHold="0.564" twWorstSetupSlack="0.386" twWorstHoldSlack="0.243" ><twConstName>COMP &quot;AD_AH_D_P&lt;5&gt;&quot; OFFSET = IN 0.8599 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.386" twHoldSlack = "0.243" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.473</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.564</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1162" twDestWidth="12" twWorstWindow="1.035" twWorstSetup="-1.192" twWorstHold="2.227" twWorstSetupSlack="0.385" twWorstHoldSlack="0.246" ><twConstName>COMP &quot;AD_AH_D_P&lt;5&gt;&quot; OFFSET = IN 0.8599 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.385" twHoldSlack = "0.246" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.192</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.227</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1163" twDestWidth="12" twWorstWindow="1.047" twWorstSetup="0.463" twWorstHold="0.584" twWorstSetupSlack="0.401" twWorstHoldSlack="0.218" ><twConstName>COMP &quot;AD_AH_D_P&lt;3&gt;&quot; OFFSET = IN 0.8645 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.401" twHoldSlack = "0.218" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.463</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.584</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1164" twDestWidth="12" twWorstWindow="1.045" twWorstSetup="-1.202" twWorstHold="2.247" twWorstSetupSlack="0.400" twWorstHoldSlack="0.221" ><twConstName>COMP &quot;AD_AH_D_P&lt;3&gt;&quot; OFFSET = IN 0.8645 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.400" twHoldSlack = "0.221" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.202</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.247</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1165" twDestWidth="12" twWorstWindow="1.049" twWorstSetup="0.479" twWorstHold="0.570" twWorstSetupSlack="0.386" twWorstHoldSlack="0.231" ><twConstName>COMP &quot;AD_AH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8656 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.386" twHoldSlack = "0.231" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.479</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.570</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1166" twDestWidth="12" twWorstWindow="1.047" twWorstSetup="-1.186" twWorstHold="2.233" twWorstSetupSlack="0.385" twWorstHoldSlack="0.234" ><twConstName>COMP &quot;AD_AH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8656 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.385" twHoldSlack = "0.234" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.186</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.233</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1167" twDestWidth="12" twWorstWindow="1.068" twWorstSetup="0.550" twWorstHold="0.518" twWorstSetupSlack="0.335" twWorstHoldSlack="0.263" ><twConstName>COMP &quot;AD_AH_D_P&lt;2&gt;&quot; OFFSET = IN 0.8854 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.335" twHoldSlack = "0.263" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.550</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.518</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1168" twDestWidth="12" twWorstWindow="1.066" twWorstSetup="-1.115" twWorstHold="2.181" twWorstSetupSlack="0.334" twWorstHoldSlack="0.266" ><twConstName>COMP &quot;AD_AH_D_P&lt;2&gt;&quot; OFFSET = IN 0.8854 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.334" twHoldSlack = "0.266" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.115</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.181</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1169" twDestWidth="12" twWorstWindow="1.049" twWorstSetup="0.484" twWorstHold="0.565" twWorstSetupSlack="0.392" twWorstHoldSlack="0.225" ><twConstName>COMP &quot;AD_AL_D_P&lt;1&gt;&quot; OFFSET = IN 0.8766 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AL_D_P&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.392" twHoldSlack = "0.225" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.484</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.565</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1170" twDestWidth="12" twWorstWindow="1.047" twWorstSetup="-1.181" twWorstHold="2.228" twWorstSetupSlack="0.391" twWorstHoldSlack="0.228" ><twConstName>COMP &quot;AD_AL_D_P&lt;1&gt;&quot; OFFSET = IN 0.8766 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AL_D_P&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.391" twHoldSlack = "0.228" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.181</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.228</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1171" twDestWidth="12" twWorstWindow="1.049" twWorstSetup="0.502" twWorstHold="0.547" twWorstSetupSlack="0.389" twWorstHoldSlack="0.228" ><twConstName>COMP &quot;AD_AL_D_P&lt;3&gt;&quot; OFFSET = IN 0.8917 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AL_D_P&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.389" twHoldSlack = "0.228" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.502</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.547</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1172" twDestWidth="12" twWorstWindow="1.047" twWorstSetup="-1.163" twWorstHold="2.210" twWorstSetupSlack="0.388" twWorstHoldSlack="0.231" ><twConstName>COMP &quot;AD_AL_D_P&lt;3&gt;&quot; OFFSET = IN 0.8917 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AL_D_P&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.388" twHoldSlack = "0.231" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.163</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.210</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1173" twDestWidth="12" twWorstWindow="1.048" twWorstSetup="0.483" twWorstHold="0.565" twWorstSetupSlack="0.406" twWorstHoldSlack="0.212" ><twConstName>COMP &quot;AD_AL_D_P&lt;2&gt;&quot; OFFSET = IN 0.8899 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AL_D_P&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.406" twHoldSlack = "0.212" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.483</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.565</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1174" twDestWidth="12" twWorstWindow="1.046" twWorstSetup="-1.182" twWorstHold="2.228" twWorstSetupSlack="0.405" twWorstHoldSlack="0.215" ><twConstName>COMP &quot;AD_AL_D_P&lt;2&gt;&quot; OFFSET = IN 0.8899 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AL_D_P&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.405" twHoldSlack = "0.215" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.182</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.228</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1175" twDestWidth="12" twWorstWindow="1.064" twWorstSetup="0.537" twWorstHold="0.527" twWorstSetupSlack="0.354" twWorstHoldSlack="0.248" ><twConstName>COMP &quot;AD_AL_D_P&lt;5&gt;&quot; OFFSET = IN 0.8919 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AL_D_P&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.354" twHoldSlack = "0.248" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.537</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.527</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1176" twDestWidth="12" twWorstWindow="1.062" twWorstSetup="-1.128" twWorstHold="2.190" twWorstSetupSlack="0.353" twWorstHoldSlack="0.251" ><twConstName>COMP &quot;AD_AL_D_P&lt;5&gt;&quot; OFFSET = IN 0.8919 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AL_D_P&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.353" twHoldSlack = "0.251" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.128</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.190</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1177" twDestWidth="12" twWorstWindow="1.065" twWorstSetup="0.541" twWorstHold="0.524" twWorstSetupSlack="0.363" twWorstHoldSlack="0.238" ><twConstName>COMP &quot;AD_AL_D_P&lt;4&gt;&quot; OFFSET = IN 0.9047 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AL_D_P&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.363" twHoldSlack = "0.238" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.541</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.524</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1178" twDestWidth="12" twWorstWindow="1.063" twWorstSetup="-1.124" twWorstHold="2.187" twWorstSetupSlack="0.362" twWorstHoldSlack="0.241" ><twConstName>COMP &quot;AD_AL_D_P&lt;4&gt;&quot; OFFSET = IN 0.9047 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AL_D_P&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.362" twHoldSlack = "0.241" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.124</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.187</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1179" twDestWidth="12" twWorstWindow="1.038" twWorstSetup="0.478" twWorstHold="0.560" twWorstSetupSlack="0.382" twWorstHoldSlack="0.246" ><twConstName>COMP &quot;AD_AL_D_P&lt;0&gt;&quot; OFFSET = IN 0.8609 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AL_D_P&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.382" twHoldSlack = "0.246" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.478</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.560</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1180" twDestWidth="12" twWorstWindow="1.036" twWorstSetup="-1.187" twWorstHold="2.223" twWorstSetupSlack="0.381" twWorstHoldSlack="0.249" ><twConstName>COMP &quot;AD_AL_D_P&lt;0&gt;&quot; OFFSET = IN 0.8609 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AL_D_P&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.381" twHoldSlack = "0.249" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.187</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.223</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1181" twDestWidth="12" twWorstWindow="1.069" twWorstSetup="0.569" twWorstHold="0.500" twWorstSetupSlack="0.324" twWorstHoldSlack="0.273" ><twConstName>COMP &quot;AD_AL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8939 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AL_D_P&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.324" twHoldSlack = "0.273" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.569</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.500</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1182" twDestWidth="12" twWorstWindow="1.067" twWorstSetup="-1.096" twWorstHold="2.163" twWorstSetupSlack="0.323" twWorstHoldSlack="0.276" ><twConstName>COMP &quot;AD_AL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8939 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AL_D_P&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.323" twHoldSlack = "0.276" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.096</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.163</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1183" twDestWidth="12" twWorstWindow="1.071" twWorstSetup="0.581" twWorstHold="0.490" twWorstSetupSlack="0.332" twWorstHoldSlack="0.263" ><twConstName>COMP &quot;AD_AL_D_P&lt;6&gt;&quot; OFFSET = IN 0.9137 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AL_D_P&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.332" twHoldSlack = "0.263" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.581</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.490</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1184" twDestWidth="12" twWorstWindow="1.069" twWorstSetup="-1.084" twWorstHold="2.153" twWorstSetupSlack="0.331" twWorstHoldSlack="0.266" ><twConstName>COMP &quot;AD_AL_D_P&lt;6&gt;&quot; OFFSET = IN 0.9137 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AL_D_P&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.331" twHoldSlack = "0.266" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.084</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.153</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1185" twDestWidth="12" twWorstWindow="1.038" twWorstSetup="0.397" twWorstHold="0.641" twWorstSetupSlack="0.399" twWorstHoldSlack="0.229" ><twConstName>COMP &quot;AD_BH_D_P&lt;5&gt;&quot; OFFSET = IN 0.7967 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.399" twHoldSlack = "0.229" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.397</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.641</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1186" twDestWidth="12" twWorstWindow="1.036" twWorstSetup="-1.268" twWorstHold="2.304" twWorstSetupSlack="0.398" twWorstHoldSlack="0.232" ><twConstName>COMP &quot;AD_BH_D_P&lt;5&gt;&quot; OFFSET = IN 0.7967 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.398" twHoldSlack = "0.232" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.268</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.304</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1187" twDestWidth="12" twWorstWindow="1.029" twWorstSetup="0.315" twWorstHold="0.714" twWorstSetupSlack="0.449" twWorstHoldSlack="0.188" ><twConstName>COMP &quot;AD_BH_D_P&lt;6&gt;&quot; OFFSET = IN 0.7647 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.449" twHoldSlack = "0.188" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.315</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.714</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1188" twDestWidth="12" twWorstWindow="1.027" twWorstSetup="-1.350" twWorstHold="2.377" twWorstSetupSlack="0.448" twWorstHoldSlack="0.191" ><twConstName>COMP &quot;AD_BH_D_P&lt;6&gt;&quot; OFFSET = IN 0.7647 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.448" twHoldSlack = "0.191" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.350</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.377</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1189" twDestWidth="12" twWorstWindow="1.046" twWorstSetup="0.390" twWorstHold="0.656" twWorstSetupSlack="0.434" twWorstHoldSlack="0.186" ><twConstName>COMP &quot;AD_BH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8246 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.434" twHoldSlack = "0.186" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.390</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.656</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1190" twDestWidth="12" twWorstWindow="1.044" twWorstSetup="-1.275" twWorstHold="2.319" twWorstSetupSlack="0.433" twWorstHoldSlack="0.189" ><twConstName>COMP &quot;AD_BH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8246 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.433" twHoldSlack = "0.189" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.275</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.319</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1191" twDestWidth="12" twWorstWindow="1.049" twWorstSetup="0.413" twWorstHold="0.636" twWorstSetupSlack="0.405" twWorstHoldSlack="0.212" ><twConstName>COMP &quot;AD_BH_D_P&lt;7&gt;&quot; OFFSET = IN 0.8187 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.405" twHoldSlack = "0.212" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.413</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.636</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1192" twDestWidth="12" twWorstWindow="1.047" twWorstSetup="-1.252" twWorstHold="2.299" twWorstSetupSlack="0.404" twWorstHoldSlack="0.215" ><twConstName>COMP &quot;AD_BH_D_P&lt;7&gt;&quot; OFFSET = IN 0.8187 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.404" twHoldSlack = "0.215" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.252</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.299</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1193" twDestWidth="12" twWorstWindow="1.040" twWorstSetup="0.428" twWorstHold="0.612" twWorstSetupSlack="0.422" twWorstHoldSlack="0.204" ><twConstName>COMP &quot;AD_BH_D_P&lt;0&gt;&quot; OFFSET = IN 0.8508 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.422" twHoldSlack = "0.204" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.428</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.612</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1194" twDestWidth="12" twWorstWindow="1.038" twWorstSetup="-1.237" twWorstHold="2.275" twWorstSetupSlack="0.421" twWorstHoldSlack="0.207" ><twConstName>COMP &quot;AD_BH_D_P&lt;0&gt;&quot; OFFSET = IN 0.8508 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.421" twHoldSlack = "0.207" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.237</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.275</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1195" twDestWidth="12" twWorstWindow="1.075" twWorstSetup="0.542" twWorstHold="0.533" twWorstSetupSlack="0.333" twWorstHoldSlack="0.258" ><twConstName>COMP &quot;AD_BH_D_P&lt;3&gt;&quot; OFFSET = IN 0.875 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.333" twHoldSlack = "0.258" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.542</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.533</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1196" twDestWidth="12" twWorstWindow="1.073" twWorstSetup="-1.123" twWorstHold="2.196" twWorstSetupSlack="0.332" twWorstHoldSlack="0.261" ><twConstName>COMP &quot;AD_BH_D_P&lt;3&gt;&quot; OFFSET = IN 0.875 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.332" twHoldSlack = "0.261" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.123</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.196</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1197" twDestWidth="12" twWorstWindow="1.072" twWorstSetup="0.506" twWorstHold="0.566" twWorstSetupSlack="0.383" twWorstHoldSlack="0.211" ><twConstName>COMP &quot;AD_BH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8899 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.383" twHoldSlack = "0.211" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.506</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.566</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1198" twDestWidth="12" twWorstWindow="1.070" twWorstSetup="-1.159" twWorstHold="2.229" twWorstSetupSlack="0.382" twWorstHoldSlack="0.214" ><twConstName>COMP &quot;AD_BH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8899 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.382" twHoldSlack = "0.214" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.159</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.229</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1199" twDestWidth="12" twWorstWindow="1.080" twWorstSetup="0.576" twWorstHold="0.504" twWorstSetupSlack="0.313" twWorstHoldSlack="0.273" ><twConstName>COMP &quot;AD_BH_D_P&lt;2&gt;&quot; OFFSET = IN 0.8897 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.313" twHoldSlack = "0.273" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.576</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.504</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1200" twDestWidth="12" twWorstWindow="1.078" twWorstSetup="-1.089" twWorstHold="2.167" twWorstSetupSlack="0.312" twWorstHoldSlack="0.276" ><twConstName>COMP &quot;AD_BH_D_P&lt;2&gt;&quot; OFFSET = IN 0.8897 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.312" twHoldSlack = "0.276" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.089</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.167</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1201" twDestWidth="12" twWorstWindow="1.059" twWorstSetup="0.509" twWorstHold="0.550" twWorstSetupSlack="0.394" twWorstHoldSlack="0.213" ><twConstName>COMP &quot;AD_BL_D_P&lt;0&gt;&quot; OFFSET = IN 0.903 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BL_D_P&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.394" twHoldSlack = "0.213" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.509</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.550</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1202" twDestWidth="12" twWorstWindow="1.057" twWorstSetup="-1.156" twWorstHold="2.213" twWorstSetupSlack="0.393" twWorstHoldSlack="0.216" ><twConstName>COMP &quot;AD_BL_D_P&lt;0&gt;&quot; OFFSET = IN 0.903 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BL_D_P&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.393" twHoldSlack = "0.216" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.156</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.213</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1203" twDestWidth="12" twWorstWindow="1.042" twWorstSetup="0.439" twWorstHold="0.603" twWorstSetupSlack="0.428" twWorstHoldSlack="0.196" ><twConstName>COMP &quot;AD_BL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8678 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BL_D_P&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.428" twHoldSlack = "0.196" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.439</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.603</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1204" twDestWidth="12" twWorstWindow="1.040" twWorstSetup="-1.226" twWorstHold="2.266" twWorstSetupSlack="0.427" twWorstHoldSlack="0.199" ><twConstName>COMP &quot;AD_BL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8678 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BL_D_P&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.427" twHoldSlack = "0.199" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.226</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.266</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1205" twDestWidth="12" twWorstWindow="1.078" twWorstSetup="0.548" twWorstHold="0.530" twWorstSetupSlack="0.367" twWorstHoldSlack="0.221" ><twConstName>COMP &quot;AD_BL_D_P&lt;5&gt;&quot; OFFSET = IN 0.9155 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BL_D_P&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.367" twHoldSlack = "0.221" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.548</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.530</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1206" twDestWidth="12" twWorstWindow="1.076" twWorstSetup="-1.117" twWorstHold="2.193" twWorstSetupSlack="0.366" twWorstHoldSlack="0.224" ><twConstName>COMP &quot;AD_BL_D_P&lt;5&gt;&quot; OFFSET = IN 0.9155 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BL_D_P&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.366" twHoldSlack = "0.224" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.117</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.193</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1207" twDestWidth="12" twWorstWindow="1.081" twWorstSetup="0.581" twWorstHold="0.500" twWorstSetupSlack="0.346" twWorstHoldSlack="0.239" ><twConstName>COMP &quot;AD_BL_D_P&lt;3&gt;&quot; OFFSET = IN 0.927 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BL_D_P&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.346" twHoldSlack = "0.239" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.581</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.500</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1208" twDestWidth="12" twWorstWindow="1.079" twWorstSetup="-1.084" twWorstHold="2.163" twWorstSetupSlack="0.345" twWorstHoldSlack="0.242" ><twConstName>COMP &quot;AD_BL_D_P&lt;3&gt;&quot; OFFSET = IN 0.927 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BL_D_P&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.345" twHoldSlack = "0.242" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.084</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.163</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1209" twDestWidth="12" twWorstWindow="1.080" twWorstSetup="0.571" twWorstHold="0.509" twWorstSetupSlack="0.370" twWorstHoldSlack="0.216" ><twConstName>COMP &quot;AD_BL_D_P&lt;4&gt;&quot; OFFSET = IN 0.9414 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BL_D_P&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.370" twHoldSlack = "0.216" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.571</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.509</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1210" twDestWidth="12" twWorstWindow="1.078" twWorstSetup="-1.094" twWorstHold="2.172" twWorstSetupSlack="0.369" twWorstHoldSlack="0.219" ><twConstName>COMP &quot;AD_BL_D_P&lt;4&gt;&quot; OFFSET = IN 0.9414 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BL_D_P&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.369" twHoldSlack = "0.219" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.094</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.172</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1211" twDestWidth="12" twWorstWindow="1.063" twWorstSetup="0.536" twWorstHold="0.527" twWorstSetupSlack="0.402" twWorstHoldSlack="0.201" ><twConstName>COMP &quot;AD_BL_D_P&lt;1&gt;&quot; OFFSET = IN 0.9384 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BL_D_P&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.402" twHoldSlack = "0.201" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.536</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.527</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1212" twDestWidth="12" twWorstWindow="1.061" twWorstSetup="-1.129" twWorstHold="2.190" twWorstSetupSlack="0.401" twWorstHoldSlack="0.204" ><twConstName>COMP &quot;AD_BL_D_P&lt;1&gt;&quot; OFFSET = IN 0.9384 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BL_D_P&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.401" twHoldSlack = "0.204" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.129</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.190</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1213" twDestWidth="12" twWorstWindow="1.089" twWorstSetup="0.654" twWorstHold="0.435" twWorstSetupSlack="0.298" twWorstHoldSlack="0.279" ><twConstName>COMP &quot;AD_BL_D_P&lt;2&gt;&quot; OFFSET = IN 0.9525 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BL_D_P&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.298" twHoldSlack = "0.279" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.654</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.435</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1214" twDestWidth="12" twWorstWindow="1.087" twWorstSetup="-1.011" twWorstHold="2.098" twWorstSetupSlack="0.297" twWorstHoldSlack="0.282" ><twConstName>COMP &quot;AD_BL_D_P&lt;2&gt;&quot; OFFSET = IN 0.9525 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BL_D_P&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.297" twHoldSlack = "0.282" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.011</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.098</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1215" twDestWidth="12" twWorstWindow="1.066" twWorstSetup="0.558" twWorstHold="0.508" twWorstSetupSlack="0.364" twWorstHoldSlack="0.236" ><twConstName>COMP &quot;AD_BL_D_P&lt;6&gt;&quot; OFFSET = IN 0.9228 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BL_D_P&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.364" twHoldSlack = "0.236" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.558</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.508</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1216" twDestWidth="12" twWorstWindow="1.064" twWorstSetup="-1.107" twWorstHold="2.171" twWorstSetupSlack="0.363" twWorstHoldSlack="0.239" ><twConstName>COMP &quot;AD_BL_D_P&lt;6&gt;&quot; OFFSET = IN 0.9228 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BL_D_P&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.363" twHoldSlack = "0.239" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.107</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.171</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1217" twDestWidth="12" twWorstWindow="1.060" twWorstSetup="0.574" twWorstHold="0.486" twWorstSetupSlack="0.320" twWorstHoldSlack="0.286" ><twConstName>COMP &quot;AD_CH_D_P&lt;0&gt;&quot; OFFSET = IN 0.8949 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.320" twHoldSlack = "0.286" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.574</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.486</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1218" twDestWidth="12" twWorstWindow="1.058" twWorstSetup="-1.091" twWorstHold="2.149" twWorstSetupSlack="0.319" twWorstHoldSlack="0.289" ><twConstName>COMP &quot;AD_CH_D_P&lt;0&gt;&quot; OFFSET = IN 0.8949 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.319" twHoldSlack = "0.289" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.091</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.149</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1219" twDestWidth="12" twWorstWindow="1.054" twWorstSetup="0.506" twWorstHold="0.548" twWorstSetupSlack="0.381" twWorstHoldSlack="0.231" ><twConstName>COMP &quot;AD_CH_D_P&lt;3&gt;&quot; OFFSET = IN 0.8874 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.381" twHoldSlack = "0.231" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.506</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.548</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1220" twDestWidth="12" twWorstWindow="1.052" twWorstSetup="-1.159" twWorstHold="2.211" twWorstSetupSlack="0.380" twWorstHoldSlack="0.234" ><twConstName>COMP &quot;AD_CH_D_P&lt;3&gt;&quot; OFFSET = IN 0.8874 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.380" twHoldSlack = "0.234" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.159</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.211</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1221" twDestWidth="12" twWorstWindow="1.068" twWorstSetup="0.550" twWorstHold="0.518" twWorstSetupSlack="0.331" twWorstHoldSlack="0.267" ><twConstName>COMP &quot;AD_CH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8815 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.331" twHoldSlack = "0.267" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.550</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.518</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1222" twDestWidth="12" twWorstWindow="1.066" twWorstSetup="-1.115" twWorstHold="2.181" twWorstSetupSlack="0.330" twWorstHoldSlack="0.270" ><twConstName>COMP &quot;AD_CH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8815 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.330" twHoldSlack = "0.270" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.115</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.181</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1223" twDestWidth="12" twWorstWindow="1.066" twWorstSetup="0.542" twWorstHold="0.524" twWorstSetupSlack="0.339" twWorstHoldSlack="0.261" ><twConstName>COMP &quot;AD_CH_D_P&lt;2&gt;&quot; OFFSET = IN 0.8812 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.339" twHoldSlack = "0.261" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.542</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.524</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1224" twDestWidth="12" twWorstWindow="1.064" twWorstSetup="-1.123" twWorstHold="2.187" twWorstSetupSlack="0.338" twWorstHoldSlack="0.264" ><twConstName>COMP &quot;AD_CH_D_P&lt;2&gt;&quot; OFFSET = IN 0.8812 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.338" twHoldSlack = "0.264" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.123</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.187</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1225" twDestWidth="12" twWorstWindow="1.043" twWorstSetup="0.507" twWorstHold="0.536" twWorstSetupSlack="0.358" twWorstHoldSlack="0.265" ><twConstName>COMP &quot;AD_CH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8656 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.358" twHoldSlack = "0.265" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.507</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.536</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1226" twDestWidth="12" twWorstWindow="1.041" twWorstSetup="-1.158" twWorstHold="2.199" twWorstSetupSlack="0.357" twWorstHoldSlack="0.268" ><twConstName>COMP &quot;AD_CH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8656 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.357" twHoldSlack = "0.268" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.158</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.199</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1227" twDestWidth="12" twWorstWindow="1.047" twWorstSetup="0.522" twWorstHold="0.525" twWorstSetupSlack="0.303" twWorstHoldSlack="0.316" ><twConstName>COMP &quot;AD_CH_D_P&lt;5&gt;&quot; OFFSET = IN 0.8258 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.303" twHoldSlack = "0.316" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.522</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.525</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1228" twDestWidth="12" twWorstWindow="1.045" twWorstSetup="-1.143" twWorstHold="2.188" twWorstSetupSlack="0.302" twWorstHoldSlack="0.319" ><twConstName>COMP &quot;AD_CH_D_P&lt;5&gt;&quot; OFFSET = IN 0.8258 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.302" twHoldSlack = "0.319" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.143</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.188</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1229" twDestWidth="12" twWorstWindow="1.043" twWorstSetup="0.425" twWorstHold="0.618" twWorstSetupSlack="0.401" twWorstHoldSlack="0.222" ><twConstName>COMP &quot;AD_CH_D_P&lt;6&gt;&quot; OFFSET = IN 0.8267 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.401" twHoldSlack = "0.222" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.425</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.618</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1230" twDestWidth="12" twWorstWindow="1.041" twWorstSetup="-1.240" twWorstHold="2.281" twWorstSetupSlack="0.400" twWorstHoldSlack="0.225" ><twConstName>COMP &quot;AD_CH_D_P&lt;6&gt;&quot; OFFSET = IN 0.8267 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.400" twHoldSlack = "0.225" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.240</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.281</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1231" twDestWidth="12" twWorstWindow="1.031" twWorstSetup="0.420" twWorstHold="0.611" twWorstSetupSlack="0.398" twWorstHoldSlack="0.237" ><twConstName>COMP &quot;AD_CH_D_P&lt;7&gt;&quot; OFFSET = IN 0.8186 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.398" twHoldSlack = "0.237" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.420</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.611</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1232" twDestWidth="12" twWorstWindow="1.029" twWorstSetup="-1.245" twWorstHold="2.274" twWorstSetupSlack="0.397" twWorstHoldSlack="0.240" ><twConstName>COMP &quot;AD_CH_D_P&lt;7&gt;&quot; OFFSET = IN 0.8186 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.397" twHoldSlack = "0.240" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.245</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.274</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1233" twDestWidth="12" twWorstWindow="1.067" twWorstSetup="0.534" twWorstHold="0.533" twWorstSetupSlack="0.408" twWorstHoldSlack="0.191" ><twConstName>COMP &quot;AD_CL_D_P&lt;2&gt;&quot; OFFSET = IN 0.9429 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CL_D_P&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.408" twHoldSlack = "0.191" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.534</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.533</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1234" twDestWidth="12" twWorstWindow="1.065" twWorstSetup="-1.131" twWorstHold="2.196" twWorstSetupSlack="0.407" twWorstHoldSlack="0.194" ><twConstName>COMP &quot;AD_CL_D_P&lt;2&gt;&quot; OFFSET = IN 0.9429 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CL_D_P&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.407" twHoldSlack = "0.194" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.131</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.196</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1235" twDestWidth="12" twWorstWindow="1.074" twWorstSetup="0.596" twWorstHold="0.478" twWorstSetupSlack="0.348" twWorstHoldSlack="0.244" ><twConstName>COMP &quot;AD_CL_D_P&lt;3&gt;&quot; OFFSET = IN 0.9448 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CL_D_P&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.348" twHoldSlack = "0.244" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.596</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.478</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1236" twDestWidth="12" twWorstWindow="1.072" twWorstSetup="-1.069" twWorstHold="2.141" twWorstSetupSlack="0.347" twWorstHoldSlack="0.247" ><twConstName>COMP &quot;AD_CL_D_P&lt;3&gt;&quot; OFFSET = IN 0.9448 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CL_D_P&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.347" twHoldSlack = "0.247" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.069</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.141</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1237" twDestWidth="12" twWorstWindow="1.065" twWorstSetup="0.531" twWorstHold="0.534" twWorstSetupSlack="0.352" twWorstHoldSlack="0.249" ><twConstName>COMP &quot;AD_CL_D_P&lt;4&gt;&quot; OFFSET = IN 0.8833 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CL_D_P&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.352" twHoldSlack = "0.249" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.531</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.534</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1238" twDestWidth="12" twWorstWindow="1.063" twWorstSetup="-1.134" twWorstHold="2.197" twWorstSetupSlack="0.351" twWorstHoldSlack="0.252" ><twConstName>COMP &quot;AD_CL_D_P&lt;4&gt;&quot; OFFSET = IN 0.8833 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CL_D_P&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.351" twHoldSlack = "0.252" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.134</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.197</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1239" twDestWidth="12" twWorstWindow="1.054" twWorstSetup="0.535" twWorstHold="0.519" twWorstSetupSlack="0.371" twWorstHoldSlack="0.241" ><twConstName>COMP &quot;AD_CL_D_P&lt;1&gt;&quot; OFFSET = IN 0.9068 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CL_D_P&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.371" twHoldSlack = "0.241" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.535</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.519</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1240" twDestWidth="12" twWorstWindow="1.052" twWorstSetup="-1.130" twWorstHold="2.182" twWorstSetupSlack="0.370" twWorstHoldSlack="0.244" ><twConstName>COMP &quot;AD_CL_D_P&lt;1&gt;&quot; OFFSET = IN 0.9068 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CL_D_P&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.370" twHoldSlack = "0.244" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.130</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.182</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1241" twDestWidth="12" twWorstWindow="1.043" twWorstSetup="0.427" twWorstHold="0.616" twWorstSetupSlack="0.432" twWorstHoldSlack="0.191" ><twConstName>COMP &quot;AD_CL_D_P&lt;5&gt;&quot; OFFSET = IN 0.859 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CL_D_P&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.432" twHoldSlack = "0.191" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.427</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.616</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1242" twDestWidth="12" twWorstWindow="1.041" twWorstSetup="-1.238" twWorstHold="2.279" twWorstSetupSlack="0.431" twWorstHoldSlack="0.194" ><twConstName>COMP &quot;AD_CL_D_P&lt;5&gt;&quot; OFFSET = IN 0.859 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CL_D_P&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.431" twHoldSlack = "0.194" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.238</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.279</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1243" twDestWidth="12" twWorstWindow="1.049" twWorstSetup="0.500" twWorstHold="0.549" twWorstSetupSlack="0.377" twWorstHoldSlack="0.240" ><twConstName>COMP &quot;AD_CL_D_P&lt;0&gt;&quot; OFFSET = IN 0.8775 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CL_D_P&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.377" twHoldSlack = "0.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.500</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.549</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1244" twDestWidth="12" twWorstWindow="1.047" twWorstSetup="-1.165" twWorstHold="2.212" twWorstSetupSlack="0.376" twWorstHoldSlack="0.243" ><twConstName>COMP &quot;AD_CL_D_P&lt;0&gt;&quot; OFFSET = IN 0.8775 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CL_D_P&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.376" twHoldSlack = "0.243" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.165</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.212</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1245" twDestWidth="12" twWorstWindow="1.041" twWorstSetup="0.407" twWorstHold="0.634" twWorstSetupSlack="0.408" twWorstHoldSlack="0.217" ><twConstName>COMP &quot;AD_CL_D_P&lt;6&gt;&quot; OFFSET = IN 0.8153 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CL_D_P&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.408" twHoldSlack = "0.217" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.407</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.634</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1246" twDestWidth="12" twWorstWindow="1.039" twWorstSetup="-1.258" twWorstHold="2.297" twWorstSetupSlack="0.407" twWorstHoldSlack="0.220" ><twConstName>COMP &quot;AD_CL_D_P&lt;6&gt;&quot; OFFSET = IN 0.8153 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CL_D_P&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.407" twHoldSlack = "0.220" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.258</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.297</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1247" twDestWidth="12" twWorstWindow="1.040" twWorstSetup="0.415" twWorstHold="0.625" twWorstSetupSlack="0.399" twWorstHoldSlack="0.227" ><twConstName>COMP &quot;AD_CL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8143 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CL_D_P&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.399" twHoldSlack = "0.227" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.415</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.625</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1248" twDestWidth="12" twWorstWindow="1.038" twWorstSetup="-1.250" twWorstHold="2.288" twWorstSetupSlack="0.398" twWorstHoldSlack="0.230" ><twConstName>COMP &quot;AD_CL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8143 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CL_D_P&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.398" twHoldSlack = "0.230" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.250</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.288</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1249" twDestWidth="12" twWorstWindow="1.066" twWorstSetup="0.549" twWorstHold="0.517" twWorstSetupSlack="0.339" twWorstHoldSlack="0.261" ><twConstName>COMP &quot;AD_DH_D_P&lt;5&gt;&quot; OFFSET = IN 0.8883 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.339" twHoldSlack = "0.261" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.549</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.517</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1250" twDestWidth="12" twWorstWindow="1.064" twWorstSetup="-1.116" twWorstHold="2.180" twWorstSetupSlack="0.338" twWorstHoldSlack="0.264" ><twConstName>COMP &quot;AD_DH_D_P&lt;5&gt;&quot; OFFSET = IN 0.8883 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.338" twHoldSlack = "0.264" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.116</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.180</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1251" twDestWidth="12" twWorstWindow="1.067" twWorstSetup="0.554" twWorstHold="0.513" twWorstSetupSlack="0.325" twWorstHoldSlack="0.274" ><twConstName>COMP &quot;AD_DH_D_P&lt;6&gt;&quot; OFFSET = IN 0.8799 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.325" twHoldSlack = "0.274" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.554</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.513</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1252" twDestWidth="12" twWorstWindow="1.065" twWorstSetup="-1.111" twWorstHold="2.176" twWorstSetupSlack="0.324" twWorstHoldSlack="0.277" ><twConstName>COMP &quot;AD_DH_D_P&lt;6&gt;&quot; OFFSET = IN 0.8799 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.324" twHoldSlack = "0.277" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.111</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.176</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1253" twDestWidth="12" twWorstWindow="1.044" twWorstSetup="0.448" twWorstHold="0.596" twWorstSetupSlack="0.411" twWorstHoldSlack="0.211" ><twConstName>COMP &quot;AD_DH_D_P&lt;2&gt;&quot; OFFSET = IN 0.859 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.411" twHoldSlack = "0.211" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.448</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.596</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1254" twDestWidth="12" twWorstWindow="1.042" twWorstSetup="-1.217" twWorstHold="2.259" twWorstSetupSlack="0.410" twWorstHoldSlack="0.214" ><twConstName>COMP &quot;AD_DH_D_P&lt;2&gt;&quot; OFFSET = IN 0.859 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.410" twHoldSlack = "0.214" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.217</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.259</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1255" twDestWidth="12" twWorstWindow="1.043" twWorstSetup="0.430" twWorstHold="0.613" twWorstSetupSlack="0.441" twWorstHoldSlack="0.182" ><twConstName>COMP &quot;AD_DH_D_P&lt;3&gt;&quot; OFFSET = IN 0.8717 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.441" twHoldSlack = "0.182" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.430</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.613</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1256" twDestWidth="12" twWorstWindow="1.041" twWorstSetup="-1.235" twWorstHold="2.276" twWorstSetupSlack="0.440" twWorstHoldSlack="0.185" ><twConstName>COMP &quot;AD_DH_D_P&lt;3&gt;&quot; OFFSET = IN 0.8717 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.440" twHoldSlack = "0.185" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.235</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.276</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1257" twDestWidth="12" twWorstWindow="1.065" twWorstSetup="0.546" twWorstHold="0.519" twWorstSetupSlack="0.327" twWorstHoldSlack="0.274" ><twConstName>COMP &quot;AD_DH_D_P&lt;7&gt;&quot; OFFSET = IN 0.873 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.327" twHoldSlack = "0.274" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.546</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.519</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1258" twDestWidth="12" twWorstWindow="1.063" twWorstSetup="-1.119" twWorstHold="2.182" twWorstSetupSlack="0.326" twWorstHoldSlack="0.277" ><twConstName>COMP &quot;AD_DH_D_P&lt;7&gt;&quot; OFFSET = IN 0.873 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.326" twHoldSlack = "0.277" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.119</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.182</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1259" twDestWidth="12" twWorstWindow="1.042" twWorstSetup="0.432" twWorstHold="0.610" twWorstSetupSlack="0.423" twWorstHoldSlack="0.201" ><twConstName>COMP &quot;AD_DH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8551 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.423" twHoldSlack = "0.201" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.432</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.610</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1260" twDestWidth="12" twWorstWindow="1.040" twWorstSetup="-1.233" twWorstHold="2.273" twWorstSetupSlack="0.422" twWorstHoldSlack="0.204" ><twConstName>COMP &quot;AD_DH_D_P&lt;1&gt;&quot; OFFSET = IN 0.8551 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.422" twHoldSlack = "0.204" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.233</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.273</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1261" twDestWidth="12" twWorstWindow="1.032" twWorstSetup="0.444" twWorstHold="0.588" twWorstSetupSlack="0.394" twWorstHoldSlack="0.240" ><twConstName>COMP &quot;AD_DH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8387 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.394" twHoldSlack = "0.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.444</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.588</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1262" twDestWidth="12" twWorstWindow="1.030" twWorstSetup="-1.221" twWorstHold="2.251" twWorstSetupSlack="0.393" twWorstHoldSlack="0.243" ><twConstName>COMP &quot;AD_DH_D_P&lt;4&gt;&quot; OFFSET = IN 0.8387 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.393" twHoldSlack = "0.243" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.221</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.251</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1263" twDestWidth="12" twWorstWindow="1.031" twWorstSetup="0.432" twWorstHold="0.599" twWorstSetupSlack="0.382" twWorstHoldSlack="0.253" ><twConstName>COMP &quot;AD_DH_D_P&lt;0&gt;&quot; OFFSET = IN 0.814 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.382" twHoldSlack = "0.253" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.432</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.599</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1264" twDestWidth="12" twWorstWindow="1.029" twWorstSetup="-1.233" twWorstHold="2.262" twWorstSetupSlack="0.381" twWorstHoldSlack="0.256" ><twConstName>COMP &quot;AD_DH_D_P&lt;0&gt;&quot; OFFSET = IN 0.814 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.381" twHoldSlack = "0.256" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.233</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.262</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1265" twDestWidth="12" twWorstWindow="1.057" twWorstSetup="0.546" twWorstHold="0.511" twWorstSetupSlack="0.361" twWorstHoldSlack="0.248" ><twConstName>COMP &quot;AD_DL_D_P&lt;6&gt;&quot; OFFSET = IN 0.9072 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DL_D_P&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.361" twHoldSlack = "0.248" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.546</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.511</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1266" twDestWidth="12" twWorstWindow="1.055" twWorstSetup="-1.119" twWorstHold="2.174" twWorstSetupSlack="0.360" twWorstHoldSlack="0.251" ><twConstName>COMP &quot;AD_DL_D_P&lt;6&gt;&quot; OFFSET = IN 0.9072 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DL_D_P&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.360" twHoldSlack = "0.251" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.119</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.174</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1267" twDestWidth="12" twWorstWindow="1.058" twWorstSetup="0.576" twWorstHold="0.482" twWorstSetupSlack="0.300" twWorstHoldSlack="0.308" ><twConstName>COMP &quot;AD_DL_D_P&lt;0&gt;&quot; OFFSET = IN 0.8769 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DL_D_P&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.300" twHoldSlack = "0.308" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.576</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.482</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1268" twDestWidth="12" twWorstWindow="1.056" twWorstSetup="-1.089" twWorstHold="2.145" twWorstSetupSlack="0.299" twWorstHoldSlack="0.311" ><twConstName>COMP &quot;AD_DL_D_P&lt;0&gt;&quot; OFFSET = IN 0.8769 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DL_D_P&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.299" twHoldSlack = "0.311" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.089</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.145</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1269" twDestWidth="12" twWorstWindow="1.048" twWorstSetup="0.477" twWorstHold="0.571" twWorstSetupSlack="0.385" twWorstHoldSlack="0.233" ><twConstName>COMP &quot;AD_DL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8629 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DL_D_P&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.385" twHoldSlack = "0.233" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.477</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.571</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1270" twDestWidth="12" twWorstWindow="1.046" twWorstSetup="-1.188" twWorstHold="2.234" twWorstSetupSlack="0.384" twWorstHoldSlack="0.236" ><twConstName>COMP &quot;AD_DL_D_P&lt;7&gt;&quot; OFFSET = IN 0.8629 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DL_D_P&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.384" twHoldSlack = "0.236" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.188</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.234</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1271" twDestWidth="12" twWorstWindow="1.052" twWorstSetup="0.530" twWorstHold="0.522" twWorstSetupSlack="0.373" twWorstHoldSlack="0.241" ><twConstName>COMP &quot;AD_DL_D_P&lt;4&gt;&quot; OFFSET = IN 0.9035 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DL_D_P&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.373" twHoldSlack = "0.241" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.530</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.522</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1272" twDestWidth="12" twWorstWindow="1.050" twWorstSetup="-1.135" twWorstHold="2.185" twWorstSetupSlack="0.372" twWorstHoldSlack="0.244" ><twConstName>COMP &quot;AD_DL_D_P&lt;4&gt;&quot; OFFSET = IN 0.9035 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DL_D_P&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.372" twHoldSlack = "0.244" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.135</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.185</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1273" twDestWidth="12" twWorstWindow="1.066" twWorstSetup="0.549" twWorstHold="0.517" twWorstSetupSlack="0.349" twWorstHoldSlack="0.251" ><twConstName>COMP &quot;AD_DL_D_P&lt;5&gt;&quot; OFFSET = IN 0.8983 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DL_D_P&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.349" twHoldSlack = "0.251" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.549</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.517</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1274" twDestWidth="12" twWorstWindow="1.064" twWorstSetup="-1.116" twWorstHold="2.180" twWorstSetupSlack="0.348" twWorstHoldSlack="0.254" ><twConstName>COMP &quot;AD_DL_D_P&lt;5&gt;&quot; OFFSET = IN 0.8983 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DL_D_P&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.348" twHoldSlack = "0.254" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.116</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.180</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1275" twDestWidth="12" twWorstWindow="1.059" twWorstSetup="0.501" twWorstHold="0.558" twWorstSetupSlack="0.385" twWorstHoldSlack="0.222" ><twConstName>COMP &quot;AD_DL_D_P&lt;3&gt;&quot; OFFSET = IN 0.8862 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DL_D_P&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.385" twHoldSlack = "0.222" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.501</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.558</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1276" twDestWidth="12" twWorstWindow="1.057" twWorstSetup="-1.164" twWorstHold="2.221" twWorstSetupSlack="0.384" twWorstHoldSlack="0.225" ><twConstName>COMP &quot;AD_DL_D_P&lt;3&gt;&quot; OFFSET = IN 0.8862 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DL_D_P&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.384" twHoldSlack = "0.225" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.164</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.221</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1277" twDestWidth="12" twWorstWindow="1.048" twWorstSetup="0.487" twWorstHold="0.561" twWorstSetupSlack="0.390" twWorstHoldSlack="0.228" ><twConstName>COMP &quot;AD_DL_D_P&lt;2&gt;&quot; OFFSET = IN 0.8772 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DL_D_P&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.390" twHoldSlack = "0.228" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.487</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.561</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1278" twDestWidth="12" twWorstWindow="1.046" twWorstSetup="-1.178" twWorstHold="2.224" twWorstSetupSlack="0.389" twWorstHoldSlack="0.231" ><twConstName>COMP &quot;AD_DL_D_P&lt;2&gt;&quot; OFFSET = IN 0.8772 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DL_D_P&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.389" twHoldSlack = "0.231" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.178</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.224</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1279" twDestWidth="12" twWorstWindow="1.035" twWorstSetup="0.378" twWorstHold="0.657" twWorstSetupSlack="0.485" twWorstHoldSlack="0.146" ><twConstName>COMP &quot;AD_DL_D_P&lt;1&gt;&quot; OFFSET = IN 0.8634 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DL_D_P&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.485" twHoldSlack = "0.146" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.378</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.657</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1280" twDestWidth="12" twWorstWindow="1.033" twWorstSetup="-1.287" twWorstHold="2.320" twWorstSetupSlack="0.484" twWorstHoldSlack="0.149" ><twConstName>COMP &quot;AD_DL_D_P&lt;1&gt;&quot; OFFSET = IN 0.8634 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DL_D_P&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.484" twHoldSlack = "0.149" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.287</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">2.320</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1281" twDestWidth="12" twWorstWindow="1.874" twWorstSetup="0.885" twWorstHold="0.989" twWorstSetupSlack="0.115" twWorstHoldSlack="0.011" ><twConstName>TIMEGRP &quot;rgmii_rx&quot; OFFSET = IN 1 ns VALID 2 ns BEFORE COMP &quot;rgmii_rxc&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>rgmii_rx_ctl</twSrc><twSUHSlackTime twSetupSlack = "0.381" twHoldSlack = "0.011" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.619</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.989</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rgmii_rxd&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.123" twHoldSlack = "0.190" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.877</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.810</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rgmii_rxd&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.144" twHoldSlack = "0.180" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.856</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.820</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rgmii_rxd&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.117" twHoldSlack = "0.206" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.883</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.794</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rgmii_rxd&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.115" twHoldSlack = "0.196" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.885</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.804</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1282" twDestWidth="12" twWorstWindow="1.872" twWorstSetup="-3.114" twWorstHold="4.986" twWorstSetupSlack="0.114" twWorstHoldSlack="0.014" ><twConstName>TIMEGRP &quot;rgmii_rx&quot; OFFSET = IN 1 ns VALID 2 ns BEFORE COMP &quot;rgmii_rxc&quot;         &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>rgmii_rx_ctl</twSrc><twSUHSlackTime twSetupSlack = "0.380" twHoldSlack = "0.014" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-3.380</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">4.986</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rgmii_rxd&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.122" twHoldSlack = "0.193" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-3.122</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">4.807</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rgmii_rxd&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.143" twHoldSlack = "0.183" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-3.143</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">4.817</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rgmii_rxd&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.116" twHoldSlack = "0.209" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-3.116</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">4.791</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rgmii_rxd&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.114" twHoldSlack = "0.199" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-3.114</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">4.801</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="1283"><twErrCnt>24</twErrCnt><twScore>5615</twScore><twSetupScore>5615</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>2876280191286</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>85168</twConnCnt></twConstCov><twStats anchorID="1284"><twMinPer>20.000</twMinPer><twFootnote number="1" /><twMaxFreq>50.000</twMaxFreq><twMaxFromToDel>5.255</twMaxFromToDel><twMinInBeforeClk>0.886</twMinInBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Dec  5 23:24:14 2019 </twTimestamp></twFoot><twClientInfo anchorID="1285"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 1475 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
