
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003082                       # Number of seconds simulated
sim_ticks                                  3081636500                       # Number of ticks simulated
final_tick                                 3081636500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 157936                       # Simulator instruction rate (inst/s)
host_op_rate                                   247952                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              124997302                       # Simulator tick rate (ticks/s)
host_mem_usage                                 648628                       # Number of bytes of host memory used
host_seconds                                    24.65                       # Real time elapsed on the host
sim_insts                                     3893691                       # Number of instructions simulated
sim_ops                                       6112914                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   3081636500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           30528                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           53312                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               83840                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        30528                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          30528                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              477                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              833                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 1310                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            9906425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           17299899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               27206324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       9906425                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           9906425                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           9906425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          17299899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              27206324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       477.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       833.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 2667                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         1310                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       1310                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   83840                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    83840                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                138                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 83                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                152                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                141                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                130                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                144                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 68                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 45                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                  2                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 13                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                28                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                14                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                53                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                85                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               120                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                94                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     3081545000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   1310                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1042                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      199                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       55                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       11                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          208                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     395.384615                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    249.077377                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    337.615060                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            54     25.96%     25.96% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           44     21.15%     47.12% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           18      8.65%     55.77% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           14      6.73%     62.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           13      6.25%     68.75% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           34     16.35%     85.10% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            1      0.48%     85.58% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            3      1.44%     87.02% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           27     12.98%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           208                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        30528                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        53312                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 9906424.719463180751                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 17299898.933569874614                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          477                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          833                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     17965500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     29217500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     37663.52                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     35075.03                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      22620500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 47183000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     6550000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      17267.56                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 36017.56                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         27.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      27.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.21                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.21                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.02                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1093                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  83.44                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     2352324.43                       # Average gap between requests
system.mem_ctrl.pageHitRate                     83.44                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    885360                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    455400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  6433140                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          33190560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              17070360                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1683840                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        140918250                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         29267040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         642066960                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               871970910                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             282.957094                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            3039771500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       2838500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       14040000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    2654568000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     76203000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       24938250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    309048750                       # Time in different power states
system.mem_ctrl_1.actEnergy                    664020                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    333960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  2920260                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          9834240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               6544740                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                641760                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         33924120                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         14884800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         710798460                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               780546360                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             253.289562                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            3065394500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       1282500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        4160000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    2952456500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     38762000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       10568250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     74407250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   3081636500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  695186                       # Number of BP lookups
system.cpu.branchPred.condPredicted            695186                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             61240                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               406145                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   36526                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2864                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          406145                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             376254                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            29891                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        13316                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3081636500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     2260988                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      582010                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            93                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            24                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   3081636500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3081636500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      686745                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           171                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      3081636500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          6163274                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              74285                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        6068184                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      695186                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             412780                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       6002575                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  123650                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  100                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1486                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           19                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           63                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    686617                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   335                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            6140353                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.545293                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.803307                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1219947     19.87%     19.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   352168      5.74%     25.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  4568238     74.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6140353                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.112795                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.984572                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   577877                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1199605                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3726962                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                574084                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  61825                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                8330632                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                179190                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  61825                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1065643                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  400560                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2758                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3763743                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                845824                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                8131584                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 93671                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    50                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 256403                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 238097                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 101485                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents            18639                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             9157323                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              20453520                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         13645351                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              3959                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               7013491                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2143832                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             19                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    977031                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2563416                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              698168                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            928716                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           320343                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    7933335                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 173                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   7189302                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             38794                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1820593                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2700505                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            164                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       6140353                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.170829                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.779592                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1431062     23.31%     23.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2229280     36.31%     59.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2480011     40.39%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6140353                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                    1397      0.16%      0.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    251      0.03%      0.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     58      0.01%      0.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     18      0.00%      0.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   119      0.01%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  124      0.01%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 791578     92.76%     92.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 59859      7.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             10981      0.15%      0.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4184626     58.21%     58.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                20029      0.28%     58.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 70002      0.97%     59.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  15      0.00%     59.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     59.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     59.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     59.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     59.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     59.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     59.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     59.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.01%     59.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     59.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   70      0.00%     59.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     59.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  108      0.00%     59.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 233      0.00%     59.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.00%     59.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     59.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     59.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     59.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     59.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     59.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     59.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     59.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     59.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     59.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     59.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     59.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     59.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     59.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     59.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     59.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2311757     32.16%     91.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              590430      8.21%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              71      0.00%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            419      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                7189302                       # Type of FU issued
system.cpu.iq.rate                           1.166475                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      853404                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.118705                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           21406601                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           9752398                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7007118                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                4554                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               2213                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         1968                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                8029164                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    2561                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           366349                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       662462                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          679                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          510                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       162880                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  61825                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   86629                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 98944                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             7933508                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             25209                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2563416                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               698168                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 64                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     87                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 71686                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            510                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          21927                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        42453                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                64380                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               7074397                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2260987                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            114905                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2842997                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   493437                       # Number of branches executed
system.cpu.iew.exec_stores                     582010                       # Number of stores executed
system.cpu.iew.exec_rate                     1.147831                       # Inst execution rate
system.cpu.iew.wb_sent                        7037492                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       7009086                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   5594566                       # num instructions producing a value
system.cpu.iew.wb_consumers                   7148642                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.137234                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.782605                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1744265                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               9                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             61330                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      5994656                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.019727                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.908167                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2414137     40.27%     40.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1048124     17.48%     57.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      2532395     42.24%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5994656                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              3893691                       # Number of instructions committed
system.cpu.commit.committedOps                6112914                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2436242                       # Number of memory references committed
system.cpu.commit.loads                       1900954                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     453786                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       1943                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   6086396                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30121                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        10099      0.17%      0.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3575611     58.49%     58.66% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           20002      0.33%     58.99% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            70000      1.15%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             10      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.01%     60.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              68      0.00%     60.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             108      0.00%     60.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            214      0.00%     60.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1900898     31.10%     91.24% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         534873      8.75%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           56      0.00%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          415      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           6112914                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2532395                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     11319440                       # The number of ROB reads
system.cpu.rob.rob_writes                    15860063                       # The number of ROB writes
system.cpu.timesIdled                             262                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           22921                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     3893691                       # Number of Instructions Simulated
system.cpu.committedOps                       6112914                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.582887                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.582887                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.631757                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.631757                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 11604065                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6097656                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3794                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1486                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1905799                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1810733                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 3875657                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3081636500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           253.604954                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2429311                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2908                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            835.388927                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            170000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   253.604954                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990644                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990644                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          194                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19441588                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19441588                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3081636500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      1892677                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1892677                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       533726                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         533726                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      2426403                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2426403                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2426403                       # number of overall hits
system.cpu.dcache.overall_hits::total         2426403                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1870                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1870                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1562                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1562                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         3432                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3432                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         3432                       # number of overall misses
system.cpu.dcache.overall_misses::total          3432                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     38507500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     38507500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     72486500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     72486500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    110994000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    110994000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    110994000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    110994000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1894547                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1894547                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       535288                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       535288                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2429835                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2429835                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2429835                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2429835                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000987                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000987                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002918                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002918                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001412                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001412                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001412                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001412                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20592.245989                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20592.245989                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 46406.209987                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46406.209987                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32340.909091                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32340.909091                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32340.909091                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32340.909091                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          207                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.400000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2583                       # number of writebacks
system.cpu.dcache.writebacks::total              2583                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          522                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          522                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          524                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          524                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          524                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          524                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1348                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1348                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1560                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1560                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         2908                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2908                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2908                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2908                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     24110500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     24110500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     70800000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     70800000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     94910500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     94910500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     94910500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     94910500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000712                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000712                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002914                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002914                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001197                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001197                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001197                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001197                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17886.127596                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17886.127596                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45384.615385                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45384.615385                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 32637.723521                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32637.723521                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 32637.723521                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32637.723521                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2652                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3081636500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.012970                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              686485                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               493                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1392.464503                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.012970                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996144                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996144                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          210                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5493429                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5493429                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3081636500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       685992                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          685992                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       685992                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           685992                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       685992                       # number of overall hits
system.cpu.icache.overall_hits::total          685992                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          625                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           625                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          625                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            625                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          625                       # number of overall misses
system.cpu.icache.overall_misses::total           625                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     50296000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     50296000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     50296000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     50296000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     50296000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     50296000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       686617                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       686617                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       686617                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       686617                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       686617                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       686617                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000910                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000910                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000910                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000910                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000910                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000910                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 80473.600000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80473.600000                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 80473.600000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80473.600000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 80473.600000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80473.600000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          258                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    51.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          131                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          131                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          131                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          131                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          131                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          131                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          494                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          494                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          494                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          494                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          494                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          494                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     41856500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41856500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     41856500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41856500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     41856500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41856500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000719                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000719                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000719                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000719                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000719                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000719                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 84729.757085                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84729.757085                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 84729.757085                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84729.757085                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 84729.757085                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84729.757085                       # average overall mshr miss latency
system.cpu.icache.replacements                    237                       # number of replacements
system.l2bus.snoop_filter.tot_requests           6291                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         2889                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   3081636500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1841                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          2583                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               308                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               1560                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              1560                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1842                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1222                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         8468                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    9690                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        31424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       351424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   382848                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 4                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               3404                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000588                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.024236                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     3402     99.94%     99.94% # Request fanout histogram
system.l2bus.snoop_fanout::1                        2      0.06%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 3404                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              8311500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1232500                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             7270000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   3081636500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1027.632130                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   5982                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1310                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.566412                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   429.690194                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   597.941935                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.209810                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.291964                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.501774                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1308                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          156                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1093                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.638672                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                49174                       # Number of tag accesses
system.l2cache.tags.data_accesses               49174                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   3081636500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks         2583                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2583                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data          837                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              837                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst           14                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         1238                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         1252                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst              14                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            2075                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                2089                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             14                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           2075                       # number of overall hits
system.l2cache.overall_hits::total               2089                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          723                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            723                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          478                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          110                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          588                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           478                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           833                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1311                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          478                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          833                       # number of overall misses
system.l2cache.overall_misses::total             1311                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     59680500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     59680500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     40964000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      9706000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     50670000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     40964000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     69386500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    110350500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     40964000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     69386500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    110350500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks         2583                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2583                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         1560                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         1560                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          492                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         1348                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1840                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          492                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         2908                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            3400                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          492                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         2908                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           3400                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.463462                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.463462                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.971545                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.081602                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.319565                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.971545                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.286451                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.385588                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.971545                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.286451                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.385588                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 82545.643154                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 82545.643154                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 85698.744770                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 88236.363636                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 86173.469388                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 85698.744770                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 83297.118848                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 84172.768879                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 85698.744770                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 83297.118848                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 84172.768879                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          723                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          723                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          478                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          110                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          588                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          478                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          833                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1311                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          478                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          833                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1311                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     58234500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     58234500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     40010000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9486000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     49496000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     40010000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     67720500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    107730500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     40010000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     67720500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    107730500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.463462                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.463462                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.971545                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.081602                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.319565                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.971545                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.286451                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.385588                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.971545                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.286451                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.385588                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 80545.643154                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 80545.643154                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 83702.928870                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86236.363636                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 84176.870748                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 83702.928870                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 81297.118848                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 82174.294432                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 83702.928870                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 81297.118848                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 82174.294432                       # average overall mshr miss latency
system.l2cache.replacements                         2                       # number of replacements
system.l3bus.snoop_filter.tot_requests           1312                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            2                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   3081636500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 587                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                 2                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                723                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               723                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            587                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         2622                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        83840                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               1310                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     1310    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 1310                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               656000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             3275000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   3081636500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1027.671585                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   1310                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 1310                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   429.728839                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   597.942746                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.026229                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.036496                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.062724                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         1310                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          156                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         1095                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.079956                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                22270                       # Number of tag accesses
system.l3cache.tags.data_accesses               22270                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   3081636500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          723                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            723                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          477                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          110                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          587                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           477                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           833                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              1310                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          477                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          833                       # number of overall misses
system.l3cache.overall_misses::total             1310                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     51727500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     51727500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     35717000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data      8496000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     44213000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     35717000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     60223500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total     95940500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     35717000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     60223500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total     95940500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          723                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          723                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          477                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          110                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          587                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          477                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          833                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            1310                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          477                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          833                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           1310                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 71545.643154                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 71545.643154                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 74878.406709                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 77236.363636                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 75320.272572                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 74878.406709                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 72297.118848                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 73237.022901                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 74878.406709                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 72297.118848                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 73237.022901                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          723                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          723                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          477                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          110                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          587                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          477                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          833                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         1310                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          477                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          833                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         1310                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     50281500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     50281500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     34763000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data      8276000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     43039000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     34763000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     58557500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total     93320500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     34763000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     58557500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total     93320500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 69545.643154                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 69545.643154                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 72878.406709                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75236.363636                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 73320.272572                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 72878.406709                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 70297.118848                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 71237.022901                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 72878.406709                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 70297.118848                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 71237.022901                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          1310                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3081636500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                587                       # Transaction distribution
system.membus.trans_dist::ReadExReq               723                       # Transaction distribution
system.membus.trans_dist::ReadExResp              723                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           587                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         2620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         2620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        83840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        83840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   83840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1310                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1310    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1310                       # Request fanout histogram
system.membus.reqLayer0.occupancy              655000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            3562500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
