
------------------------------------- Proof -------------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,0,rD,hint,9}                     Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= PC.Out=>IMem.RAddr                                      Premise(F3)
	S6= IMem.RAddr=addr                                         Path(S4,S5)
	S7= CP0.ASID=>IMem.ASID                                     Premise(F4)
	S8= IMem.ASID=pid                                           Path(S3,S7)
	S9= IMem.Out={0,rS,0,rD,hint,9}                             IMem-Read(S8,S6,S2)
	S10= IMem.Out=>IR_ID.In                                     Premise(F6)
	S11= IR_ID.In={0,rS,0,rD,hint,9}                            Path(S9,S10)
	S12= CtrlPC=0                                               Premise(F41)
	S13= CtrlPCInc=1                                            Premise(F42)
	S14= PC[Out]=addr+4                                         PC-Inc(S1,S12,S13)
	S15= CtrlIR_ID=1                                            Premise(F48)
	S16= [IR_ID]={0,rS,0,rD,hint,9}                             IR_ID-Write(S11,S15)
	S17= GPR[rS]=a                                              Premise(F56)

ID	S18= PC.Out=addr+4                                          PC-Out(S14)
	S19= IR_ID.Out={0,rS,0,rD,hint,9}                           IR-Out(S16)
	S20= IR_ID.Out25_21=rS                                      IR-Out(S16)
	S21= PC.Out=>ALUOut_EX.In                                   Premise(F66)
	S22= ALUOut_EX.In=addr+4                                    Path(S18,S21)
	S23= IR_ID.Out25_21=>GPR.RReg1                              Premise(F67)
	S24= GPR.RReg1=rS                                           Path(S20,S23)
	S25= GPR.Rdata1=a                                           GPR-Read(S24,S17)
	S26= GPR.Rdata1=>FU.InID1                                   Premise(F68)
	S27= FU.InID1=a                                             Path(S25,S26)
	S28= FU.OutID1=FU(a)                                        FU-Forward(S27)
	S29= FU.OutID1=>PC.In                                       Premise(F70)
	S30= PC.In=FU(a)                                            Path(S28,S29)
	S31= IR_ID.Out=>IR_EX.In                                    Premise(F71)
	S32= IR_EX.In={0,rS,0,rD,hint,9}                            Path(S19,S31)
	S33= CtrlPC=1                                               Premise(F96)
	S34= CtrlPCInc=0                                            Premise(F97)
	S35= PC[Out]=FU(a)                                          PC-Write(S30,S33,S34)
	S36= CtrlALUOut_EX=1                                        Premise(F104)
	S37= [ALUOut_EX]=addr+4                                     ALUOut_EX-Write(S22,S36)
	S38= CtrlIR_EX=1                                            Premise(F106)
	S39= [IR_EX]={0,rS,0,rD,hint,9}                             IR_EX-Write(S32,S38)

EX	S40= ALUOut_EX.Out=addr+4                                   ALUOut_EX-Out(S37)
	S41= IR_EX.Out={0,rS,0,rD,hint,9}                           IR_EX-Out(S39)
	S42= IR_EX.Out=>IR_MEM.In                                   Premise(F131)
	S43= IR_MEM.In={0,rS,0,rD,hint,9}                           Path(S41,S42)
	S44= ALUOut_EX.Out=>ALUOut_MEM.In                           Premise(F132)
	S45= ALUOut_MEM.In=addr+4                                   Path(S40,S44)
	S46= CtrlPC=0                                               Premise(F149)
	S47= CtrlPCInc=0                                            Premise(F150)
	S48= PC[Out]=FU(a)                                          PC-Hold(S35,S46,S47)
	S49= CtrlIR_MEM=1                                           Premise(F160)
	S50= [IR_MEM]={0,rS,0,rD,hint,9}                            IR_MEM-Write(S43,S49)
	S51= CtrlALUOut_MEM=1                                       Premise(F161)
	S52= [ALUOut_MEM]=addr+4                                    ALUOut_MEM-Write(S45,S51)

MEM	S53= IR_MEM.Out={0,rS,0,rD,hint,9}                          IR_MEM-Out(S50)
	S54= ALUOut_MEM.Out=addr+4                                  ALUOut_MEM-Out(S52)
	S55= IR_MEM.Out=>IR_WB.In                                   Premise(F191)
	S56= IR_WB.In={0,rS,0,rD,hint,9}                            Path(S53,S55)
	S57= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F192)
	S58= ALUOut_WB.In=addr+4                                    Path(S54,S57)
	S59= CtrlPC=0                                               Premise(F202)
	S60= CtrlPCInc=0                                            Premise(F203)
	S61= PC[Out]=FU(a)                                          PC-Hold(S48,S59,S60)
	S62= CtrlIR_WB=1                                            Premise(F215)
	S63= [IR_WB]={0,rS,0,rD,hint,9}                             IR_WB-Write(S56,S62)
	S64= CtrlALUOut_WB=1                                        Premise(F216)
	S65= [ALUOut_WB]=addr+4                                     ALUOut_WB-Write(S58,S64)

WB	S66= IR_WB.Out15_11=rD                                      IR-Out(S63)
	S67= ALUOut_WB.Out=addr+4                                   ALUOut_WB-Out(S65)
	S68= IR_WB.Out15_11=>GPR.WReg                               Premise(F251)
	S69= GPR.WReg=rD                                            Path(S66,S68)
	S70= ALUOut_WB.Out=>GPR.WData                               Premise(F252)
	S71= GPR.WData=addr+4                                       Path(S67,S70)
	S72= CtrlPC=0                                               Premise(F255)
	S73= CtrlPCInc=0                                            Premise(F256)
	S74= PC[Out]=FU(a)                                          PC-Hold(S61,S72,S73)
	S75= CtrlGPR=1                                              Premise(F264)
	S76= GPR[rD]=addr+4                                         GPR-Write(S69,S71,S75)

POST	S74= PC[Out]=FU(a)                                          PC-Hold(S61,S72,S73)
	S76= GPR[rD]=addr+4                                         GPR-Write(S69,S71,S75)

