
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.125968                       # Number of seconds simulated
sim_ticks                                125967886849                       # Number of ticks simulated
final_tick                               1267603222480                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  38475                       # Simulator instruction rate (inst/s)
host_op_rate                                    50069                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2111565                       # Simulator tick rate (ticks/s)
host_mem_usage                               16896520                       # Number of bytes of host memory used
host_seconds                                 59656.17                       # Real time elapsed on the host
sim_insts                                  2295269691                       # Number of instructions simulated
sim_ops                                    2986895627                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1846912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       599040                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2450304                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       676992                       # Number of bytes written to this memory
system.physmem.bytes_written::total            676992                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        14429                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           20                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4680                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 19143                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5289                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5289                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14226                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14661769                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        20323                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      4755498                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                19451815                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14226                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        20323                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              34548                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           5374322                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                5374322                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           5374322                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14226                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14661769                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        20323                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      4755498                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               24826137                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               151221954                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22310281                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19552489                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1739967                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11036258                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10772160                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1553351                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54436                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117655567                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             124009694                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22310281                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12325511                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25231008                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5694164                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2050114                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13409593                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1094807                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148880703                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.947453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.316641                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123649695     83.05%     83.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1270161      0.85%     83.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2327440      1.56%     85.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1944313      1.31%     86.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3567029      2.40%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3864579      2.60%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          844144      0.57%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          663110      0.45%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10750232      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148880703                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.147533                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.820051                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116718531                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3178645                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25019647                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25038                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3938834                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2398651                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5182                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     139966883                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1308                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3938834                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117188472                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1538628                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       792829                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24563224                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       858709                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138980503                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89172                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       523052                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184586871                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630603808                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630603808                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896162                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35690699                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19865                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9944                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2705488                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23129647                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4492946                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82595                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1000381                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137372798                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19866                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129051390                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       104286                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22820636                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48965410                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148880703                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.866811                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.478061                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95157723     63.92%     63.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21894817     14.71%     78.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10981083      7.38%     86.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7199660      4.84%     90.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7504537      5.04%     95.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3880252      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1744810      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       435409      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82412      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148880703                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         323931     59.74%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        137556     25.37%     85.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80703     14.88%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101881422     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1082200      0.84%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21617984     16.75%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4459863      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129051390                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.853391                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             542190                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004201                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407629959                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160213602                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126129856                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129593580                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       242407                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4199576                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           82                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          302                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       139591                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3938834                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1031037                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        52246                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137392664                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        48442                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23129647                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4492946                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9944                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34422                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          187                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          302                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       838926                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1036683                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1875609                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127664512                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21283000                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1386878                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25742605                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19663922                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4459605                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.844219                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126242960                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126129856                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72849091                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        172982264                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.834071                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421136                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611586                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23782038                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1744739                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    144941869                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.783842                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.659869                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102734738     70.88%     70.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16386617     11.31%     82.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11837264      8.17%     90.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2649812      1.83%     92.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3011658      2.08%     94.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1069247      0.74%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4455264      3.07%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       901598      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1895671      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    144941869                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611586                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179497                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1895671                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280439822                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278726177                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41236                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2341251                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.512219                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.512219                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.661280                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.661280                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590571752                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165713535                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146786885                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               151221954                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25380548                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20792762                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2158063                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10417349                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10047673                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2600227                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        99371                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    112819920                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             136276262                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25380548                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12647900                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29526696                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6433761                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4073643                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13196338                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1684954                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    150677308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.106440                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.531120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       121150612     80.40%     80.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2382276      1.58%     81.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4053206      2.69%     84.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2350395      1.56%     86.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1845181      1.22%     87.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1625788      1.08%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          996295      0.66%     89.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2500375      1.66%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13773180      9.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    150677308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.167836                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.901167                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       112108865                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5333262                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28900907                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        77639                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4256623                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4158043                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          429                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     164220992                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2407                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4256623                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       112676085                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         647076                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3717054                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28392901                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       987558                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     163103756                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        100641                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       570894                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    230263127                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    758807641                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    758807641                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    184562232                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        45700886                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36684                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18371                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2872119                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15141518                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7753941                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        81081                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1809528                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         157754115                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36683                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        148200156                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        94625                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     23306992                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     51535102                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           59                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    150677308                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.983560                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.545594                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     90181265     59.85%     59.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23209513     15.40%     75.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12556964      8.33%     83.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9268786      6.15%     89.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9035353      6.00%     95.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3348767      2.22%     97.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2543019      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       342132      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       191509      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    150677308                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         132669     28.11%     28.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             7      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        176404     37.38%     65.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       162823     34.50%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125073481     84.39%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2008641      1.36%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18313      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13374918      9.02%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7724803      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     148200156                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.980017                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             471903                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003184                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    447644148                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    181098183                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145042108                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148672059                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       304862                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3133134                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          395                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       123535                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           15                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4256623                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         432388                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        58363                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    157790798                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       823726                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15141518                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7753941                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18371                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         47229                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          395                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1244774                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1141194                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2385968                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145890811                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13042245                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2309345                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20766751                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20642818                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7724506                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.964746                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145042242                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145042108                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85757475                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        237443234                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.959134                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361170                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    107336051                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    132303562                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     25487468                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36624                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2176008                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    146420684                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.903585                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.713124                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     92931103     63.47%     63.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25766228     17.60%     81.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10082457      6.89%     87.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5311175      3.63%     91.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4512051      3.08%     94.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2177496      1.49%     96.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1018326      0.70%     96.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1581529      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3040319      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    146420684                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    107336051                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     132303562                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19638787                       # Number of memory references committed
system.switch_cpus1.commit.loads             12008381                       # Number of loads committed
system.switch_cpus1.commit.membars              18312                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19189678                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        119107886                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2734027                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3040319                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           301171395                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          319840491                       # The number of ROB writes
system.switch_cpus1.timesIdled                  25314                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 544646                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          107336051                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            132303562                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    107336051                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.408865                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.408865                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.709791                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.709791                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       656144412                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      202472087                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      153387310                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36624                       # number of misc regfile writes
system.l20.replacements                         14443                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          213163                       # Total number of references to valid blocks.
system.l20.sampled_refs                         22635                       # Sample count of references to valid blocks.
system.l20.avg_refs                          9.417407                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          185.256084                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     6.435366                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5144.203806                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2856.104744                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.022614                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000786                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.627955                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.348646                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35055                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35055                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9350                       # number of Writeback hits
system.l20.Writeback_hits::total                 9350                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35055                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35055                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35055                       # number of overall hits
system.l20.overall_hits::total                  35055                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        14429                       # number of ReadReq misses
system.l20.ReadReq_misses::total                14443                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        14429                       # number of demand (read+write) misses
system.l20.demand_misses::total                 14443                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        14429                       # number of overall misses
system.l20.overall_misses::total                14443                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3326968                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3468695460                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3472022428                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3326968                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3468695460                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3472022428                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3326968                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3468695460                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3472022428                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49484                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49498                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9350                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9350                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49484                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49498                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49484                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49498                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.291589                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.291790                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.291589                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.291790                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.291589                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.291790                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 237640.571429                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 240397.495322                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 240394.822959                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 237640.571429                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 240397.495322                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 240394.822959                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 237640.571429                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 240397.495322                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 240394.822959                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2282                       # number of writebacks
system.l20.writebacks::total                     2282                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        14429                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           14443                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        14429                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            14443                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        14429                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           14443                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2485087                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2602991388                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2605476475                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2485087                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2602991388                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2605476475                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2485087                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2602991388                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2605476475                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.291589                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.291790                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.291589                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.291790                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.291589                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.291790                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 177506.214286                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 180399.985307                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 180397.180295                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 177506.214286                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 180399.985307                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 180397.180295                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 177506.214286                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 180399.985307                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 180397.180295                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4700                       # number of replacements
system.l21.tagsinuse                      8191.897623                       # Cycle average of tags in use
system.l21.total_refs                          343946                       # Total number of references to valid blocks.
system.l21.sampled_refs                         12892                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.679026                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          380.809275                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    15.756405                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2206.112448                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5589.219495                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.046486                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001923                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.269301                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.682278                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999988                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        30893                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  30893                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10145                       # number of Writeback hits
system.l21.Writeback_hits::total                10145                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        30893                       # number of demand (read+write) hits
system.l21.demand_hits::total                   30893                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        30893                       # number of overall hits
system.l21.overall_hits::total                  30893                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4660                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4680                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data           20                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                 20                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4680                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4700                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4680                       # number of overall misses
system.l21.overall_misses::total                 4700                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5927975                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1347986108                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1353914083                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      5614281                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      5614281                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5927975                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1353600389                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1359528364                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5927975                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1353600389                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1359528364                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           20                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        35553                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              35573                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10145                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10145                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           20                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               20                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           20                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        35573                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               35593                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           20                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        35573                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              35593                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.131072                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.131560                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.131560                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.132048                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.131560                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.132048                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 296398.750000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 289267.405150                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 289297.880983                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 280714.050000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 280714.050000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 296398.750000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 289230.852350                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 289261.354043                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 296398.750000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 289230.852350                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 289261.354043                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3007                       # number of writebacks
system.l21.writebacks::total                     3007                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           20                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4660                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4680                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data           20                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total            20                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           20                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4680                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4700                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           20                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4680                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4700                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4729271                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1068100586                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1072829857                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      4412711                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      4412711                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4729271                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1072513297                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1077242568                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4729271                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1072513297                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1077242568                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.131072                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.131560                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.131560                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.132048                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.131560                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.132048                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 236463.550000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 229206.134335                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 229237.148932                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 220635.550000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 220635.550000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 236463.550000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 229169.507906                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 229200.546383                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 236463.550000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 229169.507906                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 229200.546383                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.989528                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013441690                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873274.842884                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.989528                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022419                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866970                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13409576                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13409576                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13409576                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13409576                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13409576                       # number of overall hits
system.cpu0.icache.overall_hits::total       13409576                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4273584                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4273584                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4273584                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4273584                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4273584                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4273584                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13409593                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13409593                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13409593                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13409593                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13409593                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13409593                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 251387.294118                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 251387.294118                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 251387.294118                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 251387.294118                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 251387.294118                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 251387.294118                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3443168                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3443168                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3443168                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3443168                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3443168                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3443168                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 245940.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 245940.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 245940.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 245940.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 245940.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 245940.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49484                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245034579                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49740                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4926.308384                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.320054                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.679946                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825469                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174531                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19251806                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19251806                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9943                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9943                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23585298                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23585298                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23585298                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23585298                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       185403                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       185403                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       185403                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        185403                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       185403                       # number of overall misses
system.cpu0.dcache.overall_misses::total       185403                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  25954504165                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  25954504165                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  25954504165                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  25954504165                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  25954504165                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  25954504165                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19437209                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19437209                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23770701                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23770701                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23770701                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23770701                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009539                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009539                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007800                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007800                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007800                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007800                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 139989.666645                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 139989.666645                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 139989.666645                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 139989.666645                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 139989.666645                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 139989.666645                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9350                       # number of writebacks
system.cpu0.dcache.writebacks::total             9350                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       135919                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       135919                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       135919                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       135919                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       135919                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       135919                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49484                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49484                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49484                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49484                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49484                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49484                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5872393422                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5872393422                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5872393422                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5872393422                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5872393422                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5872393422                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002546                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002546                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002082                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002082                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002082                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002082                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 118672.569356                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 118672.569356                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 118672.569356                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 118672.569356                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 118672.569356                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 118672.569356                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.470965                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1101137604                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2362956.231760                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    17.470965                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.027998                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.742742                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13196317                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13196317                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13196317                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13196317                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13196317                       # number of overall hits
system.cpu1.icache.overall_hits::total       13196317                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           21                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           21                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           21                       # number of overall misses
system.cpu1.icache.overall_misses::total           21                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6549691                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6549691                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6549691                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6549691                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6549691                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6549691                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13196338                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13196338                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13196338                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13196338                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13196338                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13196338                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 311890.047619                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 311890.047619                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 311890.047619                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 311890.047619                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 311890.047619                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 311890.047619                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           20                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           20                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           20                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           20                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           20                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6093975                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6093975                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6093975                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6093975                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6093975                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6093975                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 304698.750000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 304698.750000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 304698.750000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 304698.750000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 304698.750000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 304698.750000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 35573                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               176945054                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 35829                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4938.598733                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.167914                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.832086                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903000                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097000                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9729378                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9729378                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7593348                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7593348                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18347                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18347                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18312                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18312                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17322726                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17322726                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17322726                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17322726                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        90935                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        90935                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          163                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          163                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        91098                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         91098                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        91098                       # number of overall misses
system.cpu1.dcache.overall_misses::total        91098                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   9272523291                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9272523291                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     48695277                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     48695277                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   9321218568                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9321218568                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   9321218568                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9321218568                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9820313                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9820313                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7593511                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7593511                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18347                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18347                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18312                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18312                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17413824                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17413824                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17413824                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17413824                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009260                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009260                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000021                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000021                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005231                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005231                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005231                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005231                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 101968.695123                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 101968.695123                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 298744.030675                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 298744.030675                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 102320.781664                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 102320.781664                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 102320.781664                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 102320.781664                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       440932                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets       220466                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10145                       # number of writebacks
system.cpu1.dcache.writebacks::total            10145                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        55382                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        55382                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          143                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          143                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        55525                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        55525                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        55525                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        55525                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        35553                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        35553                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           20                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           20                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        35573                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        35573                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        35573                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        35573                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3401795158                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3401795158                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      5783906                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      5783906                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3407579064                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3407579064                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3407579064                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3407579064                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003620                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003620                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002043                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002043                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002043                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002043                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 95682.365989                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95682.365989                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 289195.300000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 289195.300000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 95791.163635                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95791.163635                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 95791.163635                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95791.163635                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
