<stg><name>load_linear_weights</name>


<trans_list>

<trans id="57" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0 %in_dim_offset_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_dim_offset

]]></Node>
<StgValue><ssdm name="in_dim_offset_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %out_dim_offset_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %out_dim_offset

]]></Node>
<StgValue><ssdm name="out_dim_offset_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="10" op_0_bw="32">
<![CDATA[
entry:3 %empty = trunc i32 %out_dim_offset_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="10">
<![CDATA[
entry:4 %out_dim_offset_cast_cast_cast = zext i10 %empty

]]></Node>
<StgValue><ssdm name="out_dim_offset_cast_cast_cast"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="10" op_0_bw="32">
<![CDATA[
entry:5 %empty_203 = trunc i32 %in_dim_offset_read

]]></Node>
<StgValue><ssdm name="empty_203"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:7 %add_ln70 = add i10 %empty_203, i10 15

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:8 %num_src_col_blocks = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %add_ln70, i32 4, i32 9

]]></Node>
<StgValue><ssdm name="num_src_col_blocks"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="6">
<![CDATA[
entry:9 %zext_ln27 = zext i6 %num_src_col_blocks

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:11 %num_src_blocks = mul i16 %zext_ln27, i16 %out_dim_offset_cast_cast_cast

]]></Node>
<StgValue><ssdm name="num_src_blocks"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:11 %num_src_blocks = mul i16 %zext_ln27, i16 %out_dim_offset_cast_cast_cast

]]></Node>
<StgValue><ssdm name="num_src_blocks"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="16" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:11 %num_src_blocks = mul i16 %zext_ln27, i16 %out_dim_offset_cast_cast_cast

]]></Node>
<StgValue><ssdm name="num_src_blocks"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="17" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %weights_src_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %weights_src

]]></Node>
<StgValue><ssdm name="weights_src_read"/></StgValue>
</operation>

<operation id="18" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:10 %last_src_col_block = add i6 %num_src_col_blocks, i6 63

]]></Node>
<StgValue><ssdm name="last_src_col_block"/></StgValue>
</operation>

<operation id="19" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:11 %num_src_blocks = mul i16 %zext_ln27, i16 %out_dim_offset_cast_cast_cast

]]></Node>
<StgValue><ssdm name="num_src_blocks"/></StgValue>
</operation>

<operation id="20" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:12 %last_src_row = add i10 %empty, i10 1023

]]></Node>
<StgValue><ssdm name="last_src_row"/></StgValue>
</operation>

<operation id="21" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="64">
<![CDATA[
entry:13 %trunc_ln46 = trunc i64 %weights_src_read

]]></Node>
<StgValue><ssdm name="trunc_ln46"/></StgValue>
</operation>

<operation id="22" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:14 %add_ln46 = add i5 %trunc_ln46, i5 2

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="23" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:15 %add_ln46_1 = add i5 %trunc_ln46, i5 4

]]></Node>
<StgValue><ssdm name="add_ln46_1"/></StgValue>
</operation>

<operation id="24" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:16 %add_ln46_2 = add i5 %trunc_ln46, i5 6

]]></Node>
<StgValue><ssdm name="add_ln46_2"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:17 %add_ln46_3 = add i5 %trunc_ln46, i5 8

]]></Node>
<StgValue><ssdm name="add_ln46_3"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:18 %add_ln46_4 = add i5 %trunc_ln46, i5 10

]]></Node>
<StgValue><ssdm name="add_ln46_4"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:19 %add_ln46_5 = add i5 %trunc_ln46, i5 12

]]></Node>
<StgValue><ssdm name="add_ln46_5"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:20 %add_ln46_6 = add i5 %trunc_ln46, i5 14

]]></Node>
<StgValue><ssdm name="add_ln46_6"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:21 %xor_ln46 = xor i5 %trunc_ln46, i5 16

]]></Node>
<StgValue><ssdm name="xor_ln46"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:22 %add_ln46_7 = add i5 %trunc_ln46, i5 18

]]></Node>
<StgValue><ssdm name="add_ln46_7"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:23 %add_ln46_8 = add i5 %trunc_ln46, i5 20

]]></Node>
<StgValue><ssdm name="add_ln46_8"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:24 %add_ln46_9 = add i5 %trunc_ln46, i5 22

]]></Node>
<StgValue><ssdm name="add_ln46_9"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:25 %add_ln46_10 = add i5 %trunc_ln46, i5 24

]]></Node>
<StgValue><ssdm name="add_ln46_10"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:26 %add_ln46_11 = add i5 %trunc_ln46, i5 26

]]></Node>
<StgValue><ssdm name="add_ln46_11"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:27 %add_ln46_12 = add i5 %trunc_ln46, i5 28

]]></Node>
<StgValue><ssdm name="add_ln46_12"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:28 %add_ln46_13 = add i5 %trunc_ln46, i5 30

]]></Node>
<StgValue><ssdm name="add_ln46_13"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
entry:29 %shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln46, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
entry:30 %shl_ln65_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln46, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln65_1"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
entry:31 %shl_ln65_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln46_1, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln65_2"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
entry:32 %shl_ln65_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln46_2, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln65_3"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
entry:33 %shl_ln65_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln46_3, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln65_4"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
entry:34 %shl_ln65_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln46_4, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln65_5"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
entry:35 %shl_ln65_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln46_5, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln65_6"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
entry:36 %shl_ln65_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln46_6, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln65_7"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
entry:37 %shl_ln65_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %xor_ln46, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln65_8"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
entry:38 %shl_ln65_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln46_7, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln65_9"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
entry:39 %shl_ln65_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln46_8, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln65_s"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
entry:40 %shl_ln65_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln46_9, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln65_10"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
entry:41 %shl_ln65_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln46_10, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln65_11"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
entry:42 %shl_ln65_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln46_11, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln65_12"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
entry:43 %shl_ln65_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln46_12, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln65_13"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
entry:44 %shl_ln65_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln46_13, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln65_14"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="10" op_3_bw="64" op_4_bw="6" op_5_bw="256" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="4096">
<![CDATA[
entry:45 %call_ln29 = call void @load_linear_weights_Pipeline__ln46_for_each_src_block, i16 %num_src_blocks, i10 %last_src_row, i64 %weights_src_read, i6 %last_src_col_block, i256 %weights, i8 %shl_ln, i8 %shl_ln65_1, i8 %shl_ln65_2, i8 %shl_ln65_3, i8 %shl_ln65_4, i8 %shl_ln65_5, i8 %shl_ln65_6, i8 %shl_ln65_7, i8 %shl_ln65_8, i8 %shl_ln65_9, i8 %shl_ln65_s, i8 %shl_ln65_10, i8 %shl_ln65_11, i8 %shl_ln65_12, i8 %shl_ln65_13, i8 %shl_ln65_14, i4096 %weights_dst

]]></Node>
<StgValue><ssdm name="call_ln29"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %weights, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_11, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="10" op_3_bw="64" op_4_bw="6" op_5_bw="256" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="4096">
<![CDATA[
entry:45 %call_ln29 = call void @load_linear_weights_Pipeline__ln46_for_each_src_block, i16 %num_src_blocks, i10 %last_src_row, i64 %weights_src_read, i6 %last_src_col_block, i256 %weights, i8 %shl_ln, i8 %shl_ln65_1, i8 %shl_ln65_2, i8 %shl_ln65_3, i8 %shl_ln65_4, i8 %shl_ln65_5, i8 %shl_ln65_6, i8 %shl_ln65_7, i8 %shl_ln65_8, i8 %shl_ln65_9, i8 %shl_ln65_s, i8 %shl_ln65_10, i8 %shl_ln65_11, i8 %shl_ln65_12, i8 %shl_ln65_13, i8 %shl_ln65_14, i4096 %weights_dst

]]></Node>
<StgValue><ssdm name="call_ln29"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0">
<![CDATA[
entry:46 %ret_ln92 = ret

]]></Node>
<StgValue><ssdm name="ret_ln92"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
