<stg><name>makeSuperPoint_alignedToLine11</name>


<trans_list>

<trans id="155" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="2" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1469" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1469" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="3" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1469_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1469_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="6" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="16" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1614" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1614" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="20" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4 %i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i

]]></Node>
<StgValue><ssdm name="i_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
:7 %row_list_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="row_list_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="3">
<![CDATA[
:8 %idxprom = zext i3 %i_read

]]></Node>
<StgValue><ssdm name="idxprom"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19 %GDn_points_addr = getelementptr i32 %GDn_points, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="GDn_points_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="3">
<![CDATA[
:20 %GDn_points_load = load i3 %GDn_points_addr

]]></Node>
<StgValue><ssdm name="GDn_points_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0 %leftRight_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %leftRight

]]></Node>
<StgValue><ssdm name="leftRight_read"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %original_ppl_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %original_ppl

]]></Node>
<StgValue><ssdm name="original_ppl_read"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %apexZ0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %apexZ0

]]></Node>
<StgValue><ssdm name="apexZ0_read"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %z_top_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_top

]]></Node>
<StgValue><ssdm name="z_top_read"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="32">
<![CDATA[
:5 %empty = trunc i32 %original_ppl_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:9 %tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %i_read, i3 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:10 %tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %i_read, i1 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="4">
<![CDATA[
:11 %zext_ln1474 = zext i4 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln1474"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:12 %sub_ln1474 = sub i6 %tmp, i6 %zext_ln1474

]]></Node>
<StgValue><ssdm name="sub_ln1474"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:13 %add_ln1474 = add i6 %sub_ln1474, i6 4

]]></Node>
<StgValue><ssdm name="add_ln1474"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="6">
<![CDATA[
:14 %zext_ln1474_1 = zext i6 %add_ln1474

]]></Node>
<StgValue><ssdm name="zext_ln1474_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %radiiDivisionList_addr = getelementptr i35 %radiiDivisionList, i64 0, i64 %zext_ln1474_1

]]></Node>
<StgValue><ssdm name="radiiDivisionList_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
:16 %tmp_20 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %i_read, i4 0

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="7">
<![CDATA[
:17 %zext_ln1471 = zext i7 %tmp_20

]]></Node>
<StgValue><ssdm name="zext_ln1471"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:18 %tmp_21 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %i_read, i8 0

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="3">
<![CDATA[
:20 %GDn_points_load = load i3 %GDn_points_addr

]]></Node>
<StgValue><ssdm name="GDn_points_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21 %icmp_ln1469 = icmp_sgt  i32 %GDn_points_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1469"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:22 %br_ln1469 = br i1 %icmp_ln1469, void %._crit_edge_ifconv, void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln1469"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="31" op_0_bw="32">
<![CDATA[
.lr.ph:0 %trunc_ln1469 = trunc i32 %GDn_points_load

]]></Node>
<StgValue><ssdm name="trunc_ln1469"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph:1 %br_ln1469 = br void

]]></Node>
<StgValue><ssdm name="br_ln1469"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %row_list_size = phi i31 %add_ln1471, void %.split5, i31 0, void %.lr.ph

]]></Node>
<StgValue><ssdm name="row_list_size"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1 %add_ln1471 = add i31 %row_list_size, i31 1

]]></Node>
<StgValue><ssdm name="add_ln1471"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3 %icmp_ln1469_1 = icmp_eq  i31 %row_list_size, i31 %trunc_ln1469

]]></Node>
<StgValue><ssdm name="icmp_ln1469_1"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_76 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln1469 = br i1 %icmp_ln1469_1, void %.split5, void %._crit_edge_ifconv.loopexit

]]></Node>
<StgValue><ssdm name="br_ln1469"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1469_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="31">
<![CDATA[
.split5:1 %trunc_ln1471 = trunc i31 %row_list_size

]]></Node>
<StgValue><ssdm name="trunc_ln1471"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1469_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split5:2 %add_ln1471_1 = add i11 %tmp_21, i11 %trunc_ln1471

]]></Node>
<StgValue><ssdm name="add_ln1471_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1469_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.split5:3 %tmp_28_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %add_ln1471_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_28_cast"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1469_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split5:4 %or_ln1471 = or i12 %tmp_28_cast, i12 1

]]></Node>
<StgValue><ssdm name="or_ln1471"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1469_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="12">
<![CDATA[
.split5:5 %zext_ln1471_1 = zext i12 %or_ln1471

]]></Node>
<StgValue><ssdm name="zext_ln1471_1"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1469_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:6 %GDarrayDecoded_addr = getelementptr i32 %GDarrayDecoded, i64 0, i64 %zext_ln1471_1

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_addr"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1469_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="12">
<![CDATA[
.split5:9 %GDarrayDecoded_load = load i12 %GDarrayDecoded_addr

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="61" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1469_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="12">
<![CDATA[
.split5:9 %GDarrayDecoded_load = load i12 %GDarrayDecoded_addr

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1469_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="31">
<![CDATA[
.split5:0 %row_list_size_cast = zext i31 %row_list_size

]]></Node>
<StgValue><ssdm name="row_list_size_cast"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1469_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split5:7 %specloopname_ln1466 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln1466"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1469_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:8 %row_list_V_addr = getelementptr i32 %row_list_V, i64 0, i64 %row_list_size_cast

]]></Node>
<StgValue><ssdm name="row_list_V_addr"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1469_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.split5:10 %store_ln1471 = store i32 %GDarrayDecoded_load, i8 %row_list_V_addr

]]></Node>
<StgValue><ssdm name="store_ln1471"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1469_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
.split5:11 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge_ifconv.loopexit:0 %br_ln0 = br void %._crit_edge_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="35" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:4 %rhs = load i6 %radiiDivisionList_addr

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:1 %sext_ln215 = sext i32 %z_top_read

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:2 %sext_ln215_24 = sext i32 %apexZ0_read

]]></Node>
<StgValue><ssdm name="sext_ln215_24"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge_ifconv:3 %ret_14 = sub i33 %sext_ln215, i33 %sext_ln215_24

]]></Node>
<StgValue><ssdm name="ret_14"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="35" op_0_bw="6">
<![CDATA[
._crit_edge_ifconv:4 %rhs = load i6 %radiiDivisionList_addr

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="73" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="68" op_0_bw="33">
<![CDATA[
._crit_edge_ifconv:5 %sext_ln1345 = sext i33 %ret_14

]]></Node>
<StgValue><ssdm name="sext_ln1345"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="68" op_0_bw="35">
<![CDATA[
._crit_edge_ifconv:6 %zext_ln1345 = zext i35 %rhs

]]></Node>
<StgValue><ssdm name="zext_ln1345"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="68" op_0_bw="68" op_1_bw="68">
<![CDATA[
._crit_edge_ifconv:7 %ret = mul i68 %zext_ln1345, i68 %sext_ln1345

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="76" st_id="10" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="68" op_0_bw="68" op_1_bw="68">
<![CDATA[
._crit_edge_ifconv:7 %ret = mul i68 %zext_ln1345, i68 %sext_ln1345

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="77" st_id="11" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="68" op_0_bw="68" op_1_bw="68">
<![CDATA[
._crit_edge_ifconv:7 %ret = mul i68 %zext_ln1345, i68 %sext_ln1345

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="78" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="36" op_0_bw="36" op_1_bw="68" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:8 %trunc_ln = partselect i36 @_ssdm_op_PartSelect.i36.i68.i32.i32, i68 %ret, i32 32, i32 67

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="79" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:0 %row_list_size_0_lcssa = phi i32 0, void, i32 %GDn_points_load, void %._crit_edge_ifconv.loopexit

]]></Node>
<StgValue><ssdm name="row_list_size_0_lcssa"/></StgValue>
</operation>

<operation id="80" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="37" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:9 %sext_ln534 = sext i36 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln534"/></StgValue>
</operation>

<operation id="81" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="37" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:10 %sext_ln534_2 = sext i32 %apexZ0_read

]]></Node>
<StgValue><ssdm name="sext_ln534_2"/></StgValue>
</operation>

<operation id="82" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
._crit_edge_ifconv:11 %projectionToRow = add i37 %sext_ln534, i37 %sext_ln534_2

]]></Node>
<StgValue><ssdm name="projectionToRow"/></StgValue>
</operation>

<operation id="83" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="96" op_0_bw="96" op_1_bw="32" op_2_bw="32" op_3_bw="37">
<![CDATA[
._crit_edge_ifconv:12 %call_ret5 = call i96 @mSP_findStartIndex, i32 %row_list_V, i32 %row_list_size_0_lcssa, i37 %projectionToRow

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="84" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="96" op_0_bw="96" op_1_bw="32" op_2_bw="32" op_3_bw="37">
<![CDATA[
._crit_edge_ifconv:12 %call_ret5 = call i96 @mSP_findStartIndex, i32 %row_list_V, i32 %row_list_size_0_lcssa, i37 %projectionToRow

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="85" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="96">
<![CDATA[
._crit_edge_ifconv:13 %start_index = extractvalue i96 %call_ret5

]]></Node>
<StgValue><ssdm name="start_index"/></StgValue>
</operation>

<operation id="86" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="96">
<![CDATA[
._crit_edge_ifconv:14 %start_value = extractvalue i96 %call_ret5

]]></Node>
<StgValue><ssdm name="start_value"/></StgValue>
</operation>

<operation id="87" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:19 %icmp_ln1502_1 = icmp_sgt  i64 %start_value, i64 10

]]></Node>
<StgValue><ssdm name="icmp_ln1502_1"/></StgValue>
</operation>

<operation id="88" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:31 %add_ln1553 = add i32 %row_list_size_0_lcssa, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln1553"/></StgValue>
</operation>

<operation id="89" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:32 %icmp_ln1553 = icmp_ne  i32 %start_index, i32 %add_ln1553

]]></Node>
<StgValue><ssdm name="icmp_ln1553"/></StgValue>
</operation>

<operation id="90" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:33 %icmp_ln1558 = icmp_slt  i64 %start_value, i64 18446744073709551606

]]></Node>
<StgValue><ssdm name="icmp_ln1558"/></StgValue>
</operation>

<operation id="91" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:35 %start_index_2 = add i32 %start_index, i32 1

]]></Node>
<StgValue><ssdm name="start_index_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="92" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="3" op_2_bw="32" op_3_bw="32" op_4_bw="26" op_5_bw="0" op_6_bw="0">
<![CDATA[
._crit_edge_ifconv:15 %call_ret = call i64 @mSP_findLRBounds, i3 %i_read, i32 %row_list_V, i32 %row_list_size_0_lcssa, i26 %trapezoid_edges_V

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="93" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:18 %icmp_ln1502 = icmp_ne  i32 %start_index, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1502"/></StgValue>
</operation>

<operation id="94" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:20 %and_ln1502 = and i1 %icmp_ln1502, i1 %icmp_ln1502_1

]]></Node>
<StgValue><ssdm name="and_ln1502"/></StgValue>
</operation>

<operation id="95" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:21 %start_index_1 = add i32 %start_index, i32 4294967295

]]></Node>
<StgValue><ssdm name="start_index_1"/></StgValue>
</operation>

<operation id="96" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:22 %select_ln1502 = select i1 %and_ln1502, i32 %start_index_1, i32 %start_index

]]></Node>
<StgValue><ssdm name="select_ln1502"/></StgValue>
</operation>

<operation id="97" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:34 %and_ln1553 = and i1 %icmp_ln1553, i1 %icmp_ln1558

]]></Node>
<StgValue><ssdm name="and_ln1553"/></StgValue>
</operation>

<operation id="98" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:36 %select_ln1553 = select i1 %and_ln1553, i32 %start_index_2, i32 %start_index

]]></Node>
<StgValue><ssdm name="select_ln1553"/></StgValue>
</operation>

<operation id="99" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:37 %sub_ln1568 = sub i32 %select_ln1553, i32 %original_ppl_read

]]></Node>
<StgValue><ssdm name="sub_ln1568"/></StgValue>
</operation>

<operation id="100" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:38 %trunc_ln1568 = trunc i32 %sub_ln1568

]]></Node>
<StgValue><ssdm name="trunc_ln1568"/></StgValue>
</operation>

<operation id="101" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:39 %add_ln1568 = add i32 %sub_ln1568, i32 1

]]></Node>
<StgValue><ssdm name="add_ln1568"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="102" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="3" op_2_bw="32" op_3_bw="32" op_4_bw="26" op_5_bw="0" op_6_bw="0">
<![CDATA[
._crit_edge_ifconv:15 %call_ret = call i64 @mSP_findLRBounds, i3 %i_read, i32 %row_list_V, i32 %row_list_size_0_lcssa, i26 %trapezoid_edges_V

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="103" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge_ifconv:16 %left_bound = extractvalue i64 %call_ret

]]></Node>
<StgValue><ssdm name="left_bound"/></StgValue>
</operation>

<operation id="104" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge_ifconv:17 %right_bound = extractvalue i64 %call_ret

]]></Node>
<StgValue><ssdm name="right_bound"/></StgValue>
</operation>

<operation id="105" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:23 %trunc_ln1507 = trunc i32 %select_ln1502

]]></Node>
<StgValue><ssdm name="trunc_ln1507"/></StgValue>
</operation>

<operation id="106" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:24 %add_ln1507 = add i32 %select_ln1502, i32 %original_ppl_read

]]></Node>
<StgValue><ssdm name="add_ln1507"/></StgValue>
</operation>

<operation id="107" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:25 %trunc_ln1507_1 = trunc i32 %right_bound

]]></Node>
<StgValue><ssdm name="trunc_ln1507_1"/></StgValue>
</operation>

<operation id="108" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:26 %add_ln1507_1 = add i32 %right_bound, i32 1

]]></Node>
<StgValue><ssdm name="add_ln1507_1"/></StgValue>
</operation>

<operation id="109" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge_ifconv:27 %add_ln1507_2 = add i11 %trunc_ln1507_1, i11 1

]]></Node>
<StgValue><ssdm name="add_ln1507_2"/></StgValue>
</operation>

<operation id="110" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:28 %icmp_ln1507 = icmp_sgt  i32 %add_ln1507, i32 %add_ln1507_1

]]></Node>
<StgValue><ssdm name="icmp_ln1507"/></StgValue>
</operation>

<operation id="111" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge_ifconv:29 %sub_ln1526 = sub i11 %add_ln1507_2, i11 %empty

]]></Node>
<StgValue><ssdm name="sub_ln1526"/></StgValue>
</operation>

<operation id="112" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
._crit_edge_ifconv:30 %select_ln1507 = select i1 %icmp_ln1507, i11 %sub_ln1526, i11 %trunc_ln1507

]]></Node>
<StgValue><ssdm name="select_ln1507"/></StgValue>
</operation>

<operation id="113" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:40 %icmp_ln1568 = icmp_slt  i32 %add_ln1568, i32 %left_bound

]]></Node>
<StgValue><ssdm name="icmp_ln1568"/></StgValue>
</operation>

<operation id="114" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:41 %trunc_ln1589 = trunc i32 %left_bound

]]></Node>
<StgValue><ssdm name="trunc_ln1589"/></StgValue>
</operation>

<operation id="115" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge_ifconv:42 %add_ln1589 = add i11 %trunc_ln1568, i11 1

]]></Node>
<StgValue><ssdm name="add_ln1589"/></StgValue>
</operation>

<operation id="116" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
._crit_edge_ifconv:43 %select_ln1589 = select i1 %icmp_ln1568, i11 %trunc_ln1589, i11 %add_ln1589

]]></Node>
<StgValue><ssdm name="select_ln1589"/></StgValue>
</operation>

<operation id="117" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
._crit_edge_ifconv:44 %temp_start = select i1 %leftRight_read, i11 %select_ln1507, i11 %select_ln1589

]]></Node>
<StgValue><ssdm name="temp_start"/></StgValue>
</operation>

<operation id="118" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge_ifconv:45 %br_ln1614 = br void

]]></Node>
<StgValue><ssdm name="br_ln1614"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="119" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i6 0, void %._crit_edge_ifconv, i6 %add_ln1614_2, void %.split3

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="120" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1 %j_1 = phi i5 0, void %._crit_edge_ifconv, i5 %select_ln1614_1, void %.split3

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="121" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:2 %z = phi i2 0, void %._crit_edge_ifconv, i2 %add_ln1620, void %.split3

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="122" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3 %add_ln1614_2 = add i6 %indvar_flatten, i6 1

]]></Node>
<StgValue><ssdm name="add_ln1614_2"/></StgValue>
</operation>

<operation id="123" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="124" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5 %icmp_ln1614 = icmp_eq  i6 %indvar_flatten, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln1614"/></StgValue>
</operation>

<operation id="125" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln1614 = br i1 %icmp_ln1614, void %.split3, void

]]></Node>
<StgValue><ssdm name="br_ln1614"/></StgValue>
</operation>

<operation id="126" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split3:0 %add_ln1614 = add i5 %j_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln1614"/></StgValue>
</operation>

<operation id="127" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split3:3 %icmp_ln1620 = icmp_eq  i2 %z, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln1620"/></StgValue>
</operation>

<operation id="128" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split3:4 %select_ln1614 = select i1 %icmp_ln1620, i2 0, i2 %z

]]></Node>
<StgValue><ssdm name="select_ln1614"/></StgValue>
</operation>

<operation id="129" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:5 %select_ln1614_1 = select i1 %icmp_ln1620, i5 %add_ln1614, i5 %j_1

]]></Node>
<StgValue><ssdm name="select_ln1614_1"/></StgValue>
</operation>

<operation id="130" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split3:25 %add_ln1620 = add i2 %select_ln1614, i2 1

]]></Node>
<StgValue><ssdm name="add_ln1620"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="131" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="5">
<![CDATA[
.split3:6 %zext_ln1625 = zext i5 %select_ln1614_1

]]></Node>
<StgValue><ssdm name="zext_ln1625"/></StgValue>
</operation>

<operation id="132" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split3:7 %add_ln1625 = add i8 %zext_ln1471, i8 %zext_ln1625

]]></Node>
<StgValue><ssdm name="add_ln1625"/></StgValue>
</operation>

<operation id="133" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split3:8 %shl_ln1614 = shl i8 %add_ln1625, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln1614"/></StgValue>
</operation>

<operation id="134" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="5">
<![CDATA[
.split3:9 %zext_ln1614 = zext i5 %select_ln1614_1

]]></Node>
<StgValue><ssdm name="zext_ln1614"/></StgValue>
</operation>

<operation id="135" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split3:10 %add_ln1614_1 = add i11 %zext_ln1614, i11 %temp_start

]]></Node>
<StgValue><ssdm name="add_ln1614_1"/></StgValue>
</operation>

<operation id="136" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split3:11 %add_ln1625_1 = add i11 %tmp_21, i11 %add_ln1614_1

]]></Node>
<StgValue><ssdm name="add_ln1625_1"/></StgValue>
</operation>

<operation id="137" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.split3:12 %tmp_32_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %add_ln1625_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_32_cast"/></StgValue>
</operation>

<operation id="138" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="2">
<![CDATA[
.split3:14 %zext_ln1625_1 = zext i2 %select_ln1614

]]></Node>
<StgValue><ssdm name="zext_ln1625_1"/></StgValue>
</operation>

<operation id="139" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="2">
<![CDATA[
.split3:15 %zext_ln1625_2 = zext i2 %select_ln1614

]]></Node>
<StgValue><ssdm name="zext_ln1625_2"/></StgValue>
</operation>

<operation id="140" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split3:16 %add_ln1625_2 = add i8 %shl_ln1614, i8 %zext_ln1625_2

]]></Node>
<StgValue><ssdm name="add_ln1625_2"/></StgValue>
</operation>

<operation id="141" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split3:19 %add_ln1625_3 = add i12 %tmp_32_cast, i12 %zext_ln1625_1

]]></Node>
<StgValue><ssdm name="add_ln1625_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="142" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="12">
<![CDATA[
.split3:20 %zext_ln1625_4 = zext i12 %add_ln1625_3

]]></Node>
<StgValue><ssdm name="zext_ln1625_4"/></StgValue>
</operation>

<operation id="143" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:21 %GDarrayDecoded_addr_4 = getelementptr i32 %GDarrayDecoded, i64 0, i64 %zext_ln1625_4

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_addr_4"/></StgValue>
</operation>

<operation id="144" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="12">
<![CDATA[
.split3:23 %GDarrayDecoded_load_4 = load i12 %GDarrayDecoded_addr_4

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_load_4"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="145" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="12">
<![CDATA[
.split3:23 %GDarrayDecoded_load_4 = load i12 %GDarrayDecoded_addr_4

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_load_4"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="146" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split3:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makeSuperPoint_alignedToLine_initSP_perPoint_makeSuperPoint_alignedToLine_initSP_perParameter_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="147" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split3:2 %empty_77 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="148" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split3:13 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="149" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="8">
<![CDATA[
.split3:17 %zext_ln1625_3 = zext i8 %add_ln1625_2

]]></Node>
<StgValue><ssdm name="zext_ln1625_3"/></StgValue>
</operation>

<operation id="150" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:18 %init_patch_addr = getelementptr i32 %init_patch, i64 0, i64 %zext_ln1625_3

]]></Node>
<StgValue><ssdm name="init_patch_addr"/></StgValue>
</operation>

<operation id="151" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split3:22 %specloopname_ln1620 = specloopname void @_ssdm_op_SpecLoopName, void @empty_43

]]></Node>
<StgValue><ssdm name="specloopname_ln1620"/></StgValue>
</operation>

<operation id="152" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.split3:24 %store_ln1625 = store i32 %GDarrayDecoded_load_4, i8 %init_patch_addr

]]></Node>
<StgValue><ssdm name="store_ln1625"/></StgValue>
</operation>

<operation id="153" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1614" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
.split3:26 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="154" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32">
<![CDATA[
:0 %ret_ln1630 = ret i32 %original_ppl_read

]]></Node>
<StgValue><ssdm name="ret_ln1630"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
