{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1534229342237 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "500W1200W EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"500W1200W\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1534229342401 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1534229342473 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1534229342474 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 1296 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1534229342578 ""}  } { { "db/pll_altpll.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 1296 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1534229342578 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1534229343565 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1534229344981 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1534229344981 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1534229344981 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1534229344981 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 22651 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1534229345033 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 22653 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1534229345033 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 22655 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1534229345033 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 22657 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1534229345033 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1534229345033 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1534229345044 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1534229345103 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 69 " "No exact pin location assignment(s) for 2 pins of 69 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keylock_i " "Pin keylock_i not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { keylock_i } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 497 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keylock_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 107 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1534229345762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rem_start_i " "Pin rem_start_i not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rem_start_i } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 500 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rem_start_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 108 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1534229345762 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1534229345762 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1534229347552 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1534229347552 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1534229347552 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1534229347552 ""}
{ "Info" "ISTA_SDC_FOUND" "500W.sdc " "Reading SDC File: '500W.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1534229347592 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1534229347601 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1534229347601 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1534229347602 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_1us " "Node: clk_1us was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1534229347640 "|timing|clk_1us"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_250ns " "Node: clk_250ns was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1534229347640 "|timing|clk_250ns"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_100us " "Node: clk_100us was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1534229347640 "|timing|clk_100us"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mpiog_dcyc_flag " "Node: mpiog_dcyc_flag was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1534229347640 "|timing|mpiog_dcyc_flag"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_5ms " "Node: clk_5ms was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1534229347640 "|timing|clk_5ms"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cyc_count_frame\[0\] " "Node: cyc_count_frame\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1534229347640 "|timing|cyc_count_frame[0]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1534229347731 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1534229347740 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1534229347744 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1534229347744 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1534229347744 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  31.250       clk_in " "  31.250       clk_in" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1534229347744 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.625 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  15.625 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1534229347744 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1534229347744 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_in~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_in~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1534229348414 ""}  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 485 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 22623 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1534229348414 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1534229348414 ""}  } { { "db/pll_altpll.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/db/pll_altpll.v" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 1296 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1534229348414 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_1us  " "Automatically promoted node clk_1us " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1534229348414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_100us " "Destination node clk_100us" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 606 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_100us } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 5197 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1534229348414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1us~0 " "Destination node clk_1us~0" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 588 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_1us~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 8764 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1534229348414 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1534229348414 ""}  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 588 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_1us } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 5194 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1534229348414 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1534229348414 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 20823 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1534229348414 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_100us  " "Automatically promoted node clk_100us " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1534229348415 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mpiog_dcyc_flag " "Destination node mpiog_dcyc_flag" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 3001 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mpiog_dcyc_flag } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 5520 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1534229348415 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_5ms " "Destination node clk_5ms" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 625 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_5ms } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 5200 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1534229348415 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_100us~0 " "Destination node clk_100us~0" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 606 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_100us~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 9425 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1534229348415 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1534229348415 ""}  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 606 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_100us } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 5197 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1534229348415 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_250ns  " "Automatically promoted node clk_250ns " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1534229348415 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_250ns~0 " "Destination node clk_250ns~0" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 570 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_250ns~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 9496 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1534229348415 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1534229348415 ""}  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 570 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_250ns } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 5191 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1534229348415 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_5ms  " "Automatically promoted node clk_5ms " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1534229348415 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_5ms~0 " "Destination node clk_5ms~0" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 625 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_5ms~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 10044 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1534229348415 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1534229348415 ""}  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 625 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_5ms } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 5200 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1534229348415 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mpiog_dcyc_flag  " "Automatically promoted node mpiog_dcyc_flag " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1534229348415 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mpiog_dcyc_flag~0 " "Destination node mpiog_dcyc_flag~0" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 3001 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mpiog_dcyc_flag~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 9388 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1534229348415 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1534229348415 ""}  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 3001 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mpiog_dcyc_flag } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 5520 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1534229348415 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cyc_frame_finished~0  " "Automatically promoted node cyc_frame_finished~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1534229348416 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_full_flag~0 " "Destination node data_full_flag~0" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 2743 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_full_flag~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 7225 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1534229348416 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cyc_next_state\[0\]~2 " "Destination node cyc_next_state\[0\]~2" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1449 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cyc_next_state[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 9801 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1534229348416 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector104~0 " "Destination node Selector104~0" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1834 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector104~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 9811 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1534229348416 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cyc_count_frame~9 " "Destination node cyc_count_frame~9" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1665 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cyc_count_frame~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 10145 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1534229348416 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cyc_count_frame~12 " "Destination node cyc_count_frame~12" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1665 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cyc_count_frame~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 10148 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1534229348416 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1534229348416 ""}  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1675 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cyc_frame_finished~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 6946 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1534229348416 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1534229348416 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 22132 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1534229348416 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 21328 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1534229348416 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1534229348416 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 21736 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1534229348416 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1534229350412 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1534229350434 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1534229350436 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1534229350458 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1534229350488 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1534229350508 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1534229352611 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "44 Embedded multiplier block " "Packed 44 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1534229352639 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "44 " "Created 44 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1534229352639 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1534229352639 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1534229352724 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1534229352724 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1534229352724 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 15 0 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1534229352727 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 6 2 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1534229352727 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 10 1 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1534229352727 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 12 2 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1534229352727 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 9 4 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1534229352727 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 2 8 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1534229352727 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 12 1 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1534229352727 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 9 3 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1534229352727 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1534229352727 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1534229352727 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1534229353424 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1534229355679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1534229361720 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1534229361816 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1534229370291 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1534229370293 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1534229372797 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "26 " "Router estimated average interconnect usage is 26% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "43 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 1 { 0 "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1534229379409 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1534229379409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1534229380681 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1534229380690 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1534229380690 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1534229380690 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "6.63 " "Total time spent on timing analysis during the Fitter is 6.63 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1534229381055 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1534229381146 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1534229382698 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1534229382787 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1534229384888 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1534229387453 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "51 Cyclone IV E " "51 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "opp_ad_sclk 3.3-V LVTTL 85 " "Pin opp_ad_sclk uses I/O standard 3.3-V LVTTL at 85" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { opp_ad_sclk } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "opp_ad_sclk" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 511 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opp_ad_sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ang_ad_sclk 3.3-V LVTTL 111 " "Pin ang_ad_sclk uses I/O standard 3.3-V LVTTL at 111" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ang_ad_sclk } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ang_ad_sclk" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 518 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ang_ad_sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ccs1_sclk 3.3-V LVTTL 10 " "Pin ccs1_sclk uses I/O standard 3.3-V LVTTL at 10" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ccs1_sclk } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ccs1_sclk" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 531 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ccs1_sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ccs1_da_mosi 3.3-V LVTTL 141 " "Pin ccs1_da_mosi uses I/O standard 3.3-V LVTTL at 141" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ccs1_da_mosi } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ccs1_da_mosi" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 533 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ccs1_da_mosi } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 125 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ccs2_sclk 3.3-V LVTTL 126 " "Pin ccs2_sclk uses I/O standard 3.3-V LVTTL at 126" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ccs2_sclk } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ccs2_sclk" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 537 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ccs2_sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 128 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ccs2_da_mosi 3.3-V LVTTL 128 " "Pin ccs2_da_mosi uses I/O standard 3.3-V LVTTL at 128" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ccs2_da_mosi } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ccs2_da_mosi" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 539 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ccs2_da_mosi } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 130 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "red_laser_i 3.3-V LVTTL 119 " "Pin red_laser_i uses I/O standard 3.3-V LVTTL at 119" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { red_laser_i } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "red_laser_i" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 544 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { red_laser_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 133 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_db\[0\] 3.3-V LVTTL 54 " "Pin fsmc_db\[0\] uses I/O standard 3.3-V LVTTL at 54" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_db[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_db\[0\]" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 491 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_db[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_db\[1\] 3.3-V LVTTL 53 " "Pin fsmc_db\[1\] uses I/O standard 3.3-V LVTTL at 53" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_db[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_db\[1\]" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 491 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_db[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_db\[2\] 3.3-V LVTTL 34 " "Pin fsmc_db\[2\] uses I/O standard 3.3-V LVTTL at 34" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_db[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_db\[2\]" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 491 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_db[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_db\[3\] 3.3-V LVTTL 33 " "Pin fsmc_db\[3\] uses I/O standard 3.3-V LVTTL at 33" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_db[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_db\[3\]" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 491 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_db[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_db\[4\] 3.3-V LVTTL 76 " "Pin fsmc_db\[4\] uses I/O standard 3.3-V LVTTL at 76" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_db[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_db\[4\]" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 491 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_db[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_db\[5\] 3.3-V LVTTL 75 " "Pin fsmc_db\[5\] uses I/O standard 3.3-V LVTTL at 75" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_db[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_db\[5\]" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 491 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_db[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_db\[6\] 3.3-V LVTTL 74 " "Pin fsmc_db\[6\] uses I/O standard 3.3-V LVTTL at 74" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_db[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_db\[6\]" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 491 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_db[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_db\[7\] 3.3-V LVTTL 73 " "Pin fsmc_db\[7\] uses I/O standard 3.3-V LVTTL at 73" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_db[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_db\[7\]" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 491 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_db[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_db\[8\] 3.3-V LVTTL 72 " "Pin fsmc_db\[8\] uses I/O standard 3.3-V LVTTL at 72" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_db[8] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_db\[8\]" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 491 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_db[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_db\[9\] 3.3-V LVTTL 71 " "Pin fsmc_db\[9\] uses I/O standard 3.3-V LVTTL at 71" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_db[9] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_db\[9\]" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 491 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_db[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_db\[10\] 3.3-V LVTTL 70 " "Pin fsmc_db\[10\] uses I/O standard 3.3-V LVTTL at 70" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_db[10] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_db\[10\]" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 491 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_db[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_db\[11\] 3.3-V LVTTL 69 " "Pin fsmc_db\[11\] uses I/O standard 3.3-V LVTTL at 69" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_db[11] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_db\[11\]" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 491 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_db[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_db\[12\] 3.3-V LVTTL 68 " "Pin fsmc_db\[12\] uses I/O standard 3.3-V LVTTL at 68" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_db[12] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_db\[12\]" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 491 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_db[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_db\[13\] 3.3-V LVTTL 65 " "Pin fsmc_db\[13\] uses I/O standard 3.3-V LVTTL at 65" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_db[13] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_db\[13\]" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 491 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_db[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_db\[14\] 3.3-V LVTTL 64 " "Pin fsmc_db\[14\] uses I/O standard 3.3-V LVTTL at 64" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_db[14] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_db\[14\]" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 491 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_db[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_db\[15\] 3.3-V LVTTL 60 " "Pin fsmc_db\[15\] uses I/O standard 3.3-V LVTTL at 60" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_db[15] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_db\[15\]" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 491 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_db[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rstn_i 3.3-V LVTTL 49 " "Pin rstn_i uses I/O standard 3.3-V LVTTL at 49" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rstn_i } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rstn_i" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 484 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rstn_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_addr\[1\] 3.3-V LVTTL 58 " "Pin fsmc_addr\[1\] uses I/O standard 3.3-V LVTTL at 58" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_addr[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_addr\[1\]" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 490 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_addr\[0\] 3.3-V LVTTL 59 " "Pin fsmc_addr\[0\] uses I/O standard 3.3-V LVTTL at 59" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_addr[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_addr\[0\]" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 490 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_addr\[5\] 3.3-V LVTTL 43 " "Pin fsmc_addr\[5\] uses I/O standard 3.3-V LVTTL at 43" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_addr[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_addr\[5\]" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 490 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_addr\[3\] 3.3-V LVTTL 39 " "Pin fsmc_addr\[3\] uses I/O standard 3.3-V LVTTL at 39" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_addr[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_addr\[3\]" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 490 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_nwr 3.3-V LVTTL 31 " "Pin fsmc_nwr uses I/O standard 3.3-V LVTTL at 31" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_nwr } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_nwr" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 488 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_nwr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_csn 3.3-V LVTTL 30 " "Pin fsmc_csn uses I/O standard 3.3-V LVTTL at 30" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_csn } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_csn" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 487 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_csn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_nrd 3.3-V LVTTL 32 " "Pin fsmc_nrd uses I/O standard 3.3-V LVTTL at 32" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_nrd } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_nrd" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 489 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_nrd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_addr\[2\] 3.3-V LVTTL 55 " "Pin fsmc_addr\[2\] uses I/O standard 3.3-V LVTTL at 55" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_addr[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_addr\[2\]" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 490 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_addr\[6\] 3.3-V LVTTL 44 " "Pin fsmc_addr\[6\] uses I/O standard 3.3-V LVTTL at 44" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_addr[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_addr\[6\]" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 490 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_addr\[7\] 3.3-V LVTTL 38 " "Pin fsmc_addr\[7\] uses I/O standard 3.3-V LVTTL at 38" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_addr[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_addr\[7\]" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 490 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_addr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_addr\[4\] 3.3-V LVTTL 42 " "Pin fsmc_addr\[4\] uses I/O standard 3.3-V LVTTL at 42" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fsmc_addr[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_addr\[4\]" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 490 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsmc_addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_in 3.3-V LVTTL 23 " "Pin clk_in uses I/O standard 3.3-V LVTTL at 23" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk_in } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_in" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 485 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ccs1_ad_miso 3.3-V LVTTL 3 " "Pin ccs1_ad_miso uses I/O standard 3.3-V LVTTL at 3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ccs1_ad_miso } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ccs1_ad_miso" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 535 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ccs1_ad_miso } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 127 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ccs2_ad_miso 3.3-V LVTTL 136 " "Pin ccs2_ad_miso uses I/O standard 3.3-V LVTTL at 136" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ccs2_ad_miso } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ccs2_ad_miso" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 541 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ccs2_ad_miso } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 132 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mod_sw_i 3.3-V LVTTL 124 " "Pin mod_sw_i uses I/O standard 3.3-V LVTTL at 124" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { mod_sw_i } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mod_sw_i" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 501 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mod_sw_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "qbhlock_i 3.3-V LVTTL 77 " "Pin qbhlock_i uses I/O standard 3.3-V LVTTL at 77" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { qbhlock_i } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "qbhlock_i" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 496 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { qbhlock_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 106 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "keylock_i 3.3-V LVTTL 46 " "Pin keylock_i uses I/O standard 3.3-V LVTTL at 46" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { keylock_i } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 497 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keylock_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 107 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ccs_limerr1_i 3.3-V LVTTL 28 " "Pin ccs_limerr1_i uses I/O standard 3.3-V LVTTL at 28" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ccs_limerr1_i } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ccs_limerr1_i" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 523 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ccs_limerr1_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ccs_limerr2_i 3.3-V LVTTL 129 " "Pin ccs_limerr2_i uses I/O standard 3.3-V LVTTL at 129" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ccs_limerr2_i } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ccs_limerr2_i" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 524 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ccs_limerr2_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "opp_limerr1_i 3.3-V LVTTL 86 " "Pin opp_limerr1_i uses I/O standard 3.3-V LVTTL at 86" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { opp_limerr1_i } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "opp_limerr1_i" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 514 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opp_limerr1_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mpwr_iog_i 3.3-V LVTTL 7 " "Pin mpwr_iog_i uses I/O standard 3.3-V LVTTL at 7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { mpwr_iog_i } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mpwr_iog_i" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 504 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mpwr_iog_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wmt_sig_i 3.3-V LVTTL 125 " "Pin wmt_sig_i uses I/O standard 3.3-V LVTTL at 125" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { wmt_sig_i } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wmt_sig_i" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 508 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wmt_sig_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 112 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rem_start_i 3.3-V LVTTL 88 " "Pin rem_start_i uses I/O standard 3.3-V LVTTL at 88" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rem_start_i } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 500 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rem_start_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 108 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "opp_ad_miso 3.3-V LVTTL 87 " "Pin opp_ad_miso uses I/O standard 3.3-V LVTTL at 87" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { opp_ad_miso } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "opp_ad_miso" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 513 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opp_ad_miso } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ang_ad_miso 3.3-V LVTTL 110 " "Pin ang_ad_miso uses I/O standard 3.3-V LVTTL at 110" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ang_ad_miso } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ang_ad_miso" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 519 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ang_ad_miso } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "plc_mode_i 3.3-V LVTTL 115 " "Pin plc_mode_i uses I/O standard 3.3-V LVTTL at 115" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { plc_mode_i } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "plc_mode_i" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 548 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { plc_mode_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "plc_start_i 3.3-V LVTTL 114 " "Pin plc_start_i uses I/O standard 3.3-V LVTTL at 114" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { plc_start_i } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "plc_start_i" } } } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 546 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { plc_start_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/lxs/2_FPGA_800W_2018_8_14/" { { 0 { 0 ""} 0 134 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1534229388699 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1534229388699 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/lxs/2_FPGA_800W_2018_8_14/500W1200W.fit.smsg " "Generated suppressed messages file C:/lxs/2_FPGA_800W_2018_8_14/500W1200W.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1534229389603 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1298 " "Peak virtual memory: 1298 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1534229392732 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 14 14:49:52 2018 " "Processing ended: Tue Aug 14 14:49:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1534229392732 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1534229392732 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1534229392732 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1534229392732 ""}
