#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sun Apr 24 15:20:27 2022
# Process ID: 16664
# Current directory: C:/Users/asus/Desktop/VLSI_lab1/lab1_a1/lab1_a1.runs/synth_1
# Command line: vivado.exe -log iir_a1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source iir_a1.tcl
# Log file: C:/Users/asus/Desktop/VLSI_lab1/lab1_a1/lab1_a1.runs/synth_1/iir_a1.vds
# Journal file: C:/Users/asus/Desktop/VLSI_lab1/lab1_a1/lab1_a1.runs/synth_1\vivado.jou
# Running On: DESKTOP-0B78A0C, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 6, Host memory: 17053 MB
#-----------------------------------------------------------
source iir_a1.tcl -notrace
Command: synth_design -top iir_a1 -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11164
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1261.863 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'iir_a1' [C:/Users/asus/Desktop/VLSI_lab1/lab1_a1/lab1_a1.srcs/sources_1/imports/irr_a1/irr_a1.v:17]
INFO: [Synth 8-6155] done synthesizing module 'iir_a1' (1#1) [C:/Users/asus/Desktop/VLSI_lab1/lab1_a1/lab1_a1.srcs/sources_1/imports/irr_a1/irr_a1.v:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1261.863 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1261.863 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1261.863 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1261.863 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/asus/Desktop/VLSI_lab1/lab1_a1/lab1_a1.srcs/constrs_1/imports/IIR_filter/timing.xdc]
Finished Parsing XDC File [C:/Users/asus/Desktop/VLSI_lab1/lab1_a1/lab1_a1.srcs/constrs_1/imports/IIR_filter/timing.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1261.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1261.863 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1261.863 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1261.863 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1261.863 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1261.863 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  17 Input   30 Bit       Adders := 1     
	   9 Input   30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 16    
+---Multipliers : 
	              22x30  Multipliers := 6     
	              21x30  Multipliers := 3     
	              20x30  Multipliers := 1     
	              19x30  Multipliers := 2     
	              18x30  Multipliers := 3     
	              17x30  Multipliers := 3     
	              16x30  Multipliers := 1     
	              15x30  Multipliers := 2     
	              13x30  Multipliers := 1     
	              12x30  Multipliers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP w_mid[1]0, operation Mode is: (A:0x119640)*B.
DSP Report: operator w_mid[1]0 is absorbed into DSP w_mid[1]0.
DSP Report: operator w_mid[1]0 is absorbed into DSP w_mid[1]0.
DSP Report: Generating DSP w_mid[1]0, operation Mode is: (PCIN>>17)+(A:0x119640)*B.
DSP Report: operator w_mid[1]0 is absorbed into DSP w_mid[1]0.
DSP Report: operator w_mid[1]0 is absorbed into DSP w_mid[1]0.
DSP Report: Generating DSP w_mid[2]0, operation Mode is: (A:0x167f88)*B.
DSP Report: operator w_mid[2]0 is absorbed into DSP w_mid[2]0.
DSP Report: operator w_mid[2]0 is absorbed into DSP w_mid[2]0.
DSP Report: Generating DSP w_mid[2]0, operation Mode is: (PCIN>>17)+(A:0x167f88)*B.
DSP Report: operator w_mid[2]0 is absorbed into DSP w_mid[2]0.
DSP Report: operator w_mid[2]0 is absorbed into DSP w_mid[2]0.
DSP Report: Generating DSP w_mid[3]0, operation Mode is: (A:0x3fe54f10)*B.
DSP Report: operator w_mid[3]0 is absorbed into DSP w_mid[3]0.
DSP Report: operator w_mid[3]0 is absorbed into DSP w_mid[3]0.
DSP Report: Generating DSP w_mid[3]0, operation Mode is: (PCIN>>17)+(A:0x3fe54f10)*B.
DSP Report: operator w_mid[3]0 is absorbed into DSP w_mid[3]0.
DSP Report: operator w_mid[3]0 is absorbed into DSP w_mid[3]0.
DSP Report: Generating DSP w_mid[4]0, operation Mode is: (A:0x354e8)*B.
DSP Report: operator w_mid[4]0 is absorbed into DSP w_mid[4]0.
DSP Report: operator w_mid[4]0 is absorbed into DSP w_mid[4]0.
DSP Report: Generating DSP w_mid[4]0, operation Mode is: (PCIN>>17)+(A:0x354e8)*B.
DSP Report: operator w_mid[4]0 is absorbed into DSP w_mid[4]0.
DSP Report: operator w_mid[4]0 is absorbed into DSP w_mid[4]0.
DSP Report: Generating DSP w_mid[5]0, operation Mode is: (A:0x3fed2ab0)*B.
DSP Report: operator w_mid[5]0 is absorbed into DSP w_mid[5]0.
DSP Report: operator w_mid[5]0 is absorbed into DSP w_mid[5]0.
DSP Report: Generating DSP w_mid[5]0, operation Mode is: (PCIN>>17)+(A:0x3fed2ab0)*B.
DSP Report: operator w_mid[5]0 is absorbed into DSP w_mid[5]0.
DSP Report: operator w_mid[5]0 is absorbed into DSP w_mid[5]0.
DSP Report: Generating DSP w_mid[6]0, operation Mode is: (A:0xace28)*B.
DSP Report: operator w_mid[6]0 is absorbed into DSP w_mid[6]0.
DSP Report: operator w_mid[6]0 is absorbed into DSP w_mid[6]0.
DSP Report: Generating DSP w_mid[6]0, operation Mode is: (PCIN>>17)+(A:0xace28)*B.
DSP Report: operator w_mid[6]0 is absorbed into DSP w_mid[6]0.
DSP Report: operator w_mid[6]0 is absorbed into DSP w_mid[6]0.
DSP Report: Generating DSP w_mid[7]0, operation Mode is: (A:0x3fe0bfd0)*B.
DSP Report: operator w_mid[7]0 is absorbed into DSP w_mid[7]0.
DSP Report: operator w_mid[7]0 is absorbed into DSP w_mid[7]0.
DSP Report: Generating DSP w_mid[7]0, operation Mode is: (PCIN>>17)+(A:0x3fe0bfd0)*B.
DSP Report: operator w_mid[7]0 is absorbed into DSP w_mid[7]0.
DSP Report: operator w_mid[7]0 is absorbed into DSP w_mid[7]0.
DSP Report: Generating DSP w_mid[8]0, operation Mode is: (A:0x3fe0c1f0)*B.
DSP Report: operator w_mid[8]0 is absorbed into DSP w_mid[8]0.
DSP Report: operator w_mid[8]0 is absorbed into DSP w_mid[8]0.
DSP Report: Generating DSP w_mid[8]0, operation Mode is: (PCIN>>17)+(A:0x3fe0c1f0)*B.
DSP Report: operator w_mid[8]0 is absorbed into DSP w_mid[8]0.
DSP Report: operator w_mid[8]0 is absorbed into DSP w_mid[8]0.
DSP Report: Generating DSP w_mid[9]0, operation Mode is: (A:0xf83a8)*B.
DSP Report: operator w_mid[9]0 is absorbed into DSP w_mid[9]0.
DSP Report: operator w_mid[9]0 is absorbed into DSP w_mid[9]0.
DSP Report: Generating DSP w_mid[9]0, operation Mode is: (PCIN>>17)+(A:0xf83a8)*B.
DSP Report: operator w_mid[9]0 is absorbed into DSP w_mid[9]0.
DSP Report: operator w_mid[9]0 is absorbed into DSP w_mid[9]0.
DSP Report: Generating DSP w_mid[10]0, operation Mode is: (A:0x3ff40250)*B.
DSP Report: operator w_mid[10]0 is absorbed into DSP w_mid[10]0.
DSP Report: operator w_mid[10]0 is absorbed into DSP w_mid[10]0.
DSP Report: Generating DSP w_mid[10]0, operation Mode is: (PCIN>>17)+(A:0x3ff40250)*B.
DSP Report: operator w_mid[10]0 is absorbed into DSP w_mid[10]0.
DSP Report: operator w_mid[10]0 is absorbed into DSP w_mid[10]0.
DSP Report: Generating DSP w_mid[11]0, operation Mode is: (A:0x49b38)*B.
DSP Report: operator w_mid[11]0 is absorbed into DSP w_mid[11]0.
DSP Report: operator w_mid[11]0 is absorbed into DSP w_mid[11]0.
DSP Report: Generating DSP w_mid[11]0, operation Mode is: (PCIN>>17)+(A:0x49b38)*B.
DSP Report: operator w_mid[11]0 is absorbed into DSP w_mid[11]0.
DSP Report: operator w_mid[11]0 is absorbed into DSP w_mid[11]0.
DSP Report: Generating DSP w_mid[12]0, operation Mode is: (A:0x3ffd0cf0)*B.
DSP Report: operator w_mid[12]0 is absorbed into DSP w_mid[12]0.
DSP Report: operator w_mid[12]0 is absorbed into DSP w_mid[12]0.
DSP Report: Generating DSP w_mid[12]0, operation Mode is: (PCIN>>17)+(A:0x3ffd0cf0)*B.
DSP Report: operator w_mid[12]0 is absorbed into DSP w_mid[12]0.
DSP Report: operator w_mid[12]0 is absorbed into DSP w_mid[12]0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1261.863 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                 | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|iir_a1      | (A:0x119640)*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iir_a1      | (PCIN>>17)+(A:0x119640)*B   | 22     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iir_a1      | (A:0x167f88)*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iir_a1      | (PCIN>>17)+(A:0x167f88)*B   | 22     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iir_a1      | (A:0x3fe54f10)*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iir_a1      | (PCIN>>17)+(A:0x3fe54f10)*B | 22     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iir_a1      | (A:0x354e8)*B               | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iir_a1      | (PCIN>>17)+(A:0x354e8)*B    | 19     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iir_a1      | (A:0x3fed2ab0)*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iir_a1      | (PCIN>>17)+(A:0x3fed2ab0)*B | 22     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iir_a1      | (A:0xace28)*B               | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iir_a1      | (PCIN>>17)+(A:0xace28)*B    | 21     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iir_a1      | (A:0x3fe0bfd0)*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iir_a1      | (PCIN>>17)+(A:0x3fe0bfd0)*B | 22     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iir_a1      | (A:0x3fe0c1f0)*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iir_a1      | (PCIN>>17)+(A:0x3fe0c1f0)*B | 22     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iir_a1      | (A:0xf83a8)*B               | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iir_a1      | (PCIN>>17)+(A:0xf83a8)*B    | 21     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iir_a1      | (A:0x3ff40250)*B            | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iir_a1      | (PCIN>>17)+(A:0x3ff40250)*B | 21     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iir_a1      | (A:0x49b38)*B               | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iir_a1      | (PCIN>>17)+(A:0x49b38)*B    | 20     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iir_a1      | (A:0x3ffd0cf0)*B            | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|iir_a1      | (PCIN>>17)+(A:0x3ffd0cf0)*B | 19     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1261.863 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1350.492 ; gain = 88.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1357.746 ; gain = 95.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1357.746 ; gain = 95.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1357.746 ; gain = 95.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1357.746 ; gain = 95.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1357.746 ; gain = 95.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1357.746 ; gain = 95.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1357.746 ; gain = 95.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   674|
|3     |DSP48E1 |    24|
|4     |LUT1    |   243|
|5     |LUT2    |  1145|
|6     |LUT3    |   838|
|7     |LUT4    |   954|
|8     |LUT5    |    67|
|9     |LUT6    |    85|
|10    |FDCE    |   480|
|11    |IBUF    |    11|
|12    |OBUF    |    30|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1357.746 ; gain = 95.883
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 1357.746 ; gain = 95.883
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1357.746 ; gain = 95.883
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1369.582 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 698 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'iir_a1' is not ideal for floorplanning, since the cellview 'iir_a1' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1373.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 86771ad2
INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1373.297 ; gain = 111.434
INFO: [Common 17-1381] The checkpoint 'C:/Users/asus/Desktop/VLSI_lab1/lab1_a1/lab1_a1.runs/synth_1/iir_a1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file iir_a1_utilization_synth.rpt -pb iir_a1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 24 15:21:20 2022...
