#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_000000000274c8a0 .scope module, "nibbler_testbench" "nibbler_testbench" 2 12;
 .timescale 0 0;
v00000000027ed210_0 .net "A", 3 0, L_00000000027c76f0;  1 drivers
v00000000027ed490_0 .net "CARRY", 0 0, L_00000000027c6f10;  1 drivers
v00000000027ed670_0 .var "IN_0", 3 0;
v00000000027efb80_0 .var "IN_1", 3 0;
v00000000027f0260_0 .var "IN_2", 3 0;
v00000000027eebe0_0 .net "OUT_0", 3 0, L_00000000027eedc0;  1 drivers
L_00000000028440b8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000000027ef5e0_0 .net "OUT_1", 3 0, L_00000000028440b8;  1 drivers
v00000000027f0120_0 .net "OUT_2", 3 0, v00000000027ee1b0_0;  1 drivers
v00000000027ef720_0 .net "ZERO", 0 0, L_00000000027c6b20;  1 drivers
v00000000027ef0e0_0 .var "clk", 0 0;
v00000000027ef2c0_0 .var "reset", 0 0;
S_000000000274ca20 .scope module, "dut" "NIBBLER" 2 18, 3 21 0, S_000000000274c8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 4 "IN_0"
    .port_info 3 /INPUT 4 "IN_1"
    .port_info 4 /INPUT 4 "IN_2"
    .port_info 5 /OUTPUT 4 "OUT_0"
    .port_info 6 /OUTPUT 4 "OUT_1"
    .port_info 7 /OUTPUT 4 "OUT_2"
    .port_info 8 /OUTPUT 4 "A"
    .port_info 9 /OUTPUT 1 "CARRY"
    .port_info 10 /OUTPUT 1 "ZERO"
L_00000000027c76f0 .functor BUFZ 4, L_00000000027eff40, C4<0000>, C4<0000>, C4<0000>;
L_00000000027c6f10 .functor NOT 1, v00000000027c7d90_0, C4<0>, C4<0>, C4<0>;
L_00000000027c6b20 .functor NOT 1, v00000000027c8dd0_0, C4<0>, C4<0>, C4<0>;
L_00000000027c68f0 .functor NOT 1, v00000000028422e0_0, C4<0>, C4<0>, C4<0>;
v00000000027ece50_0 .net "A", 3 0, L_00000000027c76f0;  alias, 1 drivers
v00000000027edad0_0 .net "ALU_Result", 3 0, L_00000000027eeaa0;  1 drivers
v00000000027edb70_0 .net "ALU_Result_with_carry", 4 0, v00000000027c8970_0;  1 drivers
v00000000027ecb30_0 .net "A_Result", 3 0, L_00000000027eff40;  1 drivers
v00000000027ecbd0_0 .net "A_Result_with_carry", 4 0, v00000000027c7b10_0;  1 drivers
v00000000027ee2f0_0 .net "CARRY", 0 0, L_00000000027c6f10;  alias, 1 drivers
v00000000027ed5d0_0 .net "IN_0", 3 0, v00000000027ed670_0;  1 drivers
v00000000027ecf90_0 .net "IN_1", 3 0, v00000000027efb80_0;  1 drivers
v00000000027ec810_0 .net "IN_2", 3 0, v00000000027f0260_0;  1 drivers
v00000000027edcb0_0 .net "OUT_0", 3 0, L_00000000027eedc0;  alias, 1 drivers
v00000000027ed2b0_0 .net "OUT_1", 3 0, L_00000000028440b8;  alias, 1 drivers
v00000000027ee1b0_0 .var "OUT_2", 3 0;
v00000000027edd50_0 .net "S", 2 0, v0000000002843280_0;  1 drivers
v00000000027ee390_0 .net "ZERO", 0 0, L_00000000027c6b20;  alias, 1 drivers
L_0000000002844070 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000000027ec6d0_0 .net *"_s15", 2 0, L_0000000002844070;  1 drivers
v00000000027ecef0_0 .net *"_s23", 0 0, L_00000000027c68f0;  1 drivers
v00000000027edc10_0 .net *"_s3", 3 0, L_00000000027ef7c0;  1 drivers
v00000000027ed030_0 .net *"_s9", 3 0, L_00000000027efd60;  1 drivers
v00000000027ee430_0 .net "address", 11 0, v00000000028433c0_0;  1 drivers
v00000000027ec770_0 .net "clk", 0 0, v00000000027ef0e0_0;  1 drivers
RS_00000000028002c8 .resolv tri, L_00000000027ef680, L_00000000027ef4a0, L_00000000027f03a0, L_00000000027eed20, L_00000000027efc20, L_00000000027eec80;
v00000000027ed350_0 .net8 "data_bus", 3 0, RS_00000000028002c8;  6 drivers
v00000000027ec8b0_0 .var "enable_port_1", 0 0;
v00000000027eddf0_0 .var "enable_port_2", 0 0;
v00000000027ede90_0 .var "enable_port_3", 0 0;
v00000000027ed990_0 .net "flagsOut", 1 0, v0000000002842920_0;  1 drivers
v00000000027edfd0_0 .net "incPC", 0 0, v0000000002843d20_0;  1 drivers
v00000000027ed7b0_0 .net "instruction", 3 0, v0000000002842ec0_0;  1 drivers
v00000000027ee4d0_0 .net "loadAddress", 11 0, L_00000000027ee960;  1 drivers
v00000000027ed8f0_0 .net "notC", 0 0, v00000000027c7d90_0;  1 drivers
v00000000027ec950_0 .net "notCarryIn", 0 0, v0000000002843e60_0;  1 drivers
v00000000027ed710_0 .net "notCsRAM", 0 0, v00000000028435a0_0;  1 drivers
v00000000027ec9f0_0 .net "notLoadA", 0 0, v0000000002842e20_0;  1 drivers
v00000000027eda30_0 .net "notLoadFlags", 0 0, v0000000002843be0_0;  1 drivers
v00000000027ee070_0 .net "notLoadOut", 0 0, v0000000002842240_0;  1 drivers
v00000000027ee110_0 .net "notLoadPC", 0 0, v0000000002843960_0;  1 drivers
v00000000027eca90_0 .net "notOeALU", 0 0, v0000000002843a00_0;  1 drivers
v00000000027ee570_0 .net "notOeIN", 0 0, v00000000028422e0_0;  1 drivers
v00000000027ecc70_0 .net "notOeOprnd", 0 0, v0000000002842420_0;  1 drivers
v00000000027ecd10_0 .net "notWeRAM", 0 0, v0000000002842060_0;  1 drivers
v00000000027ecdb0_0 .net "notZ", 0 0, v00000000027c8dd0_0;  1 drivers
v00000000027ed850_0 .net "operand", 3 0, v0000000002843320_0;  1 drivers
v00000000027ed0d0_0 .net "phaseOut", 0 0, v0000000002842ce0_0;  1 drivers
v00000000027ed170_0 .net "programByte", 7 0, L_00000000027eea00;  1 drivers
v00000000027ed3f0_0 .net "reset", 0 0, v00000000027ef2c0_0;  1 drivers
E_00000000027bea80/0 .event edge, v00000000027c8b50_0, v00000000027ad990_0, v00000000027ad490_0, v00000000027c8290_0;
E_00000000027bea80/1 .event edge, L_00000000027c68f0;
E_00000000027bea80 .event/or E_00000000027bea80/0, E_00000000027bea80/1;
L_00000000027eeaa0 .part L_00000000027ef7c0, 0, 4;
L_00000000027ef7c0 .part v00000000027c8970_0, 0, 4;
L_00000000027ee960 .concat [ 8 4 0 0], L_00000000027eea00, v0000000002843320_0;
L_00000000027eff40 .part L_00000000027efd60, 0, 4;
L_00000000027efd60 .part v00000000027c7b10_0, 0, 4;
L_00000000027eedc0 .concat [ 1 3 0 0], v00000000027ec8b0_0, L_0000000002844070;
S_0000000002790b40 .scope module, "acumulator" "A" 3 63, 4 9 0, S_000000000274ca20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "notLoadA"
    .port_info 3 /INPUT 5 "ALU_Result"
    .port_info 4 /OUTPUT 5 "A_Result"
v00000000027c85b0_0 .net "ALU_Result", 4 0, v00000000027c8970_0;  alias, 1 drivers
v00000000027c7b10_0 .var "A_Result", 4 0;
v00000000027c7890_0 .net "clk", 0 0, v00000000027ef0e0_0;  alias, 1 drivers
v00000000027c9690_0 .net "notLoadA", 0 0, v0000000002842e20_0;  alias, 1 drivers
v00000000027c8b50_0 .net "reset", 0 0, v00000000027ef2c0_0;  alias, 1 drivers
E_00000000027beb00 .event posedge, v00000000027c8b50_0, v00000000027c7890_0;
S_0000000002790cc0 .scope module, "alu" "ALU" 3 61, 5 9 0, S_000000000274ca20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "notCarryIn"
    .port_info 1 /INPUT 3 "S"
    .port_info 2 /INPUT 5 "A_Result"
    .port_info 3 /INPUT 4 "data_bus"
    .port_info 4 /OUTPUT 1 "notC"
    .port_info 5 /OUTPUT 1 "notZ"
    .port_info 6 /OUTPUT 5 "ALU_Result_with_carry"
P_00000000027beb40 .param/l "N" 0 5 9, +C4<00000000000000000000000000000100>;
v00000000027c8970_0 .var "ALU_Result_with_carry", 4 0;
v00000000027c80b0_0 .var "ALU_Result_without_carry", 3 0;
v00000000027c7cf0_0 .net "A_Result", 4 0, v00000000027c7b10_0;  alias, 1 drivers
v00000000027c8650_0 .net "S", 2 0, v0000000002843280_0;  alias, 1 drivers
v00000000027c8a10_0 .net8 "data_bus", 3 0, RS_00000000028002c8;  alias, 6 drivers
v00000000027c7c50_0 .net "modeSelect", 3 0, L_00000000027efa40;  1 drivers
v00000000027c7d90_0 .var "notC", 0 0;
v00000000027c8bf0_0 .net "notCarryIn", 0 0, v0000000002843e60_0;  alias, 1 drivers
v00000000027c8dd0_0 .var "notZ", 0 0;
E_00000000027be180 .event edge, v00000000027c8bf0_0, v00000000027c8a10_0, v00000000027c7b10_0, v00000000027c8650_0;
L_00000000027efa40 .concat [ 3 1 0 0], v0000000002843280_0, v0000000002843e60_0;
S_0000000002746050 .scope module, "driver_for_alu" "BUS_DRIVER" 3 69, 6 9 0, S_000000000274ca20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /OUTPUT 4 "y"
L_00000000027c69d0 .functor NOT 1, v0000000002843a00_0, C4<0>, C4<0>, C4<0>;
v00000000027c8150_0 .net *"_s0", 0 0, L_00000000027c69d0;  1 drivers
o0000000002800538 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v00000000027c90f0_0 name=_s2
v00000000027c9190_0 .net "a", 3 0, L_00000000027eeaa0;  alias, 1 drivers
v00000000027c8330_0 .net "enable", 0 0, v0000000002843a00_0;  alias, 1 drivers
v00000000027c95f0_0 .net8 "y", 3 0, RS_00000000028002c8;  alias, 6 drivers
L_00000000027f03a0 .functor MUXZ 4, o0000000002800538, L_00000000027eeaa0, L_00000000027c69d0, C4<>;
S_00000000027461d0 .scope module, "driver_for_operand" "BUS_DRIVER" 3 67, 6 9 0, S_000000000274ca20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /OUTPUT 4 "y"
L_00000000027c7760 .functor NOT 1, v0000000002842420_0, C4<0>, C4<0>, C4<0>;
v00000000027c9230_0 .net *"_s0", 0 0, L_00000000027c7760;  1 drivers
o0000000002800688 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v00000000027c92d0_0 name=_s2
v00000000027c9370_0 .net "a", 3 0, v0000000002843320_0;  alias, 1 drivers
v00000000027c9550_0 .net "enable", 0 0, v0000000002842420_0;  alias, 1 drivers
v00000000027c9730_0 .net8 "y", 3 0, RS_00000000028002c8;  alias, 6 drivers
L_00000000027ef4a0 .functor MUXZ 4, o0000000002800688, v0000000002843320_0, L_00000000027c7760, C4<>;
S_000000000274b4e0 .scope module, "entrada0" "IN" 3 71, 7 9 0, S_000000000274ca20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "buttons"
    .port_info 1 /INPUT 1 "enable_port"
    .port_info 2 /OUTPUT 4 "data_bus"
o00000000028007a8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v00000000027c81f0_0 name=_s0
v00000000027c8290_0 .net "buttons", 3 0, v00000000027ed670_0;  alias, 1 drivers
v00000000027ad2b0_0 .net8 "data_bus", 3 0, RS_00000000028002c8;  alias, 6 drivers
v00000000027ad3f0_0 .net "enable_port", 0 0, v00000000027ec8b0_0;  1 drivers
L_00000000027eed20 .functor MUXZ 4, o00000000028007a8, v00000000027ed670_0, v00000000027ec8b0_0, C4<>;
S_000000000274b660 .scope module, "entrada1" "IN" 3 73, 7 9 0, S_000000000274ca20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "buttons"
    .port_info 1 /INPUT 1 "enable_port"
    .port_info 2 /OUTPUT 4 "data_bus"
o00000000028008c8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v00000000027acdb0_0 name=_s0
v00000000027ad490_0 .net "buttons", 3 0, v00000000027efb80_0;  alias, 1 drivers
v00000000027ad8f0_0 .net8 "data_bus", 3 0, RS_00000000028002c8;  alias, 6 drivers
v00000000027ad850_0 .net "enable_port", 0 0, v00000000027eddf0_0;  1 drivers
L_00000000027efc20 .functor MUXZ 4, o00000000028008c8, v00000000027efb80_0, v00000000027eddf0_0, C4<>;
S_00000000001867e0 .scope module, "entrada2" "IN" 3 75, 7 9 0, S_000000000274ca20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "buttons"
    .port_info 1 /INPUT 1 "enable_port"
    .port_info 2 /OUTPUT 4 "data_bus"
o00000000028009e8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v00000000027adb70_0 name=_s0
v00000000027ad990_0 .net "buttons", 3 0, v00000000027f0260_0;  alias, 1 drivers
v00000000027adc10_0 .net8 "data_bus", 3 0, RS_00000000028002c8;  alias, 6 drivers
v00000000027acf90_0 .net "enable_port", 0 0, v00000000027ede90_0;  1 drivers
L_00000000027eec80 .functor MUXZ 4, o00000000028009e8, v00000000027f0260_0, v00000000027ede90_0, C4<>;
S_0000000000186960 .scope module, "fetch" "FETCH" 3 51, 8 9 0, S_000000000274ca20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "programByte"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "phaseOut"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /OUTPUT 4 "instruction"
    .port_info 5 /OUTPUT 4 "operand"
v0000000002842380_0 .net "clk", 0 0, v00000000027ef0e0_0;  alias, 1 drivers
v0000000002842ec0_0 .var "instruction", 3 0;
v0000000002843320_0 .var "operand", 3 0;
v0000000002843820_0 .net "phaseOut", 0 0, v0000000002842ce0_0;  alias, 1 drivers
v0000000002842c40_0 .net "programByte", 7 0, L_00000000027eea00;  alias, 1 drivers
v0000000002843000_0 .net "reset", 0 0, v00000000027ef2c0_0;  alias, 1 drivers
S_0000000002782840 .scope module, "flags" "FLAGS" 3 53, 9 9 0, S_000000000274ca20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "notC"
    .port_info 1 /INPUT 1 "notZ"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "notLoadFlags"
    .port_info 5 /OUTPUT 2 "flagsOut"
v0000000002843dc0_0 .net "clk", 0 0, v00000000027ef0e0_0;  alias, 1 drivers
v0000000002842920_0 .var "flagsOut", 1 0;
v00000000028438c0_0 .net "notC", 0 0, v00000000027c7d90_0;  alias, 1 drivers
v00000000028421a0_0 .net "notLoadFlags", 0 0, v0000000002843be0_0;  alias, 1 drivers
v0000000002842d80_0 .net "notZ", 0 0, v00000000027c8dd0_0;  alias, 1 drivers
v0000000002842a60_0 .net "reset", 0 0, v00000000027ef2c0_0;  alias, 1 drivers
S_00000000027829c0 .scope module, "micro_rom" "uROM" 3 57, 10 9 0, S_000000000274ca20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "instruction"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "phaseOut"
    .port_info 3 /INPUT 2 "flagsOut"
    .port_info 4 /OUTPUT 1 "incPC"
    .port_info 5 /OUTPUT 1 "notLoadPC"
    .port_info 6 /OUTPUT 1 "notLoadA"
    .port_info 7 /OUTPUT 1 "notLoadFlags"
    .port_info 8 /OUTPUT 1 "notCarryIn"
    .port_info 9 /OUTPUT 3 "S"
    .port_info 10 /OUTPUT 1 "notCsRAM"
    .port_info 11 /OUTPUT 1 "notWeRAM"
    .port_info 12 /OUTPUT 1 "notOeALU"
    .port_info 13 /OUTPUT 1 "notOeIN"
    .port_info 14 /OUTPUT 1 "notOeOprnd"
    .port_info 15 /OUTPUT 1 "notLoadOut"
v0000000002843280_0 .var "S", 2 0;
v0000000002842880_0 .net "clk", 0 0, v00000000027ef0e0_0;  alias, 1 drivers
v0000000002842100_0 .net "flagsOut", 1 0, v0000000002842920_0;  alias, 1 drivers
v0000000002843d20_0 .var "incPC", 0 0;
v00000000028429c0_0 .net "instr", 6 0, L_00000000027ef400;  1 drivers
v00000000028431e0_0 .net "instruction", 3 0, v0000000002842ec0_0;  alias, 1 drivers
v0000000002843e60_0 .var "notCarryIn", 0 0;
v00000000028435a0_0 .var "notCsRAM", 0 0;
v0000000002842e20_0 .var "notLoadA", 0 0;
v0000000002843be0_0 .var "notLoadFlags", 0 0;
v0000000002842240_0 .var "notLoadOut", 0 0;
v0000000002843960_0 .var "notLoadPC", 0 0;
v0000000002843a00_0 .var "notOeALU", 0 0;
v00000000028422e0_0 .var "notOeIN", 0 0;
v0000000002842420_0 .var "notOeOprnd", 0 0;
v0000000002842060_0 .var "notWeRAM", 0 0;
v0000000002842740_0 .net "phaseOut", 0 0, v0000000002842ce0_0;  alias, 1 drivers
E_00000000027be100 .event edge, v00000000028429c0_0;
L_00000000027ef400 .concat [ 1 2 4 0], v0000000002842ce0_0, v0000000002842920_0, v0000000002842ec0_0;
S_0000000002747ba0 .scope module, "pc" "PC" 3 47, 11 9 0, S_000000000274ca20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "notLoadPC"
    .port_info 3 /INPUT 1 "incPC"
    .port_info 4 /INPUT 12 "loadAddress"
    .port_info 5 /OUTPUT 12 "address"
P_00000000027bb240 .param/l "N" 0 11 9, +C4<00000000000000000000000000001100>;
v00000000028433c0_0 .var "address", 11 0;
v00000000028424c0_0 .net "clk", 0 0, v00000000027ef0e0_0;  alias, 1 drivers
v0000000002843f00_0 .net "incPC", 0 0, v0000000002843d20_0;  alias, 1 drivers
v0000000002842b00_0 .net "loadAddress", 11 0, L_00000000027ee960;  alias, 1 drivers
v00000000028430a0_0 .net "notLoadPC", 0 0, v0000000002843960_0;  alias, 1 drivers
v0000000002843aa0_0 .net "reset", 0 0, v00000000027ef2c0_0;  alias, 1 drivers
E_00000000027bb0c0 .event posedge, v00000000027c8b50_0;
E_00000000027bb300 .event posedge, v00000000027c7890_0;
S_000000000018d5e0 .scope module, "phase1" "PHASE" 3 55, 12 9 0, S_000000000274ca20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "phaseOut"
v0000000002843460_0 .net "clk", 0 0, v00000000027ef0e0_0;  alias, 1 drivers
v0000000002842ce0_0 .var "phaseOut", 0 0;
v0000000002843b40_0 .net "reset", 0 0, v00000000027ef2c0_0;  alias, 1 drivers
S_000000000018d760 .scope module, "prog_rom" "PROG_ROM" 3 49, 13 9 0, S_000000000274ca20;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "address"
    .port_info 1 /OUTPUT 8 "programByte"
v0000000002842ba0_0 .net *"_s0", 11 0, L_00000000027f04e0;  1 drivers
v0000000002842560_0 .net *"_s2", 13 0, L_00000000027ef540;  1 drivers
L_0000000002844028 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002843500_0 .net *"_s5", 1 0, L_0000000002844028;  1 drivers
v0000000002842600_0 .net "address", 11 0, v00000000028433c0_0;  alias, 1 drivers
v0000000002842f60 .array "mem", 4095 0, 11 0;
v0000000002843140_0 .net "programByte", 7 0, L_00000000027eea00;  alias, 1 drivers
L_00000000027f04e0 .array/port v0000000002842f60, L_00000000027ef540;
L_00000000027ef540 .concat [ 12 2 0 0], v00000000028433c0_0, L_0000000002844028;
L_00000000027eea00 .part L_00000000027f04e0, 0, 8;
S_0000000002774710 .scope module, "ram" "RAM" 3 65, 14 9 0, S_000000000274ca20;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "address_for_Ram"
    .port_info 1 /INPUT 1 "notCsRAM"
    .port_info 2 /INPUT 1 "notWeRAM"
    .port_info 3 /INOUT 4 "data_bus"
L_00000000027c7680 .functor NOT 1, v00000000028435a0_0, C4<0>, C4<0>, C4<0>;
L_00000000027c7290 .functor AND 1, L_00000000027c7680, v0000000002842060_0, C4<1>, C4<1>;
v0000000002843640_0 .net *"_s0", 0 0, L_00000000027c7680;  1 drivers
v00000000028436e0_0 .net *"_s2", 0 0, L_00000000027c7290;  1 drivers
o00000000028015e8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v00000000028426a0_0 name=_s4
v0000000002843780_0 .net "address_for_Ram", 11 0, L_00000000027ee960;  alias, 1 drivers
v0000000002843c80_0 .net8 "data_bus", 3 0, RS_00000000028002c8;  alias, 6 drivers
v00000000028427e0_0 .var "data_out", 3 0;
v00000000027ed530 .array "mem", 4095 0, 3 0;
v00000000027edf30_0 .net "notCsRAM", 0 0, v00000000028435a0_0;  alias, 1 drivers
v00000000027ee250_0 .net "notWeRAM", 0 0, v0000000002842060_0;  alias, 1 drivers
E_00000000027bb600 .event edge, v0000000002842060_0, v00000000028435a0_0, v0000000002842b00_0;
L_00000000027ef680 .functor MUXZ 4, o00000000028015e8, v00000000028427e0_0, L_00000000027c7290, C4<>;
    .scope S_0000000002747ba0;
T_0 ;
    %wait E_00000000027bb300;
    %load/vec4 v00000000028430a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000000002842b00_0;
    %assign/vec4 v00000000028433c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000002843f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000000028433c0_0;
    %addi 1, 0, 12;
    %assign/vec4 v00000000028433c0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000000028433c0_0;
    %assign/vec4 v00000000028433c0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000002747ba0;
T_1 ;
    %wait E_00000000027bb0c0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000000028433c0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000018d760;
T_2 ;
    %vpi_call/w 13 20 "$readmemb", "PROG_ROM_INSTRUCTIONS.txt", v0000000002842f60 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000000000186960;
T_3 ;
    %wait E_00000000027beb00;
    %load/vec4 v0000000002843000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %split/vec4 4;
    %assign/vec4 v0000000002843320_0, 0;
    %assign/vec4 v0000000002842ec0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000002843820_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000000002842c40_0;
    %split/vec4 4;
    %assign/vec4 v0000000002843320_0, 0;
    %assign/vec4 v0000000002842ec0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000000002842ec0_0;
    %load/vec4 v0000000002843320_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 4;
    %assign/vec4 v0000000002843320_0, 0;
    %assign/vec4 v0000000002842ec0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000002782840;
T_4 ;
    %wait E_00000000027beb00;
    %load/vec4 v0000000002842a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000002842920_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000000028421a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v00000000028438c0_0;
    %load/vec4 v0000000002842d80_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000002842920_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000000002842920_0;
    %assign/vec4 v0000000002842920_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000000000018d5e0;
T_5 ;
    %wait E_00000000027beb00;
    %load/vec4 v0000000002843b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002842ce0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000002842ce0_0;
    %inv;
    %assign/vec4 v0000000002842ce0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000027829c0;
T_6 ;
    %wait E_00000000027be100;
    %load/vec4 v00000000028429c0_0;
    %dup/vec4;
    %pushi/vec4 0, 126, 7;
    %cmp/z;
    %jmp/1 T_6.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 2, 7;
    %cmp/z;
    %jmp/1 T_6.1, 4;
    %dup/vec4;
    %pushi/vec4 5, 2, 7;
    %cmp/z;
    %jmp/1 T_6.2, 4;
    %dup/vec4;
    %pushi/vec4 9, 2, 7;
    %cmp/z;
    %jmp/1 T_6.3, 4;
    %dup/vec4;
    %pushi/vec4 13, 2, 7;
    %cmp/z;
    %jmp/1 T_6.4, 4;
    %dup/vec4;
    %pushi/vec4 17, 6, 7;
    %cmp/z;
    %jmp/1 T_6.5, 4;
    %dup/vec4;
    %pushi/vec4 25, 6, 7;
    %cmp/z;
    %jmp/1 T_6.6, 4;
    %dup/vec4;
    %pushi/vec4 33, 6, 7;
    %cmp/z;
    %jmp/1 T_6.7, 4;
    %dup/vec4;
    %pushi/vec4 41, 6, 7;
    %cmp/z;
    %jmp/1 T_6.8, 4;
    %dup/vec4;
    %pushi/vec4 49, 6, 7;
    %cmp/z;
    %jmp/1 T_6.9, 4;
    %dup/vec4;
    %pushi/vec4 57, 6, 7;
    %cmp/z;
    %jmp/1 T_6.10, 4;
    %dup/vec4;
    %pushi/vec4 65, 4, 7;
    %cmp/z;
    %jmp/1 T_6.11, 4;
    %dup/vec4;
    %pushi/vec4 67, 4, 7;
    %cmp/z;
    %jmp/1 T_6.12, 4;
    %dup/vec4;
    %pushi/vec4 73, 4, 7;
    %cmp/z;
    %jmp/1 T_6.13, 4;
    %dup/vec4;
    %pushi/vec4 75, 4, 7;
    %cmp/z;
    %jmp/1 T_6.14, 4;
    %dup/vec4;
    %pushi/vec4 81, 6, 7;
    %cmp/z;
    %jmp/1 T_6.15, 4;
    %dup/vec4;
    %pushi/vec4 89, 6, 7;
    %cmp/z;
    %jmp/1 T_6.16, 4;
    %dup/vec4;
    %pushi/vec4 97, 6, 7;
    %cmp/z;
    %jmp/1 T_6.17, 4;
    %dup/vec4;
    %pushi/vec4 105, 6, 7;
    %cmp/z;
    %jmp/1 T_6.18, 4;
    %dup/vec4;
    %pushi/vec4 113, 6, 7;
    %cmp/z;
    %jmp/1 T_6.19, 4;
    %dup/vec4;
    %pushi/vec4 121, 6, 7;
    %cmp/z;
    %jmp/1 T_6.20, 4;
    %jmp T_6.21;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843e60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002843280_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028435a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002843a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028422e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842240_0, 0, 1;
    %jmp T_6.21;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002843d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002843960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843e60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002843280_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028435a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002843a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028422e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842240_0, 0, 1;
    %jmp T_6.21;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843e60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002843280_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028435a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002843a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028422e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842240_0, 0, 1;
    %jmp T_6.21;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843e60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002843280_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028435a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002843a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028422e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842240_0, 0, 1;
    %jmp T_6.21;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002843d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002843960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843e60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002843280_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028435a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002843a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028422e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842240_0, 0, 1;
    %jmp T_6.21;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002843d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002843be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002843e60_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000002843280_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028435a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028422e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002842420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842240_0, 0, 1;
    %jmp T_6.21;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002843be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002843e60_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000002843280_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028435a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028422e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842240_0, 0, 1;
    %jmp T_6.21;
T_6.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002843d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002842e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002843be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002843e60_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000002843280_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028435a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028422e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002842420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842240_0, 0, 1;
    %jmp T_6.21;
T_6.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002843d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002842e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002843be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002843e60_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000002843280_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028435a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028422e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842240_0, 0, 1;
    %jmp T_6.21;
T_6.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002842e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002843be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002843e60_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000002843280_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028435a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028422e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842240_0, 0, 1;
    %jmp T_6.21;
T_6.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843e60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002843280_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028435a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002842060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002843a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028422e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842240_0, 0, 1;
    %jmp T_6.21;
T_6.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002843d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002843960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843e60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002843280_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028435a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002843a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028422e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842240_0, 0, 1;
    %jmp T_6.21;
T_6.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843e60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002843280_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028435a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002843a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028422e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842240_0, 0, 1;
    %jmp T_6.21;
T_6.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843e60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002843280_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028435a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002843a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028422e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842240_0, 0, 1;
    %jmp T_6.21;
T_6.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002843d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002843960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843e60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002843280_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028435a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002843a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028422e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842240_0, 0, 1;
    %jmp T_6.21;
T_6.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002843d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002842e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002843be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843e60_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000000002843280_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028435a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028422e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002842420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842240_0, 0, 1;
    %jmp T_6.21;
T_6.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002842e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002843be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843e60_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000000002843280_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028435a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028422e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842240_0, 0, 1;
    %jmp T_6.21;
T_6.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002843d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002843960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843e60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002843280_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028435a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002843a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028422e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842240_0, 0, 1;
    %jmp T_6.21;
T_6.18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002843d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843e60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002843280_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028435a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002843a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028422e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002842240_0, 0, 1;
    %jmp T_6.21;
T_6.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002843d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002842e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002843be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002843e60_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000002843280_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028435a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028422e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002842420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842240_0, 0, 1;
    %jmp T_6.21;
T_6.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002842e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002843be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002843e60_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000002843280_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028435a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002843a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028422e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002842240_0, 0, 1;
    %jmp T_6.21;
T_6.21 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000000002790cc0;
T_7 ;
    %wait E_00000000027be180;
    %load/vec4 v00000000027c7c50_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/z;
    %jmp/1 T_7.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/z;
    %jmp/1 T_7.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 8, 4;
    %cmp/z;
    %jmp/1 T_7.2, 4;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/z;
    %jmp/1 T_7.3, 4;
    %dup/vec4;
    %pushi/vec4 4, 8, 4;
    %cmp/z;
    %jmp/1 T_7.4, 4;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v00000000027c7cf0_0;
    %store/vec4 v00000000027c8970_0, 0, 5;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v00000000027c8970_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_7.6, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c7d90_0, 0, 1;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027c7d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027c8dd0_0, 0, 1;
T_7.7 ;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v00000000027c7cf0_0;
    %store/vec4 v00000000027c8970_0, 0, 5;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v00000000027c8970_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_7.8, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c7d90_0, 0, 1;
T_7.8 ;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v00000000027c8a10_0;
    %pad/u 5;
    %store/vec4 v00000000027c8970_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027c7d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027c8dd0_0, 0, 1;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v00000000027c7cf0_0;
    %load/vec4 v00000000027c8a10_0;
    %pad/u 5;
    %add;
    %store/vec4 v00000000027c8970_0, 0, 5;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v00000000027c8970_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_7.10, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c7d90_0, 0, 1;
T_7.10 ;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v00000000027c7cf0_0;
    %load/vec4 v00000000027c8a10_0;
    %pad/u 5;
    %or;
    %inv;
    %pad/u 4;
    %store/vec4 v00000000027c80b0_0, 0, 4;
    %load/vec4 v00000000027c80b0_0;
    %pad/u 5;
    %store/vec4 v00000000027c8970_0, 0, 5;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %load/vec4 v00000000027c8a10_0;
    %or/r;
    %store/vec4 v00000000027c8dd0_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000002790b40;
T_8 ;
    %wait E_00000000027beb00;
    %load/vec4 v00000000027c8b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000027c7b10_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000000027c9690_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v00000000027c85b0_0;
    %assign/vec4 v00000000027c7b10_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v00000000027c7b10_0;
    %assign/vec4 v00000000027c7b10_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000002774710;
T_9 ;
    %wait E_00000000027bb600;
    %load/vec4 v00000000027edf30_0;
    %inv;
    %load/vec4 v00000000027ee250_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000000002843c80_0;
    %load/vec4 v0000000002843780_0;
    %pad/u 14;
    %ix/vec4 4;
    %store/vec4a v00000000027ed530, 4, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000002774710;
T_10 ;
    %wait E_00000000027bb600;
    %load/vec4 v00000000027edf30_0;
    %inv;
    %load/vec4 v00000000027ee250_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000000002843780_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v00000000027ed530, 4;
    %store/vec4 v00000000028427e0_0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000000000274ca20;
T_11 ;
    %wait E_00000000027bea80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027ec8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027eddf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027ede90_0, 0, 1;
    %load/vec4 v00000000027ee570_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v00000000027ed850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027ec8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027eddf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027ede90_0, 0, 1;
    %jmp T_11.6;
T_11.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027ec8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027eddf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027ede90_0, 0, 1;
    %jmp T_11.6;
T_11.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027ec8b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027eddf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027ede90_0, 0, 1;
    %jmp T_11.6;
T_11.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027ec8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027eddf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027ede90_0, 0, 1;
    %jmp T_11.6;
T_11.6 ;
    %pop/vec4 1;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000000000274c8a0;
T_12 ;
    %vpi_call/w 2 25 "$display", "TIME\011\011\011RESET \011CLOCK \011ACUMULATOR \011ZERO \011CARRY \011IN0 \011IN1 \011IN2 \011OUT0 \011OUT1 \011OUT2" {0 0 0};
    %vpi_call/w 2 27 "$monitor", "%d \011%b \011%b \011%b \011\011%b \011%b \011%b \011%b \011%b \011%b \011%b \011%b", $time, v00000000027ef2c0_0, v00000000027ef0e0_0, v00000000027ed210_0, v00000000027ef720_0, v00000000027ed490_0, v00000000027ed670_0, v00000000027efb80_0, v00000000027f0260_0, v00000000027eebe0_0, v00000000027ef5e0_0, v00000000027f0120_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027ef2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027ef0e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027ef2c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027ef2c0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v00000000027ed670_0, 0, 4;
    %delay 20, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000000027efb80_0, 0, 4;
    %end;
    .thread T_12;
    .scope S_000000000274c8a0;
T_13 ;
    %delay 600, 0;
    %vpi_call/w 2 45 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_000000000274c8a0;
T_14 ;
    %delay 5, 0;
    %load/vec4 v00000000027ef0e0_0;
    %inv;
    %store/vec4 v00000000027ef0e0_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_000000000274c8a0;
T_15 ;
    %vpi_call/w 2 55 "$dumpfile", "dump.lxt2" {0 0 0};
    %vpi_call/w 2 56 "$dumpvars", 32'sb00000000000000000000000000000001 {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "NIBBLER_Testbench.sv";
    "./NIBBLER.sv";
    "./A.sv";
    "./ALU.sv";
    "./BUS_DRIVER.sv";
    "./IN.sv";
    "./FETCH.sv";
    "./FLAGS.sv";
    "./uROM.sv";
    "./PC.sv";
    "./PHASE.sv";
    "./PROG_ROM.sv";
    "./RAM.sv";
