#! 
:ivl_version "13.0 (devel)" "(s20221226-345-gc9548f033)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Users\Mika\PROGRA~1\FPGA\LUSHAY~1\OSS-CA~1\OSS-CA~1\lib\ivl\system.vpi";
:vpi_module "C:\Users\Mika\PROGRA~1\FPGA\LUSHAY~1\OSS-CA~1\OSS-CA~1\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\Mika\PROGRA~1\FPGA\LUSHAY~1\OSS-CA~1\OSS-CA~1\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\Mika\PROGRA~1\FPGA\LUSHAY~1\OSS-CA~1\OSS-CA~1\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\Mika\PROGRA~1\FPGA\LUSHAY~1\OSS-CA~1\OSS-CA~1\lib\ivl\va_math.vpi";
:vpi_module "C:\Users\Mika\PROGRA~1\FPGA\LUSHAY~1\OSS-CA~1\OSS-CA~1\lib\ivl\v2009.vpi";
S_0000000006348000 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000000006348190 .scope module, "DVI_RX_SIM_tb" "DVI_RX_SIM_tb" 3 3;
 .timescale -9 -12;
L_0000000006400088 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v000000000633a6f0_0 .net "O_pll_phase", 3 0, L_0000000006400088;  1 drivers
L_00000000064000d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000000000633b0f0_0 .net "O_pll_phase_lock", 0 0, L_00000000064000d0;  1 drivers
v000000000633ae70_0 .net "O_rgb_b", 7 0, v000000000633a3d0_0;  1 drivers
v000000000633b190_0 .net "O_rgb_clk", 0 0, v000000000633ad30_0;  1 drivers
v000000000633a790_0 .net "O_rgb_de", 0 0, v000000000633af10_0;  1 drivers
v000000000633afb0_0 .net "O_rgb_g", 7 0, v000000000633a470_0;  1 drivers
v000000000633b050_0 .net "O_rgb_hs", 0 0, v000000000633a970_0;  1 drivers
v000000000633a8d0_0 .net "O_rgb_r", 7 0, v000000000633add0_0;  1 drivers
v000000000633ab50_0 .net "O_rgb_vs", 0 0, v000000000633a330_0;  1 drivers
v000000000633abf0_0 .var "clk", 0 0;
v000000000633ac90_0 .var "rst_n", 0 0;
S_0000000006348320 .scope module, "dut" "DVI_RX_SIM" 3 37, 4 1 0, S_0000000006348190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 4 "O_pll_phase";
    .port_info 3 /OUTPUT 1 "O_pll_phase_lock";
    .port_info 4 /OUTPUT 1 "O_rgb_clk";
    .port_info 5 /OUTPUT 1 "O_rgb_vs";
    .port_info 6 /OUTPUT 1 "O_rgb_hs";
    .port_info 7 /OUTPUT 1 "O_rgb_de";
    .port_info 8 /OUTPUT 8 "O_rgb_r";
    .port_info 9 /OUTPUT 8 "O_rgb_g";
    .port_info 10 /OUTPUT 8 "O_rgb_b";
P_000000000635fb90 .param/l "H_ACTIVE" 0 4 2, +C4<00000000000000000000000010000000>;
P_000000000635fbc8 .param/l "H_SYNC_END" 1 4 23, +C4<00000000000000000000000010010000>;
P_000000000635fc00 .param/l "H_SYNC_START" 1 4 22, +C4<00000000000000000000000010001000>;
P_000000000635fc38 .param/l "H_TOTAL" 0 4 3, +C4<00000000000000000000000010010000>;
P_000000000635fc70 .param/l "V_ACTIVE" 0 4 4, +C4<00000000000000000000000000100000>;
P_000000000635fca8 .param/l "V_SYNC_END" 1 4 26, +C4<00000000000000000000000000100011>;
P_000000000635fce0 .param/l "V_SYNC_START" 1 4 25, +C4<00000000000000000000000000100001>;
P_000000000635fd18 .param/l "V_TOTAL" 0 4 5, +C4<00000000000000000000000000101000>;
v000000000633a290_0 .net "O_pll_phase", 3 0, L_0000000006400088;  alias, 1 drivers
v000000000633a5b0_0 .net "O_pll_phase_lock", 0 0, L_00000000064000d0;  alias, 1 drivers
v000000000633a3d0_0 .var "O_rgb_b", 7 0;
v000000000633ad30_0 .var "O_rgb_clk", 0 0;
v000000000633af10_0 .var "O_rgb_de", 0 0;
v000000000633a470_0 .var "O_rgb_g", 7 0;
v000000000633a970_0 .var "O_rgb_hs", 0 0;
v000000000633add0_0 .var "O_rgb_r", 7 0;
v000000000633a330_0 .var "O_rgb_vs", 0 0;
v000000000633aa10_0 .net "clk", 0 0, v000000000633abf0_0;  1 drivers
v000000000633a830_0 .var/2u "hcount", 31 0;
v000000000633aab0_0 .var "pixclk", 0 0;
v000000000633a510_0 .net "rst_n", 0 0, v000000000633ac90_0;  1 drivers
v000000000633a650_0 .var/2u "vcount", 31 0;
E_00000000043e9fc0 .event anyedge, v000000000633af10_0, v000000000633a830_0;
E_00000000043ea000 .event anyedge, v000000000633a830_0, v000000000633a650_0;
E_00000000043ea2c0 .event posedge, v000000000633aa10_0;
E_00000000043e9a40/0 .event negedge, v000000000633a510_0;
E_00000000043e9a40/1 .event posedge, v000000000633aab0_0;
E_00000000043e9a40 .event/or E_00000000043e9a40/0, E_00000000043e9a40/1;
E_00000000043e9340/0 .event negedge, v000000000633a510_0;
E_00000000043e9340/1 .event posedge, v000000000633aa10_0;
E_00000000043e9340 .event/or E_00000000043e9340/0, E_00000000043e9340/1;
    .scope S_0000000006348320;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000633a830_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000633a650_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000633aab0_0, 0, 1;
    %end;
    .thread T_0, $init;
    .scope S_0000000006348320;
T_1 ;
    %wait E_00000000043e9340;
    %load/vec4 v000000000633a510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000633aab0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000000000633aab0_0;
    %inv;
    %assign/vec4 v000000000633aab0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000006348320;
T_2 ;
    %wait E_00000000043e9a40;
    %load/vec4 v000000000633a510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000633a830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000633a650_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000000000633a830_0;
    %cmpi/e 143, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000633a830_0, 0;
    %load/vec4 v000000000633a650_0;
    %cmpi/e 39, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000633a650_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v000000000633a650_0;
    %addi 1, 0, 32;
    %assign/vec4 v000000000633a650_0, 0;
T_2.5 ;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000000000633a830_0;
    %addi 1, 0, 32;
    %assign/vec4 v000000000633a830_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000006348320;
T_3 ;
    %wait E_00000000043ea2c0;
    %load/vec4 v000000000633aab0_0;
    %assign/vec4 v000000000633ad30_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000006348320;
T_4 ;
Ewait_0 .event/or E_00000000043ea000, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000000000633a830_0;
    %cmpi/u 128, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_4.0, 5;
    %load/vec4 v000000000633a650_0;
    %cmpi/u 32, 0, 32;
    %flag_get/vec4 5;
    %and;
T_4.0;
    %store/vec4 v000000000633af10_0, 0, 1;
    %load/vec4 v000000000633a830_0;
    %cmpi/u 136, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_4.1, 5;
    %load/vec4 v000000000633a830_0;
    %cmpi/u 144, 0, 32;
    %flag_get/vec4 5;
    %and;
T_4.1;
    %store/vec4 v000000000633a970_0, 0, 1;
    %load/vec4 v000000000633a650_0;
    %cmpi/u 33, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_4.2, 5;
    %load/vec4 v000000000633a650_0;
    %cmpi/u 35, 0, 32;
    %flag_get/vec4 5;
    %and;
T_4.2;
    %store/vec4 v000000000633a330_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000006348320;
T_5 ;
Ewait_1 .event/or E_00000000043e9fc0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v000000000633af10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000000000633a830_0;
    %parti/s 4, 6, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 0, 0, 24;
    %split/vec4 8;
    %store/vec4 v000000000633a3d0_0, 0, 8;
    %split/vec4 8;
    %store/vec4 v000000000633a470_0, 0, 8;
    %store/vec4 v000000000633add0_0, 0, 8;
    %jmp T_5.10;
T_5.2 ;
    %pushi/vec4 16711680, 0, 24;
    %split/vec4 8;
    %store/vec4 v000000000633a3d0_0, 0, 8;
    %split/vec4 8;
    %store/vec4 v000000000633a470_0, 0, 8;
    %store/vec4 v000000000633add0_0, 0, 8;
    %jmp T_5.10;
T_5.3 ;
    %pushi/vec4 65280, 0, 24;
    %split/vec4 8;
    %store/vec4 v000000000633a3d0_0, 0, 8;
    %split/vec4 8;
    %store/vec4 v000000000633a470_0, 0, 8;
    %store/vec4 v000000000633add0_0, 0, 8;
    %jmp T_5.10;
T_5.4 ;
    %pushi/vec4 255, 0, 24;
    %split/vec4 8;
    %store/vec4 v000000000633a3d0_0, 0, 8;
    %split/vec4 8;
    %store/vec4 v000000000633a470_0, 0, 8;
    %store/vec4 v000000000633add0_0, 0, 8;
    %jmp T_5.10;
T_5.5 ;
    %pushi/vec4 16776960, 0, 24;
    %split/vec4 8;
    %store/vec4 v000000000633a3d0_0, 0, 8;
    %split/vec4 8;
    %store/vec4 v000000000633a470_0, 0, 8;
    %store/vec4 v000000000633add0_0, 0, 8;
    %jmp T_5.10;
T_5.6 ;
    %pushi/vec4 65535, 0, 24;
    %split/vec4 8;
    %store/vec4 v000000000633a3d0_0, 0, 8;
    %split/vec4 8;
    %store/vec4 v000000000633a470_0, 0, 8;
    %store/vec4 v000000000633add0_0, 0, 8;
    %jmp T_5.10;
T_5.7 ;
    %pushi/vec4 16711935, 0, 24;
    %split/vec4 8;
    %store/vec4 v000000000633a3d0_0, 0, 8;
    %split/vec4 8;
    %store/vec4 v000000000633a470_0, 0, 8;
    %store/vec4 v000000000633add0_0, 0, 8;
    %jmp T_5.10;
T_5.8 ;
    %pushi/vec4 8421504, 0, 24;
    %split/vec4 8;
    %store/vec4 v000000000633a3d0_0, 0, 8;
    %split/vec4 8;
    %store/vec4 v000000000633a470_0, 0, 8;
    %store/vec4 v000000000633add0_0, 0, 8;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 24;
    %split/vec4 8;
    %store/vec4 v000000000633a3d0_0, 0, 8;
    %split/vec4 8;
    %store/vec4 v000000000633a470_0, 0, 8;
    %store/vec4 v000000000633add0_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000006348190;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000633abf0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0000000006348190;
T_7 ;
    %delay 10000, 0;
    %load/vec4 v000000000633abf0_0;
    %inv;
    %store/vec4 v000000000633abf0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000006348190;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000633ac90_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000633ac90_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0000000006348190;
T_9 ;
    %delay 1000000000, 0;
    %vpi_call/w 3 54 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000000006348190;
T_10 ;
    %vpi_call/w 3 58 "$dumpfile", "DVI_RX_SIM_tb.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000006348190 {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "C:\Users\Mika\Programmieren\Projects\ch32v003-16x8-SPI-RGB-LED-Matrix\HDMI_to_Matrix_FPGA\Test_Project\DVI_RX_Test\src\dvi_rx\DVI_RX_SIM_tb.sv";
    "C:\Users\Mika\Programmieren\Projects\ch32v003-16x8-SPI-RGB-LED-Matrix\HDMI_to_Matrix_FPGA\Test_Project\DVI_RX_Test\src\dvi_rx\DVI_RX_SIM.sv";
