# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
Clock(R)->Clock(R)	0.897    */0.073         */-0.075        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[4]/D    1
Clock(R)->Clock(R)	0.895    */0.086         */-0.073        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[5]/D    1
Clock(R)->Clock(R)	0.898    */0.088         */-0.075        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[8]/D    1
Clock(R)->Clock(R)	0.895    */0.091         */-0.072        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[6]/D    1
Clock(R)->Clock(R)	0.897    */0.097         */-0.074        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[15]/D    1
Clock(R)->Clock(R)	0.897    */0.098         */-0.074        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[7]/D    1
Clock(R)->Clock(R)	0.895    */0.104         */-0.072        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[16]/D    1
Clock(R)->Clock(R)	0.897    */0.109         */-0.074        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[12]/D    1
Clock(R)->Clock(R)	0.897    */0.116         */-0.074        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[9]/D    1
Clock(R)->Clock(R)	0.897    */0.117         */-0.073        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[11]/D    1
Clock(R)->Clock(R)	0.894    */0.130         */-0.071        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[14]/D    1
Clock(R)->Clock(R)	0.890    */0.161         */-0.068        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[10]/D    1
Clock(R)->Clock(R)	0.897    */0.190         */-0.074        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[19]/D    1
Clock(R)->Clock(R)	0.895    */0.192         */-0.072        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[17]/D    1
Clock(R)->Clock(R)	0.891    */0.193         */-0.068        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[13]/D    1
Clock(R)->Clock(R)	0.896    */0.201         */-0.074        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[18]/D    1
Clock(R)->Clock(R)	0.886    */0.213         */-0.066        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[8]/D    1
Clock(R)->Clock(R)	0.885    */0.227         */-0.065        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[9]/D    1
Clock(R)->Clock(R)	0.887    */0.234         */-0.065        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[5]/D    1
Clock(R)->Clock(R)	0.891    */0.237         */-0.066        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[4]/D    1
Clock(R)->Clock(R)	0.887    */0.244         */-0.065        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[6]/D    1
Clock(R)->Clock(R)	0.884    */0.246         */-0.064        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[7]/D    1
Clock(R)->Clock(R)	0.884    */0.246         */-0.064        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[10]/D    1
Clock(R)->Clock(R)	0.884    */0.248         */-0.064        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[11]/D    1
Clock(R)->Clock(R)	0.886    */0.252         */-0.064        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[2]/D    1
Clock(R)->Clock(R)	0.897    */0.261         */-0.074        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[20]/D    1
Clock(R)->Clock(R)	0.887    */0.263         */-0.064        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[3]/D    1
Clock(R)->Clock(R)	0.885    */0.269         */-0.063        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[3]/D    1
Clock(R)->Clock(R)	0.882    */0.308         */-0.060        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[1]/D    1
Clock(R)->Clock(R)	0.895    */0.313         */-0.063        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[4]/D    1
Clock(R)->Clock(R)	0.896    */0.343         */-0.073        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[0]/D    1
Clock(R)->Clock(R)	0.896    */0.346         */-0.073        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[2]/D    1
Clock(R)->Clock(R)	0.879    */0.352         */-0.057        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[0]/D    1
Clock(R)->Clock(R)	0.904    */0.363         */-0.073        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[7]/D    1
Clock(R)->Clock(R)	0.882    */0.364         */-0.055        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[10]/D    1
Clock(R)->Clock(R)	0.877    */0.371         */-0.055        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[12]/D    1
Clock(R)->Clock(R)	0.892    */0.384         */-0.069        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[5]/D    1
Clock(R)->Clock(R)	0.884    */0.385         */-0.054        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[11]/D    1
Clock(R)->Clock(R)	0.899    */0.385         */-0.070        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[6]/D    1
Clock(R)->Clock(R)	0.888    */0.388         */-0.070        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[4]/D    1
Clock(R)->Clock(R)	0.897    */0.389         */-0.070        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[6]/D    1
Clock(R)->Clock(R)	0.897    */0.392         */-0.070        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[9]/D    1
Clock(R)->Clock(R)	0.879    */0.396         */-0.052        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[7]/D    1
Clock(R)->Clock(R)	0.873    */0.396         */-0.053        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[12]/D    1
Clock(R)->Clock(R)	0.901    */0.399         */-0.069        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[10]/D    1
Clock(R)->Clock(R)	0.896    */0.409         */-0.069        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[1]/D    1
Clock(R)->Clock(R)	0.902    */0.412         */-0.071        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[3]/D    1
Clock(R)->Clock(R)	0.885    */0.417         */-0.066        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[1]/D    1
Clock(R)->Clock(R)	0.897    */0.419         */-0.070        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[2]/D    1
Clock(R)->Clock(R)	0.900    */0.420         */-0.068        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[9]/D    1
Clock(R)->Clock(R)	0.902    */0.426         */-0.071        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[5]/D    1
Clock(R)->Clock(R)	0.898    */0.428         */-0.068        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[8]/D    1
Clock(R)->Clock(R)	0.890    */0.430         */-0.063        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[8]/D    1
Clock(R)->Clock(R)	0.876    */0.434         */-0.052        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[6]/D    1
Clock(R)->Clock(R)	0.902    */0.439         */-0.070        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[0]/D    1
Clock(R)->Clock(R)	0.868    */0.441         */-0.049        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[12]/D    1
Clock(R)->Clock(R)	0.869    */0.448         */-0.050        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[10]/D    1
Clock(R)->Clock(R)	0.880    */0.455         */-0.048        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[12]/D    1
Clock(R)->Clock(R)	0.872    */0.476         */-0.048        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[3]/D    1
Clock(R)->Clock(R)	0.889    */0.484         */-0.059        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[10]/D    1
Clock(R)->Clock(R)	0.871    */0.485         */-0.047        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[0]/D    1
Clock(R)->Clock(R)	0.868    */0.490         */-0.046        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[8]/D    1
Clock(R)->Clock(R)	0.884    */0.492         */-0.057        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[11]/D    1
Clock(R)->Clock(R)	0.888    */0.497         */-0.058        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[7]/D    1
Clock(R)->Clock(R)	0.871    */0.497         */-0.044        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[0]/D    1
Clock(R)->Clock(R)	0.869    */0.519         */-0.042        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[5]/D    1
Clock(R)->Clock(R)	0.887    */0.537         */-0.055        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[12]/D    1
Clock(R)->Clock(R)	0.867    */0.541         */-0.041        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[6]/D    1
Clock(R)->Clock(R)	0.860    */0.560         */-0.040        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[11]/D    1
Clock(R)->Clock(R)	0.864    */0.566         */-0.040        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[1]/D    1
Clock(R)->Clock(R)	0.864    */0.566         */-0.040        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[4]/D    1
Clock(R)->Clock(R)	0.865    */0.573         */-0.038        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[1]/D    1
Clock(R)->Clock(R)	0.864    */0.577         */-0.037        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[8]/D    1
Clock(R)->Clock(R)	0.888    */0.581         */-0.069        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[6]/D    1
Clock(R)->Clock(R)	0.858    */0.585         */-0.038        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[9]/D    1
Clock(R)->Clock(R)	0.863    */0.595         */-0.036        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[3]/D    1
Clock(R)->Clock(R)	0.859    */0.597         */-0.037        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[7]/D    1
Clock(R)->Clock(R)	0.862    */0.602         */-0.035        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[11]/D    1
Clock(R)->Clock(R)	0.861    */0.602         */-0.034        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[4]/D    1
Clock(R)->Clock(R)	0.859    */0.635         */-0.032        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[9]/D    1
Clock(R)->Clock(R)	0.858    */0.642         */-0.034        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[2]/D    1
Clock(R)->Clock(R)	0.859    */0.645         */-0.031        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[2]/D    1
Clock(R)->Clock(R)	0.852    */0.670         */-0.030        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[5]/D    1
Clock(R)->Clock(R)	0.891    */0.675         */-0.068        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[1]/D    1
Clock(R)->Clock(R)	0.884    */0.763         */-0.066        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[12]/D    1
Clock(R)->Clock(R)	0.881    */0.806         */-0.058        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[3]/D    1
Clock(R)->Clock(R)	0.873    */0.854         */-0.050        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[0]/D    1
Clock(R)->Clock(R)	0.871    */0.905         */-0.041        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[11]/D    1
Clock(R)->Clock(R)	0.878    */0.948         */-0.059        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[4]/D    1
Clock(R)->Clock(R)	0.883    */1.074         */-0.050        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[11]/D    1
Clock(R)->Clock(R)	0.865    */1.099         */-0.047        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[5]/D    1
Clock(R)->Clock(R)	0.890    */1.112         */-0.067        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[2]/D    1
Clock(R)->Clock(R)	0.892    */1.116         */-0.064        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[8]/D    1
Clock(R)->Clock(R)	0.841    */1.123         */-0.012        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[10]/D    1
Clock(R)->Clock(R)	0.908    */1.129         */-0.075        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[10]/D    1
Clock(R)->Clock(R)	0.836    */1.173         */-0.017        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[7]/D    1
Clock(R)->Clock(R)	0.899    */1.194         */-0.066        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[8]/D    1
Clock(R)->Clock(R)	0.896    */1.229         */-0.062        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[9]/D    1
Clock(R)->Clock(R)	0.890    */1.465         */-0.068        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[3]/D    1
Clock(R)->Clock(R)	0.893    */1.587         */-0.060        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[6]/D    1
Clock(R)->Clock(R)	0.875    */1.597         */-0.042        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[9]/D    1
Clock(R)->Clock(R)	0.892    */1.606         */-0.070        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[1]/D    1
Clock(R)->Clock(R)	0.891    */1.606         */-0.058        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[5]/D    1
Clock(R)->Clock(R)	0.895    */1.609         */-0.067        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[1]/D    1
Clock(R)->Clock(R)	0.895    */1.633         */-0.062        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[7]/D    1
Clock(R)->Clock(R)	0.894    */1.640         */-0.066        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[2]/D    1
Clock(R)->Clock(R)	0.893    */1.667         */-0.071        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[0]/D    1
Clock(R)->Clock(R)	0.887    */1.688         */-0.059        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[0]/D    1
Clock(R)->Clock(R)	0.895    */1.698         */-0.073        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[2]/D    1
Clock(R)->Clock(R)	-0.300   1.746/*         0.500/*         DC_Out[6]    1
Clock(R)->Clock(R)	-0.300   1.831/*         0.500/*         DC_Out[1]    1
Clock(R)->Clock(R)	0.897    */1.865         */-0.064        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[3]/D    1
Clock(R)->Clock(R)	-0.300   1.935/*         0.500/*         DC_Out[0]    1
Clock(R)->Clock(R)	0.879    */1.967         */-0.051        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[4]/D    1
Clock(R)->Clock(R)	-0.300   */1.987         */0.500         DC_Out[3]    1
Clock(R)->Clock(R)	-0.300   2.121/*         0.500/*         DC_Out[4]    1
Clock(R)->Clock(R)	-0.300   2.189/*         0.500/*         DC_Out[5]    1
Clock(R)->Clock(R)	-0.300   2.225/*         0.500/*         DC_Out[10]    1
Clock(R)->Clock(R)	-0.300   2.256/*         0.500/*         Env_Out[12]    1
Clock(R)->Clock(R)	-0.300   */2.302         */0.500         DC_Out[2]    1
Clock(R)->Clock(R)	-0.300   */2.307         */0.500         DC_Out[8]    1
Clock(R)->Clock(R)	-0.300   */2.309         */0.500         DC_Out[7]    1
Clock(R)->Clock(R)	-0.300   2.321/*         0.500/*         Env_Out[9]    1
Clock(R)->Clock(R)	-0.300   */2.337         */0.500         Env_Out[11]    1
Clock(R)->Clock(R)	-0.300   2.374/*         0.500/*         Env_Out[10]    1
Clock(R)->Clock(R)	-0.300   */2.454         */0.500         DC_Out[11]    1
Clock(R)->Clock(R)	-0.300   2.469/*         0.500/*         DC_Out[12]    1
Clock(R)->Clock(R)	-0.300   2.705/*         0.500/*         Env_Out[6]    1
Clock(R)->Clock(R)	-0.300   2.745/*         0.500/*         Env_Out[7]    1
Clock(R)->Clock(R)	-0.300   */2.773         */0.500         DC_Out[9]    1
Clock(R)->Clock(R)	-0.300   */2.804         */0.500         Env_Out[2]    1
Clock(R)->Clock(R)	-0.300   */2.828         */0.500         Env_Out[8]    1
Clock(R)->Clock(R)	-0.300   */2.834         */0.500         Env_Out[3]    1
Clock(R)->Clock(R)	-0.300   */2.875         */0.500         Env_Out[1]    1
Clock(R)->Clock(R)	-0.300   3.048/*         0.500/*         Env_Out[5]    1
Clock(R)->Clock(R)	-0.300   */3.064         */0.500         Env_Out[4]    1
