// Final output for first OR gate
wire an3;
assign an1 = (p1a & p1b) | (p1c & p1d);
assign an2 = an1;

// Assign outputs of second AND gates to intermediate signals
wire and_a;
wire and_b;
assign and_a = (p2c & p2d);

// Final output for first OR gate with intermediate signals
assign an3 = (an2 | an1) & and_a; // Use the two intermediate signals

// Final output for second OR gate
assign p1y = an3;

wire tmp;
assign tmp = p2a & p2b;
wire and_c;
assign and_c = tmp & an2;

assign p2y = (and_c | (an2 & and_c)); // Use the intermediate signal again

wire and_d;
assign and_d = p2c & p2d;

// Final output for second OR gate with intermediate signals
assign p2y = (p2a & p2b) | (an2 & and_d);