From: Nicolas Ferre <nicolas.ferre@microchip.com>
Subject: Re: [PATCH] ARM: dts: at91: sama5d2: fix EBI/NAND controllers
 declaration
Date: Mon, 10 Jul 2017 11:14:32 +0200
Message-ID: <79fbe342-a4a1-a27d-7cf9-bd26309da67a@microchip.com>
References: <20170707133310.10060-1-ludovic.desroches@microchip.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Return-path: <linux-kernel-owner@vger.kernel.org>
In-Reply-To: <20170707133310.10060-1-ludovic.desroches@microchip.com>
Content-Language: en-US
Sender: linux-kernel-owner@vger.kernel.org
To: Ludovic Desroches <ludovic.desroches@microchip.com>, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, alexandre.belloni@free-electrons.com, boris.brezillon@free-electrons.com
List-Id: devicetree@vger.kernel.org

On 07/07/2017 at 15:33, Ludovic Desroches wrote:
> Fix HSMC interrupt ID, PMECC registers and EBI ones.
> 
> Signed-off-by: Ludovic Desroches <ludovic.desroches@microchip.com>

We need the "Fixes" tags (even if it's for 4.13).
We need to take it  for 4.13-final.

Fixes: d9c41bf30cf8 ("ARM: dts: at91: Declare EBI/NAND controllers")
Acked-by: Nicolas Ferre <nicolas.ferre@microchip.com>

Thanks, regards,

> ---
>  arch/arm/boot/dts/sama5d2.dtsi | 10 +++++-----
>  1 file changed, 5 insertions(+), 5 deletions(-)
> 
> diff --git a/arch/arm/boot/dts/sama5d2.dtsi b/arch/arm/boot/dts/sama5d2.dtsi
> index cc06da394366..4fcd5bb219e3 100644
> --- a/arch/arm/boot/dts/sama5d2.dtsi
> +++ b/arch/arm/boot/dts/sama5d2.dtsi
> @@ -303,7 +303,7 @@
>  			#size-cells = <1>;
>  			atmel,smc = <&hsmc>;
>  			reg = <0x10000000 0x10000000
> -			       0x40000000 0x30000000>;
> +			       0x60000000 0x30000000>;
>  			ranges = <0x0 0x0 0x10000000 0x10000000
>  				  0x1 0x0 0x60000000 0x10000000
>  				  0x2 0x0 0x70000000 0x10000000
> @@ -1050,16 +1050,16 @@
>  			hsmc: hsmc@f8014000 {
>  				compatible = "atmel,sama5d3-smc", "syscon", "simple-mfd";
>  				reg = <0xf8014000 0x1000>;
> -				interrupts = <5 IRQ_TYPE_LEVEL_HIGH 6>;
> +				interrupts = <17 IRQ_TYPE_LEVEL_HIGH 6>;
>  				clocks = <&hsmc_clk>;
>  				#address-cells = <1>;
>  				#size-cells = <1>;
>  				ranges;
>  
> -				pmecc: ecc-engine@ffffc070 {
> +				pmecc: ecc-engine@f8014070 {
>  					compatible = "atmel,sama5d2-pmecc";
> -					reg = <0xffffc070 0x490>,
> -					      <0xffffc500 0x100>;
> +					reg = <0xf8014070 0x490>,
> +					      <0xf8014500 0x100>;
>  				};
>  			};
>  
> 


-- 
Nicolas Ferre
