Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\intelFPGA_lite\18.1.1\ProjetoSemInstruction\ProjetoSemInstruction.qsys --block-symbol-file --output-directory=C:\intelFPGA_lite\18.1.1\ProjetoSemInstruction\ProjetoSemInstruction --family="Cyclone IV E" --part=EP4CE30F23C7
Progress: Loading ProjetoSemInstruction/ProjetoSemInstruction.qsys
Progress: Reading input file
Progress: Adding arbitro_0 [arbitro 1.0]
Progress: Parameterizing module arbitro_0
Progress: Adding botaoDescer [altera_avalon_pio 18.1]
Progress: Parameterizing module botaoDescer
Progress: Adding botaoEntrar [altera_avalon_pio 18.1]
Progress: Parameterizing module botaoEntrar
Progress: Adding botaoSubir [altera_avalon_pio 18.1]
Progress: Parameterizing module botaoSubir
Progress: Adding botaoVoltar [altera_avalon_pio 18.1]
Progress: Parameterizing module botaoVoltar
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding lcd_16207_0 [altera_avalon_lcd_16207 18.1]
Progress: Parameterizing module lcd_16207_0
Progress: Adding ledAzul [altera_avalon_pio 18.1]
Progress: Parameterizing module ledAzul
Progress: Adding ledVerde [altera_avalon_pio 18.1]
Progress: Parameterizing module ledVerde
Progress: Adding ledVermelho [altera_avalon_pio 18.1]
Progress: Parameterizing module ledVermelho
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding uart_0 [altera_avalon_uart 18.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ProjetoSemInstruction.botaoDescer: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ProjetoSemInstruction.botaoEntrar: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ProjetoSemInstruction.botaoSubir: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ProjetoSemInstruction.botaoVoltar: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ProjetoSemInstruction.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: ProjetoSemInstruction.lcd_16207_0: Altera Avalon LCD 16207 will only be supported in Quartus Prime Standard Edition in the future release.
Warning: ProjetoSemInstruction.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\intelFPGA_lite\18.1.1\ProjetoSemInstruction\ProjetoSemInstruction.qsys --synthesis=VERILOG --output-directory=C:\intelFPGA_lite\18.1.1\ProjetoSemInstruction\ProjetoSemInstruction\synthesis --family="Cyclone IV E" --part=EP4CE30F23C7
Progress: Loading ProjetoSemInstruction/ProjetoSemInstruction.qsys
Progress: Reading input file
Progress: Adding arbitro_0 [arbitro 1.0]
Progress: Parameterizing module arbitro_0
Progress: Adding botaoDescer [altera_avalon_pio 18.1]
Progress: Parameterizing module botaoDescer
Progress: Adding botaoEntrar [altera_avalon_pio 18.1]
Progress: Parameterizing module botaoEntrar
Progress: Adding botaoSubir [altera_avalon_pio 18.1]
Progress: Parameterizing module botaoSubir
Progress: Adding botaoVoltar [altera_avalon_pio 18.1]
Progress: Parameterizing module botaoVoltar
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding lcd_16207_0 [altera_avalon_lcd_16207 18.1]
Progress: Parameterizing module lcd_16207_0
Progress: Adding ledAzul [altera_avalon_pio 18.1]
Progress: Parameterizing module ledAzul
Progress: Adding ledVerde [altera_avalon_pio 18.1]
Progress: Parameterizing module ledVerde
Progress: Adding ledVermelho [altera_avalon_pio 18.1]
Progress: Parameterizing module ledVermelho
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding uart_0 [altera_avalon_uart 18.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ProjetoSemInstruction.botaoDescer: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ProjetoSemInstruction.botaoEntrar: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ProjetoSemInstruction.botaoSubir: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ProjetoSemInstruction.botaoVoltar: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ProjetoSemInstruction.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: ProjetoSemInstruction.lcd_16207_0: Altera Avalon LCD 16207 will only be supported in Quartus Prime Standard Edition in the future release.
Warning: ProjetoSemInstruction.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects
Info: ProjetoSemInstruction: Generating ProjetoSemInstruction "ProjetoSemInstruction" for QUARTUS_SYNTH
Warning: ProjetoSemInstruction: "No matching role found for nios2_qsys_0:custom_instruction_master:E_ci_multi_clock (clk)"
Warning: ProjetoSemInstruction: "No matching role found for nios2_qsys_0:custom_instruction_master:E_ci_multi_reset_req (reset_req)"
Warning: ProjetoSemInstruction: "No matching role found for nios2_qsys_0:custom_instruction_master:E_ci_multi_reset (reset)"
Warning: ProjetoSemInstruction: "No matching role found for arbitro_0:nios_custom_instruction_slave:clk_en (clk_en)"
Warning: ProjetoSemInstruction: "No matching role found for arbitro_0:nios_custom_instruction_slave:start (start)"
Warning: ProjetoSemInstruction: "No matching role found for arbitro_0:nios_custom_instruction_slave:done (done)"
Info: arbitro_0: "ProjetoSemInstruction" instantiated arbitro "arbitro_0"
Info: botaoDescer: Starting RTL generation for module 'ProjetoSemInstruction_botaoDescer'
Info: botaoDescer:   Generation command is [exec C:/intelfpga_lite/18.1.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ProjetoSemInstruction_botaoDescer --dir=C:/Users/vanessa/AppData/Local/Temp/alt7938_1218928502224629414.dir/0004_botaoDescer_gen/ --quartus_dir=C:/intelfpga_lite/18.1.1/quartus --verilog --config=C:/Users/vanessa/AppData/Local/Temp/alt7938_1218928502224629414.dir/0004_botaoDescer_gen//ProjetoSemInstruction_botaoDescer_component_configuration.pl  --do_build_sim=0  ]
Info: botaoDescer: Done RTL generation for module 'ProjetoSemInstruction_botaoDescer'
Info: botaoDescer: "ProjetoSemInstruction" instantiated altera_avalon_pio "botaoDescer"
Info: jtag_uart_0: Starting RTL generation for module 'ProjetoSemInstruction_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=ProjetoSemInstruction_jtag_uart_0 --dir=C:/Users/vanessa/AppData/Local/Temp/alt7938_1218928502224629414.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1.1/quartus --verilog --config=C:/Users/vanessa/AppData/Local/Temp/alt7938_1218928502224629414.dir/0005_jtag_uart_0_gen//ProjetoSemInstruction_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'ProjetoSemInstruction_jtag_uart_0'
Info: jtag_uart_0: "ProjetoSemInstruction" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: lcd_16207_0: Starting RTL generation for module 'ProjetoSemInstruction_lcd_16207_0'
Info: lcd_16207_0:   Generation command is [exec C:/intelfpga_lite/18.1.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/intelfpga_lite/18.1.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=ProjetoSemInstruction_lcd_16207_0 --dir=C:/Users/vanessa/AppData/Local/Temp/alt7938_1218928502224629414.dir/0006_lcd_16207_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1.1/quartus --verilog --config=C:/Users/vanessa/AppData/Local/Temp/alt7938_1218928502224629414.dir/0006_lcd_16207_0_gen//ProjetoSemInstruction_lcd_16207_0_component_configuration.pl  --do_build_sim=0  ]
Info: lcd_16207_0: Done RTL generation for module 'ProjetoSemInstruction_lcd_16207_0'
Info: lcd_16207_0: "ProjetoSemInstruction" instantiated altera_avalon_lcd_16207 "lcd_16207_0"
Info: ledAzul: Starting RTL generation for module 'ProjetoSemInstruction_ledAzul'
Info: ledAzul:   Generation command is [exec C:/intelfpga_lite/18.1.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ProjetoSemInstruction_ledAzul --dir=C:/Users/vanessa/AppData/Local/Temp/alt7938_1218928502224629414.dir/0007_ledAzul_gen/ --quartus_dir=C:/intelfpga_lite/18.1.1/quartus --verilog --config=C:/Users/vanessa/AppData/Local/Temp/alt7938_1218928502224629414.dir/0007_ledAzul_gen//ProjetoSemInstruction_ledAzul_component_configuration.pl  --do_build_sim=0  ]
Info: ledAzul: Done RTL generation for module 'ProjetoSemInstruction_ledAzul'
Info: ledAzul: "ProjetoSemInstruction" instantiated altera_avalon_pio "ledAzul"
Info: nios2_qsys_0: Starting RTL generation for module 'ProjetoSemInstruction_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/intelfpga_lite/18.1.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/18.1.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/18.1.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/18.1.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/18.1.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/18.1.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=ProjetoSemInstruction_nios2_qsys_0 --dir=C:/Users/vanessa/AppData/Local/Temp/alt7938_1218928502224629414.dir/0008_nios2_qsys_0_gen/ --quartus_bindir=C:/intelfpga_lite/18.1.1/quartus/bin64 --verilog --config=C:/Users/vanessa/AppData/Local/Temp/alt7938_1218928502224629414.dir/0008_nios2_qsys_0_gen//ProjetoSemInstruction_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2019.02.11 10:51:02 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2019.02.11 10:51:02 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2019.02.11 10:53:00 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/18.1.1/quartus/bin64
Info: nios2_qsys_0: # 2019.02.11 10:53:00 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2019.02.11 10:53:00 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2019.02.11 10:53:01 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2019.02.11 10:53:01 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2019.02.11 10:53:01 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2019.02.11 10:53:01 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2019.02.11 10:53:04 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2019.02.11 10:53:04 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2019.02.11 10:53:09 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'ProjetoSemInstruction_nios2_qsys_0'
Info: nios2_qsys_0: "ProjetoSemInstruction" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'ProjetoSemInstruction_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.1.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ProjetoSemInstruction_onchip_memory2_0 --dir=C:/Users/vanessa/AppData/Local/Temp/alt7938_1218928502224629414.dir/0009_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1.1/quartus --verilog --config=C:/Users/vanessa/AppData/Local/Temp/alt7938_1218928502224629414.dir/0009_onchip_memory2_0_gen//ProjetoSemInstruction_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'ProjetoSemInstruction_onchip_memory2_0'
Info: onchip_memory2_0: "ProjetoSemInstruction" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: uart_0: Starting RTL generation for module 'ProjetoSemInstruction_uart_0'
Info: uart_0:   Generation command is [exec C:/intelfpga_lite/18.1.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/18.1.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=ProjetoSemInstruction_uart_0 --dir=C:/Users/vanessa/AppData/Local/Temp/alt7938_1218928502224629414.dir/0010_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1.1/quartus --verilog --config=C:/Users/vanessa/AppData/Local/Temp/alt7938_1218928502224629414.dir/0010_uart_0_gen//ProjetoSemInstruction_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: uart_0: Done RTL generation for module 'ProjetoSemInstruction_uart_0'
Info: uart_0: "ProjetoSemInstruction" instantiated altera_avalon_uart "uart_0"
Info: nios2_qsys_0_custom_instruction_master_translator: "ProjetoSemInstruction" instantiated altera_customins_master_translator "nios2_qsys_0_custom_instruction_master_translator"
Info: nios2_qsys_0_custom_instruction_master_comb_xconnect: "ProjetoSemInstruction" instantiated altera_customins_xconnect "nios2_qsys_0_custom_instruction_master_comb_xconnect"
Info: nios2_qsys_0_custom_instruction_master_comb_slave_translator0: "ProjetoSemInstruction" instantiated altera_customins_slave_translator "nios2_qsys_0_custom_instruction_master_comb_slave_translator0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "ProjetoSemInstruction" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "ProjetoSemInstruction" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "ProjetoSemInstruction" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/intelFPGA_lite/18.1.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/intelFPGA_lite/18.1.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/intelFPGA_lite/18.1.1/ProjetoSemInstruction/ProjetoSemInstruction/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: ProjetoSemInstruction: Done "ProjetoSemInstruction" with 34 modules, 48 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
