# ==============================================================================
# DPU Custom YOLOv4-tiny â€” .gitignore
# ==============================================================================

# ---- Python ----
__pycache__/
*.py[cod]
*$py.class
*.so
.Python
build/
develop-eggs/
dist/
downloads/
eggs/
.eggs/
lib/
lib64/
parts/
sdist/
var/
wheels/
*.egg-info/
.installed.cfg
*.egg
venv/
ENV/
env/
.ipynb_checkpoints/

# ---- Model weights (large binaries) ----
*.pt
*.pth
*.onnx
*.tflite
*.pb
*.h5
*.weights

# ---- Verilog simulation artifacts ----
*.vvp
*.vcd
*.fst
*.log
sim_out/
sim_mac
image_sim_out/

# ---- Simulation debug/temp files ----
debug_sim_out.txt
sim_log*.txt
vvp_out.txt
vvp_err.txt

# ---- FPGA build outputs ----
fpga/vivado_project/
*.bit
*.bin
*.ltx
*.xpr
*.jou
.Xil/

# ---- Software build outputs ----
*.o
*.a
*.elf
dpu_app_sim
sw/dpu_app_sim
sw/dpu_app.elf

# ---- IDE ----
.vscode/
.idea/
*.swp
*.swo
.claude/

# ---- OS ----
.DS_Store
Thumbs.db
NUL
nul

# ---- Local tool config ----
# Copy .oss_cad_path.example to .oss_cad_path and edit with your path
.oss_cad_path

# ---- External repos (not submodules) ----
verilog-sim-py/

# ---- Temporary / scratch files ----
hello.c
build_hello.bat
rtl/tb/dpu_top_mini_tb.sv
sim_out
