
// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Dec 21 2022 13:05:51 CET (Dec 21 2022 12:05:51 UTC)

// Verification Directory fv/sendFSM 

module sendFSM(actBit, reset, countIn, clk, clkTrans, dataTrans,
     timebaseRst, dataToReg, regRst, dataMUX);
  input actBit, reset, clk;
  input [11:0] countIn;
  output clkTrans, dataTrans, timebaseRst, regRst, dataMUX;
  output [8:0] dataToReg;
  wire actBit, reset, clk;
  wire [11:0] countIn;
  wire clkTrans, dataTrans, timebaseRst, regRst, dataMUX;
  wire [8:0] dataToReg;
  wire [1:0] new_state;
  wire [1:0] state;
  wire UNCONNECTED, \dataToReg[0]_188 , n_0, n_3, n_4, n_6, n_11, n_12;
  wire n_13, n_14, n_15, n_17, n_19;
  assign dataToReg[0] = dataToReg[1];
  assign dataToReg[2] = dataToReg[4];
  assign dataToReg[3] = dataToReg[8];
  assign dataToReg[5] = dataToReg[8];
  assign dataToReg[6] = dataToReg[8];
  assign dataToReg[7] = dataToReg[8];
  LHQD1BWP7T \new_state_reg[0] (.E (regRst), .D (n_17), .Q
       (new_state[0]));
  LHQD1BWP7T \new_state_reg[1] (.E (regRst), .D (n_15), .Q
       (new_state[1]));
  AO221D0BWP7T g468(.A1 (state[0]), .A2 (n_13), .B1 (n_14), .B2 (n_19),
       .C (dataTrans), .Z (n_17));
  OAI21D0BWP7T g469(.A1 (n_14), .A2 (n_13), .B (n_3), .ZN (n_15));
  OAI221D0BWP7T g470(.A1 (n_11), .A2 (countIn[7]), .B1 (countIn[9]),
       .B2 (countIn[10]), .C (n_12), .ZN (n_13));
  OA31D0BWP7T g471(.A1 (countIn[6]), .A2 (n_11), .A3 (n_4), .B
       (countIn[11]), .Z (n_12));
  INVD8BWP7T g472(.I (\dataToReg[0]_188 ), .ZN (dataToReg[1]));
  INVD8BWP7T g474(.I (\dataToReg[0]_188 ), .ZN (dataToReg[4]));
  LHD1BWP7T \dataToReg_reg[0] (.E (regRst), .D (n_6), .Q (UNCONNECTED),
       .QN (\dataToReg[0]_188 ));
  OA21D0BWP7T g478(.A1 (dataTrans), .A2 (clkTrans), .B (actBit), .Z
       (n_6));
  AN4D1BWP7T g477(.A1 (n_0), .A2 (countIn[3]), .A3 (countIn[2]), .A4
       (countIn[1]), .Z (n_4));
  AN2D4BWP7T g484(.A1 (n_3), .A2 (state[0]), .Z (clkTrans));
  AN2D4BWP7T g485(.A1 (n_14), .A2 (state[1]), .Z (dataTrans));
  AN2D4BWP7T g483(.A1 (n_3), .A2 (n_14), .Z (timebaseRst));
  INVD1BWP7T g479(.I (dataMUX), .ZN (regRst));
  AN2D1BWP7T g480(.A1 (countIn[5]), .A2 (countIn[4]), .Z (n_0));
  OR2D0BWP7T g481(.A1 (countIn[10]), .A2 (countIn[8]), .Z (n_11));
  AN2D4BWP7T g482(.A1 (state[1]), .A2 (state[0]), .Z (dataMUX));
  INVD0BWP7T g486(.I (reset), .ZN (n_19));
  DFKCND1BWP7T \state_reg[0] (.CP (clk), .CN (n_19), .D (new_state[0]),
       .Q (state[0]), .QN (n_14));
  DFKCND1BWP7T \state_reg[1] (.CP (clk), .CN (n_19), .D (new_state[1]),
       .Q (state[1]), .QN (n_3));
  TIELBWP7T tie_0_cell(.ZN (dataToReg[8]));
endmodule

