//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_add_exp_ge_lt_masked_fill_mul_neg_pow_relu_sub_3 // -- Begin function triton_poi_fused_add_exp_ge_lt_masked_fill_mul_neg_pow_relu_sub_3
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
                                        // @triton_poi_fused_add_exp_ge_lt_masked_fill_mul_neg_pow_relu_sub_3
.visible .entry triton_poi_fused_add_exp_ge_lt_masked_fill_mul_neg_pow_relu_sub_3(
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_exp_ge_lt_masked_fill_mul_neg_pow_relu_sub_3_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_exp_ge_lt_masked_fill_mul_neg_pow_relu_sub_3_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_exp_ge_lt_masked_fill_mul_neg_pow_relu_sub_3_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_exp_ge_lt_masked_fill_mul_neg_pow_relu_sub_3_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_exp_ge_lt_masked_fill_mul_neg_pow_relu_sub_3_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_exp_ge_lt_masked_fill_mul_neg_pow_relu_sub_3_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_exp_ge_lt_masked_fill_mul_neg_pow_relu_sub_3_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_exp_ge_lt_masked_fill_mul_neg_pow_relu_sub_3_param_7,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_exp_ge_lt_masked_fill_mul_neg_pow_relu_sub_3_param_8,
	.param .u32 triton_poi_fused_add_exp_ge_lt_masked_fill_mul_neg_pow_relu_sub_3_param_9
)
.reqntid 32, 1, 1
{
	.reg .pred 	%p<45>;
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<35>;
	.reg .f32 	%f<229>;
	.reg .b64 	%rd<18>;
	.loc	1 19 0                          // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:19:0

// %bb.0:
	ld.param.u64 	%rd11, [triton_poi_fused_add_exp_ge_lt_masked_fill_mul_neg_pow_relu_sub_3_param_0];
	ld.param.u64 	%rd7, [triton_poi_fused_add_exp_ge_lt_masked_fill_mul_neg_pow_relu_sub_3_param_1];
$L__tmp0:
	.loc	1 21 28                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:21:28
	// begin inline asm
	mov.u32 %r4, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:21:33
	shl.b32 	%r11, %r4, 6;
	ld.param.u64 	%rd8, [triton_poi_fused_add_exp_ge_lt_masked_fill_mul_neg_pow_relu_sub_3_param_2];
	ld.param.u64 	%rd9, [triton_poi_fused_add_exp_ge_lt_masked_fill_mul_neg_pow_relu_sub_3_param_3];
	.loc	1 22 36                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:22:36
	mov.u32 	%r12, %tid.x;
	shl.b32 	%r13, %r12, 1;
	ld.param.u64 	%rd10, [triton_poi_fused_add_exp_ge_lt_masked_fill_mul_neg_pow_relu_sub_3_param_4];
	and.b32  	%r14, %r13, 62;
	.loc	1 22 23                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:22:23
	or.b32  	%r15, %r11, %r14;
	.loc	1 23 21                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:23:21
	setp.lt.s32 	%p1, %r15, 64;
	.loc	1 25 30                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:25:30
	mul.wide.s32 	%rd12, %r15, 4;
	add.s64 	%rd6, %rd11, %rd12;
	.loc	1 25 35                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:25:35
	// begin inline asm
	mov.u32 %r5, 0x0;
	mov.u32 %r6, 0x0;
	@%p1 ld.global.v2.b32 { %r5, %r6 }, [ %rd6 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r5;
	mov.b32 	%f2, %r6;
	mov.pred 	%p2, -1;
	.loc	1 26 19                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:26:19
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p2 ld.global.b32 { %r7 }, [ %rd7 + 0 ];
	// end inline asm
	mov.b32 	%f3, %r7;
	.loc	1 28 19                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:28:19
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p2 ld.global.b32 { %r8 }, [ %rd8 + 0 ];
	// end inline asm
	.loc	1 30 19                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:30:19
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p2 ld.global.b32 { %r9 }, [ %rd9 + 0 ];
	// end inline asm
	mov.b32 	%f46, %r9;
	.loc	1 32 20                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:32:20
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p2 ld.global.b32 { %r10 }, [ %rd10 + 0 ];
	// end inline asm
	mov.b32 	%f47, %r10;
	mov.f32 	%f48, 0f00000000;
	.loc	1 36 12                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:36:12
	sub.f32 	%f49, %f48, %f46;
	.loc	1 37 19                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:37:19
	sub.f32 	%f50, %f1, %f3;
	sub.f32 	%f51, %f2, %f3;
	.loc	1 38 20                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:38:20
	mul.f32 	%f52, %f50, %f50;
	mul.f32 	%f53, %f51, %f51;
	.loc	1 46 13                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:46:13
	sub.f32 	%f56, %f48, %f47;
$L__tmp1:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p6, %f1, 0f00000000;
	setp.lt.f32 	%p7, %f2, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f8, 0f00000000, %f1, %p6;
	mov.f32 	%f59, 0f3ECCCCCD;
$L__tmp2:
	.loc	1 56 33                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:56:33
	cvt.rzi.f32.f32 	%f60, %f59;
	fma.rn.f32 	%f61, %f60, 0fC0000000, 0f3F4CCCCD;
	abs.ftz.f32 	%f10, %f61;
	abs.ftz.f32 	%f11, %f8;
	mov.b32 	%r16, %f11;
	and.b32  	%r17, %r16, 8388607;
	or.b32  	%r18, %r17, 1065353216;
	mov.b32 	%f62, %r18;
	shr.u32 	%r19, %r16, 23;
	cvt.rn.f32.u32 	%f63, %r19;
	add.f32 	%f64, %f63, 0fC2FE0000;
	setp.gt.f32 	%p8, %f62, 0f3FB504F3;
	mul.f32 	%f65, %f62, 0f3F000000;
	add.f32 	%f66, %f64, 0f3F800000;
	selp.f32 	%f67, %f66, %f64, %p8;
	selp.f32 	%f68, %f65, %f62, %p8;
	add.f32 	%f69, %f68, 0fBF800000;
	add.f32 	%f44, %f68, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f43,%f44;
	// end inline asm
	add.f32 	%f70, %f69, %f69;
	mul.f32 	%f71, %f43, %f70;
	mul.f32 	%f72, %f71, %f71;
	mov.f32 	%f73, 0f3C4CAF63;
	mov.f32 	%f74, 0f3B18F0FE;
	fma.rn.ftz.f32 	%f75, %f74, %f72, %f73;
	mov.f32 	%f76, 0f3DAAAABD;
	fma.rn.ftz.f32 	%f77, %f75, %f72, %f76;
	mul.rn.ftz.f32 	%f78, %f77, %f72;
	mul.rn.ftz.f32 	%f79, %f78, %f71;
	neg.f32 	%f80, %f43;
	fma.rn.f32 	%f81, %f80, %f70, %f69;
	add.f32 	%f82, %f81, %f81;
	neg.f32 	%f83, %f71;
	fma.rn.ftz.f32 	%f84, %f83, %f69, %f82;
	mul.rn.ftz.f32 	%f85, %f43, %f84;
	fma.rn.f32 	%f86, %f43, %f70, %f79;
	neg.f32 	%f87, %f86;
	fma.rn.f32 	%f88, %f43, %f70, %f87;
	add.f32 	%f89, %f79, %f88;
	add.f32 	%f90, %f85, %f89;
	add.f32 	%f91, %f86, %f90;
	sub.f32 	%f92, %f86, %f91;
	add.f32 	%f93, %f90, %f92;
	mov.f32 	%f94, 0f3F317200;
	mul.rn.ftz.f32 	%f95, %f67, %f94;
	mov.f32 	%f96, 0f35BFBE8E;
	mul.rn.ftz.f32 	%f97, %f67, %f96;
	add.f32 	%f98, %f95, %f91;
	sub.f32 	%f99, %f95, %f98;
	add.f32 	%f100, %f91, %f99;
	add.f32 	%f101, %f93, %f100;
	add.f32 	%f102, %f97, %f101;
	add.f32 	%f103, %f98, %f102;
	sub.f32 	%f104, %f98, %f103;
	add.f32 	%f105, %f102, %f104;
	mov.f32 	%f106, 0f3F4CCCCD;
	abs.ftz.f32 	%f12, %f106;
	setp.gt.f32 	%p9, %f12, 0f77F684DF;
	selp.f32 	%f13, 0f38CCCCCD, 0f3F4CCCCD, %p9;
	mul.rn.ftz.f32 	%f14, %f13, %f103;
	neg.f32 	%f107, %f14;
	fma.rn.ftz.f32 	%f108, %f13, %f103, %f107;
	fma.rn.ftz.f32 	%f109, %f13, %f105, %f108;
	fma.rn.ftz.f32 	%f15, %f48, %f103, %f109;
	add.rn.ftz.f32 	%f16, %f14, %f15;
	mov.b32 	%r2, %f16;
	setp.eq.s32 	%p10, %r2, 1118925336;
	selp.f32 	%f110, 0f42B17217, %f16, %p10;
	mov.f32 	%f111, 0f3FB8AA3B;
	mul.rn.ftz.f32 	%f112, %f110, %f111;
	cvt.rzi.f32.f32 	%f113, %f112;
	abs.ftz.f32 	%f114, %f113;
	setp.gt.f32 	%p11, %f114, 0f42FC0000;
	mov.f32 	%f115, 0f42FC0000;
	copysign.f32 	%f116, %f113, %f115;
	selp.f32 	%f117, %f116, %f113, %p11;
	mov.f32 	%f118, 0fBF317218;
	fma.rn.ftz.f32 	%f119, %f117, %f118, %f110;
	mov.f32 	%f120, 0f3102E308;
	fma.rn.ftz.f32 	%f121, %f117, %f120, %f119;
	mul.f32 	%f122, %f121, 0f3FB8AA3B;
	add.f32 	%f123, %f117, 0f4B40007F;
	mov.b32 	%r20, %f123;
	shl.b32 	%r21, %r20, 23;
	mov.b32 	%f124, %r21;
	ex2.approx.ftz.f32 	%f125, %f122;
	mul.f32 	%f17, %f125, %f124;
	setp.eq.f32 	%p12, %f17, 0f7F800000;
	mov.f32 	%f225, 0f7F800000;
	@%p12 bra 	$L__BB0_2;
// %bb.1:                               // %__internal_fmad.exit.i.i
	neg.f32 	%f126, %f16;
	add.rn.ftz.f32 	%f127, %f14, %f126;
	add.rn.ftz.f32 	%f128, %f127, %f15;
	add.f32 	%f129, %f128, 0f37000000;
	selp.f32 	%f130, %f129, %f128, %p10;
	fma.rn.ftz.f32 	%f225, %f17, %f130, %f17;
$L__BB0_2:                              // %__internal_accurate_powf.exit.i
	.loc	1 0 0                           // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:0:0
	mul.f32 	%f54, %f52, %f49;
	mul.f32 	%f55, %f53, %f49;
	mul.f32 	%f57, %f52, %f56;
	mul.f32 	%f58, %f53, %f56;
	selp.f32 	%f9, 0f00000000, %f2, %p7;
	.loc	1 56 33                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:56:33
	setp.eq.f32 	%p14, %f10, 0f3F800000;
	setp.eq.f32 	%p15, %f8, 0f00000000;
	add.f32 	%f131, %f8, %f8;
	selp.f32 	%f132, %f131, 0f00000000, %p14;
	selp.f32 	%f226, %f132, %f225, %p15;
	add.f32 	%f133, %f11, %f12;
	mov.b32 	%r22, %f133;
	setp.lt.s32 	%p16, %r22, 2139095040;
	@%p16 bra 	$L__BB0_10;
// %bb.3:                               // %__nv_isnanf.exit.i.i
	setp.nan.f32 	%p17, %f11, %f11;
	@%p17 bra 	$L__BB0_5;
// %bb.4:                               // %__nv_isnanf.exit11.i.i
	setp.num.f32 	%p18, %f12, %f12;
	@%p18 bra 	$L__BB0_6;
	bra.uni 	$L__BB0_5;
$L__BB0_6:                              // %__nv_isinff.exit8.i.i
	setp.neu.f32 	%p19, %f12, 0f7F800000;
	@%p19 bra 	$L__BB0_8;
// %bb.7:                               // %__nv_fabsf.exit5.i.i
	setp.gt.f32 	%p21, %f11, 0f3F800000;
	selp.f32 	%f226, 0f7F800000, 0f00000000, %p21;
	bra.uni 	$L__BB0_10;
$L__BB0_8:                              // %__nv_isinff.exit.i.i
	setp.neu.f32 	%p20, %f11, 0f7F800000;
	@%p20 bra 	$L__BB0_10;
// %bb.9:
	.loc	1 0 33                          // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:0:33
	mov.f32 	%f226, 0f7F800000;
$L__BB0_10:                             // %__nv_powf.exit
	mul.f32 	%f36, %f54, 0f3FB8AA3B;
	mul.f32 	%f38, %f55, 0f3FB8AA3B;
	mul.f32 	%f40, %f57, 0f3FB8AA3B;
	mul.f32 	%f42, %f58, 0f3FB8AA3B;
	.loc	1 56 33                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:56:33
	abs.ftz.f32 	%f24, %f9;
	mov.b32 	%r23, %f24;
	and.b32  	%r24, %r23, 8388607;
	or.b32  	%r25, %r24, 1065353216;
	mov.b32 	%f138, %r25;
	shr.u32 	%r26, %r23, 23;
	cvt.rn.f32.u32 	%f139, %r26;
	add.f32 	%f140, %f139, 0fC2FE0000;
	setp.gt.f32 	%p22, %f138, 0f3FB504F3;
	mul.f32 	%f141, %f138, 0f3F000000;
	add.f32 	%f142, %f140, 0f3F800000;
	selp.f32 	%f143, %f142, %f140, %p22;
	selp.f32 	%f144, %f141, %f138, %p22;
	add.f32 	%f145, %f144, 0fBF800000;
	add.f32 	%f136, %f144, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f135,%f136;
	// end inline asm
	add.f32 	%f146, %f145, %f145;
	mul.f32 	%f147, %f135, %f146;
	mul.f32 	%f148, %f147, %f147;
	fma.rn.ftz.f32 	%f151, %f74, %f148, %f73;
	fma.rn.ftz.f32 	%f153, %f151, %f148, %f76;
	mul.rn.ftz.f32 	%f154, %f153, %f148;
	mul.rn.ftz.f32 	%f155, %f154, %f147;
	neg.f32 	%f156, %f135;
	fma.rn.f32 	%f157, %f156, %f146, %f145;
	add.f32 	%f158, %f157, %f157;
	neg.f32 	%f159, %f147;
	fma.rn.ftz.f32 	%f160, %f159, %f145, %f158;
	mul.rn.ftz.f32 	%f161, %f135, %f160;
	fma.rn.f32 	%f162, %f135, %f146, %f155;
	neg.f32 	%f163, %f162;
	fma.rn.f32 	%f164, %f135, %f146, %f163;
	add.f32 	%f165, %f155, %f164;
	add.f32 	%f166, %f161, %f165;
	add.f32 	%f167, %f162, %f166;
	sub.f32 	%f168, %f162, %f167;
	add.f32 	%f169, %f166, %f168;
	mul.rn.ftz.f32 	%f171, %f143, %f94;
	mul.rn.ftz.f32 	%f173, %f143, %f96;
	add.f32 	%f174, %f171, %f167;
	sub.f32 	%f175, %f171, %f174;
	add.f32 	%f176, %f167, %f175;
	add.f32 	%f177, %f169, %f176;
	add.f32 	%f178, %f173, %f177;
	add.f32 	%f179, %f174, %f178;
	sub.f32 	%f180, %f174, %f179;
	add.f32 	%f181, %f178, %f180;
	mul.rn.ftz.f32 	%f25, %f13, %f179;
	neg.f32 	%f182, %f25;
	fma.rn.ftz.f32 	%f183, %f13, %f179, %f182;
	fma.rn.ftz.f32 	%f184, %f13, %f181, %f183;
	fma.rn.ftz.f32 	%f26, %f48, %f179, %f184;
	add.rn.ftz.f32 	%f27, %f25, %f26;
	mov.b32 	%r3, %f27;
	setp.eq.s32 	%p23, %r3, 1118925336;
	selp.f32 	%f186, 0f42B17217, %f27, %p23;
	mul.rn.ftz.f32 	%f188, %f186, %f111;
	cvt.rzi.f32.f32 	%f189, %f188;
	abs.ftz.f32 	%f190, %f189;
	setp.gt.f32 	%p24, %f190, 0f42FC0000;
	copysign.f32 	%f192, %f189, %f115;
	selp.f32 	%f193, %f192, %f189, %p24;
	fma.rn.ftz.f32 	%f195, %f193, %f118, %f186;
	fma.rn.ftz.f32 	%f197, %f193, %f120, %f195;
	mul.f32 	%f198, %f197, 0f3FB8AA3B;
	add.f32 	%f199, %f193, 0f4B40007F;
	mov.b32 	%r27, %f199;
	shl.b32 	%r28, %r27, 23;
	mov.b32 	%f200, %r28;
	ex2.approx.ftz.f32 	%f201, %f198;
	mul.f32 	%f28, %f201, %f200;
	setp.eq.f32 	%p25, %f28, 0f7F800000;
	mov.f32 	%f227, 0f7F800000;
	@%p25 bra 	$L__BB0_12;
// %bb.11:                              // %__internal_fmad.exit.i.i81
	neg.f32 	%f202, %f27;
	add.rn.ftz.f32 	%f203, %f25, %f202;
	add.rn.ftz.f32 	%f204, %f203, %f26;
	add.f32 	%f205, %f204, 0f37000000;
	selp.f32 	%f206, %f205, %f204, %p23;
	fma.rn.ftz.f32 	%f227, %f28, %f206, %f28;
$L__BB0_12:                             // %__internal_accurate_powf.exit.i56
	.loc	1 0 33                          // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:0:33
	ld.param.u64 	%rd5, [triton_poi_fused_add_exp_ge_lt_masked_fill_mul_neg_pow_relu_sub_3_param_8];
	ld.param.u64 	%rd4, [triton_poi_fused_add_exp_ge_lt_masked_fill_mul_neg_pow_relu_sub_3_param_7];
	ld.param.u64 	%rd3, [triton_poi_fused_add_exp_ge_lt_masked_fill_mul_neg_pow_relu_sub_3_param_6];
	ld.param.u64 	%rd2, [triton_poi_fused_add_exp_ge_lt_masked_fill_mul_neg_pow_relu_sub_3_param_5];
	cvt.s64.s32 	%rd1, %r15;
	// begin inline asm
	ex2.approx.f32 %f35, %f36;
	// end inline asm
	// begin inline asm
	ex2.approx.f32 %f37, %f38;
	// end inline asm
	// begin inline asm
	ex2.approx.f32 %f39, %f40;
	// end inline asm
	// begin inline asm
	ex2.approx.f32 %f41, %f42;
	// end inline asm
	.loc	1 56 33                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:56:33
	setp.eq.f32 	%p28, %f9, 0f00000000;
	add.f32 	%f207, %f9, %f9;
	selp.f32 	%f208, %f207, 0f00000000, %p14;
	selp.f32 	%f228, %f208, %f227, %p28;
	add.f32 	%f209, %f24, %f12;
	mov.b32 	%r29, %f209;
	setp.lt.s32 	%p29, %r29, 2139095040;
	@%p29 bra 	$L__BB0_20;
// %bb.13:                              // %__nv_isnanf.exit.i.i66
	setp.nan.f32 	%p30, %f24, %f24;
	@%p30 bra 	$L__BB0_15;
// %bb.14:                              // %__nv_isnanf.exit11.i.i69
	setp.num.f32 	%p31, %f12, %f12;
	@%p31 bra 	$L__BB0_16;
	bra.uni 	$L__BB0_15;
$L__BB0_16:                             // %__nv_isinff.exit8.i.i72
	setp.neu.f32 	%p32, %f12, 0f7F800000;
	@%p32 bra 	$L__BB0_18;
// %bb.17:                              // %__nv_fabsf.exit5.i.i78
	setp.gt.f32 	%p34, %f24, 0f3F800000;
	selp.f32 	%f228, 0f7F800000, 0f00000000, %p34;
	bra.uni 	$L__BB0_20;
$L__BB0_18:                             // %__nv_isinff.exit.i.i75
	setp.neu.f32 	%p33, %f24, 0f7F800000;
	@%p33 bra 	$L__BB0_20;
// %bb.19:
	.loc	1 0 33                          // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:0:33
	mov.f32 	%f228, 0f7F800000;
$L__BB0_20:                             // %__nv_powf.exit84
	cvt.u32.u64 	%r34, %rd1;
	.loc	1 23 21                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:23:21
	setp.lt.s32 	%p35, %r34, 64;
	.loc	1 56 33                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:56:33
	setp.eq.f32 	%p39, %f8, 0f3F800000;
	selp.f32 	%f211, 0f3F800000, %f226, %p39;
	.loc	1 35 19                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:35:19
	setp.ge.f32 	%p40, %f2, %f3;
	.loc	1 28 19                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:28:19
	mov.b32 	%f212, %r8;
	.loc	1 41 19                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:41:19
	mul.f32 	%f213, %f37, %f212;
	.loc	1 43 34                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:43:34
	selp.f32 	%f214, 0f00000000, %f213, %p40;
	.loc	1 34 18                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:34:18
	setp.lt.f32 	%p41, %f2, %f3;
	.loc	1 45 19                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:45:19
	add.f32 	%f215, %f212, 0fBF800000;
	.loc	1 50 20                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:50:20
	fma.rn.f32 	%f216, %f215, %f41, 0f3F800000;
	.loc	1 51 34                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:51:34
	selp.f32 	%f217, 0f00000000, %f216, %p41;
	.loc	1 52 20                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:52:20
	add.f32 	%f218, %f214, %f217;
	.loc	1 35 19                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:35:19
	setp.ge.f32 	%p42, %f1, %f3;
	.loc	1 41 19                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:41:19
	mul.f32 	%f219, %f35, %f212;
	.loc	1 43 34                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:43:34
	selp.f32 	%f220, 0f00000000, %f219, %p42;
	.loc	1 34 18                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:34:18
	setp.lt.f32 	%p43, %f1, %f3;
	.loc	1 50 20                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:50:20
	fma.rn.f32 	%f221, %f215, %f39, 0f3F800000;
	.loc	1 51 34                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:51:34
	selp.f32 	%f222, 0f00000000, %f221, %p43;
	.loc	1 52 20                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:52:20
	add.f32 	%f223, %f220, %f222;
	.loc	1 56 33                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:56:33
	setp.eq.f32 	%p44, %f9, 0f3F800000;
	selp.f32 	%f224, 0f3F800000, %f228, %p44;
	.loc	1 57 25                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:57:25
	add.s64 	%rd13, %rd2, %rd1;
	.loc	1 57 36                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:57:36
	selp.u16 	%rs3, 1, 0, %p43;
	selp.u16 	%rs4, 1, 0, %p41;
	shl.b16 	%rs5, %rs4, 8;
	or.b16  	%rs1, %rs3, %rs5;
	// begin inline asm
	@%p35 st.global.b16 [ %rd13 + 0 ], { %rs1 };
	// end inline asm
	.loc	1 58 25                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:58:25
	add.s64 	%rd14, %rd3, %rd1;
	.loc	1 58 36                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:58:36
	selp.u16 	%rs6, 1, 0, %p42;
	selp.u16 	%rs7, 1, 0, %p40;
	shl.b16 	%rs8, %rs7, 8;
	or.b16  	%rs2, %rs6, %rs8;
	// begin inline asm
	@%p35 st.global.b16 [ %rd14 + 0 ], { %rs2 };
	// end inline asm
	.loc	1 59 25                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:59:25
	shl.b64 	%rd17, %rd1, 2;
	add.s64 	%rd15, %rd4, %rd17;
	.loc	1 59 37                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:59:37
	mov.b32 	%r30, %f223;
	mov.b32 	%r31, %f218;
	// begin inline asm
	@%p35 st.global.v2.b32 [ %rd15 + 0 ], { %r30, %r31 };
	// end inline asm
	.loc	1 60 25                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:60:25
	add.s64 	%rd16, %rd5, %rd17;
	.loc	1 60 37                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:60:37
	mov.b32 	%r32, %f211;
	mov.b32 	%r33, %f224;
	// begin inline asm
	@%p35 st.global.v2.b32 [ %rd16 + 0 ], { %r32, %r33 };
	// end inline asm
	.loc	1 60 4                          // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:60:4
	ret;
$L__BB0_5:
	.loc	1 56 33                         // cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py:56:33
	add.f32 	%f226, %f8, 0f3F4CCCCD;
	bra.uni 	$L__BB0_10;
$L__BB0_15:
	add.f32 	%f228, %f9, 0f3F4CCCCD;
	bra.uni 	$L__BB0_20;
$L__tmp3:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/og/cogra645a5pdtymj2o4cwhux4ludhg6njvs4z5kwedvluhvi2loc.py"
	.file	2 "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime/triton_helpers.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 210                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0xcb DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 111
.b8 103
.b8 114
.b8 97
.b8 54
.b8 52
.b8 53
.b8 97
.b8 53
.b8 112
.b8 100
.b8 116
.b8 121
.b8 109
.b8 106
.b8 50
.b8 111
.b8 52
.b8 99
.b8 119
.b8 104
.b8 117
.b8 120
.b8 52
.b8 108
.b8 117
.b8 100
.b8 104
.b8 103
.b8 54
.b8 110
.b8 106
.b8 118
.b8 115
.b8 52
.b8 122
.b8 53
.b8 107
.b8 119
.b8 101
.b8 100
.b8 118
.b8 108
.b8 117
.b8 104
.b8 118
.b8 105
.b8 50
.b8 108
.b8 111
.b8 99
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 111
.b8 103
.b8 0
.b8 2                                   // Abbrev [2] 0x63:0x44 DW_TAG_subprogram
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 112
.b8 111
.b8 105
.b8 95
.b8 102
.b8 117
.b8 115
.b8 101
.b8 100
.b8 95
.b8 97
.b8 100
.b8 100
.b8 95
.b8 101
.b8 120
.b8 112
.b8 95
.b8 103
.b8 101
.b8 95
.b8 108
.b8 116
.b8 95
.b8 109
.b8 97
.b8 115
.b8 107
.b8 101
.b8 100
.b8 95
.b8 102
.b8 105
.b8 108
.b8 108
.b8 95
.b8 109
.b8 117
.b8 108
.b8 95
.b8 110
.b8 101
.b8 103
.b8 95
.b8 112
.b8 111
.b8 119
.b8 95
.b8 114
.b8 101
.b8 108
.b8 117
.b8 95
.b8 115
.b8 117
.b8 98
.b8 95
.b8 51
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0xa7:0x2e DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 99                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0xbc:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp2                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 54                                  // DW_AT_call_line
.b8 42                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
