/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [18:0] celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  reg [22:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [14:0] celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_83z;
  wire celloutsig_0_84z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = celloutsig_1_1z ? in_data[110] : celloutsig_1_1z;
  assign celloutsig_0_1z = in_data[73] ? celloutsig_0_0z[7] : celloutsig_0_0z[9];
  assign celloutsig_1_14z = celloutsig_1_11z ? celloutsig_1_5z : in_data[153];
  assign celloutsig_0_16z = celloutsig_0_7z ? celloutsig_0_13z : celloutsig_0_5z;
  assign celloutsig_0_23z = celloutsig_0_14z ? celloutsig_0_12z : celloutsig_0_20z;
  assign celloutsig_0_32z = ~celloutsig_0_21z;
  assign celloutsig_0_34z = ~celloutsig_0_15z;
  assign celloutsig_0_4z = ~in_data[59];
  assign celloutsig_1_0z = ~in_data[148];
  assign celloutsig_0_8z = ~celloutsig_0_0z[14];
  assign celloutsig_0_25z = ~celloutsig_0_24z;
  assign celloutsig_0_3z = celloutsig_0_1z & ~(celloutsig_0_2z);
  assign celloutsig_0_83z = celloutsig_0_32z & ~(celloutsig_0_34z);
  assign celloutsig_0_84z = celloutsig_0_68z & ~(celloutsig_0_29z);
  assign celloutsig_0_7z = celloutsig_0_4z & ~(celloutsig_0_5z);
  assign celloutsig_1_5z = celloutsig_1_1z & ~(celloutsig_1_4z);
  assign celloutsig_1_19z = celloutsig_1_9z & ~(celloutsig_1_3z);
  assign celloutsig_0_11z = celloutsig_0_1z & ~(celloutsig_0_4z);
  assign celloutsig_0_13z = celloutsig_0_0z[8] & ~(celloutsig_0_3z);
  assign celloutsig_0_14z = celloutsig_0_11z & ~(celloutsig_0_2z);
  assign celloutsig_0_15z = celloutsig_0_1z & ~(in_data[6]);
  assign celloutsig_0_27z = celloutsig_0_25z & ~(celloutsig_0_24z);
  assign celloutsig_0_0z = - in_data[92:74];
  assign celloutsig_0_55z = - { in_data[64:51], celloutsig_0_23z };
  assign celloutsig_1_8z = - { in_data[188:186], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_10z = - { celloutsig_0_0z[16], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_17z = - celloutsig_0_0z[17:12];
  assign celloutsig_0_68z = ~^ { celloutsig_0_55z[12:0], celloutsig_0_1z };
  assign celloutsig_1_1z = ~^ { in_data[128:125], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_9z = ~^ { celloutsig_1_8z[5:2], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_1_18z = ~^ { celloutsig_1_8z[5:3], celloutsig_1_14z };
  assign celloutsig_0_12z = ~^ celloutsig_0_10z[6:3];
  assign celloutsig_0_21z = ~^ { celloutsig_0_17z[3:2], celloutsig_0_4z };
  always_latch
    if (clkin_data[64]) celloutsig_1_10z = 5'h00;
    else if (!clkin_data[0]) celloutsig_1_10z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_22z = 23'h000000;
    else if (!celloutsig_1_19z) celloutsig_0_22z = { celloutsig_0_17z[5:1], celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_11z };
  assign celloutsig_0_5z = ~((in_data[46] & celloutsig_0_0z[14]) | (in_data[17] & in_data[68]));
  assign celloutsig_0_6z = ~((celloutsig_0_3z & celloutsig_0_5z) | (celloutsig_0_0z[14] & celloutsig_0_1z));
  assign celloutsig_1_3z = ~((in_data[128] & celloutsig_1_1z) | (in_data[170] & celloutsig_1_0z));
  assign celloutsig_1_4z = ~((celloutsig_1_1z & in_data[151]) | (celloutsig_1_1z & celloutsig_1_3z));
  assign celloutsig_1_11z = ~((celloutsig_1_10z[4] & celloutsig_1_10z[2]) | (celloutsig_1_9z & celloutsig_1_9z));
  assign celloutsig_0_9z = ~((celloutsig_0_0z[15] & celloutsig_0_7z) | (in_data[14] & in_data[58]));
  assign celloutsig_0_18z = ~((celloutsig_0_10z[4] & celloutsig_0_11z) | (celloutsig_0_2z & celloutsig_0_7z));
  assign celloutsig_0_20z = ~((celloutsig_0_13z & celloutsig_0_6z) | (celloutsig_0_13z & celloutsig_0_6z));
  assign celloutsig_0_2z = ~((in_data[73] & celloutsig_0_0z[15]) | (celloutsig_0_0z[9] & in_data[67]));
  assign celloutsig_0_24z = ~((celloutsig_0_2z & celloutsig_0_22z[10]) | (celloutsig_0_6z & celloutsig_0_20z));
  assign celloutsig_0_29z = ~((celloutsig_0_16z & celloutsig_0_27z) | (in_data[43] & celloutsig_0_4z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_83z, celloutsig_0_84z };
endmodule
