/*
 * Copyright (C) 2016  Nexell Co., Ltd.
 *
 * Author: junghyun, kim <jhkim@nexell.co.kr>
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */
#ifndef _S5PXX18_SOC_HDMI_H_
#define _S5PXX18_SOC_HDMI_H_

#include "s5pxx18_soc_disptop.h"

#define PHY_BASEADDR_HDMI_PHY_MODULE	0xc00f0000
#define PHY_BASEADDR_HDMI_LIST	\
		{ PHY_BASEADDR_HDMI_MODULE }

#define HDMI_LINK_INTC_CON_0		(HDMI_ADDR_OFFSET + 0x00000000)
#define HDMI_LINK_INTC_FLAG_0		(HDMI_ADDR_OFFSET + 0x00000004)
#define HDMI_LINK_AESKEY_VALID		(HDMI_ADDR_OFFSET + 0x00000008)
#define HDMI_LINK_HPD				(HDMI_ADDR_OFFSET + 0x0000000C)
#define HDMI_LINK_INTC_CON_1		(HDMI_ADDR_OFFSET + 0x00000010)
#define HDMI_LINK_INTC_FLAG_1		(HDMI_ADDR_OFFSET + 0x00000014)
#define HDMI_LINK_PHY_STATUS_0		(HDMI_ADDR_OFFSET + 0x00000020)
#define HDMI_LINK_PHY_STATUS_CMU	(HDMI_ADDR_OFFSET + 0x00000024)
#define HDMI_LINK_PHY_STATUS_PLL	(HDMI_ADDR_OFFSET + 0x00000028)
#define HDMI_LINK_PHY_CON_0			(HDMI_ADDR_OFFSET + 0x00000030)
#define HDMI_LINK_HPD_CTRL			(HDMI_ADDR_OFFSET + 0x00000040)
#define HDMI_LINK_HPD_STATUS		(HDMI_ADDR_OFFSET + 0x00000044)
#define HDMI_LINK_HPD_TH_x			(HDMI_ADDR_OFFSET + 0x00000050)

#define HDMI_LINK_HDMI_CON_0		(HDMI_ADDR_OFFSET + 0x00010000)
#define HDMI_LINK_HDMI_CON_1		(HDMI_ADDR_OFFSET + 0x00010004)
#define HDMI_LINK_HDMI_CON_2		(HDMI_ADDR_OFFSET + 0x00010008)
#define HDMI_LINK_STATUS			(HDMI_ADDR_OFFSET + 0x00010010)
#define HDMI_LINK_STATUS_EN			(HDMI_ADDR_OFFSET + 0x00010020)

#define HDMI_LINK_HDCP_SHA1_REN0	(HDMI_ADDR_OFFSET + 0x00010024)
#define HDMI_LINK_HDCP_SHA1_REN1	(HDMI_ADDR_OFFSET + 0x00010028)

#define HDMI_LINK_MODE_SEL			(HDMI_ADDR_OFFSET + 0x00010040)
#define HDMI_LINK_ENC_EN			(HDMI_ADDR_OFFSET + 0x00010044)
#define HDMI_LINK_HDMI_YMAX			(HDMI_ADDR_OFFSET + 0x00010060)
#define HDMI_LINK_HDMI_YMIN			(HDMI_ADDR_OFFSET + 0x00010064)
#define HDMI_LINK_HDMI_CMAX			(HDMI_ADDR_OFFSET + 0x00010068)
#define HDMI_LINK_HDMI_CMIN			(HDMI_ADDR_OFFSET + 0x0001006C)
#define HDMI_LINK_H_BLANK_0			(HDMI_ADDR_OFFSET + 0x000100A0)
#define HDMI_LINK_H_BLANK_1			(HDMI_ADDR_OFFSET + 0x000100A4)
#define HDMI_LINK_V2_BLANK_0		(HDMI_ADDR_OFFSET + 0x000100B0)
#define HDMI_LINK_V2_BLANK_1		(HDMI_ADDR_OFFSET + 0x000100B4)
#define HDMI_LINK_V1_BLANK_0		(HDMI_ADDR_OFFSET + 0x000100B8)
#define HDMI_LINK_V1_BLANK_1		(HDMI_ADDR_OFFSET + 0x000100BC)
#define HDMI_LINK_V_LINE_0			(HDMI_ADDR_OFFSET + 0x000100C0)
#define HDMI_LINK_V_LINE_1			(HDMI_ADDR_OFFSET + 0x000100C4)
#define HDMI_LINK_H_LINE_0			(HDMI_ADDR_OFFSET + 0x000100C8)
#define HDMI_LINK_H_LINE_1			(HDMI_ADDR_OFFSET + 0x000100CC)
#define HDMI_LINK_HSYNC_POL			(HDMI_ADDR_OFFSET + 0x000100E0)
#define HDMI_LINK_VSYNC_POL			(HDMI_ADDR_OFFSET + 0x000100E4)
#define HDMI_LINK_INT_PRO_MODE		(HDMI_ADDR_OFFSET + 0x000100E8)
#define HDMI_LINK_SEND_START_0		(HDMI_ADDR_OFFSET + 0x000100F0)
#define HDMI_LINK_SEND_START_1		(HDMI_ADDR_OFFSET + 0x000100F4)
#define HDMI_LINK_SEND_END_0		(HDMI_ADDR_OFFSET + 0x00010100)
#define HDMI_LINK_SEND_END_1		(HDMI_ADDR_OFFSET + 0x00010104)
#define HDMI_LINK_SEND_END_2		(HDMI_ADDR_OFFSET + 0x00010108)
#define HDMI_LINK_V_BLANK_F0_0		(HDMI_ADDR_OFFSET + 0x00010110)
#define HDMI_LINK_V_BLANK_F0_1		(HDMI_ADDR_OFFSET + 0x00010114)
#define HDMI_LINK_V_BLANK_F1_0		(HDMI_ADDR_OFFSET + 0x00010118)
#define HDMI_LINK_V_BLANK_F1_1		(HDMI_ADDR_OFFSET + 0x0001011C)
#define HDMI_LINK_H_SYNC_START_0	(HDMI_ADDR_OFFSET + 0x00010120)
#define HDMI_LINK_H_SYNC_START_1	(HDMI_ADDR_OFFSET + 0x00010124)
#define HDMI_LINK_H_SYNC_END_0		(HDMI_ADDR_OFFSET + 0x00010128)
#define HDMI_LINK_H_SYNC_END_1		(HDMI_ADDR_OFFSET + 0x0001012C)
#define HDMI_LINK_V_SYNC_LINE_BEF_2_0	(HDMI_ADDR_OFFSET + 0x00010130)
#define HDMI_LINK_V_SYNC_LINE_BEF_2_1	(HDMI_ADDR_OFFSET + 0x00010134)
#define HDMI_LINK_V_SYNC_LINE_BEF_1_0		(HDMI_ADDR_OFFSET + 0x00010138)
#define HDMI_LINK_V_SYNC_LINE_BEF_1_1		(HDMI_ADDR_OFFSET + 0x0001013C)
#define HDMI_LINK_V_SYNC_LINE_AFT_2_0		(HDMI_ADDR_OFFSET + 0x00010140)
#define HDMI_LINK_V_SYNC_LINE_AFT_2_1		(HDMI_ADDR_OFFSET + 0x00010144)
#define HDMI_LINK_V_SYNC_LINE_AFT_1_0		(HDMI_ADDR_OFFSET + 0x00010148)
#define HDMI_LINK_V_SYNC_LINE_AFT_1_1		(HDMI_ADDR_OFFSET + 0x0001014C)
#define HDMI_LINK_V_SYNC_LINE_AFT_PXL_2_0	(HDMI_ADDR_OFFSET + 0x00010150)
#define HDMI_LINK_V_SYNC_LINE_AFT_PXL_2_1	(HDMI_ADDR_OFFSET + 0x00010154)
#define HDMI_LINK_V_SYNC_LINE_AFT_PXL_1_0	(HDMI_ADDR_OFFSET + 0x00010158)
#define HDMI_LINK_V_SYNC_LINE_AFT_PXL_1_1	(HDMI_ADDR_OFFSET + 0x0001015C)
#define HDMI_LINK_V_BLANK_F2_0		(HDMI_ADDR_OFFSET + 0x00010160)
#define HDMI_LINK_V_BLANK_F2_1		(HDMI_ADDR_OFFSET + 0x00010164)
#define HDMI_LINK_V_BLANK_F3_0		(HDMI_ADDR_OFFSET + 0x00010168)
#define HDMI_LINK_V_BLANK_F3_1		(HDMI_ADDR_OFFSET + 0x0001016C)
#define HDMI_LINK_V_BLANK_F4_0		(HDMI_ADDR_OFFSET + 0x00010170)
#define HDMI_LINK_V_BLANK_F4_1		(HDMI_ADDR_OFFSET + 0x00010174)
#define HDMI_LINK_V_BLANK_F5_0		(HDMI_ADDR_OFFSET + 0x00010178)
#define HDMI_LINK_V_BLANK_F5_1		(HDMI_ADDR_OFFSET + 0x0001017C)
#define HDMI_LINK_V_SYNC_LINE_AFT_3_0		(HDMI_ADDR_OFFSET + 0x00010180)
#define HDMI_LINK_V_SYNC_LINE_AFT_3_1		(HDMI_ADDR_OFFSET + 0x00010184)
#define HDMI_LINK_V_SYNC_LINE_AFT_4_0		(HDMI_ADDR_OFFSET + 0x00010188)
#define HDMI_LINK_V_SYNC_LINE_AFT_4_1		(HDMI_ADDR_OFFSET + 0x0001018C)
#define HDMI_LINK_V_SYNC_LINE_AFT_5_0		(HDMI_ADDR_OFFSET + 0x00010190)
#define HDMI_LINK_V_SYNC_LINE_AFT_5_1		(HDMI_ADDR_OFFSET + 0x00010194)
#define HDMI_LINK_V_SYNC_LINE_AFT_6_0		(HDMI_ADDR_OFFSET + 0x00010198)
#define HDMI_LINK_V_SYNC_LINE_AFT_6_1		(HDMI_ADDR_OFFSET + 0x0001019C)
#define HDMI_LINK_V_SYNC_LINE_AFT_PXL_3_0	(HDMI_ADDR_OFFSET + 0x000101A0)
#define HDMI_LINK_V_SYNC_LINE_AFT_PXL_3_1	(HDMI_ADDR_OFFSET + 0x000101A4)
#define HDMI_LINK_V_SYNC_LINE_AFT_PXL_4_0	(HDMI_ADDR_OFFSET + 0x000101A8)
#define HDMI_LINK_V_SYNC_LINE_AFT_PXL_4_1	(HDMI_ADDR_OFFSET + 0x000101AC)
#define HDMI_LINK_V_SYNC_LINE_AFT_PXL_5_0	(HDMI_ADDR_OFFSET + 0x000101B0)
#define HDMI_LINK_V_SYNC_LINE_AFT_PXL_5_1	(HDMI_ADDR_OFFSET + 0x000101B4)
#define HDMI_LINK_V_SYNC_LINE_AFT_PXL_6_0	(HDMI_ADDR_OFFSET + 0x000101B8)
#define HDMI_LINK_V_SYNC_LINE_AFT_PXL_6_1	(HDMI_ADDR_OFFSET + 0x000101BC)
#define HDMI_LINK_VACT_SPACE1_0		(HDMI_ADDR_OFFSET + 0x000101C0)
#define HDMI_LINK_VACT_SPACE1_1		(HDMI_ADDR_OFFSET + 0x000101C4)
#define HDMI_LINK_VACT_SPACE2_0		(HDMI_ADDR_OFFSET + 0x000101C8)
#define HDMI_LINK_VACT_SPACE2_1		(HDMI_ADDR_OFFSET + 0x000101CC)
#define HDMI_LINK_VACT_SPACE3_0		(HDMI_ADDR_OFFSET + 0x000101D0)
#define HDMI_LINK_VACT_SPACE3_1		(HDMI_ADDR_OFFSET + 0x000101D4)
#define HDMI_LINK_VACT_SPACE4_0		(HDMI_ADDR_OFFSET + 0x000101D8)
#define HDMI_LINK_VACT_SPACE4_1		(HDMI_ADDR_OFFSET + 0x000101DC)
#define HDMI_LINK_VACT_SPACE5_0		(HDMI_ADDR_OFFSET + 0x000101E0)
#define HDMI_LINK_VACT_SPACE5_1		(HDMI_ADDR_OFFSET + 0x000101E4)
#define HDMI_LINK_VACT_SPACE6_0		(HDMI_ADDR_OFFSET + 0x000101E8)
#define HDMI_LINK_VACT_SPACE6_1		(HDMI_ADDR_OFFSET + 0x000101EC)

#define HDMI_LINK_CSC_MUX		(HDMI_ADDR_OFFSET + 0x000101F0)
#define HDMI_LINK_SYNC_GEN_MUX	(HDMI_ADDR_OFFSET + 0x000101F4)

#define HDMI_LINK_GCP_CON			(HDMI_ADDR_OFFSET + 0x00010200)
#define HDMI_LINK_GCP_BYTE1			(HDMI_ADDR_OFFSET + 0x00010210)
#define HDMI_LINK_GCP_BYTE2			(HDMI_ADDR_OFFSET + 0x00010214)
#define HDMI_LINK_GCP_BYTE3			(HDMI_ADDR_OFFSET + 0x00010218)
#define HDMI_LINK_ASP_CON			(HDMI_ADDR_OFFSET + 0x00010300)
#define HDMI_LINK_ASP_SP_FLAT		(HDMI_ADDR_OFFSET + 0x00010304)
#define HDMI_LINK_ASP_CHCFG0		(HDMI_ADDR_OFFSET + 0x00010310)
#define HDMI_LINK_ASP_CHCFG1		(HDMI_ADDR_OFFSET + 0x00010314)
#define HDMI_LINK_ASP_CHCFG2		(HDMI_ADDR_OFFSET + 0x00010318)
#define HDMI_LINK_ASP_CHCFG3		(HDMI_ADDR_OFFSET + 0x0001031C)
#define HDMI_LINK_ACR_CON			(HDMI_ADDR_OFFSET + 0x00010400)
#define HDMI_LINK_ACR_MCTS0			(HDMI_ADDR_OFFSET + 0x00010410)
#define HDMI_LINK_ACR_MCTS1			(HDMI_ADDR_OFFSET + 0x00010414)
#define HDMI_LINK_ACR_MCTS2			(HDMI_ADDR_OFFSET + 0x00010418)
#define HDMI_LINK_ACR_N0			(HDMI_ADDR_OFFSET + 0x00010430)
#define HDMI_LINK_ACR_N1			(HDMI_ADDR_OFFSET + 0x00010434)
#define HDMI_LINK_ACR_N2			(HDMI_ADDR_OFFSET + 0x00010438)
#define HDMI_LINK_ACP_CON			(HDMI_ADDR_OFFSET + 0x00010500)
#define HDMI_LINK_ACP_TYPE			(HDMI_ADDR_OFFSET + 0x00010514)
#define HDMI_LINK_ACP_DATAX			(HDMI_ADDR_OFFSET + 0x00010520)
#define HDMI_LINK_ISRC_CON			(HDMI_ADDR_OFFSET + 0x00010600)
#define HDMI_LINK_ISRC1_HEADER1		(HDMI_ADDR_OFFSET + 0x00010614)
#define HDMI_LINK_ISRC1_DATAX		(HDMI_ADDR_OFFSET + 0x00010620)
#define HDMI_LINK_ISRC2_DATAX		(HDMI_ADDR_OFFSET + 0x000106A0)
#define HDMI_LINK_AVI_CON			(HDMI_ADDR_OFFSET + 0x00010700)
#define HDMI_LINK_AVI_HEADER0		(HDMI_ADDR_OFFSET + 0x00010710)
#define HDMI_LINK_AVI_HEADER1		(HDMI_ADDR_OFFSET + 0x00010714)
#define HDMI_LINK_AVI_HEADER2		(HDMI_ADDR_OFFSET + 0x00010718)
#define HDMI_LINK_AVI_CHECK_SUM		(HDMI_ADDR_OFFSET + 0x0001071C)
#define HDMI_LINK_AVI_BYTEX			(HDMI_ADDR_OFFSET + 0x00010720)
#define HDMI_LINK_AVI_BYTE00		(HDMI_ADDR_OFFSET + 0x00010720)
#define HDMI_LINK_AVI_BYTE01		(HDMI_ADDR_OFFSET + 0x00010724)
#define HDMI_LINK_AVI_BYTE02		(HDMI_ADDR_OFFSET + 0x00010728)
#define HDMI_LINK_AVI_BYTE03		(HDMI_ADDR_OFFSET + 0x0001073C)
#define HDMI_LINK_AVI_BYTE04		(HDMI_ADDR_OFFSET + 0x00010730)
#define HDMI_LINK_AVI_BYTE05		(HDMI_ADDR_OFFSET + 0x00010734)
#define HDMI_LINK_AVI_BYTE06		(HDMI_ADDR_OFFSET + 0x00010738)
#define HDMI_LINK_AVI_BYTE07		(HDMI_ADDR_OFFSET + 0x0001074C)
#define HDMI_LINK_AVI_BYTE08		(HDMI_ADDR_OFFSET + 0x00010740)
#define HDMI_LINK_AVI_BYTE09		(HDMI_ADDR_OFFSET + 0x00010744)
#define HDMI_LINK_AVI_BYTE10		(HDMI_ADDR_OFFSET + 0x00010748)
#define HDMI_LINK_AVI_BYTE11		(HDMI_ADDR_OFFSET + 0x0001074C)
#define HDMI_LINK_AVI_BYTE12		(HDMI_ADDR_OFFSET + 0x00010750)
#define HDMI_LINK_AUI_CON			(HDMI_ADDR_OFFSET + 0x00010800)
#define HDMI_LINK_AUI_HEADER0		(HDMI_ADDR_OFFSET + 0x00010810)
#define HDMI_LINK_AUI_HEADER1		(HDMI_ADDR_OFFSET + 0x00010814)
#define HDMI_LINK_AUI_HEADER2		(HDMI_ADDR_OFFSET + 0x00010818)
#define HDMI_LINK_AUI_CHECK_SUM		(HDMI_ADDR_OFFSET + 0x0001081C)
#define HDMI_LINK_AUI_BYTEX			(HDMI_ADDR_OFFSET + 0x00010820)
#define HDMI_LINK_MPG_CON			(HDMI_ADDR_OFFSET + 0x00010900)
#define HDMI_LINK_MPG_CHECK_SUM		(HDMI_ADDR_OFFSET + 0x0001091C)
#define HDMI_LINK_MPG_DATAX			(HDMI_ADDR_OFFSET + 0x00010920)
#define HDMI_LINK_SPD_CON			(HDMI_ADDR_OFFSET + 0x00010A00)
#define HDMI_LINK_SPD_HEADER0		(HDMI_ADDR_OFFSET + 0x00010A10)
#define HDMI_LINK_SPD_HEADER1		(HDMI_ADDR_OFFSET + 0x00010A14)
#define HDMI_LINK_SPD_HEADER2		(HDMI_ADDR_OFFSET + 0x00010A18)
#define HDMI_LINK_SPD_DATAX			(HDMI_ADDR_OFFSET + 0x00010A20)
#define HDMI_LINK_GAMUT_CON			(HDMI_ADDR_OFFSET + 0x00010B00)
#define HDMI_LINK_GAMUT_HEADER0		(HDMI_ADDR_OFFSET + 0x00010B10)
#define HDMI_LINK_GAMUT_HEADER1		(HDMI_ADDR_OFFSET + 0x00010B14)
#define HDMI_LINK_GAMUT_HEADER2		(HDMI_ADDR_OFFSET + 0x00010B18)
#define HDMI_LINK_GAMUT_METADATAX	(HDMI_ADDR_OFFSET + 0x00010B20)
#define HDMI_LINK_VSI_CON			(HDMI_ADDR_OFFSET + 0x00010C00)
#define HDMI_LINK_VSI_HEADER0		(HDMI_ADDR_OFFSET + 0x00010C10)
#define HDMI_LINK_VSI_HEADER1		(HDMI_ADDR_OFFSET + 0x00010C14)
#define HDMI_LINK_VSI_HEADER2		(HDMI_ADDR_OFFSET + 0x00010C18)
#define HDMI_LINK_VSI_DATAX			(HDMI_ADDR_OFFSET + 0x00010C20)
#define HDMI_LINK_VSI_DATA00		(HDMI_ADDR_OFFSET + 0x00010C20)
#define HDMI_LINK_VSI_DATA01		(HDMI_ADDR_OFFSET + 0x00010C24)
#define HDMI_LINK_VSI_DATA02		(HDMI_ADDR_OFFSET + 0x00010C28)
#define HDMI_LINK_VSI_DATA03		(HDMI_ADDR_OFFSET + 0x00010C2C)
#define HDMI_LINK_VSI_DATA04		(HDMI_ADDR_OFFSET + 0x00010C30)
#define HDMI_LINK_VSI_DATA05		(HDMI_ADDR_OFFSET + 0x00010C34)
#define HDMI_LINK_VSI_DATA06		(HDMI_ADDR_OFFSET + 0x00010C38)
#define HDMI_LINK_VSI_DATA07		(HDMI_ADDR_OFFSET + 0x00010C3C)
#define HDMI_LINK_VSI_DATA08		(HDMI_ADDR_OFFSET + 0x00010C40)
#define HDMI_LINK_VSI_DATA09		(HDMI_ADDR_OFFSET + 0x00010C44)
#define HDMI_LINK_VSI_DATA10		(HDMI_ADDR_OFFSET + 0x00010C48)
#define HDMI_LINK_VSI_DATA11		(HDMI_ADDR_OFFSET + 0x00010c4c)
#define HDMI_LINK_VSI_DATA12		(HDMI_ADDR_OFFSET + 0x00010C50)
#define HDMI_LINK_VSI_DATA13		(HDMI_ADDR_OFFSET + 0x00010C54)
#define HDMI_LINK_VSI_DATA14		(HDMI_ADDR_OFFSET + 0x00010C58)
#define HDMI_LINK_VSI_DATA15		(HDMI_ADDR_OFFSET + 0x00010C5c)
#define HDMI_LINK_VSI_DATA16		(HDMI_ADDR_OFFSET + 0x00010C60)
#define HDMI_LINK_VSI_DATA17		(HDMI_ADDR_OFFSET + 0x00010C64)
#define HDMI_LINK_VSI_DATA18		(HDMI_ADDR_OFFSET + 0x00010C68)
#define HDMI_LINK_VSI_DATA19		(HDMI_ADDR_OFFSET + 0x00010C6c)
#define HDMI_LINK_VSI_DATA20		(HDMI_ADDR_OFFSET + 0x00010C70)
#define HDMI_LINK_VSI_DATA21		(HDMI_ADDR_OFFSET + 0x00010c74)
#define HDMI_LINK_VSI_DATA22		(HDMI_ADDR_OFFSET + 0x00010C78)
#define HDMI_LINK_VSI_DATA23		(HDMI_ADDR_OFFSET + 0x00010C7c)
#define HDMI_LINK_VSI_DATA24		(HDMI_ADDR_OFFSET + 0x00010C80)
#define HDMI_LINK_VSI_DATA25		(HDMI_ADDR_OFFSET + 0x00010C84)
#define HDMI_LINK_VSI_DATA26		(HDMI_ADDR_OFFSET + 0x00010C88)
#define HDMI_LINK_VSI_DATA27		(HDMI_ADDR_OFFSET + 0x00010C8C)
#define HDMI_LINK_DC_CONTROL		(HDMI_ADDR_OFFSET + 0x00010D00)
#define HDMI_LINK_VIDEO_PATTERN_GEN	(HDMI_ADDR_OFFSET + 0x00010D04)
#define HDMI_LINK_AN_SEED_SEL		(HDMI_ADDR_OFFSET + 0x00010E48)
#define HDMI_LINK_AN_SEED_0			(HDMI_ADDR_OFFSET + 0x00010E58)
#define HDMI_LINK_AN_SEED_1			(HDMI_ADDR_OFFSET + 0x00010E5C)
#define HDMI_LINK_AN_SEED_2			(HDMI_ADDR_OFFSET + 0x00010E60)
#define HDMI_LINK_AN_SEED_3			(HDMI_ADDR_OFFSET + 0x00010E64)
#define HDMI_LINK_HDCP_SHA1_X		(HDMI_ADDR_OFFSET + 0x00017000)

#define HDMI_LINK_HDCP_SHA1_0_0	(HDMI_LINK_HDCP_SHA1_x   + 0x00)
#define HDMI_LINK_HDCP_SHA1_0_1	(HDMI_LINK_HDCP_SHA1_0_0 + 0x04)
#define HDMI_LINK_HDCP_SHA1_0_2	(HDMI_LINK_HDCP_SHA1_0_0 + 0x08)
#define HDMI_LINK_HDCP_SHA1_0_3	(HDMI_LINK_HDCP_SHA1_0_0 + 0x0C)
#define HDMI_LINK_HDCP_SHA1_1_0	(HDMI_LINK_HDCP_SHA1_x   + 0x10)
#define HDMI_LINK_HDCP_SHA1_1_1	(HDMI_LINK_HDCP_SHA1_1_0 + 0x04)
#define HDMI_LINK_HDCP_SHA1_1_2	(HDMI_LINK_HDCP_SHA1_1_0 + 0x08)
#define HDMI_LINK_HDCP_SHA1_1_3	(HDMI_LINK_HDCP_SHA1_1_0 + 0x0C)
#define HDMI_LINK_HDCP_SHA1_2_0	(HDMI_LINK_HDCP_SHA1_x   + 0x20)
#define HDMI_LINK_HDCP_SHA1_2_1	(HDMI_LINK_HDCP_SHA1_2_0 + 0x04)
#define HDMI_LINK_HDCP_SHA1_2_2	(HDMI_LINK_HDCP_SHA1_2_0 + 0x08)
#define HDMI_LINK_HDCP_SHA1_2_3	(HDMI_LINK_HDCP_SHA1_2_0 + 0x0C)
#define HDMI_LINK_HDCP_SHA1_3_0	(HDMI_LINK_HDCP_SHA1_x   + 0x30)
#define HDMI_LINK_HDCP_SHA1_3_1	(HDMI_LINK_HDCP_SHA1_3_0 + 0x04)
#define HDMI_LINK_HDCP_SHA1_3_2	(HDMI_LINK_HDCP_SHA1_3_0 + 0x08)
#define HDMI_LINK_HDCP_SHA1_3_3	(HDMI_LINK_HDCP_SHA1_3_0 + 0x0C)
#define HDMI_LINK_HDCP_SHA1_4_0	(HDMI_LINK_HDCP_SHA1_x   + 0x40)
#define HDMI_LINK_HDCP_SHA1_4_1	(HDMI_LINK_HDCP_SHA1_4_0 + 0x04)
#define HDMI_LINK_HDCP_SHA1_4_2	(HDMI_LINK_HDCP_SHA1_4_0 + 0x08)
#define HDMI_LINK_HDCP_SHA1_4_3	(HDMI_LINK_HDCP_SHA1_4_0 + 0x0C)

#define HDMI_LINK_HDCP_KSV_LIST_X	(HDMI_ADDR_OFFSET + 0x00017050)

#define HDMI_LINK_HDCP_KSV_0_0	(HDMI_LINK_HDCP_KSV_LIST_X + 0x00)
#define HDMI_LINK_HDCP_KSV_0_1	(HDMI_LINK_HDCP_KSV_LIST_X + 0x04)
#define HDMI_LINK_HDCP_KSV_0_2	(HDMI_LINK_HDCP_KSV_LIST_X + 0x08)
#define HDMI_LINK_HDCP_KSV_0_3	(HDMI_LINK_HDCP_KSV_LIST_X + 0x0C)
#define HDMI_LINK_HDCP_KSV_1_0	(HDMI_LINK_HDCP_KSV_LIST_X + 0x10)
#define HDMI_LINK_HDCP_KSV_1_1	(HDMI_LINK_HDCP_KSV_LIST_X + 0x14)

#define HDMI_LINK_HDCP_KSV_LIST_0_0	(HDMI_LINK_HDCP_KSV_LIST_X + 0x00)
#define HDMI_LINK_HDCP_KSV_LIST_0_1	(HDMI_LINK_HDCP_KSV_LIST_X + 0x04)
#define HDMI_LINK_HDCP_KSV_LIST_0_2	(HDMI_LINK_HDCP_KSV_LIST_X + 0x08)
#define HDMI_LINK_HDCP_KSV_LIST_0_3	(HDMI_LINK_HDCP_KSV_LIST_X + 0x0C)
#define HDMI_LINK_HDCP_KSV_LIST_1_0	(HDMI_LINK_HDCP_KSV_LIST_X + 0x10)
#define HDMI_LINK_HDCP_KSV_LIST_1_1	(HDMI_LINK_HDCP_KSV_LIST_X + 0x14)

#define HDMI_LINK_HDCP_KSV_LIST_CON	(HDMI_ADDR_OFFSET + 0x00017064)
#define HDMI_LINK_HDCP_SHA_RESULT	(HDMI_ADDR_OFFSET + 0x00017070)
#define HDMI_LINK_HDCP_CTRL1		(HDMI_ADDR_OFFSET + 0x00017080)
#define HDMI_LINK_HDCP_CTRL2		(HDMI_ADDR_OFFSET + 0x00017084)
#define HDMI_LINK_HDCP_CHECK_RESULT	(HDMI_ADDR_OFFSET + 0x00017090)
#define HDMI_LINK_HDCP_BKSV_X	(HDMI_ADDR_OFFSET + 0x000170A0)

#define HDMI_LINK_HDCP_BKSV0_0	(HDMI_ADDR_OFFSET + 0x000170A0)
#define HDMI_LINK_HDCP_BKSV0_1	(HDMI_ADDR_OFFSET + 0x000170A4)
#define HDMI_LINK_HDCP_BKSV0_2	(HDMI_ADDR_OFFSET + 0x000170A8)
#define HDMI_LINK_HDCP_BKSV0_3	(HDMI_ADDR_OFFSET + 0x000170AC)
#define HDMI_LINK_HDCP_BKSV1	(HDMI_ADDR_OFFSET + 0x000170B0)

#define HDMI_LINK_HDCP_AKSV_X		(HDMI_ADDR_OFFSET + 0x000170C0)
#define HDMI_LINK_HDCP_AN_X			(HDMI_ADDR_OFFSET + 0x000170E0)
#define HDMI_LINK_HDCP_BCAPS		(HDMI_ADDR_OFFSET + 0x00017100)
#define HDMI_LINK_HDCP_BSTATUS_0	(HDMI_ADDR_OFFSET + 0x00017110)
#define HDMI_LINK_HDCP_BSTATUS_1	(HDMI_ADDR_OFFSET + 0x00017114)
#define HDMI_LINK_HDCP_RI_0			(HDMI_ADDR_OFFSET + 0x00017140)
#define HDMI_LINK_HDCP_RI_1			(HDMI_ADDR_OFFSET + 0x00017144)

#define HDMI_LINK_HDCP_OFFSET_TX_0	(HDMI_ADDR_OFFSET + 0x00017160)
#define HDMI_LINK_HDCP_OFFSET_TX_1	(HDMI_ADDR_OFFSET + 0x00017164)
#define HDMI_LINK_HDCP_OFFSET_TX_2	(HDMI_ADDR_OFFSET + 0x00017168)
#define HDMI_LINK_HDCP_OFFSET_TX_3	(HDMI_ADDR_OFFSET + 0x0001716C)
#define HDMI_LINK_HDCP_CYCLE_AA		(HDMI_ADDR_OFFSET + 0x00017170)

#define HDMI_LINK_HDCP_I2C_INT		(HDMI_ADDR_OFFSET + 0x00017180)
#define HDMI_LINK_HDCP_AN_INT		(HDMI_ADDR_OFFSET + 0x00017190)
#define HDMI_LINK_HDCP_WATCHDOG_INT	(HDMI_ADDR_OFFSET + 0x000171A0)
#define HDMI_LINK_HDCP_RI_INT		(HDMI_ADDR_OFFSET + 0x000171B0)
#define HDMI_LINK_HDCP_RI_COMPARE_0	(HDMI_ADDR_OFFSET + 0x000171D0)
#define HDMI_LINK_HDCP_RI_COMPARE_1	(HDMI_ADDR_OFFSET + 0x000171D4)

#define HDMI_LINK_HDCP_RI_INT		(HDMI_ADDR_OFFSET + 0x000171B0)
#define HDMI_LINK_HDCP_RI_COMPARE_0	(HDMI_ADDR_OFFSET + 0x000171D0)
#define HDMI_LINK_HDCP_RI_COMPARE_1	(HDMI_ADDR_OFFSET + 0x000171D4)

#define HDMI_LINK_HDCP_FRAME_COUNT	(HDMI_ADDR_OFFSET + 0x000171E0)
#define HDMI_LINK_RGB_ROUND_EN		(HDMI_ADDR_OFFSET + 0x0001D500)
#define HDMI_LINK_VACT_SPACE_R_0	(HDMI_ADDR_OFFSET + 0x0001D504)
#define HDMI_LINK_VACT_SPACE_R_1	(HDMI_ADDR_OFFSET + 0x0001D508)
#define HDMI_LINK_VACT_SPACE_G_0	(HDMI_ADDR_OFFSET + 0x0001D50C)
#define HDMI_LINK_VACT_SPACE_G_1	(HDMI_ADDR_OFFSET + 0x0001D510)
#define HDMI_LINK_VACT_SPACE_B_0	(HDMI_ADDR_OFFSET + 0x0001D514)
#define HDMI_LINK_VACT_SPACE_B_1	(HDMI_ADDR_OFFSET + 0x0001D518)
#define HDMI_LINK_BLUE_SCREEN_R_0	(HDMI_ADDR_OFFSET + 0x0001D520)
#define HDMI_LINK_BLUE_SCREEN_R_1	(HDMI_ADDR_OFFSET + 0x0001D524)
#define HDMI_LINK_BLUE_SCREEN_G_0	(HDMI_ADDR_OFFSET + 0x0001D528)
#define HDMI_LINK_BLUE_SCREEN_G_1	(HDMI_ADDR_OFFSET + 0x0001D52C)
#define HDMI_LINK_BLUE_SCREEN_B_0	(HDMI_ADDR_OFFSET + 0x0001D530)
#define HDMI_LINK_BLUE_SCREEN_B_1	(HDMI_ADDR_OFFSET + 0x0001D534)
#define HDMI_LINK_AES_START			(HDMI_ADDR_OFFSET +  0x00020000)
#define HDMI_LINK_AES_DATA_SIZE_L	(HDMI_ADDR_OFFSET +  0x00020020)
#define HDMI_LINK_AES_DATA_SIZE_H	(HDMI_ADDR_OFFSET +  0x00020024)
#define HDMI_LINK_AES_DATA			(HDMI_ADDR_OFFSET +  0x00020040)
#define HDMI_LINK_SPDIFIN_CLK_CTRL	(HDMI_ADDR_OFFSET + 0x00030000)
#define HDMI_LINK_SPDIFIN_OP_CTRL          (HDMI_ADDR_OFFSET + 0x00030004)
#define HDMI_LINK_SPDIFIN_IRQ_MASK         (HDMI_ADDR_OFFSET + 0x00030008)
#define HDMI_LINK_SPDIFIN_IRQ_STATUS       (HDMI_ADDR_OFFSET + 0x0003000C)
#define HDMI_LINK_SPDIFIN_CONFIG_1         (HDMI_ADDR_OFFSET + 0x00030010)
#define HDMI_LINK_SPDIFIN_CONFIG_2         (HDMI_ADDR_OFFSET + 0x00030014)
#define HDMI_LINK_SPDIFIN_USER_VALUE_1     (HDMI_ADDR_OFFSET + 0x00030020)
#define HDMI_LINK_SPDIFIN_USER_VALUE_2     (HDMI_ADDR_OFFSET + 0x00030024)
#define HDMI_LINK_SPDIFIN_USER_VALUE_3     (HDMI_ADDR_OFFSET + 0x00030028)
#define HDMI_LINK_SPDIFIN_USER_VALUE_4     (HDMI_ADDR_OFFSET + 0x0003002C)
#define HDMI_LINK_SPDIFIN_CH_STATUS_0_1    (HDMI_ADDR_OFFSET + 0x00030030)
#define HDMI_LINK_SPDIFIN_CH_STATUS_0_2    (HDMI_ADDR_OFFSET + 0x00030034)
#define HDMI_LINK_SPDIFIN_CH_STATUS_0_3    (HDMI_ADDR_OFFSET + 0x00030038)
#define HDMI_LINK_SPDIFIN_CH_STATUS_0_4    (HDMI_ADDR_OFFSET + 0x0003003C)
#define HDMI_LINK_SPDIFIN_CH_STATUS_1      (HDMI_ADDR_OFFSET + 0x00030040)
#define HDMI_LINK_SPDIFIN_FRAME_PERIOD_1   (HDMI_ADDR_OFFSET + 0x00030048)
#define HDMI_LINK_SPDIFIN_FRAME_PERIOD_2   (HDMI_ADDR_OFFSET + 0x0003004C)
#define HDMI_LINK_SPDIFIN_PC_INFO_1        (HDMI_ADDR_OFFSET + 0x00030050)
#define HDMI_LINK_SPDIFIN_PC_INFO_2        (HDMI_ADDR_OFFSET + 0x00030054)
#define HDMI_LINK_SPDIFIN_PD_INFO_1        (HDMI_ADDR_OFFSET + 0x00030058)
#define HDMI_LINK_SPDIFIN_PD_INFO_2        (HDMI_ADDR_OFFSET + 0x0003005C)
#define HDMI_LINK_SPDIFIN_DATA_BUF_0_1     (HDMI_ADDR_OFFSET + 0x00030060)
#define HDMI_LINK_SPDIFIN_DATA_BUF_0_2     (HDMI_ADDR_OFFSET + 0x00030064)
#define HDMI_LINK_SPDIFIN_DATA_BUF_0_3     (HDMI_ADDR_OFFSET + 0x00030068)
#define HDMI_LINK_SPDIFIN_USER_BUF_0       (HDMI_ADDR_OFFSET + 0x0003006C)
#define HDMI_LINK_SPDIFIN_DATA_BUF_1_1     (HDMI_ADDR_OFFSET + 0x00030070)
#define HDMI_LINK_SPDIFIN_DATA_BUF_1_2     (HDMI_ADDR_OFFSET + 0x00030074)
#define HDMI_LINK_SPDIFIN_DATA_BUF_1_3     (HDMI_ADDR_OFFSET + 0x00030078)
#define HDMI_LINK_SPDIFIN_USER_BUF_1       (HDMI_ADDR_OFFSET + 0x0003007C)
#define HDMI_LINK_I2S_CLK_CON         (HDMI_ADDR_OFFSET + 0x00040000)
#define HDMI_LINK_I2S_CON_1           (HDMI_ADDR_OFFSET + 0x00040004)
#define HDMI_LINK_I2S_CON_2           (HDMI_ADDR_OFFSET + 0x00040008)
#define HDMI_LINK_I2S_PIN_SEL_0       (HDMI_ADDR_OFFSET + 0x0004000C)
#define HDMI_LINK_I2S_PIN_SEL_1       (HDMI_ADDR_OFFSET + 0x00040010)
#define HDMI_LINK_I2S_PIN_SEL_2       (HDMI_ADDR_OFFSET + 0x00040014)
#define HDMI_LINK_I2S_PIN_SEL_3       (HDMI_ADDR_OFFSET + 0x00040018)
#define HDMI_LINK_I2S_DSD_CON         (HDMI_ADDR_OFFSET + 0x0004001C)
#define HDMI_LINK_I2S_MUX_CON         (HDMI_ADDR_OFFSET + 0x00040020)
#define HDMI_LINK_I2S_CH_ST_CON       (HDMI_ADDR_OFFSET + 0x00040024)
#define HDMI_LINK_I2S_CH_ST_0         (HDMI_ADDR_OFFSET + 0x00040028)
#define HDMI_LINK_I2S_CH_ST_1         (HDMI_ADDR_OFFSET + 0x0004002C)
#define HDMI_LINK_I2S_CH_ST_2         (HDMI_ADDR_OFFSET + 0x00040030)
#define HDMI_LINK_I2S_CH_ST_3         (HDMI_ADDR_OFFSET + 0x00040034)
#define HDMI_LINK_I2S_CH_ST_4         (HDMI_ADDR_OFFSET + 0x00040038)
#define HDMI_LINK_I2S_CH_ST_SH_0      (HDMI_ADDR_OFFSET + 0x0004003C)
#define HDMI_LINK_I2S_CH_ST_SH_1      (HDMI_ADDR_OFFSET + 0x00040040)
#define HDMI_LINK_I2S_CH_ST_SH_2      (HDMI_ADDR_OFFSET + 0x00040044)
#define HDMI_LINK_I2S_CH_ST_SH_3      (HDMI_ADDR_OFFSET + 0x00040048)
#define HDMI_LINK_I2S_CH_ST_SH_4      (HDMI_ADDR_OFFSET + 0x0004004C)
#define HDMI_LINK_I2S_VD_DATA         (HDMI_ADDR_OFFSET + 0x00040050)
#define HDMI_LINK_I2S_MUX_CH          (HDMI_ADDR_OFFSET + 0x00040054)
#define HDMI_LINK_I2S_MUX_CUV         (HDMI_ADDR_OFFSET + 0x00040058)
#define HDMI_LINK_I2S_CH0_L_0         (HDMI_ADDR_OFFSET + 0x00040064)
#define HDMI_LINK_I2S_CH0_L_1         (HDMI_ADDR_OFFSET + 0x00040068)
#define HDMI_LINK_I2S_CH0_L_2         (HDMI_ADDR_OFFSET + 0x0004006C)
#define HDMI_LINK_I2S_CH0_R_0         (HDMI_ADDR_OFFSET + 0x00040074)
#define HDMI_LINK_I2S_CH0_R_1         (HDMI_ADDR_OFFSET + 0x00040078)
#define HDMI_LINK_I2S_CH0_R_2         (HDMI_ADDR_OFFSET + 0x0004007C)
#define HDMI_LINK_I2S_CH0_R_3         (HDMI_ADDR_OFFSET + 0x00040080)
#define HDMI_LINK_I2S_CH1_L_0         (HDMI_ADDR_OFFSET + 0x00040084)
#define HDMI_LINK_I2S_CH1_L_1         (HDMI_ADDR_OFFSET + 0x00040088)
#define HDMI_LINK_I2S_CH1_L_2         (HDMI_ADDR_OFFSET + 0x0004008C)
#define HDMI_LINK_I2S_CH1_L_3         (HDMI_ADDR_OFFSET + 0x00040090)
#define HDMI_LINK_I2S_CH1_R_0         (HDMI_ADDR_OFFSET + 0x00040094)
#define HDMI_LINK_I2S_CH1_R_1         (HDMI_ADDR_OFFSET + 0x00040098)
#define HDMI_LINK_I2S_CH1_R_2         (HDMI_ADDR_OFFSET + 0x0004009C)
#define HDMI_LINK_I2S_CH1_R_3         (HDMI_ADDR_OFFSET + 0x000400A0)
#define HDMI_LINK_I2S_CH2_L_0         (HDMI_ADDR_OFFSET + 0x000400A4)
#define HDMI_LINK_I2S_CH2_L_1         (HDMI_ADDR_OFFSET + 0x000400A8)
#define HDMI_LINK_I2S_CH2_L_2         (HDMI_ADDR_OFFSET + 0x000400AC)
#define HDMI_LINK_I2S_CH2_L_3         (HDMI_ADDR_OFFSET + 0x000400B0)
#define HDMI_LINK_I2S_CH2_R_0         (HDMI_ADDR_OFFSET + 0x000400B4)
#define HDMI_LINK_I2S_CH2_R_1         (HDMI_ADDR_OFFSET + 0x000400B8)
#define HDMI_LINK_I2S_CH2_R_2         (HDMI_ADDR_OFFSET + 0x000400BC)
#define HDMI_LINK_I2S_CH2_R_3         (HDMI_ADDR_OFFSET + 0x000400C0)
#define HDMI_LINK_I2S_CH3_L_0         (HDMI_ADDR_OFFSET + 0x000400C4)
#define HDMI_LINK_I2S_CH3_L_1         (HDMI_ADDR_OFFSET + 0x000400C8)
#define HDMI_LINK_I2S_CH3_L_2         (HDMI_ADDR_OFFSET + 0x000400CC)
#define HDMI_LINK_I2S_CH3_R_0         (HDMI_ADDR_OFFSET + 0x000400D0)
#define HDMI_LINK_I2S_CH3_R_1         (HDMI_ADDR_OFFSET + 0x000400D4)
#define HDMI_LINK_I2S_CH3_R_2         (HDMI_ADDR_OFFSET + 0x000400D8)
#define HDMI_LINK_I2S_CUV_L_R         (HDMI_ADDR_OFFSET + 0x000400DC)

#define HDMI_CEC_TX_STATUS_0         (OTHER_ADDR_OFFSET + 0x00000000)
#define HDMI_CEC_TX_STATUS_1         (OTHER_ADDR_OFFSET + 0x00000004)
#define HDMI_CEC_RX_STATUS_0         (OTHER_ADDR_OFFSET + 0x00000008)
#define HDMI_CEC_RX_STATUS_1         (OTHER_ADDR_OFFSET + 0x0000000C)
#define HDMI_CEC_INTR_MASK           (OTHER_ADDR_OFFSET + 0x00000010)
#define HDMI_CEC_INTR_CLEAR          (OTHER_ADDR_OFFSET + 0x00000014)
#define HDMI_CEC_LOGIC_ADDR          (OTHER_ADDR_OFFSET + 0x00000020)
#define HDMI_CEC_DIVISOR_0           (OTHER_ADDR_OFFSET + 0x00000030)
#define HDMI_CEC_DIVISOR_1           (OTHER_ADDR_OFFSET + 0x00000034)
#define HDMI_CEC_DIVISOR_2           (OTHER_ADDR_OFFSET + 0x00000038)
#define HDMI_CEC_DIVISOR_3           (OTHER_ADDR_OFFSET + 0x0000003C)
#define HDMI_CEC_TX_CTRL             (OTHER_ADDR_OFFSET + 0x00000040)
#define HDMI_CEC_TX_BYTE_NUM         (OTHER_ADDR_OFFSET + 0x00000044)
#define HDMI_CEC_TX_STATUS_2         (OTHER_ADDR_OFFSET + 0x00000060)
#define HDMI_CEC_TX_STATUS_3         (OTHER_ADDR_OFFSET + 0x00000064)
#define HDMI_CEC_TX_BUFFER_x         (OTHER_ADDR_OFFSET + 0x00000080)
#define HDMI_CEC_TX_BUFFER00         (OTHER_ADDR_OFFSET + 0x00000080)
#define HDMI_CEC_RX_CTRL             (OTHER_ADDR_OFFSET + 0x000000C0)
#define HDMI_CEC_RX_STATUS_2         (OTHER_ADDR_OFFSET + 0x000000E0)
#define HDMI_CEC_RX_STATUS_3         (OTHER_ADDR_OFFSET + 0x000000E4)
#define HDMI_CEC_RX_BUFFER_x         (OTHER_ADDR_OFFSET + 0x00000100)
#define HDMI_CEC_FILTER_CTRL         (OTHER_ADDR_OFFSET + 0x00000180)
#define HDMI_CEC_FILTER_TH           (OTHER_ADDR_OFFSET + 0x00000184)

#ifdef CONFIG_MACH_S5P6818
#define HDMI_PHY_OFFSET             \
	(PHY_BASEADDR_HDMI_PHY_MODULE - PHY_BASEADDR_HDMI_MODULE)
#else
#define HDMI_PHY_OFFSET			0x400
#endif

#define HDMI_PHY_REG00 (OTHER_ADDR_OFFSET + HDMI_PHY_OFFSET + 0x00000000)
#define HDMI_PHY_REG04 (OTHER_ADDR_OFFSET + HDMI_PHY_OFFSET + 0x00000004)
#define HDMI_PHY_REG08 (OTHER_ADDR_OFFSET + HDMI_PHY_OFFSET + 0x00000008)
#define HDMI_PHY_REG0C (OTHER_ADDR_OFFSET + HDMI_PHY_OFFSET + 0x0000000C)
#define HDMI_PHY_REG10 (OTHER_ADDR_OFFSET + HDMI_PHY_OFFSET + 0x00000010)
#define HDMI_PHY_REG14 (OTHER_ADDR_OFFSET + HDMI_PHY_OFFSET + 0x00000014)
#define HDMI_PHY_REG18 (OTHER_ADDR_OFFSET + HDMI_PHY_OFFSET + 0x00000018)
#define HDMI_PHY_REG1C (OTHER_ADDR_OFFSET + HDMI_PHY_OFFSET + 0x0000001C)
#define HDMI_PHY_REG20 (OTHER_ADDR_OFFSET + HDMI_PHY_OFFSET + 0x00000020)
#define HDMI_PHY_REG24 (OTHER_ADDR_OFFSET + HDMI_PHY_OFFSET + 0x00000024)
#define HDMI_PHY_REG28 (OTHER_ADDR_OFFSET + HDMI_PHY_OFFSET + 0x00000028)
#define HDMI_PHY_REG2C (OTHER_ADDR_OFFSET + HDMI_PHY_OFFSET + 0x0000002C)
#define HDMI_PHY_REG30 (OTHER_ADDR_OFFSET + HDMI_PHY_OFFSET + 0x00000030)
#define HDMI_PHY_REG34 (OTHER_ADDR_OFFSET + HDMI_PHY_OFFSET + 0x00000034)
#define HDMI_PHY_REG38 (OTHER_ADDR_OFFSET + HDMI_PHY_OFFSET + 0x00000038)
#define HDMI_PHY_REG3C (OTHER_ADDR_OFFSET + HDMI_PHY_OFFSET + 0x0000003C)
#define HDMI_PHY_REG40 (OTHER_ADDR_OFFSET + HDMI_PHY_OFFSET + 0x00000040)
#define HDMI_PHY_REG44 (OTHER_ADDR_OFFSET + HDMI_PHY_OFFSET + 0x00000044)
#define HDMI_PHY_REG48 (OTHER_ADDR_OFFSET + HDMI_PHY_OFFSET + 0x00000048)
#define HDMI_PHY_REG4C (OTHER_ADDR_OFFSET + HDMI_PHY_OFFSET + 0x0000004C)
#define HDMI_PHY_REG50 (OTHER_ADDR_OFFSET + HDMI_PHY_OFFSET + 0x00000050)
#define HDMI_PHY_REG54 (OTHER_ADDR_OFFSET + HDMI_PHY_OFFSET + 0x00000054)
#define HDMI_PHY_REG58 (OTHER_ADDR_OFFSET + HDMI_PHY_OFFSET + 0x00000058)
#define HDMI_PHY_REG5C (OTHER_ADDR_OFFSET + HDMI_PHY_OFFSET + 0x0000005C)
#define HDMI_PHY_REG60 (OTHER_ADDR_OFFSET + HDMI_PHY_OFFSET + 0x00000060)
#define HDMI_PHY_REG64 (OTHER_ADDR_OFFSET + HDMI_PHY_OFFSET + 0x00000064)
#define HDMI_PHY_REG68 (OTHER_ADDR_OFFSET + HDMI_PHY_OFFSET + 0x00000068)
#define HDMI_PHY_REG6C (OTHER_ADDR_OFFSET + HDMI_PHY_OFFSET + 0x0000006C)
#define HDMI_PHY_REG70 (OTHER_ADDR_OFFSET + HDMI_PHY_OFFSET + 0x00000070)
#define HDMI_PHY_REG74 (OTHER_ADDR_OFFSET + HDMI_PHY_OFFSET + 0x00000074)
#define HDMI_PHY_REG78 (OTHER_ADDR_OFFSET + HDMI_PHY_OFFSET + 0x00000078)
#define HDMI_PHY_REG7C (OTHER_ADDR_OFFSET + HDMI_PHY_OFFSET + 0x0000007C)
#define HDMI_PHY_REG80 (OTHER_ADDR_OFFSET + HDMI_PHY_OFFSET + 0x00000080)
#define HDMI_PHY_REG84 (OTHER_ADDR_OFFSET + HDMI_PHY_OFFSET + 0x00000084)
#define HDMI_PHY_REG88 (OTHER_ADDR_OFFSET + HDMI_PHY_OFFSET + 0x00000088)
#define HDMI_PHY_REG8C (OTHER_ADDR_OFFSET + HDMI_PHY_OFFSET + 0x0000008C)
#define HDMI_PHY_REG90 (OTHER_ADDR_OFFSET + HDMI_PHY_OFFSET + 0x00000090)

enum hdmi_reset {
	i_nRST = 0,
	i_nRST_VIDEO = 1,
	i_nRST_SPDIF = 2,
	i_nRST_TMDS = 3,
	i_nRST_PHY = 4,
};

/*
 * Bit definition part
 */

/* AVI bit definition */
#define HDMI_AVI_CON_DO_NOT_TRANSMIT	(0 << 1)
#define HDMI_AVI_CON_EVERY_VSYNC		(1 << 1)
#define AVI_ACTIVE_FORMAT_VALID			(1 << 4)
#define AVI_UNDERSCANNED_DISPLAY_VALID	(1 << 1)

/* AUI bit definition */
#define HDMI_AUI_CON_NO_TRAN			(0 << 0)

/* VSI bit definition */
#define HDMI_VSI_CON_DO_NOT_TRANSMIT	(0 << 0)

/* HDMI_INTC_CON_0 */
#define HDMI_INTC_POL					(1 << 7)
#define HDMI_INTC_EN_GLOBAL				(1 << 6)
#define HDMI_INTC_EN_I2S				(1 << 5)
#define HDMI_INTC_EN_CEC				(1 << 4)
#define HDMI_INTC_EN_HPD_PLUG			(1 << 3)
#define HDMI_INTC_EN_HPD_UNPLUG			(1 << 2)
#define HDMI_INTC_EN_SPDIF				(1 << 1)
#define HDMI_INTC_EN_HDCP				(1 << 0)

/* HDMI_INTC_FLAG_0 */
#define HDMI_INTC_FLAG_I2S				(1 << 5)
#define HDMI_INTC_FLAG_CEC				(1 << 4)
#define HDMI_INTC_FLAG_HPD_PLUG			(1 << 3)
#define HDMI_INTC_FLAG_HPD_UNPLUG		(1 << 2)
#define HDMI_INTC_FLAG_SPDIF			(1 << 1)
#define HDMI_INTC_FLAG_HDCP				(1 << 0)

/* HDMI_HDCP_KEY_LOAD */
#define HDMI_HDCP_KEY_LOAD_DONE			(1 << 0)

/* AUDIO_CLKSEL */
#define HDMI_AUDIO_SPDIF_CLK			(1 << 0)
#define HDMI_AUDIO_PCLK				(0 << 0)

/* HDMI_PHY_RSTOUT */
#define HDMI_PHY_SW_RSTOUT			(1 << 0)

/* HDMI_PHY_VPLL */
#define HDMI_PHY_VPLL_LOCK			(1 << 7)
#define HDMI_PHY_VPLL_CODE_MASK			(0x7 << 0)

/* HDMI_PHY_CMU */
#define HDMI_PHY_CMU_LOCK			(1 << 7)
#define HDMI_PHY_CMU_CODE_MASK			(0x7 << 0)

/* HDMI_CORE_RSTOUT */
#define HDMI_CORE_SW_RSTOUT			(1 << 0)

/* Core Register */

/* HDMI_CON_0 */
#define HDMI_BLUE_SCR_EN			(1 << 5)
#define HDMI_BLUE_SCR_DIS			(0 << 5)
#define HDMI_ENC_OPTION				(1 << 4)
#define HDMI_ASP_ENABLE				(1 << 2)
#define HDMI_ASP_DISABLE			(0 << 2)
#define HDMI_PWDN_ENB_NORMAL			(1 << 1)
#define HDMI_PWDN_ENB_PD			(0 << 1)
#define HDMI_EN					(1 << 0)
#define HDMI_DIS				(~(1 << 0))

/* HDMI_CON_1 */
#define HDMI_PX_LMT_CTRL_BYPASS			(0 << 5)
#define HDMI_PX_LMT_CTRL_RGB			(1 << 5)
#define HDMI_PX_LMT_CTRL_YPBPR			(2 << 5)
#define HDMI_PX_LMT_CTRL_RESERVED		(3 << 5)
#define HDMI_CON_PXL_REP_RATIO_MASK		(1 << 1 | 1 << 0)
#define HDMI_DOUBLE_PIXEL_REPETITION		(0x01)

/* HDMI_CON_2 */
#define HDMI_VID_PREAMBLE_EN			(0 << 5)
#define HDMI_VID_PREAMBLE_DIS			(1 << 5)
#define HDMI_GUARD_BAND_EN			(0 << 1)
#define HDMI_GUARD_BAND_DIS			(1 << 1)

/* STATUS */
#define HDMI_AUTHEN_ACK_AUTH			(1 << 7)
#define HDMI_AUTHEN_ACK_NOT			(0 << 7)
#define HDMI_AUD_FIFO_OVF_FULL			(1 << 6)
#define HDMI_AUD_FIFO_OVF_NOT			(0 << 6)
#define HDMI_UPDATE_RI_INT_OCC			(1 << 4)
#define HDMI_UPDATE_RI_INT_NOT			(0 << 4)
#define HDMI_UPDATE_RI_INT_CLEAR		(1 << 4)
#define HDMI_UPDATE_PJ_INT_OCC			(1 << 3)
#define HDMI_UPDATE_PJ_INT_NOT			(0 << 3)
#define HDMI_UPDATE_PJ_INT_CLEAR		(1 << 3)
#define HDMI_WRITE_INT_OCC			(1 << 2)
#define HDMI_WRITE_INT_NOT			(0 << 2)
#define HDMI_WRITE_INT_CLEAR			(1 << 2)
#define HDMI_WATCHDOG_INT_OCC			(1 << 1)
#define HDMI_WATCHDOG_INT_NOT			(0 << 1)
#define HDMI_WATCHDOG_INT_CLEAR			(1 << 1)
#define HDMI_WTFORACTIVERX_INT_OCC		(1)
#define HDMI_WTFORACTIVERX_INT_NOT		(0)
#define HDMI_WTFORACTIVERX_INT_CLEAR		(1)

/* PHY_STATUS */
#define HDMI_PHY_STATUS_READY			(1)

/* HDMI_MODE_SEL */
#define HDMI_MODE_HDMI_EN			(1 << 1)
#define HDMI_MODE_DVI_EN			(1 << 0)
#define HDMI_MODE_MASK				(3 << 0)

/* STATUS_EN */
#define HDMI_AUD_FIFO_OVF_EN			(1 << 6)
#define HDMI_AUD_FIFO_OVF_DIS			(0 << 6)
#define HDMI_UPDATE_RI_INT_EN			(1 << 4)
#define HDMI_UPDATE_RI_INT_DIS			(0 << 4)
#define HDMI_UPDATE_PJ_INT_EN			(1 << 3)
#define HDMI_UPDATE_PJ_INT_DIS			(0 << 3)
#define HDMI_WRITE_INT_EN			(1 << 2)
#define HDMI_WRITE_INT_DIS			(0 << 2)
#define HDMI_WATCHDOG_INT_EN			(1 << 1)
#define HDMI_WATCHDOG_INT_DIS			(0 << 1)
#define HDMI_WTFORACTIVERX_INT_EN		(1)
#define HDMI_WTFORACTIVERX_INT_DIS		(0)
#define HDMI_INT_EN_ALL	(HDMI_UPDATE_RI_INT_EN|\
	HDMI_UPDATE_PJ_INT_DIS|\
	HDMI_WRITE_INT_EN|\
	HDMI_WATCHDOG_INT_EN|\
	HDMI_WTFORACTIVERX_INT_EN)
#define HDMI_INT_DIS_ALL			(~0x1F)

/* HPD */
#define HDMI_SW_HPD_PLUGGED			(1 << 1)
#define HDMI_SW_HPD_UNPLUGGED			(0 << 1)
#define HDMI_HPD_SEL_I_HPD			(1)
#define HDMI_HPD_SEL_SW_HPD			(0)

/* MODE_SEL */
#define HDMI_MODE_EN				(1 << 1)
#define HDMI_MODE_DIS				(0 << 1)
#define HDMI_DVI_MODE_EN			(1)
#define HDMI_DVI_MODE_DIS			(0)

/* ENC_EN */
#define HDMI_HDCP_ENC_ENABLE			(1)
#define HDMI_HDCP_ENC_DISABLE			(0)

/* VSYNC_POL */
#define HDMI_V_SYNC_POL_ACT_LOW			(1)
#define HDMI_V_SYNC_POL_ACT_HIGH		(0)

/* INT_PRO_MODE */
#define HDMI_INTERLACE_MODE			(1)
#define HDMI_PROGRESSIVE_MODE			(0)

/* ASP_CON */
#define HDMI_AUD_DST_DOUBLE			(1 << 7)
#define HDMI_AUD_NO_DST_DOUBLE			(0 << 7)
#define HDMI_AUD_TYPE_SAMPLE			(0 << 5)
#define HDMI_AUD_TYPE_ONE_BIT			(1 << 5)
#define HDMI_AUD_TYPE_HBR			(2 << 5)
#define HDMI_AUD_TYPE_DST			(3 << 5)
#define HDMI_AUD_MODE_TWO_CH			(0 << 4)
#define HDMI_AUD_MODE_MULTI_CH			(1 << 4)
#define HDMI_AUD_SP_AUD3_EN			(1 << 3)
#define HDMI_AUD_SP_AUD2_EN			(1 << 2)
#define HDMI_AUD_SP_AUD1_EN			(1 << 1)
#define HDMI_AUD_SP_AUD0_EN			(1 << 0)
#define HDMI_AUD_SP_ALL_DIS			(0 << 0)

#define HDMI_AUD_SET_SP_PRE(x)			((x) & 0xF)

/* ASP_SP_FLAT */
#define HDMI_ASP_SP_FLAT_AUD_SAMPLE		(0)

/* ASP_CHCFG0/1/2/3 */
#define HDMI_SPK3R_SEL_I_PCM0L			(0 << 27)
#define HDMI_SPK3R_SEL_I_PCM0R			(1 << 27)
#define HDMI_SPK3R_SEL_I_PCM1L			(2 << 27)
#define HDMI_SPK3R_SEL_I_PCM1R			(3 << 27)
#define HDMI_SPK3R_SEL_I_PCM2L			(4 << 27)
#define HDMI_SPK3R_SEL_I_PCM2R			(5 << 27)
#define HDMI_SPK3R_SEL_I_PCM3L			(6 << 27)
#define HDMI_SPK3R_SEL_I_PCM3R			(7 << 27)
#define HDMI_SPK3L_SEL_I_PCM0L			(0 << 24)
#define HDMI_SPK3L_SEL_I_PCM0R			(1 << 24)
#define HDMI_SPK3L_SEL_I_PCM1L			(2 << 24)
#define HDMI_SPK3L_SEL_I_PCM1R			(3 << 24)
#define HDMI_SPK3L_SEL_I_PCM2L			(4 << 24)
#define HDMI_SPK3L_SEL_I_PCM2R			(5 << 24)
#define HDMI_SPK3L_SEL_I_PCM3L			(6 << 24)
#define HDMI_SPK3L_SEL_I_PCM3R			(7 << 24)
#define HDMI_SPK2R_SEL_I_PCM0L			(0 << 19)
#define HDMI_SPK2R_SEL_I_PCM0R			(1 << 19)
#define HDMI_SPK2R_SEL_I_PCM1L			(2 << 19)
#define HDMI_SPK2R_SEL_I_PCM1R			(3 << 19)
#define HDMI_SPK2R_SEL_I_PCM2L			(4 << 19)
#define HDMI_SPK2R_SEL_I_PCM2R			(5 << 19)
#define HDMI_SPK2R_SEL_I_PCM3L			(6 << 19)
#define HDMI_SPK2R_SEL_I_PCM3R			(7 << 19)
#define HDMI_SPK2L_SEL_I_PCM0L			(0 << 16)
#define HDMI_SPK2L_SEL_I_PCM0R			(1 << 16)
#define HDMI_SPK2L_SEL_I_PCM1L			(2 << 16)
#define HDMI_SPK2L_SEL_I_PCM1R			(3 << 16)
#define HDMI_SPK2L_SEL_I_PCM2L			(4 << 16)
#define HDMI_SPK2L_SEL_I_PCM2R			(5 << 16)
#define HDMI_SPK2L_SEL_I_PCM3L			(6 << 16)
#define HDMI_SPK2L_SEL_I_PCM3R			(7 << 16)
#define HDMI_SPK1R_SEL_I_PCM0L			(0 << 11)
#define HDMI_SPK1R_SEL_I_PCM0R			(1 << 11)
#define HDMI_SPK1R_SEL_I_PCM1L			(2 << 11)
#define HDMI_SPK1R_SEL_I_PCM1R			(3 << 11)
#define HDMI_SPK1R_SEL_I_PCM2L			(4 << 11)
#define HDMI_SPK1R_SEL_I_PCM2R			(5 << 11)
#define HDMI_SPK1R_SEL_I_PCM3L			(6 << 11)
#define HDMI_SPK1R_SEL_I_PCM3R			(7 << 11)
#define HDMI_SPK1L_SEL_I_PCM0L			(0 << 8)
#define HDMI_SPK1L_SEL_I_PCM0R			(1 << 8)
#define HDMI_SPK1L_SEL_I_PCM1L			(2 << 8)
#define HDMI_SPK1L_SEL_I_PCM1R			(3 << 8)
#define HDMI_SPK1L_SEL_I_PCM2L			(4 << 8)
#define HDMI_SPK1L_SEL_I_PCM2R			(5 << 8)
#define HDMI_SPK1L_SEL_I_PCM3L			(6 << 8)
#define HDMI_SPK1L_SEL_I_PCM3R			(7 << 8)
#define HDMI_SPK0R_SEL_I_PCM0L			(0 << 3)
#define HDMI_SPK0R_SEL_I_PCM0R			(1 << 3)
#define HDMI_SPK0R_SEL_I_PCM1L			(2 << 3)
#define HDMI_SPK0R_SEL_I_PCM1R			(3 << 3)
#define HDMI_SPK0R_SEL_I_PCM2L			(4 << 3)
#define HDMI_SPK0R_SEL_I_PCM2R			(5 << 3)
#define HDMI_SPK0R_SEL_I_PCM3L			(6 << 3)
#define HDMI_SPK0R_SEL_I_PCM3R			(7 << 3)
#define HDMI_SPK0L_SEL_I_PCM0L			(0)
#define HDMI_SPK0L_SEL_I_PCM0R			(1)
#define HDMI_SPK0L_SEL_I_PCM1L			(2)
#define HDMI_SPK0L_SEL_I_PCM1R			(3)
#define HDMI_SPK0L_SEL_I_PCM2L			(4)
#define HDMI_SPK0L_SEL_I_PCM2R			(5)
#define HDMI_SPK0L_SEL_I_PCM3L			(6)
#define HDMI_SPK0L_SEL_I_PCM3R			(7)

/* ACR_CON */
#define HDMI_ACR_CON_TX_MODE_NO_TX		(0 << 0)
#define HDMI_ACR_CON_TX_MODE_MESURED_CTS	(4 << 0)
#define HDMI_ACR_N0_VAL(x)			(x & 0xff)
#define HDMI_ACR_N1_VAL(x)			((x >> 8) & 0xff)
#define HDMI_ACR_N2_VAL(x)			((x >> 16) & 0xff)
#define HDMI_ACR_LSB2_MASK			(0xFF)
#define HDMI_ACR_TXCNT_MASK			(0x1F)
#define HDMI_ACR_TX_INTERNAL_MASK		(0xFF)
#define HDMI_ACR_CTS_OFFSET_MASK		(0xFF)

/* GCP_CON */
#define HDMI_GCP_CON_EN_1ST_VSYNC		(1 << 3)
#define HDMI_GCP_CON_EN_2ST_VSYNC		(1 << 2)
#define HDMI_GCP_CON_TRANS_EVERY_VSYNC		(2)
#define HDMI_GCP_CON_NO_TRAN			(0)
#define HDMI_GCP_CON_TRANS_ONCE			(1)
#define HDMI_GCP_CON_TRANS_EVERY_VSYNC		(2)

/* GCP_BYTE1 */
#define HDMI_GCP_BYTE1_MASK			(0xFF)

/* GCP_BYTE2 */
#define HDMI_GCP_BYTE2_PP_MASK			(0xF << 4)
#define HDMI_GCP_24BPP				(1 << 2)
#define HDMI_GCP_30BPP				(1 << 0 | 1 << 2)
#define HDMI_GCP_36BPP				(1 << 1 | 1 << 2)
#define HDMI_GCP_48BPP				(1 << 0 | 1 << 1 | 1 << 2)

/* GCP_BYTE3 */
#define HDMI_GCP_BYTE3_MASK			(0xFF)

/* ACP Packet Register */

/* ACP_CON */
#define HDMI_ACP_FR_RATE_MASK			(0x1F << 3)
#define HDMI_ACP_CON_NO_TRAN			(0)
#define HDMI_ACP_CON_TRANS_ONCE			(1)
#define HDMI_ACP_CON_TRANS_EVERY_VSYNC		(2)

/* ACP_TYPE */
#define HDMI_ACP_TYPE_MASK			(0xFF)

/* ACP_DATA00~16 */
#define HDMI_ACP_DATA_MASK			(0xFF)

/* ISRC1/2 Packet Register */

/* ISRC_CON */
#define HDMI_ISRC_FR_RATE_MASK			(0x1F << 3)
#define HDMI_ISRC_EN				(1 << 2)
#define HDMI_ISRC_DIS				(0 << 2)

/* ISRC1_HEADER1 */
#define HDMI_ISRC1_HEADER_MASK			(0xFF)

/* ISRC1_DATA 00~15 */
#define HDMI_ISRC1_DATA_MASK			(0xFF)

/* ISRC2_DATA 00~15 */
#define HDMI_ISRC2_DATA_MASK			(0xFF)

/* AVI InfoFrame Register */

/* AVI_DATA01~13 */
#define HDMI_AVI_PIXEL_REPETITION_DOUBLE	(1<<0)
#define HDMI_AVI_PICTURE_ASPECT_4_3			(1<<4)
#define HDMI_AVI_PICTURE_ASPECT_16_9		(1<<5)

/* Audio InfoFrame Register */

/* AUI_CON */
#define HDMI_AUI_CON_NO_TRAN			(0 << 0)
#define HDMI_AUI_CON_TRANS_ONCE			(1 << 0)
#define HDMI_AUI_CON_TRANS_EVERY_VSYNC		(2 << 0)

/* VSI_CON */
#define HDMI_VSI_CON_DO_NOT_TRANSMIT		(0 << 0)
#define HDMI_VSI_CON_EVERY_VSYNC		(1 << 1)

/* VSI_DATA00 ~ 27 */
#define HDMI_VSI_DATA04_VIDEO_FORMAT(x)		(x << 5)
#define HDMI_VSI_DATA05_3D_STRUCTURE(x)		(x << 4)
#define HDMI_VSI_DATA06_3D_EXT_DATA(x)		(x << 4)

/* HDCP_KSV_LIST_CON */
#define HDMI_HDCP_KSV_WRITE_DONE		(0x1 << 3)
#define HDMI_HDCP_KSV_LIST_EMPTY		(0x1 << 2)
#define HDMI_HDCP_KSV_END			(0x1 << 1)
#define HDMI_HDCP_KSV_READ			(0x1 << 0)

/* HDCP_CTRL1 */
#define HDMI_HDCP_EN_PJ_EN			(1 << 4)
#define HDMI_HDCP_EN_PJ_DIS			(~(1 << 4))
#define HDMI_HDCP_SET_REPEATER_TIMEOUT		(1 << 2)
#define HDMI_HDCP_CLEAR_REPEATER_TIMEOUT	(~(1 << 2))
#define HDMI_HDCP_CP_DESIRED_EN			(1 << 1)
#define HDMI_HDCP_CP_DESIRED_DIS		(~(1 << 1))
#define HDMI_HDCP_ENABLE_1_1_FEATURE_EN		(1)
#define HDMI_HDCP_ENABLE_1_1_FEATURE_DIS	(~(1))

/* HDCP_CHECK_RESULT */
#define HDMI_HDCP_PI_MATCH_RESULT_Y		((0x1 << 3) | (0x1 << 2))
#define HDMI_HDCP_PI_MATCH_RESULT_N		((0x1 << 3) | (0x0 << 2))
#define HDMI_HDCP_RI_MATCH_RESULT_Y		((0x1 << 1) | (0x1 << 0))
#define HDMI_HDCP_RI_MATCH_RESULT_N		((0x1 << 1) | (0x0 << 0))
#define HDMI_HDCP_CLR_ALL_RESULTS		(0)
#define HDMI_HDCP_BCAPS_REPEATER		(1 << 6)
#define HDMI_HDCP_BCAPS_READY			(1 << 5)
#define HDMI_HDCP_BCAPS_FAST			(1 << 4)
#define HDMI_HDCP_BCAPS_1_1_FEATURES		(1 << 1)
#define HDMI_HDCP_BCAPS_FAST_REAUTH		(1)

/* SPDIFIN */
#define HDMI_SPDIFIN_READY_CLK_DOWN			(1 << 1)
#define HDMI_SPDIFIN_CLK_ON				(1 << 0)
#define HDMI_SPDIFIN_SW_RESET				(0 << 0)
#define HDMI_SPDIFIN_STATUS_CHECK_MODE			(1 << 0)
#define HDMI_SPDIFIN_STATUS_CHECK_MODE_HDMI		(3 << 0)
#define HDMI_SPDIFIN_IRQ_OVERFLOW_EN			(1 << 7)
#define HDMI_SPDIFIN_IRQ_ABNORMAL_PD_EN			(1 << 6)
#define HDMI_SPDIFIN_IRQ_SH_NOT_DETECTED_RIGHTTIME_EN	(1 << 5)
#define HDMI_SPDIFIN_IRQ_SH_DETECTED_EN			(1 << 4)
#define HDMI_SPDIFIN_IRQ_SH_NOT_DETECTED_EN		(1 << 3)
#define HDMI_SPDIFIN_IRQ_WRONG_PREAMBLE_EN		(1 << 2)
#define HDMI_SPDIFIN_IRQ_CH_STATUS_RECOVERED_EN		(1 << 1)
#define HDMI_SPDIFIN_IRQ_WRONG_SIG_EN			(1 << 0)
#define HDMI_SPDIFIN_CFG_NOISE_FILTER_2_SAMPLE		(1 << 6)
#define HDMI_SPDIFIN_CFG_PCPD_MANUAL			(1 << 4)
#define HDMI_SPDIFIN_CFG_WORD_LENGTH_MANUAL		(1 << 3)
#define HDMI_SPDIFIN_CFG_UVCP_REPORT			(1 << 2)
#define HDMI_SPDIFIN_CFG_HDMI_2_BURST			(1 << 1)
#define HDMI_SPDIFIN_CFG_DATA_ALIGN_32			(1 << 0)
#define HDMI_SPDIFIN_CFG2_NO_CLK_DIV			(0)
#define HDMI_SPDIFIN_USER_VAL_REPETITION_TIME_LOW(x)	((x & 0xf) << 4)
#define HDMI_SPDIFIN_USER_VAL_WORD_LENGTH_24		(0xb << 0)
#define HDMI_SPDIFIN_USER_VAL_REPETITION_TIME_HIGH(x)	((x >> 4) & 0xff)

/* I2S */
#define HDMI_I2S_CLK_DISABLE			(0)
#define HDMI_I2S_CLK_ENABLE			(1)
#define HDMI_I2S_SCLK_FALLING_EDGE		(0 << 1)
#define HDMI_I2S_SCLK_RISING_EDGE		(1 << 1)
#define HDMI_I2S_L_CH_LOW_POL			(0)
#define HDMI_I2S_L_CH_HIGH_POL			(1)
#define HDMI_I2S_MSB_FIRST_MODE			(0 << 6)
#define HDMI_I2S_LSB_FIRST_MODE			(1 << 6)
#define HDMI_I2S_BIT_CH_32FS			(0 << 4)
#define HDMI_I2S_BIT_CH_48FS			(1 << 4)
#define HDMI_I2S_BIT_CH_RESERVED		(2 << 4)
#define HDMI_I2S_SDATA_16BIT			(1 << 2)
#define HDMI_I2S_SDATA_20BIT			(2 << 2)
#define HDMI_I2S_SDATA_24BIT			(3 << 2)
#define HDMI_I2S_BASIC_FORMAT			(0)
#define HDMI_I2S_L_JUST_FORMAT			(2)
#define HDMI_I2S_R_JUST_FORMAT			(3)
#define HDMI_I2S_CON_2_CLR			(~(0xFF))
#define HDMI_I2S_SET_BIT_CH(x)			(((x) & 0x7) << 4)
#define HDMI_I2S_SET_SDATA_BIT(x)		(((x) & 0x7) << 2)
#define HDMI_I2S_SEL_SCLK(x)			(((x) & 0x7) << 4)
#define HDMI_I2S_SEL_LRCK(x)			((x) & 0x7)
#define HDMI_I2S_SEL_SDATA1(x)			(((x) & 0x7) << 4)
#define HDMI_I2S_SEL_SDATA0(x)			((x) & 0x7)
#define HDMI_I2S_SEL_SDATA3(x)			(((x) & 0x7) << 4)
#define HDMI_I2S_SEL_SDATA2(x)			((x) & 0x7)
#define HDMI_I2S_SEL_DSD(x)			((x) & 0x7)
#define HDMI_I2S_DSD_CLK_RI_EDGE		(1 << 1)
#define HDMI_I2S_DSD_CLK_FA_EDGE		(0 << 1)
#define HDMI_I2S_DSD_ENABLE			(1 << 0)
#define HDMI_I2S_DSD_DISABLE			(0 << 0)
#define HDMI_I2S_NOISE_FILTER_ZERO		(0 << 5)
#define HDMI_I2S_NOISE_FILTER_2_STAGE		(1 << 5)
#define HDMI_I2S_NOISE_FILTER_3_STAGE		(2 << 5)
#define HDMI_I2S_NOISE_FILTER_4_STAGE		(3 << 5)
#define HDMI_I2S_NOISE_FILTER_5_STAGE		(4 << 5)
#define HDMI_I2S_IN_ENABLE			(1 << 4)
#define HDMI_I2S_IN_DISABLE			(0 << 4)
#define HDMI_I2S_AUD_SPDIF			(0 << 2)
#define HDMI_I2S_AUD_I2S			(1 << 2)
#define HDMI_I2S_AUD_DSD			(2 << 2)
#define HDMI_I2S_CUV_SPDIF_ENABLE		(0 << 1)
#define HDMI_I2S_CUV_I2S_ENABLE			(1 << 1)
#define HDMI_I2S_MUX_DISABLE			(0 << 0)
#define HDMI_I2S_MUX_ENABLE			(1 << 0)

#define HDMI_I2S_CH_STATUS_RELOAD		(1 << 0)
#define HDMI_I2S_CH_ST_CON_CLR			(~(1))
#define HDMI_I2S_CH_STATUS_MODE_0		(0 << 6)
#define HDMI_I2S_2AUD_CH_WITHOUT_PREEMPH	(0 << 3)
#define HDMI_I2S_2AUD_CH_WITH_PREEMPH		(1 << 3)
#define HDMI_I2S_DEFAULT_EMPHASIS		(0 << 3)
#define HDMI_I2S_COPYRIGHT			(0 << 2)
#define HDMI_I2S_NO_COPYRIGHT			(1 << 2)
#define HDMI_I2S_LINEAR_PCM			(0 << 1)
#define HDMI_I2S_NO_LINEAR_PCM			(1 << 1)
#define HDMI_I2S_CONSUMER_FORMAT		(0)
#define HDMI_I2S_PROF_FORMAT			(1)
#define HDMI_I2S_CH_ST_0_CLR			(~(0xFF))
#define HDMI_I2S_CD_PLAYER			(0x00)
#define HDMI_I2S_DAT_PLAYER			(0x03)
#define HDMI_I2S_DCC_PLAYER			(0x43)
#define HDMI_I2S_MINI_DISC_PLAYER		(0x49)
#define HDMI_I2S_CHANNEL_NUM_MASK		(0xF << 4)
#define HDMI_I2S_SOURCE_NUM_MASK		(0xF)
#define HDMI_I2S_SET_CHANNEL_NUM(x)		(((x) & (0xF)) << 4)
#define HDMI_I2S_SET_SOURCE_NUM(x)		((x) & (0xF))
#define HDMI_I2S_CLK_ACCUR_LEVEL_1		(1 << 4)
#define HDMI_I2S_CLK_ACCUR_LEVEL_2		(0 << 4)
#define HDMI_I2S_CLK_ACCUR_LEVEL_3		(2 << 4)
#define HDMI_I2S_SAMPLING_FREQ_44_1		(0x0)
#define HDMI_I2S_SAMPLING_FREQ_48		(0x2)
#define HDMI_I2S_SAMPLING_FREQ_32		(0x3)
#define HDMI_I2S_SAMPLING_FREQ_96		(0xA)
#define HDMI_I2S_SET_SAMPLING_FREQ(x)		((x) & (0xF))
#define HDMI_I2S_ORG_SAMPLING_FREQ_44_1		(0xF << 4)
#define HDMI_I2S_ORG_SAMPLING_FREQ_88_2		(0x7 << 4)
#define HDMI_I2S_ORG_SAMPLING_FREQ_22_05	(0xB << 4)
#define HDMI_I2S_ORG_SAMPLING_FREQ_176_4	(0x3 << 4)
#define HDMI_I2S_WORD_LENGTH_NOT_DEFINE		(0x0 << 1)
#define HDMI_I2S_WORD_LENGTH_MAX24_20BITS	(0x1 << 1)
#define HDMI_I2S_WORD_LENGTH_MAX24_22BITS	(0x2 << 1)
#define HDMI_I2S_WORD_LENGTH_MAX24_23BITS	(0x4 << 1)
#define HDMI_I2S_WORD_LENGTH_MAX24_24BITS	(0x5 << 1)
#define HDMI_I2S_WORD_LENGTH_MAX24_21BITS	(0x6 << 1)
#define HDMI_I2S_WORD_LENGTH_MAX20_16BITS	(0x1 << 1)
#define HDMI_I2S_WORD_LENGTH_MAX20_18BITS	(0x2 << 1)
#define HDMI_I2S_WORD_LENGTH_MAX20_19BITS	(0x4 << 1)
#define HDMI_I2S_WORD_LENGTH_MAX20_20BITS	(0x5 << 1)
#define HDMI_I2S_WORD_LENGTH_MAX20_17BITS	(0x6 << 1)
#define HDMI_I2S_WORD_LENGTH_MAX_24BITS		(1)
#define HDMI_I2S_WORD_LENGTH_MAX_20BITS		(0)
#define HDMI_I2S_VD_AUD_SAMPLE_RELIABLE		(0)
#define HDMI_I2S_VD_AUD_SAMPLE_UNRELIABLE	(1)
#define HDMI_I2S_CH3_R_EN			(1 << 7)
#define HDMI_I2S_CH3_L_EN			(1 << 6)
#define HDMI_I2S_CH2_R_EN			(1 << 5)
#define HDMI_I2S_CH2_L_EN			(1 << 4)
#define HDMI_I2S_CH1_R_EN			(1 << 3)
#define HDMI_I2S_CH1_L_EN			(1 << 2)
#define HDMI_I2S_CH0_R_EN			(1 << 1)
#define HDMI_I2S_CH0_L_EN			(1)
#define HDMI_I2S_CH_ALL_EN			(0xFF)
#define HDMI_I2S_MUX_CH_CLR			(~HDMI_I2S_CH_ALL_EN)
#define HDMI_I2S_CUV_R_EN			(1 << 1)
#define HDMI_I2S_CUV_L_EN			(1 << 0)
#define HDMI_I2S_CUV_RL_EN			(0x03)
#define HDMI_I2S_INT2_DIS			(0 << 1)
#define HDMI_I2S_INT2_EN			(1 << 1)
#define HDMI_I2S_INT2_STATUS			(1 << 1)
#define HDMI_I2S_CUV_R_DATA_MASK		(0x7 << 4)
#define HDMI_I2S_CUV_L_DATA_MASK		(0x7)

/* HDCP_SHA_RESULT */
#define HDMI_HDCP_SHA_VALID_NO_RD		(0 << 1)
#define HDMI_HDCP_SHA_VALID_RD			(1 << 1)
#define HDMI_HDCP_SHA_VALID				(1)
#define HDMI_HDCP_SHA_NO_VALID			(0)

/* DC_CONTRAL */
#define HDMI_DC_CTL_12				(1 << 1)
#define HDMI_DC_CTL_8				(0)
#define HDMI_DC_CTL_10				(1)

/* CEC Bit Definition */
#define HDMI_CEC_IRQ_TX_DONE			(1<<0)
#define HDMI_CEC_IRQ_TX_ERROR			(1<<1)
#define HDMI_CEC_IRQ_RX_DONE			(1<<4)
#define HDMI_CEC_IRQ_RX_ERROR			(1<<5)
#define HDMI_CEC_TX_CTRL_START			(1<<0)
#define HDMI_CEC_TX_CTRL_BCAST			(1<<1)
#define HDMI_CEC_TX_CTRL_RETRY			(0x04<<4)
#define HDMI_CEC_TX_CTRL_RESET			(1<<7)
#define HDMI_CEC_RX_CTRL_ENABLE			(1<<0)
#define HDMI_CEC_RX_CTRL_RESET			(1<<7)
#define HDMI_CEC_LOGIC_ADDR_MASK		(0xF)
#define HDMI_CEC_STATUS_TX_RUNNING		(1<<0)
#define HDMI_CEC_STATUS_TX_TRANSFERRING		(1<<1)
#define HDMI_CEC_STATUS_TX_DONE			(1<<2)
#define HDMI_CEC_STATUS_TX_ERROR		(1<<3)
#define HDMI_CEC_STATUS_TX_BYTES		(0xFF<<8)
#define HDMI_CEC_STATUS_RX_RUNNING		(1<<0)
#define HDMI_CEC_STATUS_RX_RECEIVING		(1<<1)
#define HDMI_CEC_STATUS_RX_DONE			(1<<2)
#define HDMI_CEC_STATUS_RX_ERROR		(1<<3)
#define HDMI_CEC_STATUS_RX_BCAST		(1<<4)
#define HDMI_CEC_STATUS_RX_BYTES		(0xFF<<8)

u32 nx_hdmi_get_reg(u32 module_index, u32 offset);
void nx_hdmi_set_reg(u32 module_index, u32 offset, u32 regvalue);
void nx_hdmi_set_regb(u32 module_index, u32 offset, u32 regvalue);
void nx_hdmi_write_mask(u32 module_index, u32 offset, u32 regvalue, u32 mask);

void nx_hdmi_set_base_address(u32 module_index, void *base_address);
void *nx_hdmi_get_base_address(u32 module_index);
u32 nx_hdmi_get_physical_address(u32 module_index);

#endif
