

================================================================
== Vitis HLS Report for 'load_norms'
================================================================
* Date:           Wed Jul 31 16:59:09 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      815|      815|  8.150 us|  8.150 us|  815|  815|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                      |                                            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                       Instance                       |                   Module                   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_load_norms_Pipeline_ln16_for_block_dim_out_fu_52  |load_norms_Pipeline_ln16_for_block_dim_out  |      202|      202|  2.020 us|  2.020 us|  202|  202|       no|
        |grp_load_norms_Pipeline_ln28_for_block_dim_out_fu_63  |load_norms_Pipeline_ln28_for_block_dim_out  |      202|      202|  2.020 us|  2.020 us|  202|  202|       no|
        |grp_load_norms_Pipeline_ln40_for_block_dim_out_fu_74  |load_norms_Pipeline_ln40_for_block_dim_out  |      202|      202|  2.020 us|  2.020 us|  202|  202|       no|
        |grp_load_norms_Pipeline_ln52_for_block_dim_out_fu_84  |load_norms_Pipeline_ln52_for_block_dim_out  |      202|      202|  2.020 us|  2.020 us|  202|  202|       no|
        +------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.08>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%norm_bias_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %norm_bias" [Deit_cpp/src/layernorm.cpp:11]   --->   Operation 9 'read' 'norm_bias_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i64 %norm_bias_read" [Deit_cpp/src/layernorm.cpp:19]   --->   Operation 10 'trunc' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (1.08ns)   --->   "%call_ln11 = call void @load_norms_Pipeline__ln16_for_block_dim_out, i64 %norm_bias_read, i256 %weights, i5 %trunc_ln19, i128 %norm1_bias" [Deit_cpp/src/layernorm.cpp:11]   --->   Operation 11 'call' 'call_ln11' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln11 = call void @load_norms_Pipeline__ln16_for_block_dim_out, i64 %norm_bias_read, i256 %weights, i5 %trunc_ln19, i128 %norm1_bias" [Deit_cpp/src/layernorm.cpp:11]   --->   Operation 12 'call' 'call_ln11' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.08>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%norm_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %norm_weights" [Deit_cpp/src/layernorm.cpp:11]   --->   Operation 13 'read' 'norm_weights_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i64 %norm_weights_read" [Deit_cpp/src/layernorm.cpp:31]   --->   Operation 14 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [2/2] (1.08ns)   --->   "%call_ln11 = call void @load_norms_Pipeline__ln28_for_block_dim_out, i64 %norm_weights_read, i256 %weights, i5 %trunc_ln31, i128 %norm1_weights" [Deit_cpp/src/layernorm.cpp:11]   --->   Operation 15 'call' 'call_ln11' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln11 = call void @load_norms_Pipeline__ln28_for_block_dim_out, i64 %norm_weights_read, i256 %weights, i5 %trunc_ln31, i128 %norm1_weights" [Deit_cpp/src/layernorm.cpp:11]   --->   Operation 16 'call' 'call_ln11' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.17>
ST_5 : Operation 17 [1/1] (1.08ns)   --->   "%empty = add i64 %norm_bias_read, i64 384" [Deit_cpp/src/layernorm.cpp:11]   --->   Operation 17 'add' 'empty' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 18 [2/2] (1.08ns)   --->   "%call_ln11 = call void @load_norms_Pipeline__ln40_for_block_dim_out, i64 %empty, i256 %weights, i5 %trunc_ln19, i128 %norm1_bias" [Deit_cpp/src/layernorm.cpp:11]   --->   Operation 18 'call' 'call_ln11' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln11 = call void @load_norms_Pipeline__ln40_for_block_dim_out, i64 %empty, i256 %weights, i5 %trunc_ln19, i128 %norm1_bias" [Deit_cpp/src/layernorm.cpp:11]   --->   Operation 19 'call' 'call_ln11' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.17>
ST_7 : Operation 20 [1/1] (1.08ns)   --->   "%empty_202 = add i64 %norm_weights_read, i64 384" [Deit_cpp/src/layernorm.cpp:11]   --->   Operation 20 'add' 'empty_202' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 21 [2/2] (1.08ns)   --->   "%call_ln11 = call void @load_norms_Pipeline__ln52_for_block_dim_out, i64 %empty_202, i256 %weights, i5 %trunc_ln31, i128 %norm1_weights" [Deit_cpp/src/layernorm.cpp:11]   --->   Operation 21 'call' 'call_ln11' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %weights, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_11, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln11 = call void @load_norms_Pipeline__ln52_for_block_dim_out, i64 %empty_202, i256 %weights, i5 %trunc_ln31, i128 %norm1_weights" [Deit_cpp/src/layernorm.cpp:11]   --->   Operation 23 'call' 'call_ln11' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln62 = ret" [Deit_cpp/src/layernorm.cpp:62]   --->   Operation 24 'ret' 'ret_ln62' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ norm_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ norm_bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ norm1_bias]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ norm1_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
norm_bias_read    (read         ) [ 001111000]
trunc_ln19        (trunc        ) [ 001111100]
call_ln11         (call         ) [ 000000000]
norm_weights_read (read         ) [ 000011110]
trunc_ln31        (trunc        ) [ 000011111]
call_ln11         (call         ) [ 000000000]
empty             (add          ) [ 000000100]
call_ln11         (call         ) [ 000000000]
empty_202         (add          ) [ 000000001]
specinterface_ln0 (specinterface) [ 000000000]
call_ln11         (call         ) [ 000000000]
ret_ln62          (ret          ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weights">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="norm_weights">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_weights"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="norm_bias">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_bias"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="norm1_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm1_bias"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="norm1_weights">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm1_weights"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_norms_Pipeline__ln16_for_block_dim_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_norms_Pipeline__ln28_for_block_dim_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_norms_Pipeline__ln40_for_block_dim_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_norms_Pipeline__ln52_for_block_dim_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="norm_bias_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="64" slack="0"/>
<pin id="42" dir="0" index="1" bw="64" slack="0"/>
<pin id="43" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="norm_bias_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="norm_weights_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="64" slack="0"/>
<pin id="48" dir="0" index="1" bw="64" slack="0"/>
<pin id="49" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="norm_weights_read/3 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_load_norms_Pipeline_ln16_for_block_dim_out_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="64" slack="0"/>
<pin id="55" dir="0" index="2" bw="256" slack="0"/>
<pin id="56" dir="0" index="3" bw="5" slack="0"/>
<pin id="57" dir="0" index="4" bw="128" slack="0"/>
<pin id="58" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln11/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_load_norms_Pipeline_ln28_for_block_dim_out_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="0" slack="0"/>
<pin id="65" dir="0" index="1" bw="64" slack="0"/>
<pin id="66" dir="0" index="2" bw="256" slack="0"/>
<pin id="67" dir="0" index="3" bw="5" slack="0"/>
<pin id="68" dir="0" index="4" bw="128" slack="0"/>
<pin id="69" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln11/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_load_norms_Pipeline_ln40_for_block_dim_out_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="0" index="2" bw="256" slack="0"/>
<pin id="78" dir="0" index="3" bw="5" slack="4"/>
<pin id="79" dir="0" index="4" bw="128" slack="0"/>
<pin id="80" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln11/5 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_load_norms_Pipeline_ln52_for_block_dim_out_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="0" index="2" bw="256" slack="0"/>
<pin id="88" dir="0" index="3" bw="5" slack="4"/>
<pin id="89" dir="0" index="4" bw="128" slack="0"/>
<pin id="90" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln11/7 "/>
</bind>
</comp>

<comp id="94" class="1004" name="trunc_ln19_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="trunc_ln31_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="64" slack="0"/>
<pin id="101" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="empty_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="4"/>
<pin id="106" dir="0" index="1" bw="10" slack="0"/>
<pin id="107" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="110" class="1004" name="empty_202_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="4"/>
<pin id="112" dir="0" index="1" bw="10" slack="0"/>
<pin id="113" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_202/7 "/>
</bind>
</comp>

<comp id="116" class="1005" name="norm_bias_read_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="1"/>
<pin id="118" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="norm_bias_read "/>
</bind>
</comp>

<comp id="122" class="1005" name="trunc_ln19_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="5" slack="1"/>
<pin id="124" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln19 "/>
</bind>
</comp>

<comp id="128" class="1005" name="norm_weights_read_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="1"/>
<pin id="130" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="norm_weights_read "/>
</bind>
</comp>

<comp id="134" class="1005" name="trunc_ln31_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="5" slack="1"/>
<pin id="136" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln31 "/>
</bind>
</comp>

<comp id="140" class="1005" name="empty_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="1"/>
<pin id="142" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="145" class="1005" name="empty_202_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="64" slack="1"/>
<pin id="147" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="empty_202 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="10" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="59"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="40" pin="2"/><net_sink comp="52" pin=1"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="62"><net_src comp="6" pin="0"/><net_sink comp="52" pin=4"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="71"><net_src comp="46" pin="2"/><net_sink comp="63" pin=1"/></net>

<net id="72"><net_src comp="0" pin="0"/><net_sink comp="63" pin=2"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="63" pin=4"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="74" pin=4"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="84" pin=4"/></net>

<net id="97"><net_src comp="40" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="98"><net_src comp="94" pin="1"/><net_sink comp="52" pin=3"/></net>

<net id="102"><net_src comp="46" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="103"><net_src comp="99" pin="1"/><net_sink comp="63" pin=3"/></net>

<net id="108"><net_src comp="16" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="109"><net_src comp="104" pin="2"/><net_sink comp="74" pin=1"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="115"><net_src comp="110" pin="2"/><net_sink comp="84" pin=1"/></net>

<net id="119"><net_src comp="40" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="52" pin=1"/></net>

<net id="121"><net_src comp="116" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="125"><net_src comp="94" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="52" pin=3"/></net>

<net id="127"><net_src comp="122" pin="1"/><net_sink comp="74" pin=3"/></net>

<net id="131"><net_src comp="46" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="63" pin=1"/></net>

<net id="133"><net_src comp="128" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="137"><net_src comp="99" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="63" pin=3"/></net>

<net id="139"><net_src comp="134" pin="1"/><net_sink comp="84" pin=3"/></net>

<net id="143"><net_src comp="104" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="148"><net_src comp="110" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="84" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: norm1_bias | {1 2 5 6 }
	Port: norm1_weights | {3 4 7 8 }
 - Input state : 
	Port: load_norms : weights | {1 2 3 4 5 6 7 8 }
	Port: load_norms : norm_weights | {3 }
	Port: load_norms : norm_bias | {1 }
  - Chain level:
	State 1
		call_ln11 : 1
	State 2
	State 3
		call_ln11 : 1
	State 4
	State 5
		call_ln11 : 1
	State 6
	State 7
		call_ln11 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------|---------|---------|---------|
| Operation|                    Functional Unit                   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------|---------|---------|---------|
|          | grp_load_norms_Pipeline_ln16_for_block_dim_out_fu_52 |  3.416  |   4791  |   8372  |
|   call   | grp_load_norms_Pipeline_ln28_for_block_dim_out_fu_63 |  3.416  |   4791  |   8372  |
|          | grp_load_norms_Pipeline_ln40_for_block_dim_out_fu_74 |  3.416  |   4791  |   8372  |
|          | grp_load_norms_Pipeline_ln52_for_block_dim_out_fu_84 |  3.416  |   4791  |   8372  |
|----------|------------------------------------------------------|---------|---------|---------|
|    add   |                     empty_fu_104                     |    0    |    0    |    71   |
|          |                   empty_202_fu_110                   |    0    |    0    |    71   |
|----------|------------------------------------------------------|---------|---------|---------|
|   read   |               norm_bias_read_read_fu_40              |    0    |    0    |    0    |
|          |             norm_weights_read_read_fu_46             |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|
|   trunc  |                   trunc_ln19_fu_94                   |    0    |    0    |    0    |
|          |                   trunc_ln31_fu_99                   |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|
|   Total  |                                                      |  13.664 |  19164  |  33630  |
|----------|------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    empty_202_reg_145    |   64   |
|      empty_reg_140      |   64   |
|  norm_bias_read_reg_116 |   64   |
|norm_weights_read_reg_128|   64   |
|    trunc_ln19_reg_122   |    5   |
|    trunc_ln31_reg_134   |    5   |
+-------------------------+--------+
|          Total          |   266  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------|------|------|------|--------||---------||---------|
|                         Comp                         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_load_norms_Pipeline_ln16_for_block_dim_out_fu_52 |  p1  |   2  |  64  |   128  ||    9    |
| grp_load_norms_Pipeline_ln16_for_block_dim_out_fu_52 |  p3  |   2  |   5  |   10   ||    9    |
| grp_load_norms_Pipeline_ln28_for_block_dim_out_fu_63 |  p1  |   2  |  64  |   128  ||    9    |
| grp_load_norms_Pipeline_ln28_for_block_dim_out_fu_63 |  p3  |   2  |   5  |   10   ||    9    |
| grp_load_norms_Pipeline_ln40_for_block_dim_out_fu_74 |  p1  |   2  |  64  |   128  ||    9    |
| grp_load_norms_Pipeline_ln52_for_block_dim_out_fu_84 |  p1  |   2  |  64  |   128  ||    9    |
|------------------------------------------------------|------|------|------|--------||---------||---------|
|                         Total                        |      |      |      |   532  ||  2.562  ||    54   |
|------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   13   |  19164 |  33630 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   54   |
|  Register |    -   |   266  |    -   |
+-----------+--------+--------+--------+
|   Total   |   16   |  19430 |  33684 |
+-----------+--------+--------+--------+
