$date
	Mon Jul 14 11:51:01 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module vending_machine_tb $end
$var wire 1 ! out $end
$var wire 2 " change [1:0] $end
$var reg 1 # clk $end
$var reg 2 $ in [1:0] $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 2 & in [1:0] $end
$var wire 1 % rst $end
$var parameter 2 ' S0 $end
$var parameter 2 ( S1 $end
$var parameter 2 ) S2 $end
$var reg 2 * c_state [1:0] $end
$var reg 2 + change [1:0] $end
$var reg 2 , n_state [1:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 )
b1 (
b0 '
$end
#0
$dumpvars
b0 ,
b0 +
b0 *
b0 &
1%
b0 $
0#
b0 "
0!
$end
#5
1#
#6
b1 ,
b1 $
b1 &
0%
#10
0#
#15
b10 ,
b1 *
1#
#20
0#
#25
b0 ,
b10 *
1#
#30
0#
#35
b1 ,
1!
b0 *
1#
#36
b0 ,
b0 $
b0 &
#40
0#
#45
0!
1#
#46
b10 ,
b10 $
b10 &
#50
0#
#55
b0 ,
b10 *
1#
#56
b0 ,
b1 $
b1 &
#60
0#
#65
b1 ,
1!
b0 *
1#
#66
b10 ,
b10 $
b10 &
#70
0#
#75
b0 ,
0!
b10 *
1#
#80
0#
#85
b10 ,
b1 "
b1 +
1!
b0 *
1#
#90
0#
#95
b0 ,
b0 "
b0 +
0!
b10 *
1#
#96
