$date
	Sun Nov  3 10:48:09 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ucsbece154a_top_tb $end
$var wire 32 ! reg_a0 [31:0] $end
$var wire 32 " reg_a1 [31:0] $end
$var wire 32 # reg_a2 [31:0] $end
$var wire 32 $ reg_a3 [31:0] $end
$var wire 32 % reg_a4 [31:0] $end
$var wire 32 & reg_a5 [31:0] $end
$var wire 32 ' reg_a6 [31:0] $end
$var wire 32 ( reg_a7 [31:0] $end
$var wire 32 ) reg_gp [31:0] $end
$var wire 32 * reg_ra [31:0] $end
$var wire 32 + reg_s0 [31:0] $end
$var wire 32 , reg_s1 [31:0] $end
$var wire 32 - reg_s10 [31:0] $end
$var wire 32 . reg_s11 [31:0] $end
$var wire 32 / reg_s2 [31:0] $end
$var wire 32 0 reg_s3 [31:0] $end
$var wire 32 1 reg_s4 [31:0] $end
$var wire 32 2 reg_s5 [31:0] $end
$var wire 32 3 reg_s6 [31:0] $end
$var wire 32 4 reg_s7 [31:0] $end
$var wire 32 5 reg_s8 [31:0] $end
$var wire 32 6 reg_s9 [31:0] $end
$var wire 32 7 reg_sp [31:0] $end
$var wire 32 8 reg_t0 [31:0] $end
$var wire 32 9 reg_t1 [31:0] $end
$var wire 32 : reg_t2 [31:0] $end
$var wire 32 ; reg_t3 [31:0] $end
$var wire 32 < reg_t4 [31:0] $end
$var wire 32 = reg_t5 [31:0] $end
$var wire 32 > reg_t6 [31:0] $end
$var wire 32 ? reg_tp [31:0] $end
$var wire 32 @ reg_zero [31:0] $end
$var reg 1 A clk $end
$var reg 1 B reset $end
$var integer 32 C i [31:0] $end
$scope module top $end
$var wire 1 A clk $end
$var wire 1 B reset $end
$var wire 32 D writedata [31:0] $end
$var wire 32 E readdata [31:0] $end
$var wire 32 F pc [31:0] $end
$var wire 32 G instr [31:0] $end
$var wire 32 H dataadr [31:0] $end
$var wire 1 I MemWrite $end
$scope module dmem $end
$var wire 1 A clk $end
$var wire 32 J rd_o [31:0] $end
$var wire 1 I we_i $end
$var wire 32 K wd_i [31:0] $end
$var wire 32 L a_i [31:0] $end
$var parameter 32 M ADDR_WIDTH $end
$var parameter 32 N NUM_WORDS $end
$upscope $end
$scope module imem $end
$var wire 32 O rd_o [31:0] $end
$var wire 32 P a_i [31:0] $end
$var parameter 32 Q ADDR_WIDTH $end
$var parameter 32 R NUM_WORDS $end
$upscope $end
$scope module riscv $end
$var wire 1 A clk $end
$var wire 32 S instr_i [31:0] $end
$var wire 32 T readdata_i [31:0] $end
$var wire 1 B reset $end
$var wire 1 U zero $end
$var wire 32 V writedata_o [31:0] $end
$var wire 32 W pc_o [31:0] $end
$var wire 32 X aluresult_o [31:0] $end
$var wire 2 Y ResultSrc [1:0] $end
$var wire 1 Z RegWrite $end
$var wire 1 [ PCSrc $end
$var wire 1 I MemWrite_o $end
$var wire 3 \ ImmSrc [2:0] $end
$var wire 1 ] ALUSrc $end
$var wire 3 ^ ALUControl [2:0] $end
$scope module c $end
$var wire 1 _ RtypeSub $end
$var wire 3 ` funct3_i [2:0] $end
$var wire 1 a funct7b5_i $end
$var wire 7 b op_i [6:0] $end
$var wire 1 U zero_i $end
$var wire 1 c jump $end
$var wire 1 d branch $end
$var wire 2 e ResultSrc_o [1:0] $end
$var wire 1 Z RegWrite_o $end
$var wire 1 [ PCSrc_o $end
$var wire 1 I MemWrite_o $end
$var wire 3 f ImmSrc_o [2:0] $end
$var wire 1 ] ALUSrc_o $end
$var wire 2 g ALUOp [1:0] $end
$var parameter 1 h ALUSrc_imm $end
$var parameter 1 i ALUSrc_reg $end
$var parameter 3 j ALUcontrol_add $end
$var parameter 3 k ALUcontrol_and $end
$var parameter 3 l ALUcontrol_or $end
$var parameter 3 m ALUcontrol_slt $end
$var parameter 3 n ALUcontrol_sub $end
$var parameter 2 o ALUop_beq $end
$var parameter 2 p ALUop_mem $end
$var parameter 2 q ALUop_other $end
$var parameter 2 r ResultSrc_ALU $end
$var parameter 2 s ResultSrc_jal $end
$var parameter 2 t ResultSrc_load $end
$var parameter 2 u ResultSrc_lui $end
$var parameter 3 v imm_Btype $end
$var parameter 3 w imm_Itype $end
$var parameter 3 x imm_Jtype $end
$var parameter 3 y imm_Stype $end
$var parameter 3 z imm_Utype $end
$var parameter 7 { instr_ItypeALU_op $end
$var parameter 7 | instr_Rtype_op $end
$var parameter 3 } instr_addsub_funct3 $end
$var parameter 3 ~ instr_and_funct3 $end
$var parameter 7 !" instr_beq_op $end
$var parameter 7 "" instr_jal_op $end
$var parameter 7 #" instr_lui_op $end
$var parameter 7 $" instr_lw_op $end
$var parameter 3 %" instr_or_funct3 $end
$var parameter 3 &" instr_slt_funct3 $end
$var parameter 7 '" instr_sw_op $end
$var reg 3 (" ALUControl_o [2:0] $end
$var reg 12 )" controls [11:0] $end
$upscope $end
$scope module dp $end
$var wire 3 *" ALUControl_i [2:0] $end
$var wire 1 ] ALUSrc_i $end
$var wire 3 +" ImmSrc_i [2:0] $end
$var wire 1 [ PCSrc_i $end
$var wire 1 Z RegWrite_i $end
$var wire 2 ," ResultSrc_i [1:0] $end
$var wire 1 A clk $end
$var wire 32 -" instr_i [31:0] $end
$var wire 1 ." jump $end
$var wire 32 /" readdata_i [31:0] $end
$var wire 1 B reset $end
$var wire 1 U zero_o $end
$var wire 32 0" writedata_o [31:0] $end
$var wire 32 1" aluresult_o [31:0] $end
$var wire 32 2" SrcB [31:0] $end
$var wire 32 3" SrcA [31:0] $end
$var wire 32 4" PCTarget [31:0] $end
$var wire 1 5" PCSrc $end
$var wire 32 6" PCPlus4 [31:0] $end
$var wire 32 7" PCNext [31:0] $end
$var parameter 1 8" ALUSrc_imm $end
$var parameter 1 9" ALUSrc_reg $end
$var parameter 3 :" ALUcontrol_add $end
$var parameter 3 ;" ALUcontrol_and $end
$var parameter 3 <" ALUcontrol_or $end
$var parameter 3 =" ALUcontrol_slt $end
$var parameter 3 >" ALUcontrol_sub $end
$var parameter 2 ?" ALUop_beq $end
$var parameter 2 @" ALUop_mem $end
$var parameter 2 A" ALUop_other $end
$var parameter 2 B" ResultSrc_ALU $end
$var parameter 2 C" ResultSrc_jal $end
$var parameter 2 D" ResultSrc_load $end
$var parameter 2 E" ResultSrc_lui $end
$var parameter 3 F" imm_Btype $end
$var parameter 3 G" imm_Itype $end
$var parameter 3 H" imm_Jtype $end
$var parameter 3 I" imm_Stype $end
$var parameter 3 J" imm_Utype $end
$var parameter 7 K" instr_ItypeALU_op $end
$var parameter 7 L" instr_Rtype_op $end
$var parameter 3 M" instr_addsub_funct3 $end
$var parameter 3 N" instr_and_funct3 $end
$var parameter 7 O" instr_beq_op $end
$var parameter 7 P" instr_jal_op $end
$var parameter 7 Q" instr_lui_op $end
$var parameter 7 R" instr_lw_op $end
$var parameter 3 S" instr_or_funct3 $end
$var parameter 3 T" instr_slt_funct3 $end
$var parameter 7 U" instr_sw_op $end
$var reg 32 V" ImmExt [31:0] $end
$var reg 32 W" Result [31:0] $end
$var reg 32 X" pc_o [31:0] $end
$scope module alu $end
$var wire 3 Y" alucontrol_i [2:0] $end
$var wire 32 Z" b_i [31:0] $end
$var wire 1 U zero_o $end
$var wire 32 [" a_i [31:0] $end
$var parameter 1 \" ALUSrc_imm $end
$var parameter 1 ]" ALUSrc_reg $end
$var parameter 3 ^" ALUcontrol_add $end
$var parameter 3 _" ALUcontrol_and $end
$var parameter 3 `" ALUcontrol_or $end
$var parameter 3 a" ALUcontrol_slt $end
$var parameter 3 b" ALUcontrol_sub $end
$var parameter 2 c" ALUop_beq $end
$var parameter 2 d" ALUop_mem $end
$var parameter 2 e" ALUop_other $end
$var parameter 2 f" ResultSrc_ALU $end
$var parameter 2 g" ResultSrc_jal $end
$var parameter 2 h" ResultSrc_load $end
$var parameter 2 i" ResultSrc_lui $end
$var parameter 3 j" imm_Btype $end
$var parameter 3 k" imm_Itype $end
$var parameter 3 l" imm_Jtype $end
$var parameter 3 m" imm_Stype $end
$var parameter 3 n" imm_Utype $end
$var parameter 7 o" instr_ItypeALU_op $end
$var parameter 7 p" instr_Rtype_op $end
$var parameter 3 q" instr_addsub_funct3 $end
$var parameter 3 r" instr_and_funct3 $end
$var parameter 7 s" instr_beq_op $end
$var parameter 7 t" instr_jal_op $end
$var parameter 7 u" instr_lui_op $end
$var parameter 7 v" instr_lw_op $end
$var parameter 3 w" instr_or_funct3 $end
$var parameter 3 x" instr_slt_funct3 $end
$var parameter 7 y" instr_sw_op $end
$var reg 32 z" result_o [31:0] $end
$upscope $end
$scope module rf $end
$var wire 32 {" a0 [31:0] $end
$var wire 32 |" a1 [31:0] $end
$var wire 5 }" a1_i [4:0] $end
$var wire 32 ~" a2 [31:0] $end
$var wire 5 !# a2_i [4:0] $end
$var wire 32 "# a3 [31:0] $end
$var wire 5 ## a3_i [4:0] $end
$var wire 32 $# a4 [31:0] $end
$var wire 32 %# a5 [31:0] $end
$var wire 32 &# a6 [31:0] $end
$var wire 32 '# a7 [31:0] $end
$var wire 1 A clk $end
$var wire 32 (# gp [31:0] $end
$var wire 32 )# ra [31:0] $end
$var wire 32 *# s0 [31:0] $end
$var wire 32 +# s1 [31:0] $end
$var wire 32 ,# s10 [31:0] $end
$var wire 32 -# s11 [31:0] $end
$var wire 32 .# s2 [31:0] $end
$var wire 32 /# s3 [31:0] $end
$var wire 32 0# s4 [31:0] $end
$var wire 32 1# s5 [31:0] $end
$var wire 32 2# s6 [31:0] $end
$var wire 32 3# s7 [31:0] $end
$var wire 32 4# s8 [31:0] $end
$var wire 32 5# s9 [31:0] $end
$var wire 32 6# sp [31:0] $end
$var wire 32 7# t0 [31:0] $end
$var wire 32 8# t1 [31:0] $end
$var wire 32 9# t2 [31:0] $end
$var wire 32 :# t3 [31:0] $end
$var wire 32 ;# t4 [31:0] $end
$var wire 32 <# t5 [31:0] $end
$var wire 32 =# t6 [31:0] $end
$var wire 32 ># tp [31:0] $end
$var wire 32 ?# wd3_i [31:0] $end
$var wire 1 Z we3_i $end
$var wire 32 @# zero [31:0] $end
$var wire 32 A# rd2_o [31:0] $end
$var wire 32 B# rd1_o [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100011 y"
b10 x"
b110 w"
b11 v"
b110111 u"
b1101111 t"
b1100011 s"
b111 r"
b0 q"
b110011 p"
b10011 o"
b100 n"
b1 m"
b11 l"
b0 k"
b10 j"
b11 i"
b1 h"
b10 g"
b0 f"
b10 e"
b0 d"
b1 c"
b1 b"
b101 a"
b11 `"
b10 _"
b0 ^"
0]"
1\"
b100011 U"
b10 T"
b110 S"
b11 R"
b110111 Q"
b1101111 P"
b1100011 O"
b111 N"
b0 M"
b110011 L"
b10011 K"
b100 J"
b1 I"
b11 H"
b0 G"
b10 F"
b11 E"
b1 D"
b10 C"
b0 B"
b10 A"
b0 @"
b1 ?"
b1 >"
b101 ="
b11 <"
b10 ;"
b0 :"
09"
18"
b100011 '"
b10 &"
b110 %"
b11 $"
b110111 #"
b1101111 ""
b1100011 !"
b111 ~
b0 }
b110011 |
b10011 {
b100 z
b1 y
b11 x
b0 w
b10 v
b11 u
b1 t
b10 s
b0 r
b10 q
b0 p
b1 o
b1 n
b101 m
b11 l
b10 k
b0 j
0i
1h
b1000000 R
b110 Q
b1000000 N
b110 M
$end
#0
$dumpvars
b0 B#
b0 A#
b0 @#
b101 ?#
bx >#
bx =#
bx <#
bx ;#
bx :#
bx 9#
bx 8#
bx 7#
bx 6#
bx 5#
bx 4#
bx 3#
bx 2#
bx 1#
bx 0#
bx /#
bx .#
bx -#
bx ,#
bx +#
bx *#
bx )#
bx (#
bx '#
bx &#
bx %#
bx $#
b10 ##
bx "#
b0 !#
bx ~"
b0 }"
bx |"
bx {"
b101 z"
b0 ["
b101 Z"
b0 Y"
b0 X"
b101 W"
b101 V"
b100 7"
b100 6"
05"
bx 4"
b0 3"
b101 2"
b101 1"
b0 0"
bx /"
0."
b10100000000000100010011 -"
b0 ,"
b0 +"
b0 *"
b100010000100 )"
b0 ("
b10 g
b0 f
b0 e
0d
0c
b10011 b
0a
b0 `
0_
b0 ^
1]
b0 \
0[
1Z
b0 Y
b101 X
b0 W
b0 V
0U
bx T
b10100000000000100010011 S
b0 P
b10100000000000100010011 O
b101 L
b0 K
bx J
0I
b101 H
b10100000000000100010011 G
b0 F
bx E
b0 D
bx C
1B
1A
b0 @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
bx '
bx &
bx %
bx $
bx #
bx "
bx !
$end
#1
0A
#2
b101 7
b101 6#
1A
#3
b0 C
0B
0A
#4
b1100 W"
b1100 ?#
b1100 H
b1100 L
b1100 X
b1100 1"
b1100 z"
b1100 2"
b1100 Z"
b1100 V"
b11 ##
b1000 7"
b110000000000000110010011 G
b110000000000000110010011 O
b110000000000000110010011 S
b110000000000000110010011 -"
b1000 6"
b100 F
b100 P
b100 W
b100 X"
1A
#5
b1 C
0A
#6
b11 W"
b11 ?#
b11 H
b11 L
b11 X
b11 1"
b11 z"
b1100 3"
b1100 ["
b1100 B#
b11111111111111111111111111110111 2"
b11111111111111111111111111110111 Z"
b11 }"
1a
b11111111111111111111111111110111 V"
b111 ##
b1100 7"
b11111111011100011000001110010011 G
b11111111011100011000001110010011 O
b11111111011100011000001110010011 S
b11111111011100011000001110010011 -"
b1100 )
b1100 (#
b1100 6"
b1000 F
b1000 P
b1000 W
b1000 X"
1A
#7
b10 C
0A
#8
b111 W"
b111 ?#
b111 H
b111 L
b111 X
b111 1"
b111 z"
b101 D
b101 K
b101 V
b101 0"
b101 A#
bx \
bx f
bx +"
0]
b11 3"
b11 ["
b11 B#
b10 !#
b1xxx00000100 )"
b11 ^
b11 ("
b11 *"
b11 Y"
b101 2"
b101 Z"
b111 }"
b110011 b
b110 `
0a
bx V"
b100 ##
b10000 7"
b1000111110001000110011 G
b1000111110001000110011 O
b1000111110001000110011 S
b1000111110001000110011 -"
b11 :
b11 9#
b10000 6"
b1100 F
b1100 P
b1100 W
b1100 X"
1A
#9
b11 C
0A
#10
b100 W"
b100 ?#
b111 2"
b111 Z"
b100 H
b100 L
b100 X
b100 1"
b100 z"
b1100 3"
b1100 ["
b1100 B#
b111 D
b111 K
b111 V
b111 0"
b111 A#
b10 ^
b10 ("
b10 *"
b10 Y"
b11 }"
b100 !#
b111 `
b101 ##
b10100 7"
b10000011111001010110011 G
b10000011111001010110011 O
b10000011111001010110011 S
b10000011111001010110011 -"
b111 ?
b111 >#
b10100 6"
b10000 F
b10000 P
b10000 W
b10000 X"
1A
#11
b100 C
0A
#12
b1011 W"
b1011 ?#
b1011 H
b1011 L
b1011 X
b1011 1"
b1011 z"
b100 3"
b100 ["
b100 B#
b0 ^
b0 ("
b0 *"
b0 Y"
b101 }"
b0 `
b11000 7"
b10000101000001010110011 G
b10000101000001010110011 O
b10000101000001010110011 S
b10000101000001010110011 -"
b100 8
b100 7#
b11000 6"
b10100 F
b10100 P
b10100 W
b10100 X"
1A
#13
b101 C
0A
#14
b110000 V"
b1 ^
b1 ("
b1 *"
b1 Y"
b11 2"
b11 Z"
0Z
b10 \
b10 f
b10 +"
bx Y
bx e
bx ,"
1d
b1 g
b11 D
b11 K
b11 V
b11 0"
b11 A#
b1000 W"
b1000 ?#
b1000xx1010 )"
b111 !#
b1000 H
b1000 L
b1000 X
b1000 1"
b1000 z"
b1100011 b
b10000 ##
b1011 3"
b1011 ["
b1011 B#
b11100 7"
b10011100101000100001100011 G
b10011100101000100001100011 O
b10011100101000100001100011 S
b10011100101000100001100011 -"
b1011 8
b1011 7#
b11100 6"
b11000 F
b11000 P
b11000 W
b11000 X"
1A
#15
b110 C
0A
#16
1U
b0 W"
b0 ?#
b101 ^
b101 ("
b101 *"
b101 Y"
b0 H
b0 L
b0 X
b0 1"
b0 z"
b111 2"
b111 Z"
1Z
bx \
bx f
bx +"
b0 Y
b0 e
b0 ,"
0d
b10 g
b1100 3"
b1100 ["
b1100 B#
b111 D
b111 K
b111 V
b111 0"
b111 A#
b1xxx00000100 )"
b11 }"
b100 !#
b110011 b
b10 `
bx V"
b100 ##
b100000 7"
b10000011010001000110011 G
b10000011010001000110011 O
b10000011010001000110011 S
b10000011010001000110011 -"
b100000 6"
b11100 F
b11100 P
b11100 W
b11100 X"
1A
#17
b111 C
0A
#18
b101000 4"
15"
b1000 V"
1."
b0 W"
b0 ?#
0Z
b10 \
b10 f
b10 +"
bx Y
bx e
bx ,"
1d
b1 g
b0 3"
b0 ["
b0 B#
1U
b0 H
b0 L
b0 X
b0 1"
b0 z"
b1000xx1010 )"
b1 ^
b1 ("
b1 *"
b1 Y"
b100 }"
b0 !#
b0 2"
b0 Z"
b1100011 b
b0 `
b1000 ##
b0 D
b0 K
b0 V
b0 0"
b0 A#
b101000 7"
b100000010001100011 G
b100000010001100011 O
b100000010001100011 S
b100000010001100011 -"
b0 ?
b0 >#
b100100 6"
b100000 F
b100000 P
b100000 W
b100000 X"
1A
#19
b1000 C
0A
#20
05"
b1 W"
b1 ?#
b101 ^
b101 ("
b101 *"
b101 Y"
0."
0U
b1 H
b1 L
b1 X
b1 1"
b1 z"
b101 2"
b101 Z"
1Z
bx \
bx f
bx +"
b0 Y
b0 e
b0 ,"
0d
b10 g
b11 3"
b11 ["
b11 B#
b101 D
b101 K
b101 V
b101 0"
b101 A#
b1xxx00000100 )"
b111 }"
b10 !#
b101100 7"
b110011 b
b10 `
bx V"
b100 ##
bx 4"
b1000111010001000110011 G
b1000111010001000110011 O
b1000111010001000110011 S
b1000111010001000110011 -"
b101100 6"
b101000 F
b101000 P
b101000 W
b101000 X"
1A
#21
b1001 C
0A
#22
b1100 W"
b1100 ?#
b1011 2"
b1011 Z"
b1100 H
b1100 L
b1100 X
b1100 1"
b1100 z"
b1 3"
b1 ["
b1 B#
b1011 D
b1011 K
b1011 V
b1011 0"
b1011 A#
b0 ^
b0 ("
b0 *"
b0 Y"
b100 }"
b101 !#
b0 `
b111 ##
b110000 7"
b10100100000001110110011 G
b10100100000001110110011 O
b10100100000001110110011 S
b10100100000001110110011 -"
b1 ?
b1 >#
b110000 6"
b101100 F
b101100 P
b101100 W
b101100 X"
1A
#23
b1010 C
0A
#24
b111 W"
b111 ?#
b111 H
b111 L
b111 X
b111 1"
b111 z"
b101 2"
b101 Z"
b1 ^
b1 ("
b1 *"
b1 Y"
b1100 3"
b1100 ["
b1100 B#
b101 D
b101 K
b101 V
b101 0"
b101 A#
1_
b111 }"
b10 !#
1a
b110100 7"
b1000000001000111000001110110011 G
b1000000001000111000001110110011 O
b1000000001000111000001110110011 S
b1000000001000111000001110110011 -"
b1100 :
b1100 9#
b110100 6"
b110000 F
b110000 P
b110000 W
b110000 X"
1A
#25
b1011 C
0A
#26
b1010100 V"
b1010100 2"
b1010100 Z"
0Z
b1 \
b1 f
b1 +"
1]
1I
bx Y
bx e
bx ,"
b0 g
0U
b111 D
b111 K
b111 V
b111 0"
b111 A#
b1100000 W"
b1100000 ?#
b111xx0000 )"
b0 ^
b0 ("
b0 *"
b0 Y"
0_
b11 }"
b111 !#
b1100000 H
b1100000 L
b1100000 X
b1100000 1"
b1100000 z"
b100011 b
b10 `
0a
b10100 ##
b1100 3"
b1100 ["
b1100 B#
b111000 7"
b100011100011010101000100011 G
b100011100011010101000100011 O
b100011100011010101000100011 S
b100011100011010101000100011 -"
b111 :
b111 9#
b111000 6"
b110100 F
b110100 P
b110100 W
b110100 X"
1A
#27
b1100 C
0A
#28
b111 W"
b111 ?#
1Z
b0 \
b0 f
b0 +"
0I
b1 Y
b1 e
b1 ,"
b1100000 H
b1100000 L
b1100000 X
b1100000 1"
b1100000 z"
b0 3"
b0 ["
b0 B#
b0 D
b0 K
b0 V
b0 0"
b0 A#
b100010010000 )"
b1100000 2"
b1100000 Z"
b0 }"
b0 !#
b11 b
b1100000 V"
b10 ##
b111100 7"
b110000000000010000100000011 G
b110000000000010000100000011 O
b110000000000010000100000011 S
b110000000000010000100000011 -"
b111 E
b111 J
b111 T
b111 /"
b111100 6"
b111000 F
b111000 P
b111000 W
b111000 X"
1A
#29
b1101 C
0A
#30
bx E
bx J
bx T
bx /"
b10010 W"
b10010 ?#
bx \
bx f
bx +"
0]
b0 Y
b0 e
b0 ,"
b10 g
b10010 H
b10010 L
b10010 X
b10010 1"
b10010 z"
b111 3"
b111 ["
b111 B#
b1011 D
b1011 K
b1011 V
b1011 0"
b1011 A#
b1xxx00000100 )"
b1011 2"
b1011 Z"
b10 }"
b101 !#
b110011 b
b0 `
bx V"
b1001 ##
b1000000 7"
b10100010000010010110011 G
b10100010000010010110011 O
b10100010000010010110011 S
b10100010000010010110011 -"
b111 7
b111 6#
b1000000 6"
b111100 F
b111100 P
b111100 W
b111100 X"
1A
#31
b1110 C
0A
#32
b1001000 4"
15"
b1000 V"
b1000100 W"
b1000100 ?#
1[
1U
b0 H
b0 L
b0 X
b0 1"
b0 z"
b0 2"
b0 Z"
b11 \
b11 f
b11 +"
b10 Y
b10 e
b10 ,"
b0 g
1c
b0 3"
b0 ["
b0 B#
b0 D
b0 K
b0 V
b0 0"
b0 A#
b101100100001 )"
b0 }"
b0 !#
b1101111 b
b11 ##
b1001000 7"
b100000000000000111101111 G
b100000000000000111101111 O
b100000000000000111101111 S
b100000000000000111101111 -"
b10010 ,
b10010 +#
b1000100 6"
b1000000 F
b1000000 P
b1000000 W
b1000000 X"
1A
#33
b1111 C
0A
#34
05"
b10010 2"
b10010 Z"
0U
b11001 H
b11001 L
b11001 X
b11001 1"
b11001 z"
b10010 D
b10010 K
b10010 V
b10010 0"
b10010 A#
0[
b111 3"
b111 ["
b111 B#
b1001 !#
bx \
bx f
bx +"
b0 Y
b0 e
b0 ,"
b10 g
0c
b10 }"
b1xxx00000100 )"
b1001100 7"
b110011 b
bx V"
b10 ##
b11001 W"
b11001 ?#
bx 4"
b100100010000000100110011 G
b100100010000000100110011 O
b100100010000000100110011 S
b100100010000000100110011 -"
b1000100 )
b1000100 (#
b1001100 6"
b1001000 F
b1001000 P
b1001000 W
b1001000 X"
1A
#35
b10000 C
0A
#36
b100000 V"
b100000 2"
b100000 Z"
0Z
b1 \
b1 f
b1 +"
1]
1I
bx Y
bx e
bx ,"
b0 g
0U
b11001 D
b11001 K
b11001 V
b11001 0"
b11001 A#
b1100100 W"
b1100100 ?#
b111xx0000 )"
b0 ^
b0 ("
b0 *"
b0 Y"
b11 }"
b10 !#
b1100100 H
b1100100 L
b1100100 X
b1100100 1"
b1100100 z"
b100011 b
b10 `
b0 ##
b1000100 3"
b1000100 ["
b1000100 B#
b1010000 7"
b10001000011010000000100011 G
b10001000011010000000100011 O
b10001000011010000000100011 S
b10001000011010000000100011 -"
b11001 7
b11001 6#
b1010000 6"
b1001100 F
b1001100 P
b1001100 W
b1001100 X"
1A
#37
b10001 C
0A
#38
b1011111011101111000000000000 W"
b1011111011101111000000000000 ?#
1Z
b100 \
b100 f
b100 +"
0I
b0 Y
b0 e
b0 ,"
0U
b1011111011101111000000000000 H
b1011111011101111000000000000 L
b1011111011101111000000000000 X
b1011111011101111000000000000 1"
b1011111011101111000000000000 z"
b0 3"
b0 ["
b0 B#
b0 D
b0 K
b0 V
b0 0"
b0 A#
b110010000000 )"
b1011111011101111000000000000 2"
b1011111011101111000000000000 Z"
b0 }"
b0 !#
b110111 b
b111 `
b1011111011101111000000000000 V"
b10 ##
b1010100 7"
b1011111011101111000100110111 G
b1011111011101111000100110111 O
b1011111011101111000100110111 S
b1011111011101111000100110111 -"
bx E
bx J
bx T
bx /"
b1010100 6"
b1010000 F
b1010000 P
b1010000 W
b1010000 X"
1A
#39
b10010 C
0A
#40
b1011111011101111000000000000 D
b1011111011101111000000000000 K
b1011111011101111000000000000 V
b1011111011101111000000000000 0"
b1011111011101111000000000000 A#
b1101000 W"
b1101000 ?#
b1000100 3"
b1000100 ["
b1000100 B#
b10 !#
0Z
b1 \
b1 f
b1 +"
1I
bx Y
bx e
bx ,"
b1101000 H
b1101000 L
b1101000 X
b1101000 1"
b1101000 z"
b11 }"
b111xx0000 )"
b100100 2"
b100100 Z"
b100011 b
b10 `
b100100 V"
b100 ##
b1011000 7"
b10001000011010001000100011 G
b10001000011010001000100011 O
b10001000011010001000100011 S
b10001000011010001000100011 -"
b1011111011101111000000000000 7
b1011111011101111000000000000 6#
b1011000 6"
b1010100 F
b1010100 P
b1010100 W
b1010100 X"
1A
#41
b10011 C
0A
#42
b1011000 4"
15"
1U
1."
b1 ^
b1 ("
b1 *"
b1 Y"
b0 W"
b0 ?#
b10 \
b10 f
b10 +"
0]
0I
1d
b1 g
b0 H
b0 L
b0 X
b0 1"
b0 z"
b1011111011101111000000000000 3"
b1011111011101111000000000000 ["
b1011111011101111000000000000 B#
b1000xx1010 )"
b1011111011101111000000000000 2"
b1011111011101111000000000000 Z"
b10 }"
b1100011 b
b0 `
b0 V"
b0 ##
b1011000 7"
b1000010000000001100011 G
b1000010000000001100011 O
b1000010000000001100011 S
b1000010000000001100011 -"
bx E
bx J
bx T
bx /"
b1011100 6"
b1011000 F
b1011000 P
b1011000 W
b1011000 X"
1A
#43
