<stg><name>reduce</name>


<trans_list>

<trans id="54" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="9" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="2048" op_2_bw="32">
<![CDATA[
entry:1 %readreq_ln82 = readreq void @_ssdm_op_ReadReq, i2048 %in0, i32 2

]]></Node>
<StgValue><ssdm name="readreq_ln82"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="2048" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln267 = specinterface void @_ssdm_op_SpecInterface, i2048 %in0, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 2, i32 2, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln267"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="2048" op_2_bw="32">
<![CDATA[
entry:3 %readreq_ln82 = readreq void @_ssdm_op_ReadReq, i2048 %in1, i32 2

]]></Node>
<StgValue><ssdm name="readreq_ln82"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="2048" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln267 = specinterface void @_ssdm_op_SpecInterface, i2048 %in1, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 2, i32 2, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln267"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="2048" op_2_bw="32">
<![CDATA[
entry:5 %readreq_ln82 = readreq void @_ssdm_op_ReadReq, i2048 %in2, i32 2

]]></Node>
<StgValue><ssdm name="readreq_ln82"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="2048" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln267 = specinterface void @_ssdm_op_SpecInterface, i2048 %in2, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 2, i32 2, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln267"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="2048" op_2_bw="32">
<![CDATA[
entry:7 %readreq_ln82 = readreq void @_ssdm_op_ReadReq, i2048 %in3, i32 2

]]></Node>
<StgValue><ssdm name="readreq_ln82"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="2048" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln267 = specinterface void @_ssdm_op_SpecInterface, i2048 %in3, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 2, i32 2, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln267"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:9 %writereq_ln115 = writereq void @_ssdm_op_WriteReq, i8 %out_r, i32 2

]]></Node>
<StgValue><ssdm name="writereq_ln115"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln286 = specinterface void @_ssdm_op_SpecInterface, i8 %out_r, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 2, i32 2, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln286"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="2048" op_0_bw="2048" op_1_bw="2048" op_2_bw="0">
<![CDATA[
entry:11 %in0_read = read i2048 @_ssdm_op_Read.mem_fifo.i2048P0A, i2048 %in0

]]></Node>
<StgValue><ssdm name="in0_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="2048" op_0_bw="2048" op_1_bw="2048" op_2_bw="0">
<![CDATA[
entry:12 %in1_read = read i2048 @_ssdm_op_Read.mem_fifo.i2048P0A, i2048 %in1

]]></Node>
<StgValue><ssdm name="in1_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="2048" op_0_bw="2048" op_1_bw="2048" op_2_bw="0">
<![CDATA[
entry:13 %in2_read = read i2048 @_ssdm_op_Read.mem_fifo.i2048P0A, i2048 %in2

]]></Node>
<StgValue><ssdm name="in2_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="2048" op_0_bw="2048" op_1_bw="2048" op_2_bw="0">
<![CDATA[
entry:14 %in3_read = read i2048 @_ssdm_op_Read.mem_fifo.i2048P0A, i2048 %in3

]]></Node>
<StgValue><ssdm name="in3_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:15 %store_ln201 = store i9 0, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
entry:16 %br_ln201 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc:0 %i_3 = load i9 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:2 %icmp_ln201 = icmp_eq  i9 %i_3, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln201"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:4 %add_ln201 = add i9 %i_3, i9 1

]]></Node>
<StgValue><ssdm name="add_ln201"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln201 = br i1 %icmp_ln201, void %for.inc.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="9">
<![CDATA[
for.inc.split:1 %trunc_ln202 = trunc i9 %i_3

]]></Node>
<StgValue><ssdm name="trunc_ln202"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
for.inc.split:2 %shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln202, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="2048" op_0_bw="11">
<![CDATA[
for.inc.split:3 %zext_ln202 = zext i11 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln202"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
for.inc.split:4 %lshr_ln202 = lshr i2048 %in0_read, i2048 %zext_ln202

]]></Node>
<StgValue><ssdm name="lshr_ln202"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="2048">
<![CDATA[
for.inc.split:5 %trunc_ln202_1 = trunc i2048 %lshr_ln202

]]></Node>
<StgValue><ssdm name="trunc_ln202_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
for.inc.split:6 %lshr_ln202_1 = lshr i2048 %in1_read, i2048 %zext_ln202

]]></Node>
<StgValue><ssdm name="lshr_ln202_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="2048">
<![CDATA[
for.inc.split:7 %trunc_ln202_2 = trunc i2048 %lshr_ln202_1

]]></Node>
<StgValue><ssdm name="trunc_ln202_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
for.inc.split:8 %lshr_ln202_2 = lshr i2048 %in2_read, i2048 %zext_ln202

]]></Node>
<StgValue><ssdm name="lshr_ln202_2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="2048">
<![CDATA[
for.inc.split:9 %trunc_ln202_3 = trunc i2048 %lshr_ln202_2

]]></Node>
<StgValue><ssdm name="trunc_ln202_3"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
for.inc.split:10 %lshr_ln202_3 = lshr i2048 %in3_read, i2048 %zext_ln202

]]></Node>
<StgValue><ssdm name="lshr_ln202_3"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="2048">
<![CDATA[
for.inc.split:11 %trunc_ln202_4 = trunc i2048 %lshr_ln202_3

]]></Node>
<StgValue><ssdm name="trunc_ln202_4"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:13 %add_ln202_1 = add i8 %trunc_ln202_4, i8 %trunc_ln202_3

]]></Node>
<StgValue><ssdm name="add_ln202_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:18 %store_ln201 = store i9 %add_ln201, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:0 %specloopname_ln201 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln201"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:12 %add_ln202 = add i8 %trunc_ln202_2, i8 %trunc_ln202_1

]]></Node>
<StgValue><ssdm name="add_ln202"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:14 %total = add i8 %add_ln202_1, i8 %add_ln202

]]></Node>
<StgValue><ssdm name="total"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="8">
<![CDATA[
for.inc.split:15 %zext_ln203 = zext i8 %trunc_ln202

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:16 %out_addr = getelementptr i8 %out_r, i32 0, i32 %zext_ln203

]]></Node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.split:17 %store_ln203 = store i8 %total, i8 %out_addr

]]></Node>
<StgValue><ssdm name="store_ln203"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:19 %br_ln201 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.end:0 %write_ln131 = write void @_ssdm_op_Write, i8 %out_r, i32 2

]]></Node>
<StgValue><ssdm name="write_ln131"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="2048" op_2_bw="32">
<![CDATA[
for.end:1 %read_ln102 = read void @_ssdm_op_Read, i2048 %in3, i32 2

]]></Node>
<StgValue><ssdm name="read_ln102"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="2048" op_2_bw="32">
<![CDATA[
for.end:2 %read_ln102 = read void @_ssdm_op_Read, i2048 %in2, i32 2

]]></Node>
<StgValue><ssdm name="read_ln102"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="2048" op_2_bw="32">
<![CDATA[
for.end:3 %read_ln102 = read void @_ssdm_op_Read, i2048 %in1, i32 2

]]></Node>
<StgValue><ssdm name="read_ln102"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="2048" op_2_bw="32">
<![CDATA[
for.end:4 %read_ln102 = read void @_ssdm_op_Read, i2048 %in0, i32 2

]]></Node>
<StgValue><ssdm name="read_ln102"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0">
<![CDATA[
for.end:5 %ret_ln205 = ret

]]></Node>
<StgValue><ssdm name="ret_ln205"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
