{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1549419352339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549419352361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 05 21:15:52 2019 " "Processing started: Tue Feb 05 21:15:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549419352361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549419352361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PC -c PC " "Command: quartus_map --read_settings_files=on --write_settings_files=off PC -c PC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549419352361 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1549419353253 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1549419353253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_register.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "PC_register.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC_register.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549419382560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549419382560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_negedge_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_negedge_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_negedge_flip_flop " "Found entity 1: d_negedge_flip_flop" {  } { { "d_negedge_flip_flop.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/d_negedge_flip_flop.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549419382560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549419382560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549419382560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549419382560 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PC " "Elaborating entity \"PC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1549419382605 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PC.v(28) " "Verilog HDL assignment warning at PC.v(28): truncated value with size 32 to match size of target (16)" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1549419382605 "|PC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PC PC.v(30) " "Verilog HDL Always Construct warning at PC.v(30): inferring latch(es) for variable \"PC\", which holds its previous value in one or more paths through the always construct" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549419382605 "|PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\] PC.v(34) " "Inferred latch for \"PC\[0\]\" at PC.v(34)" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549419382605 "|PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\] PC.v(34) " "Inferred latch for \"PC\[1\]\" at PC.v(34)" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549419382605 "|PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[2\] PC.v(34) " "Inferred latch for \"PC\[2\]\" at PC.v(34)" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549419382605 "|PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[3\] PC.v(34) " "Inferred latch for \"PC\[3\]\" at PC.v(34)" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549419382605 "|PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[4\] PC.v(34) " "Inferred latch for \"PC\[4\]\" at PC.v(34)" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549419382605 "|PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[5\] PC.v(34) " "Inferred latch for \"PC\[5\]\" at PC.v(34)" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549419382605 "|PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[6\] PC.v(34) " "Inferred latch for \"PC\[6\]\" at PC.v(34)" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549419382605 "|PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[7\] PC.v(34) " "Inferred latch for \"PC\[7\]\" at PC.v(34)" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549419382605 "|PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[8\] PC.v(34) " "Inferred latch for \"PC\[8\]\" at PC.v(34)" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549419382605 "|PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[9\] PC.v(34) " "Inferred latch for \"PC\[9\]\" at PC.v(34)" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549419382605 "|PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[10\] PC.v(34) " "Inferred latch for \"PC\[10\]\" at PC.v(34)" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549419382605 "|PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[11\] PC.v(34) " "Inferred latch for \"PC\[11\]\" at PC.v(34)" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549419382605 "|PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[12\] PC.v(34) " "Inferred latch for \"PC\[12\]\" at PC.v(34)" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549419382605 "|PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[13\] PC.v(34) " "Inferred latch for \"PC\[13\]\" at PC.v(34)" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549419382605 "|PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[14\] PC.v(34) " "Inferred latch for \"PC\[14\]\" at PC.v(34)" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549419382605 "|PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[15\] PC.v(34) " "Inferred latch for \"PC\[15\]\" at PC.v(34)" {  } { { "PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549419382605 "|PC"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "pc_reg PC_register " "Node instance \"pc_reg\" instantiates undefined entity \"PC_register\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "PC.v" "pc_reg" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 25 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1549419382636 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549419382808 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 05 21:16:22 2019 " "Processing ended: Tue Feb 05 21:16:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549419382808 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549419382808 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549419382808 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1549419382808 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1549419383465 ""}
