<?xml version="1.0"?>
<dblpperson name="Vikramkumar Pudi" pid="168/6457" n="18">
<person key="homepages/168/6457" mdate="2020-05-20">
<author pid="168/6457">Vikramkumar Pudi</author>
<author pid="168/6457">Vikram Kumar Pudi</author>
</person>
<r><article key="journals/cem/ShrivastwaPCSCG20" mdate="2020-10-26">
<author orcid="0000-0002-8909-0406" pid="224/5698">Ritu Ranjan Shrivastwa</author>
<author pid="168/6457">Vikramkumar Pudi</author>
<author pid="55/1006">Duo Chen</author>
<author pid="71/11286">Rosa Q. So</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="95/7006">Cuntai Guan</author>
<title>A Brain-Computer Interface Framework Based on Compressive Sensing and Deep Learning.</title>
<pages>90-96</pages>
<year>2020</year>
<volume>9</volume>
<journal>IEEE Consumer Electron. Mag.</journal>
<number>3</number>
<ee>https://doi.org/10.1109/MCE.2019.2959059</ee>
<url>db/journals/cem/cem9.html#ShrivastwaPCSCG20</url>
</article>
</r>
<r><article key="journals/tcas/ZhangPL19" mdate="2020-05-27">
<author orcid="0000-0002-9483-8167" pid="82/5445">Tingting Zhang</author>
<author orcid="0000-0003-3992-0624" pid="168/6457">Vikramkumar Pudi</author>
<author orcid="0000-0001-8398-8648" pid="03/2089">Weiqiang Liu</author>
<title>New Majority Gate-Based Parallel BCD Adder Designs for Quantum-Dot Cellular Automata.</title>
<pages>1232-1236</pages>
<year>2019</year>
<volume>66-II</volume>
<journal>IEEE Trans. Circuits Syst. II Express Briefs</journal>
<number>7</number>
<ee>https://doi.org/10.1109/TCSII.2018.2878717</ee>
<url>db/journals/tcas/tcasII66.html#ZhangPL19</url>
</article>
</r>
<r><inproceedings key="conf/isqed/Haj-YahyaWPBC19" mdate="2019-05-04">
<author pid="218/1227">Jawad Haj-Yahya</author>
<author pid="01/8059">Ming Ming Wong</author>
<author pid="168/6457">Vikramkumar Pudi</author>
<author pid="94/7837">Shivam Bhasin</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<title>Lightweight Secure-Boot Architecture for RISC-V System-on-Chip.</title>
<pages>216-223</pages>
<year>2019</year>
<booktitle>ISQED</booktitle>
<ee>https://doi.org/10.1109/ISQED.2019.8697657</ee>
<crossref>conf/isqed/2019</crossref>
<url>db/conf/isqed/isqed2019.html#Haj-YahyaWPBC19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/socc/KadiyalaPGNLS19" mdate="2020-05-19">
<author pid="161/3335">Sai Praveen Kadiyala</author>
<author pid="168/6457">Vikram Kumar Pudi</author>
<author pid="29/4549">Mohit Garg</author>
<author pid="265/2599">Hau Ngo</author>
<author pid="74/1907">Siew-Kei Lam</author>
<author pid="23/1694">Thambipillai Srikanthan</author>
<title>Hardware Efficient NIPALS Architecture for Principal Component Analysis of Hyper Spectral Images.</title>
<pages>224-229</pages>
<year>2019</year>
<booktitle>SoCC</booktitle>
<ee>https://doi.org/10.1109/SOCC46988.2019.1570555870</ee>
<crossref>conf/socc/2019</crossref>
<url>db/conf/socc/socc2019.html#KadiyalaPGNLS19</url>
</inproceedings>
</r>
<r><article key="journals/tcas/PudiCL18" mdate="2020-05-27">
<author orcid="0000-0003-3992-0624" pid="168/6457">Vikramkumar Pudi</author>
<author orcid="0000-0002-8818-6983" pid="99/4535">Anupam Chattopadhyay</author>
<author orcid="0000-0001-7479-7970" pid="10/1993">Kwok-Yan Lam</author>
<title>Secure and Lightweight Compressive Sensing Using Stream Cipher.</title>
<pages>371-375</pages>
<year>2018</year>
<volume>65-II</volume>
<journal>IEEE Trans. Circuits Syst. II Express Briefs</journal>
<number>3</number>
<ee>https://doi.org/10.1109/TCSII.2017.2715659</ee>
<url>db/journals/tcas/tcasII65.html#PudiCL18</url>
</article>
</r>
<r><inproceedings key="conf/apccas/SrinivasuPCL18" mdate="2020-03-27">
<author pid="203/7277">B. Srinivasu</author>
<author pid="168/6457">Vikramkumar Pudi</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author orcid="0000-0001-7479-7970" pid="10/1993">Kwok-Yan Lam</author>
<title>CoLPUF : A Novel Configurable LFSR-based PUF.</title>
<pages>358-361</pages>
<year>2018</year>
<booktitle>APCCAS</booktitle>
<ee>https://doi.org/10.1109/APCCAS.2018.8605643</ee>
<crossref>conf/apccas/2018</crossref>
<url>db/conf/apccas/apccas2018.html#SrinivasuPCL18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/PudiCL18" mdate="2020-03-27">
<author pid="168/6457">Vikramkumar Pudi</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author orcid="0000-0001-7479-7970" pid="10/1993">Kwok-Yan Lam</author>
<title>Efficient and Lightweight Quantized Compressive Sensing using &#956;-Law.</title>
<pages>1-5</pages>
<year>2018</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2018.8351505</ee>
<crossref>conf/iscas/2018</crossref>
<url>db/conf/iscas/iscas2018.html#PudiCL18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isvlsi/BaksiPMC18" mdate="2018-08-14">
<author pid="160/3845">Anubhab Baksi</author>
<author pid="168/6457">Vikramkumar Pudi</author>
<author pid="126/2520">Swagata Mandal</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<title>Lightweight ASIC Implementation of AEGIS-128.</title>
<pages>251-256</pages>
<year>2018</year>
<booktitle>ISVLSI</booktitle>
<ee>https://doi.org/10.1109/ISVLSI.2018.00054</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2018.00054</ee>
<crossref>conf/isvlsi/2018</crossref>
<url>db/conf/isvlsi/isvlsi2018.html#BaksiPMC18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isvlsi/ShrivastwaPC18" mdate="2020-10-25">
<author orcid="0000-0002-8909-0406" pid="224/5698">Ritu Ranjan Shrivastwa</author>
<author pid="168/6457">Vikramkumar Pudi</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<title>An FPGA-Based Brain Computer Interfacing Using Compressive Sensing and Machine Learning.</title>
<pages>726-731</pages>
<year>2018</year>
<booktitle>ISVLSI</booktitle>
<ee>https://doi.org/10.1109/ISVLSI.2018.00137</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2018.00137</ee>
<crossref>conf/isvlsi/2018</crossref>
<url>db/conf/isvlsi/isvlsi2018.html#ShrivastwaPC18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi/WongPC18" mdate="2019-02-26">
<author pid="01/8059">Ming Ming Wong</author>
<author pid="168/6457">Vikramkumar Pudi</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<title>Lightweight and High Performance SHA-256 using Architectural Folding and 4-2 Adder Compressor.</title>
<pages>95-100</pages>
<year>2018</year>
<booktitle>VLSI-SoC</booktitle>
<ee>https://doi.org/10.1109/VLSI-SoC.2018.8644825</ee>
<crossref>conf/vlsi/2018soc</crossref>
<url>db/conf/vlsi/vlsisoc2018.html#WongPC18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsid/DeyPCE18" mdate="2018-04-10">
<author pid="216/3085">Vishal Dey</author>
<author pid="168/6457">Vikramkumar Pudi</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="38/4086">Yuval Elovici</author>
<title>Security Vulnerabilities of Unmanned Aerial Vehicles and Countermeasures: An Experimental Study.</title>
<pages>398-403</pages>
<year>2018</year>
<booktitle>VLSI Design</booktitle>
<ee>https://doi.org/10.1109/VLSID.2018.97</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/VLSID.2018.97</ee>
<crossref>conf/vlsid/2018</crossref>
<url>db/conf/vlsid/vlsid2018.html#DeyPCE18</url>
</inproceedings>
</r>
<r><article key="journals/tc/PudiSL17" mdate="2019-08-07">
<author pid="168/6457">Vikramkumar Pudi</author>
<author pid="71/2311-1">K. Sridharan 0001</author>
<author pid="l/FabrizioLombardi">Fabrizio Lombardi</author>
<title>Majority Logic Formulations for Parallel Adder Designs at Reduced Delay and Circuit Complexity.</title>
<pages>1824-1830</pages>
<year>2017</year>
<volume>66</volume>
<journal>IEEE Trans. Computers</journal>
<number>10</number>
<ee>https://doi.org/10.1109/TC.2017.2696524</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/TC.2017.2696524</ee>
<url>db/journals/tc/tc66.html#PudiSL17</url>
</article>
</r>
<r><inproceedings key="conf/isqed/BhattacharjeePC17" mdate="2018-11-02">
<author orcid="0000-0001-6561-8934" pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="168/6457">Vikramkumar Pudi</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<title>SHA-3 implementation using ReRAM based in-memory computing architecture.</title>
<pages>325-330</pages>
<year>2017</year>
<booktitle>ISQED</booktitle>
<ee>https://doi.org/10.1109/ISQED.2017.7918336</ee>
<crossref>conf/isqed/2017</crossref>
<url>db/conf/isqed/isqed2017.html#BhattacharjeePC17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/socc/KadiyalaPL17" mdate="2019-10-04">
<author pid="161/3335">Sai Praveen Kadiyala</author>
<author pid="168/6457">Vikram Kumar Pudi</author>
<author pid="74/1907">Siew-Kei Lam</author>
<title>Approximate compressed sensing for hardware-efficient image compression.</title>
<pages>340-345</pages>
<year>2017</year>
<booktitle>SoCC</booktitle>
<ee>https://doi.org/10.1109/SOCC.2017.8226074</ee>
<crossref>conf/socc/2017</crossref>
<url>db/conf/socc/socc2017.html#KadiyalaPL17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isicir/PudiCS16" mdate="2017-05-19">
<author pid="168/6457">Vikramkumar Pudi</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="23/1694">Thambipillai Srikanthan</author>
<title>Modified projected Landweber method for Compressive-Sensing reconstruction of images with non-orthogonal matrices.</title>
<pages>1-4</pages>
<year>2016</year>
<booktitle>ISIC</booktitle>
<ee>https://doi.org/10.1109/ISICIR.2016.7829716</ee>
<crossref>conf/isicir/2016</crossref>
<url>db/conf/isicir/isic2016.html#PudiCS16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isvlsi/ChattopadhyayPB16" mdate="2017-05-21">
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="168/6457">Vikramkumar Pudi</author>
<author pid="160/3845">Anubhab Baksi</author>
<author pid="23/1694">Thambipillai Srikanthan</author>
<title>FPGA Based Cyber Security Protocol for Automated Traffic Monitoring Systems: Proposal and Implementation.</title>
<pages>18-23</pages>
<year>2016</year>
<booktitle>ISVLSI</booktitle>
<ee>https://doi.org/10.1109/ISVLSI.2016.97</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2016.97</ee>
<crossref>conf/isvlsi/2016</crossref>
<url>db/conf/isvlsi/isvlsi2016.html#ChattopadhyayPB16</url>
</inproceedings>
</r>
<r><article key="journals/iet-cvi/ShenePSTA15" mdate="2020-12-29">
<author pid="183/2136">Tahiyah Nou Shene</author>
<author orcid="0000-0003-3992-0624" pid="168/6457">Vikramkumar Pudi</author>
<author pid="71/2311-1">K. Sridharan 0001</author>
<author pid="210/5277">Vineetha Thomas</author>
<author pid="138/7151">J. Arthi</author>
<title>Very large-scale integration architecture for video stabilisation and implementation on a field programmable gate array-based autonomous vehicle.</title>
<pages>559-569</pages>
<year>2015</year>
<volume>9</volume>
<journal>IET Comput. Vis.</journal>
<number>4</number>
<ee>https://doi.org/10.1049/iet-cvi.2014.0120</ee>
<url>db/journals/iet-cvi/iet-cvi9.html#ShenePSTA15</url>
</article>
</r>
<r><article key="journals/tvlsi/PudiS15" mdate="2020-03-11">
<author pid="168/6457">Vikramkumar Pudi</author>
<author pid="71/2311-1">K. Sridharan 0001</author>
<title>A Bit-Serial Pipelined Architecture for High-Performance DHT Computation in Quantum-Dot Cellular Automata.</title>
<pages>2352-2356</pages>
<year>2015</year>
<volume>23</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>10</number>
<ee>https://doi.org/10.1109/TVLSI.2014.2363519</ee>
<url>db/journals/tvlsi/tvlsi23.html#PudiS15</url>
</article>
</r>
<coauthors n="27" nc="1">
<co c="0"><na f="a/Arthi:J=" pid="138/7151">J. Arthi</na></co>
<co c="0"><na f="b/Baksi:Anubhab" pid="160/3845">Anubhab Baksi</na></co>
<co c="0"><na f="b/Bhasin:Shivam" pid="94/7837">Shivam Bhasin</na></co>
<co c="0"><na f="b/Bhattacharjee:Debjyoti" pid="160/7918">Debjyoti Bhattacharjee</na></co>
<co c="0"><na f="c/Chattopadhyay:Anupam" pid="99/4535">Anupam Chattopadhyay</na></co>
<co c="0"><na f="c/Chen:Duo" pid="55/1006">Duo Chen</na></co>
<co c="0"><na f="d/Dey:Vishal" pid="216/3085">Vishal Dey</na></co>
<co c="0"><na f="e/Elovici:Yuval" pid="38/4086">Yuval Elovici</na></co>
<co c="0"><na f="g/Garg:Mohit" pid="29/4549">Mohit Garg</na></co>
<co c="0"><na f="g/Guan:Cuntai" pid="95/7006">Cuntai Guan</na></co>
<co c="0"><na f="h/Haj=Yahya:Jawad" pid="218/1227">Jawad Haj-Yahya</na></co>
<co c="0"><na f="k/Kadiyala:Sai_Praveen" pid="161/3335">Sai Praveen Kadiyala</na></co>
<co c="0"><na f="l/Lam:Kwok=Yan" pid="10/1993">Kwok-Yan Lam</na></co>
<co c="0"><na f="l/Lam:Siew=Kei" pid="74/1907">Siew-Kei Lam</na></co>
<co c="0"><na f="l/Liu:Weiqiang" pid="03/2089">Weiqiang Liu</na></co>
<co c="0"><na f="l/Lombardi:Fabrizio" pid="l/FabrizioLombardi">Fabrizio Lombardi</na></co>
<co c="0"><na f="m/Mandal:Swagata" pid="126/2520">Swagata Mandal</na></co>
<co c="0"><na f="n/Ngo:Hau" pid="265/2599">Hau Ngo</na></co>
<co c="0"><na f="s/Shene:Tahiyah_Nou" pid="183/2136">Tahiyah Nou Shene</na></co>
<co c="0"><na f="s/Shrivastwa:Ritu_Ranjan" pid="224/5698">Ritu Ranjan Shrivastwa</na></co>
<co c="0"><na f="s/So:Rosa_Q=" pid="71/11286">Rosa Q. So</na></co>
<co c="0"><na f="s/Sridharan_0001:K=" pid="71/2311-1">K. Sridharan 0001</na></co>
<co c="0"><na f="s/Srikanthan:Thambipillai" pid="23/1694">Thambipillai Srikanthan</na></co>
<co c="0"><na f="s/Srinivasu:B=" pid="203/7277">B. Srinivasu</na></co>
<co c="0"><na f="t/Thomas:Vineetha" pid="210/5277">Vineetha Thomas</na></co>
<co c="0"><na f="w/Wong:Ming_Ming" pid="01/8059">Ming Ming Wong</na></co>
<co c="0"><na f="z/Zhang:Tingting" pid="82/5445">Tingting Zhang</na></co>
</coauthors>
</dblpperson>

