{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732343390075 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732343390075 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 23 03:29:49 2024 " "Processing started: Sat Nov 23 03:29:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732343390075 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732343390075 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732343390076 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1732343391882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplicador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicador-melindre " "Found design unit 1: multiplicador-melindre" {  } { { "multiplicador.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB8/multiplicador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732343394133 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "multiplicador.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB8/multiplicador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732343394133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732343394133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-rapunzel " "Found design unit 1: somador-rapunzel" {  } { { "somador.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB8/somador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732343394175 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB8/somador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732343394175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732343394175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffd-logica " "Found design unit 1: ffd-logica" {  } { { "ffd.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB8/ffd.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732343394209 ""} { "Info" "ISGN_ENTITY_NAME" "1 ffd " "Found entity 1: ffd" {  } { { "ffd.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB8/ffd.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732343394209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732343394209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab8-milagre " "Found design unit 1: lab8-milagre" {  } { { "lab8.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB8/lab8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732343394220 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab8 " "Found entity 1: lab8" {  } { { "lab8.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB8/lab8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732343394220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732343394220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbasico.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file regbasico.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regbasico-logica " "Found design unit 1: regbasico-logica" {  } { { "regbasico.vhdl" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB8/regbasico.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732343394261 ""} { "Info" "ISGN_ENTITY_NAME" "1 regbasico " "Found entity 1: regbasico" {  } { { "regbasico.vhdl" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB8/regbasico.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732343394261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732343394261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regrc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regrc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regRC-lacraia " "Found design unit 1: regRC-lacraia" {  } { { "regRC.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB8/regRC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732343394263 ""} { "Info" "ISGN_ENTITY_NAME" "1 regRC " "Found entity 1: regRC" {  } { { "regRC.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB8/regRC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732343394263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732343394263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-polonia " "Found design unit 1: mux4-polonia" {  } { { "mux4.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB8/mux4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732343394265 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB8/mux4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732343394265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732343394265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segm-conversor " "Found design unit 1: segm-conversor" {  } { { "segm.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB8/segm.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732343394271 ""} { "Info" "ISGN_ENTITY_NAME" "1 segm " "Found entity 1: segm" {  } { { "segm.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB8/segm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732343394271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732343394271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador10bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador10bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador10bits-pamonha " "Found design unit 1: registrador10bits-pamonha" {  } { { "registrador10bits.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB8/registrador10bits.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732343394285 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador10bits " "Found entity 1: registrador10bits" {  } { { "registrador10bits.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB8/registrador10bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732343394285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732343394285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg10bom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg10bom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg10bom-solenidade " "Found design unit 1: reg10bom-solenidade" {  } { { "reg10bom.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB8/reg10bom.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732343394293 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg10bom " "Found entity 1: reg10bom" {  } { { "reg10bom.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB8/reg10bom.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732343394293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732343394293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorclock-logica " "Found design unit 1: divisorclock-logica" {  } { { "divclock.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB8/divclock.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732343394295 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorclock " "Found entity 1: divisorclock" {  } { { "divclock.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB8/divclock.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732343394295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732343394295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binbcd10bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binbcd10bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BINBCD_10bits-Hardware " "Found design unit 1: BINBCD_10bits-Hardware" {  } { { "binbcd10bits.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB8/binbcd10bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732343394325 ""} { "Info" "ISGN_ENTITY_NAME" "1 BINBCD_10bits " "Found entity 1: BINBCD_10bits" {  } { { "binbcd10bits.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB8/binbcd10bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732343394325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732343394325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversormodulo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversormodulo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorModulo-Hardware " "Found design unit 1: conversorModulo-Hardware" {  } { { "conversormodulo.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB8/conversormodulo.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732343394327 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorModulo " "Found entity 1: conversorModulo" {  } { { "conversormodulo.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB8/conversormodulo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732343394327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732343394327 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab8 " "Elaborating entity \"lab8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1732343394788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorclock divisorclock:clockdivi " "Elaborating entity \"divisorclock\" for hierarchy \"divisorclock:clockdivi\"" {  } { { "lab8.vhd" "clockdivi" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB8/lab8.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732343395178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regRC regRC:registrador1 " "Elaborating entity \"regRC\" for hierarchy \"regRC:registrador1\"" {  } { { "lab8.vhd" "registrador1" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB8/lab8.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732343395264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 regRC:registrador1\|mux4:mux4y " "Elaborating entity \"mux4\" for hierarchy \"regRC:registrador1\|mux4:mux4y\"" {  } { { "regRC.vhd" "mux4y" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB8/regRC.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732343395700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regbasico regRC:registrador1\|regbasico:regY " "Elaborating entity \"regbasico\" for hierarchy \"regRC:registrador1\|regbasico:regY\"" {  } { { "regRC.vhd" "regY" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB8/regRC.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732343395782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd regRC:registrador1\|regbasico:regY\|ffd:cclk1 " "Elaborating entity \"ffd\" for hierarchy \"regRC:registrador1\|regbasico:regY\|ffd:cclk1\"" {  } { { "regbasico.vhdl" "cclk1" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB8/regbasico.vhdl" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732343395827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicador regRC:registrador1\|multiplicador:mult " "Elaborating entity \"multiplicador\" for hierarchy \"regRC:registrador1\|multiplicador:mult\"" {  } { { "regRC.vhd" "mult" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB8/regRC.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732343395891 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout multiplicador.vhd(8) " "VHDL Signal Declaration warning at multiplicador.vhd(8): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "multiplicador.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB8/multiplicador.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1732343395935 "|lab8|regRC:registrador1|multiplicador:mult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador regRC:registrador1\|multiplicador:mult\|somador:soma1 " "Elaborating entity \"somador\" for hierarchy \"regRC:registrador1\|multiplicador:mult\|somador:soma1\"" {  } { { "multiplicador.vhd" "soma1" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB8/multiplicador.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732343395936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg10bom reg10bom:regsaida " "Elaborating entity \"reg10bom\" for hierarchy \"reg10bom:regsaida\"" {  } { { "lab8.vhd" "regsaida" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB8/lab8.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732343396001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador10bits reg10bom:regsaida\|registrador10bits:reg10maligno " "Elaborating entity \"registrador10bits\" for hierarchy \"reg10bom:regsaida\|registrador10bits:reg10maligno\"" {  } { { "reg10bom.vhd" "reg10maligno" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB8/reg10bom.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732343396089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BINBCD_10bits BINBCD_10bits:binbcdc " "Elaborating entity \"BINBCD_10bits\" for hierarchy \"BINBCD_10bits:binbcdc\"" {  } { { "lab8.vhd" "binbcdc" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB8/lab8.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732343396196 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nada binbcd10bits.vhd(21) " "Verilog HDL or VHDL warning at binbcd10bits.vhd(21): object \"nada\" assigned a value but never read" {  } { { "binbcd10bits.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB8/binbcd10bits.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1732343396360 "|lab8|BINBCD_10bits:binbcdc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorModulo BINBCD_10bits:binbcdc\|conversorModulo:conversor1 " "Elaborating entity \"conversorModulo\" for hierarchy \"BINBCD_10bits:binbcdc\|conversorModulo:conversor1\"" {  } { { "binbcd10bits.vhd" "conversor1" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB8/binbcd10bits.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732343396361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segm segm:hc0 " "Elaborating entity \"segm\" for hierarchy \"segm:hc0\"" {  } { { "lab8.vhd" "hc0" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB8/lab8.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732343396432 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732343397657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 23 03:29:57 2024 " "Processing ended: Sat Nov 23 03:29:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732343397657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732343397657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732343397657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732343397657 ""}
