Flow report for Proyecto
Fri Feb 02 16:07:13 2024
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Flow Summary                                                                  ;
+---------------------------------+---------------------------------------------+
; Flow Status                     ; Successful - Fri Feb 02 16:07:13 2024       ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                   ; Proyecto                                    ;
; Top-level Entity Name           ; Proyecto                                    ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSXFC6D6F31C6                              ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 1,109 / 41,910 ( 3 % )                      ;
; Total registers                 ; 2541                                        ;
; Total pins                      ; 89 / 499 ( 18 % )                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 11,264 / 5,662,720 ( < 1 % )                ;
; Total DSP Blocks                ; 3 / 112 ( 3 % )                             ;
; Total HSSI RX PCSs              ; 0 / 9 ( 0 % )                               ;
; Total HSSI PMA RX Deserializers ; 0 / 9 ( 0 % )                               ;
; Total HSSI TX PCSs              ; 0 / 9 ( 0 % )                               ;
; Total HSSI PMA TX Serializers   ; 0 / 9 ( 0 % )                               ;
; Total PLLs                      ; 0 / 15 ( 0 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 02/02/2024 16:05:26 ;
; Main task         ; Compilation         ;
; Revision Name     ; Proyecto            ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+-----------------------------------+
; Assignment Name                     ; Value                                                                                                                                                                                                                                                                                                            ; Default Value ; Entity Name ; Section Id                        ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+-----------------------------------+
; COMPILER_SIGNATURE_ID               ; 9423240305070.170690792611744                                                                                                                                                                                                                                                                                    ; --            ; --          ; --                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                                                                                                                                                                                                                                                                                              ; --            ; --          ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                                                                                                                                                                                                                                                                                              ; --            ; --          ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                                                                                                                                                                                                                                                                                              ; --            ; --          ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                                                                                                                                                                                                                                                                                              ; --            ; --          ; eda_board_design_symbol           ;
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                                                                                                                                                                                                                                                                                                             ; --            ; --          ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (VHDL)                                                                                                                                                                                                                                                                                           ; <None>        ; --          ; --                                ;
; EDA_TIME_SCALE                      ; 1 ps                                                                                                                                                                                                                                                                                                             ; --            ; --          ; eda_simulation                    ;
; ENABLE_SIGNALTAP                    ; On                                                                                                                                                                                                                                                                                                               ; --            ; --          ; --                                ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                                                                                                                                                                                                                                                                                               ; --            ; --          ; --                                ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                                                                                                                                                                                                                                                                                                ; --            ; --          ; --                                ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family)                                                                                                                                                                                                                                                                           ; --            ; --          ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family)                                                                                                                                                                                                                                                                           ; --            ; --          ; Top                               ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family)                                                                                                                                                                                                                                                                           ; --            ; --          ; Top                               ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                                                                                                                                                                                                                                                                                              ; --            ; --          ; --                                ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                                                                                                                                                                                                                                                            ; --            ; --          ; --                                ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                                                                                                                                                                                                                                                                                                     ; --            ; --          ; --                                ;
; SLD_FILE                            ; db/finallfinalfinal_auto_stripped.stp                                                                                                                                                                                                                                                                            ; --            ; --          ; --                                ;
; SLD_NODE_CREATOR_ID                 ; 110                                                                                                                                                                                                                                                                                                              ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_ENTITY_NAME                ; sld_signaltap                                                                                                                                                                                                                                                                                                    ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_RAM_BLOCK_TYPE=AUTO                                                                                                                                                                                                                                                                                          ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_NODE_INFO=805334528                                                                                                                                                                                                                                                                                          ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_POWER_UP_TRIGGER=0                                                                                                                                                                                                                                                                                           ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0                                                                                                                                                                                                                                                                    ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_SEGMENT_SIZE=128                                                                                                                                                                                                                                                                                             ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ATTRIBUTE_MEM_MODE=OFF                                                                                                                                                                                                                                                                                       ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STATE_FLOW_USE_GENERATED=0                                                                                                                                                                                                                                                                                   ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STATE_BITS=11                                                                                                                                                                                                                                                                                                ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_BUFFER_FULL_STOP=1                                                                                                                                                                                                                                                                                           ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_CURRENT_RESOURCE_WIDTH=1                                                                                                                                                                                                                                                                                     ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INCREMENTAL_ROUTING=1                                                                                                                                                                                                                                                                                        ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_LEVEL=1                                                                                                                                                                                                                                                                                              ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_SAMPLE_DEPTH=128                                                                                                                                                                                                                                                                                             ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_IN_ENABLED=0                                                                                                                                                                                                                                                                                         ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_PIPELINE=0                                                                                                                                                                                                                                                                                           ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_RAM_PIPELINE=0                                                                                                                                                                                                                                                                                               ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_COUNTER_PIPELINE=0                                                                                                                                                                                                                                                                                           ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ADVANCED_TRIGGER_ENTITY=basic,1,                                                                                                                                                                                                                                                                             ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_LEVEL_PIPELINE=1                                                                                                                                                                                                                                                                                     ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ENABLE_ADVANCED_TRIGGER=0                                                                                                                                                                                                                                                                                    ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_DATA_BITS=88                                                                                                                                                                                                                                                                                                 ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_BITS=88                                                                                                                                                                                                                                                                                              ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STORAGE_QUALIFIER_BITS=88                                                                                                                                                                                                                                                                                    ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INVERSION_MASK=000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INVERSION_MASK_LENGTH=285                                                                                                                                                                                                                                                                                    ; --            ; --          ; auto_signaltap_0                  ;
; USE_SIGNALTAP_FILE                  ; output_files/finallfinalfinal.stp                                                                                                                                                                                                                                                                                ; --            ; --          ; --                                ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:16     ; 1.0                     ; 4986 MB             ; 00:00:29                           ;
; Fitter               ; 00:01:08     ; 1.1                     ; 7545 MB             ; 00:05:30                           ;
; Assembler            ; 00:00:07     ; 1.0                     ; 4867 MB             ; 00:00:04                           ;
; Timing Analyzer      ; 00:00:11     ; 1.7                     ; 5324 MB             ; 00:00:12                           ;
; EDA Netlist Writer   ; 00:00:05     ; 1.0                     ; 4758 MB             ; 00:00:02                           ;
; Total                ; 00:01:47     ; --                      ; --                  ; 00:06:17                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; GGIECDIGWRK145   ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; GGIECDIGWRK145   ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; GGIECDIGWRK145   ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; GGIECDIGWRK145   ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; GGIECDIGWRK145   ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off Proyecto -c Proyecto
quartus_fit --read_settings_files=off --write_settings_files=off Proyecto -c Proyecto
quartus_asm --read_settings_files=off --write_settings_files=off Proyecto -c Proyecto
quartus_sta Proyecto -c Proyecto
quartus_eda --read_settings_files=off --write_settings_files=off Proyecto -c Proyecto



