# RISC-V  32bit  CPU

Constructed with verilog

Simulated with vivado 2019.2
