## Job openings

### SENIOR AI CHIP ARCHITECT
**YOUR RESPONSIBILITIES:**
1. Implement performance and functional model for AI accelerator architecture exploration and functional verification
2. Develop tests, test plans, and testing infrastructure to verify new algorithm and functionality and their performance
3. Integrate with popular machine learning frameworks and optimize for AI chip
4. Develop customized high-performance computation library on AI chip
5. Research the industry trend and customer requirement of the machine learning algorithms and accelerators and drive partnerships for access to the most advanced technologies
**QUALIFICATION:**
1. Master/PhD degree in CS/EE/Math or equivalent
2. 4+ years as a silicon or compute architect or micro-architect
3. 1+ year experience with ML architectures, acceleration and optimization
4. Experience with CPUs, GPUs, memory systems, and accelerators
5. Experience with performance simulation and modeling in C++/python
6. Strong background in computer architecture is a good plus
7. Familiarity with Video, DSP, PCIe, SoC Interconnect and NoC is a good plus
8. Experience on compiler and machine learning framework such as Tensorflow/MXNet/Pytorch/Caffe/Onnx is a good plus
9. Experiences on hardware and RTL implementation (Verilog/System Verilog) is a good plus
10. Strong communication skills

### ASIC DESIGN ENGINEER
**YOUR RESPONSIBILITIES:**
1. You will work with the hardware and software teams to design an ASIC/FPGA system for CNN accelerate engine.
2. Design the micro-architecture and protocols to meet the system performance requirements.
3. Write the RTL for multiple blocks according to design specification.
4. Work with verification team to test/debug the design.
5. Bring up and validate the design in the lab.
6. Work closely with architects / HW&SW engineers for implementation, integration, and test plan development and execution

**QUALIFICATION:**
1. 5+ years relevant experience of ASIC/FPGA design.
2. Experience with the latest industry ASIC/FPGA development tools, design flow and verification methodology
3. Working knowledge with implementing ASIC/FPGA designs using industry standard languages incl. Verilog, VHDL, System Verilog.
4. Familiar with ARM/RISCV processor, DDR controller and PCIE interface.
5. Familiar with HLS setup for SystemC/Chisel is a good plus
5. Hands on experience in AI chip design is a good plus
6. Knowledge with CPU/GPU/DSP/AI Accelerator Architecture Design

### FPGA产品原型设计工程师
**要求：**
在 FPGA 上进行启动、调试和验证的成熟经验
有AI加速器FPGA开发经验者优先
使用 Xilinx Vivido FPGA 平台的经验
维护 ASIC 和 FPGA 的通用设计平台
使用 Verilog/System Verilog 进行设计和验证
执行 FPGA 综合、布局布线、时序优化
执行设计的启动、调试和验证以实现功能和性能目标
关键词/技能
前端ASIC设计经验
RTL设计和验证
系统 Verilog、脚本和建模语言（TCL、Python、Perl、C）等


### 芯片前端设计工程师


**要求：**
芯片前端RTL硬件设计和优化；
为系统设计DFT模块，UVM验证和测试设计正确性；
对系统架构进行快速FPGA验证；
与团队合作共同迭代优化加速器架构，优化低延迟和高吞吐的人工智能芯片；
对性能、功耗、面积进行分析和权衡；开发PPA模拟环境，建立和维护PPA模型和测试系统。

【所需技能】
RTL设计经验，精通Verilog/VHDL芯片前端开发和仿真流程，精通时序分析
DFT设计经验，熟悉UVM等验证环境
熟悉C++、SystemC、SystemVerilog、Chisel、SpinalHDL一种或多种HLS高级综合流程
熟悉芯片T/O流程
FPGA开发经验优先
熟悉加速器架构相关开发经验优先
性能/功耗/面积分析研发经验优先
* 学历：硕士及以上学历（CS/EE专业）；
* 熟悉Linux/Unix的工作环境；熟悉Python/Matlab/Perl等脚本语言
----------------------

ASIC/FPGA RTL设计工程师

【岗位职责】

设计AI加速器系统架构，优化低延迟和高吞吐的AI加速器；
为系统设计DFT模块，UVM验证和测试设计正确性；
对系统架构进行快速FPGA验证；
对性能、功耗、面积进行分析和权衡；开发PPA模拟环境，建立和维护PPA模型和测试系统。

【所需技能】
RTL设计经验，精通Verilog/VHDL芯片前端开发和仿真流程，精通时序分析
DFT设计经验，熟悉UVM等验证环境
熟悉C++、SystemC、SystemVerilog、Chisel、SpinalHDL一种或多种HLS高级综合流程
熟悉芯片T/O流程
FPGA开发经验优先
熟悉AI加速器架构相关开发经验优先
性能/功耗/面积分析研发经验优先
