{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620962072651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620962072651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 13 23:14:32 2021 " "Processing started: Thu May 13 23:14:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620962072651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620962072651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c Processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620962072651 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620962073146 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620962073146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/auxiliardejumpc/auxjumpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/auxiliardejumpc/auxjumpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AuxJumpC-main " "Found design unit 1: AuxJumpC-main" {  } { { "Componentes/AuxiliarDeJumpC/AuxJumpC.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/AuxiliarDeJumpC/AuxJumpC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620962083579 ""} { "Info" "ISGN_ENTITY_NAME" "1 AuxJumpC " "Found entity 1: AuxJumpC" {  } { { "Componentes/AuxiliarDeJumpC/AuxJumpC.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/AuxiliarDeJumpC/AuxJumpC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620962083579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620962083579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/bancoderegistradores/bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/bancoderegistradores/bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancoRegistradores-main " "Found design unit 1: BancoRegistradores-main" {  } { { "Componentes/BancodeRegistradores/BancoRegistradores.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/BancodeRegistradores/BancoRegistradores.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620962083581 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistradores " "Found entity 1: BancoRegistradores" {  } { { "Componentes/BancodeRegistradores/BancoRegistradores.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/BancodeRegistradores/BancoRegistradores.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620962083581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620962083581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/controle/unidadedecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/controle/unidadedecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeDeControle-main " "Found design unit 1: UnidadeDeControle-main" {  } { { "Componentes/Controle/UnidadeDeControle.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Controle/UnidadeDeControle.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620962083585 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeDeControle " "Found entity 1: UnidadeDeControle" {  } { { "Componentes/Controle/UnidadeDeControle.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Controle/UnidadeDeControle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620962083585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620962083585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/divisaobits/divisaobits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/divisaobits/divisaobits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divisaobits-main " "Found design unit 1: Divisaobits-main" {  } { { "Componentes/Divisaobits/Divisaobits.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Divisaobits/Divisaobits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620962083587 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divisaobits " "Found entity 1: Divisaobits" {  } { { "Componentes/Divisaobits/Divisaobits.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Divisaobits/Divisaobits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620962083587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620962083587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/extensores/extensor_4_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/extensores/extensor_4_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Extensor_4_8-Behavior " "Found design unit 1: Extensor_4_8-Behavior" {  } { { "Componentes/Extensores/Extensor_4_8.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Extensores/Extensor_4_8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620962083590 ""} { "Info" "ISGN_ENTITY_NAME" "1 Extensor_4_8 " "Found entity 1: Extensor_4_8" {  } { { "Componentes/Extensores/Extensor_4_8.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Extensores/Extensor_4_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620962083590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620962083590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/extensores/extensor_2_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/extensores/extensor_2_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Extensor_2_8-Behavior " "Found design unit 1: Extensor_2_8-Behavior" {  } { { "Componentes/Extensores/Extensor_2_8.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Extensores/Extensor_2_8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620962083593 ""} { "Info" "ISGN_ENTITY_NAME" "1 Extensor_2_8 " "Found entity 1: Extensor_2_8" {  } { { "Componentes/Extensores/Extensor_2_8.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Extensores/Extensor_2_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620962083593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620962083593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/memorias/memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/memorias/memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-main " "Found design unit 1: memoriaROM-main" {  } { { "Componentes/memorias/memoriaROM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/memorias/memoriaROM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620962083596 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "Componentes/memorias/memoriaROM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/memorias/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620962083596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620962083596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/memorias/memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/memorias/memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-main " "Found design unit 1: memoriaRAM-main" {  } { { "Componentes/memorias/memoriaRAM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/memorias/memoriaRAM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620962083598 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "Componentes/memorias/memoriaRAM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/memorias/memoriaRAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620962083598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620962083598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/multiplexador/mult2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/multiplexador/mult2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult2x1-logic " "Found design unit 1: mult2x1-logic" {  } { { "Componentes/Multiplexador/mult2x1.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Multiplexador/mult2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620962083601 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult2x1 " "Found entity 1: mult2x1" {  } { { "Componentes/Multiplexador/mult2x1.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Multiplexador/mult2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620962083601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620962083601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/multiplicador/multiplicador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/multiplicador/multiplicador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicador-main " "Found design unit 1: multiplicador-main" {  } { { "Componentes/Multiplicador/Multiplicador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Multiplicador/Multiplicador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620962083603 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "Componentes/Multiplicador/Multiplicador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Multiplicador/Multiplicador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620962083603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620962083603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/pcesomadorpc/somador_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/pcesomadorpc/somador_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador_pc-behavior " "Found design unit 1: Somador_pc-behavior" {  } { { "Componentes/PCeSomadorPC/Somador_pc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PCeSomadorPC/Somador_pc.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620962083606 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador_pc " "Found entity 1: Somador_pc" {  } { { "Componentes/PCeSomadorPC/Somador_pc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PCeSomadorPC/Somador_pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620962083606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620962083606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/pcesomadorpc/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/pcesomadorpc/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pc-behavior " "Found design unit 1: Pc-behavior" {  } { { "Componentes/PCeSomadorPC/Pc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PCeSomadorPC/Pc.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620962083609 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pc " "Found entity 1: Pc" {  } { { "Componentes/PCeSomadorPC/Pc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PCeSomadorPC/Pc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620962083609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620962083609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/portaslogicas/p_xor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/portaslogicas/p_xor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p_xor-behavior " "Found design unit 1: p_xor-behavior" {  } { { "Componentes/PortasLogicas/p_xor.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PortasLogicas/p_xor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620962083611 ""} { "Info" "ISGN_ENTITY_NAME" "1 p_xor " "Found entity 1: p_xor" {  } { { "Componentes/PortasLogicas/p_xor.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PortasLogicas/p_xor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620962083611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620962083611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/portaslogicas/p_or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/portaslogicas/p_or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p_or-behavior " "Found design unit 1: p_or-behavior" {  } { { "Componentes/PortasLogicas/p_or.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PortasLogicas/p_or.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620962083614 ""} { "Info" "ISGN_ENTITY_NAME" "1 p_or " "Found entity 1: p_or" {  } { { "Componentes/PortasLogicas/p_or.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PortasLogicas/p_or.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620962083614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620962083614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/portaslogicas/p_not.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/portaslogicas/p_not.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p_not-behavior " "Found design unit 1: p_not-behavior" {  } { { "Componentes/PortasLogicas/p_not.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PortasLogicas/p_not.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620962083617 ""} { "Info" "ISGN_ENTITY_NAME" "1 p_not " "Found entity 1: p_not" {  } { { "Componentes/PortasLogicas/p_not.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PortasLogicas/p_not.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620962083617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620962083617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/portaslogicas/p_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/portaslogicas/p_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p_and-behavior " "Found design unit 1: p_and-behavior" {  } { { "Componentes/PortasLogicas/p_and.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PortasLogicas/p_and.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620962083620 ""} { "Info" "ISGN_ENTITY_NAME" "1 p_and " "Found entity 1: p_and" {  } { { "Componentes/PortasLogicas/p_and.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/PortasLogicas/p_and.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620962083620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620962083620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/somador/somador8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/somador/somador8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador8bits-main " "Found design unit 1: somador8bits-main" {  } { { "Componentes/Somador/somador8bits.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Somador/somador8bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620962083622 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador8bits " "Found entity 1: somador8bits" {  } { { "Componentes/Somador/somador8bits.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Somador/somador8bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620962083622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620962083622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/somador/somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/somador/somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-main " "Found design unit 1: somador-main" {  } { { "Componentes/Somador/somador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Somador/somador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620962083625 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "Componentes/Somador/somador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Somador/somador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620962083625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620962083625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/subtrator/subtrator_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/subtrator/subtrator_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subtrator_8b-main " "Found design unit 1: Subtrator_8b-main" {  } { { "Componentes/Subtrator/Subtrator_8b.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Subtrator/Subtrator_8b.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620962083628 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subtrator_8b " "Found entity 1: Subtrator_8b" {  } { { "Componentes/Subtrator/Subtrator_8b.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/Subtrator/Subtrator_8b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620962083628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620962083628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/ula/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/ula/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-main " "Found design unit 1: ULA-main" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620962083631 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "Componentes/ULA/ULA.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/ULA/ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620962083631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620962083631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador-main " "Found design unit 1: processador-main" {  } { { "processador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/processador.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620962083634 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/processador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620962083634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620962083634 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BancoRegistradores " "Elaborating entity \"BancoRegistradores\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620962083699 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "registradores " "RAM logic \"registradores\" is uninferred due to inappropriate RAM size" {  } { { "Componentes/BancodeRegistradores/BancoRegistradores.vhd" "registradores" { Text "C:/Users/Administrator/Documents/GitHub/AOC_RafaelNobrega_LucasBessa_UFRR_2020/Processador_XRL8/Componentes/BancodeRegistradores/BancoRegistradores.vhd" 19 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1620962083996 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1620962083996 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1620962084329 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620962084651 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620962084651 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "82 " "Implemented 82 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620962084690 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620962084690 ""} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Implemented 52 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620962084690 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620962084690 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620962084706 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 13 23:14:44 2021 " "Processing ended: Thu May 13 23:14:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620962084706 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620962084706 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620962084706 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620962084706 ""}
