# 8bit-ALU-using-structural-modeling
8-bit ALU in Verilog (structural modeling) with submodules for add, sub, AND, OR, NOT, increment, and decrement. Supports 4-bit opcode &amp; enable control. Verified with custom testbench in Vivado, with waveforms &amp; synthesis confirming functionality.
