// Seed: 3017711754
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd72,
    parameter id_2 = 32'd46,
    parameter id_3 = 32'd39
) (
    _id_1,
    _id_2
);
  inout wire _id_2;
  inout wire _id_1;
  logic [id_1 : 1] _id_3 = 1, id_4;
  assign id_3 = id_4;
  wire [1 'd0 : id_1] id_5;
  logic id_6 = -1;
  logic \id_7 , id_8, id_9;
  logic [{  id_2  ,  -1  , "" +  1  ,  id_3  } : -1] id_10;
  ;
  wire  id_11;
  logic id_12 = id_11;
  module_0 modCall_1 (
      id_11,
      id_5
  );
  assign id_8 = id_4;
endmodule
