 
cpldfit:  version I.34                              Xilinx Inc.
                                  Fitter Report
Design Name: telecommande                        Date: 12- 8-2009, 12:13PM
Device Used: XC9572-7-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
42 /72  ( 58%) 166 /360  ( 46%) 92 /144 ( 64%)   17 /72  ( 24%) 19 /34  ( 56%)

** Function Block Resources **

Function    Mcells      FB Inps     Signals     Pterms      IO          
Block       Used/Tot    Used/Tot    Used        Used/Tot    Used/Tot    
FB1          10/18       36/36*      36          37/90       0/ 9
FB2          16/18       21/36       21          48/90       0/ 9
FB3           4/18        6/36        6           4/90       0/ 8
FB4          12/18       29/36       29          77/90       1/ 8
             -----       -----                   -----       -----     
             42/72       92/144                 166/360      1/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'H' mapped onto global clock net GCK2.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   17          17    |  I/O              :    18      28
Output        :    1           1    |  GCK/IO           :     1       3
Bidirectional :    0           0    |  GTS/IO           :     0       2
GCK           :    1           1    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     19          19

** Power Data **

There are 42 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
*************************  Summary of Mapped Logic  ************************

** 1 Outputs **

Signal                        Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                          Pts   Inps          No.  Type    Use     Mode Rate State
sortie                        13    20    FB4_14  29   I/O     O       STD  FAST 

** 41 Buried Nodes **

Signal                        Total Total Loc     Pwr  Reg Init
Name                          Pts   Inps          Mode State
$OpTx$BIN_STEP$721            25    36    FB1_2   STD  
$OpTx$$OpTx$FX_DC$60_INV$734  1     2     FB1_9   STD  
$OpTx$$OpTx$FX_DC$59_INV$733  1     2     FB1_10  STD  
$OpTx$$OpTx$FX_DC$58_INV$732  1     2     FB1_11  STD  
$OpTx$$OpTx$FX_DC$56_INV$730  1     2     FB1_12  STD  
$OpTx$$OpTx$FX_DC$52_INV$728  1     2     FB1_13  STD  
$OpTx$$OpTx$FX_DC$49_INV$726  1     2     FB1_14  STD  
$OpTx$$OpTx$FX_DC$32_INV$725  1     2     FB1_15  STD  
$OpTx$$OpTx$FX_DC$31_INV$724  1     2     FB1_16  STD  
$OpTx$FX_DC$75                4     4     FB1_17  STD  
U0/AUX<0>                     1     4     FB2_3   STD  RESET
$OpTx$FX_SC$64                1     3     FB2_4   STD  
$OpTx$FX_SC$37                1     2     FB2_5   STD  
$OpTx$$OpTx$FX_DC$54_INV$729  1     2     FB2_6   STD  
$OpTx$$OpTx$FX_DC$51_INV$727  1     2     FB2_7   STD  
U2/etatP<2>                   2     3     FB2_8   STD  RESET
demi_T                        3     12    FB2_9   STD  RESET
U2/etatP<0>                   3     3     FB2_10  STD  RESET
U0/AUX<1>                     3     5     FB2_11  STD  RESET
U0/AUX<5>                     4     9     FB2_12  STD  RESET
U0/AUX<4>                     4     8     FB2_13  STD  RESET
U0/AUX<2>                     4     6     FB2_14  STD  RESET
$OpTx$FX_DC$74                4     4     FB2_15  STD  
U0/AUX<7>                     5     11    FB2_16  STD  RESET
U0/AUX<6>                     5     11    FB2_17  STD  RESET
U0/AUX<3>                     6     11    FB2_18  STD  RESET
$OpTx$$OpTx$FX_DC$65_INV$735  1     4     FB3_15  STD  
$OpTx$$OpTx$FX_DC$57_INV$731  1     2     FB3_16  STD  
$OpTx$$OpTx$FX_DC$29_INV$723  1     2     FB3_17  STD  
$OpTx$$OpTx$FX_DC$27_INV$722  1     2     FB3_18  STD  
U2/etatF_FFd3                 24    24    FB4_3   STD  RESET
$OpTx$$OpTx$FX_DC$90_INV$736  2     5     FB4_5   STD  
U2/etatF_FFd2                 1     4     FB4_6   STD  RESET
$OpTx$FX_SC$82                1     8     FB4_7   STD  
U2/etatP<1>                   3     4     FB4_8   STD  RESET
U2/etatF_FFd1                 3     6     FB4_9   STD  RESET
U2/T<1>                       4     6     FB4_10  STD  RESET
U2/T<0>                       4     5     FB4_11  STD  RESET
$OpTx$FX_DC$95                4     9     FB4_15  STD  
$OpTx$FX_DC$93                8     6     FB4_16  STD  

Signal                        Total Total Loc     Pwr  Reg Init
Name                          Pts   Inps          Mode State
$OpTx$FX_DC$96                10    10    FB4_18  STD  

** 18 Inputs **

Signal                        Loc     Pin  Pin     Pin     
Name                                  No.  Type    Use     
E<2>                          FB1_2   1    I/O     I
E<3>                          FB1_5   2    I/O     I
E<4>                          FB1_6   3    I/O     I
E<5>                          FB1_8   4    I/O     I
H                             FB1_11  6    GCK/I/O GCK
E<6>                          FB1_15  8    I/O     I
E<7>                          FB1_17  9    I/O     I
E<0>                          FB2_15  43   I/O     I
E<1>                          FB2_17  44   I/O     I
E<8>                          FB3_2   11   I/O     I
R                             FB3_5   12   I/O     I
E<9>                          FB3_9   14   I/O     I
E<11>                         FB3_11  18   I/O     I
E<10>                         FB3_14  19   I/O     I
E<12>                         FB3_15  20   I/O     I
E<13>                         FB3_17  22   I/O     I
E<14>                         FB4_2   24   I/O     I
E<15>                         FB4_5   25   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@)         - Signal used as input (wire-AND input) to the macrocell logic.
               The number of Signals Used may exceed the number of FB Inputs
               Used due to wire-ANDing in the switch matrix.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               36/0
Number of signals used by logic mapping into function block:  36
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB1_1         (b)     (b)
$OpTx$BIN_STEP$721   25      20<-   0   0     FB1_2   1     I/O     I
(unused)              0       0   /\5   0     FB1_3         (b)     (b)
(unused)              0       0   /\5   0     FB1_4         (b)     (b)
(unused)              0       0     0   5     FB1_5   2     I/O     I
(unused)              0       0     0   5     FB1_6   3     I/O     I
(unused)              0       0     0   5     FB1_7         (b)     
(unused)              0       0     0   5     FB1_8   4     I/O     I
$OpTx$$OpTx$FX_DC$60_INV$734
                      1       0     0   4     FB1_9   5     GCK/I/O (b)
$OpTx$$OpTx$FX_DC$59_INV$733
                      1       0     0   4     FB1_10        (b)     (b)
$OpTx$$OpTx$FX_DC$58_INV$732
                      1       0     0   4     FB1_11  6     GCK/I/O GCK
$OpTx$$OpTx$FX_DC$56_INV$730
                      1       0     0   4     FB1_12        (b)     (b)
$OpTx$$OpTx$FX_DC$52_INV$728
                      1       0     0   4     FB1_13        (b)     (b)
$OpTx$$OpTx$FX_DC$49_INV$726
                      1       0     0   4     FB1_14  7     GCK/I/O (b)
$OpTx$$OpTx$FX_DC$32_INV$725
                      1       0     0   4     FB1_15  8     I/O     I
$OpTx$$OpTx$FX_DC$31_INV$724
                      1       0     0   4     FB1_16        (b)     (b)
$OpTx$FX_DC$75        4       0     0   1     FB1_17  9     I/O     I
(unused)              0       0   \/5   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$$OpTx$FX_DC$27_INV$722       13: $OpTx$$OpTx$FX_DC$60_INV$734.LFBK  25: E<13> 
  2: $OpTx$$OpTx$FX_DC$29_INV$723       14: $OpTx$$OpTx$FX_DC$65_INV$735       26: E<15> 
  3: $OpTx$$OpTx$FX_DC$31_INV$724.LFBK  15: $OpTx$$OpTx$FX_DC$90_INV$736       27: E<2> 
  4: $OpTx$$OpTx$FX_DC$32_INV$725.LFBK  16: $OpTx$FX_DC$93                     28: E<3> 
  5: $OpTx$$OpTx$FX_DC$49_INV$726.LFBK  17: $OpTx$FX_DC$95                     29: E<4> 
  6: $OpTx$$OpTx$FX_DC$51_INV$727       18: $OpTx$FX_DC$96                     30: E<5> 
  7: $OpTx$$OpTx$FX_DC$52_INV$728.LFBK  19: $OpTx$FX_SC$37                     31: E<6> 
  8: $OpTx$$OpTx$FX_DC$54_INV$729       20: $OpTx$FX_SC$64                     32: E<7> 
  9: $OpTx$$OpTx$FX_DC$56_INV$730.LFBK  21: $OpTx$FX_SC$82                     33: E<8> 
 10: $OpTx$$OpTx$FX_DC$57_INV$731       22: E<0>                               34: E<9> 
 11: $OpTx$$OpTx$FX_DC$58_INV$732.LFBK  23: E<10>                              35: U2/T<0> 
 12: $OpTx$$OpTx$FX_DC$59_INV$733.LFBK  24: E<12>                              36: U2/T<1> 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
$OpTx$BIN_STEP$721   XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX.... 36      36
$OpTx$$OpTx$FX_DC$60_INV$734 
                     ...............................X...X.... 2       2
$OpTx$$OpTx$FX_DC$59_INV$733 
                     ...............................X...X.... 2       2
$OpTx$$OpTx$FX_DC$58_INV$732 
                     .............................X....X..... 2       2
$OpTx$$OpTx$FX_DC$56_INV$730 
                     .......................XX............... 2       2
$OpTx$$OpTx$FX_DC$52_INV$728 
                     ..............................XX........ 2       2
$OpTx$$OpTx$FX_DC$49_INV$726 
                     ......................X...........X..... 2       2
$OpTx$$OpTx$FX_DC$32_INV$725 
                     .......................X....X........... 2       2
$OpTx$$OpTx$FX_DC$31_INV$724 
                     ......................X......X.......... 2       2
$OpTx$FX_DC$75       .....................X.X....X...X....... 4       4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               21/15
Number of signals used by logic mapping into function block:  21
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\1   4     FB2_1         (b)     (b)
(unused)              0       0     0   5     FB2_2   35    I/O     
U0/AUX<0>             1       0     0   4     FB2_3         (b)     (b)
$OpTx$FX_SC$64        1       0     0   4     FB2_4         (b)     (b)
$OpTx$FX_SC$37        1       0     0   4     FB2_5   36    I/O     (b)
$OpTx$$OpTx$FX_DC$54_INV$729
                      1       0     0   4     FB2_6   37    I/O     (b)
$OpTx$$OpTx$FX_DC$51_INV$727
                      1       0     0   4     FB2_7         (b)     (b)
U2/etatP<2>           2       0     0   3     FB2_8   38    I/O     (b)
demi_T                3       0     0   2     FB2_9   39    GSR/I/O (b)
U2/etatP<0>           3       0     0   2     FB2_10        (b)     (b)
U0/AUX<1>             3       0     0   2     FB2_11  40    GTS/I/O (b)
U0/AUX<5>             4       0     0   1     FB2_12        (b)     (b)
U0/AUX<4>             4       0     0   1     FB2_13        (b)     (b)
U0/AUX<2>             4       0     0   1     FB2_14  42    GTS/I/O (b)
$OpTx$FX_DC$74        4       0     0   1     FB2_15  43    I/O     I
U0/AUX<7>             5       0     0   0     FB2_16        (b)     (b)
U0/AUX<6>             5       0     0   0     FB2_17  44    I/O     I
U0/AUX<3>             6       1<-   0   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: E<11>              8: U0/AUX<0>.LFBK    15: U0/AUX<7>.LFBK 
  2: E<1>               9: U0/AUX<1>.LFBK    16: U2/etatF_FFd2 
  3: E<2>              10: U0/AUX<2>.LFBK    17: U2/etatF_FFd3 
  4: E<3>              11: U0/AUX<3>.LFBK    18: U2/etatP<0>.LFBK 
  5: E<4>              12: U0/AUX<4>.LFBK    19: U2/etatP<1> 
  6: E<7>              13: U0/AUX<5>.LFBK    20: U2/etatP<2>.LFBK 
  7: R                 14: U0/AUX<6>.LFBK    21: demi_T.LFBK 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
U0/AUX<0>            .......X.........XXX.................... 4       4
$OpTx$FX_SC$64       .................XXX.................... 3       3
$OpTx$FX_SC$37       .................X.X.................... 2       2
$OpTx$$OpTx$FX_DC$54_INV$729 
                     X...X................................... 2       2
$OpTx$$OpTx$FX_DC$51_INV$727 
                     .X..X................................... 2       2
U2/etatP<2>          ......X........XX....................... 3       3
demi_T               .......XXXXXXXX..XXXX................... 12      12
U2/etatP<0>          ......X........XX....................... 3       3
U0/AUX<1>            .......XX........XXX.................... 5       5
U0/AUX<5>            .......XXXXXX....XXX.................... 9       9
U0/AUX<4>            .......XXXXX.....XXX.................... 8       8
U0/AUX<2>            .......XXX.......XXX.................... 6       6
$OpTx$FX_DC$74       .XXX.X.................................. 4       4
U0/AUX<7>            .......XXXXXXXX..XXX.................... 11      11
U0/AUX<6>            .......XXXXXXXX..XXX.................... 11      11
U0/AUX<3>            .......XXXXXXXX..XXX.................... 11      11
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               6/30
Number of signals used by logic mapping into function block:  6
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
(unused)              0       0     0   5     FB3_2   11    I/O     I
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
(unused)              0       0     0   5     FB3_5   12    I/O     I
(unused)              0       0     0   5     FB3_6         (b)     
(unused)              0       0     0   5     FB3_7         (b)     
(unused)              0       0     0   5     FB3_8   13    I/O     
(unused)              0       0     0   5     FB3_9   14    I/O     I
(unused)              0       0     0   5     FB3_10        (b)     
(unused)              0       0     0   5     FB3_11  18    I/O     I
(unused)              0       0     0   5     FB3_12        (b)     
(unused)              0       0     0   5     FB3_13        (b)     
(unused)              0       0     0   5     FB3_14  19    I/O     I
$OpTx$$OpTx$FX_DC$65_INV$735
                      1       0     0   4     FB3_15  20    I/O     I
$OpTx$$OpTx$FX_DC$57_INV$731
                      1       0     0   4     FB3_16        (b)     (b)
$OpTx$$OpTx$FX_DC$29_INV$723
                      1       0     0   4     FB3_17  22    I/O     I
$OpTx$$OpTx$FX_DC$27_INV$722
                      1       0     0   4     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: E<11>              3: E<14>              5: E<6> 
  2: E<13>              4: E<15>              6: E<9> 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
$OpTx$$OpTx$FX_DC$65_INV$735 
                     .XX.XX.................................. 4       4
$OpTx$$OpTx$FX_DC$57_INV$731 
                     .XX..................................... 2       2
$OpTx$$OpTx$FX_DC$29_INV$723 
                     ..X.X................................... 2       2
$OpTx$$OpTx$FX_DC$27_INV$722 
                     X..X.................................... 2       2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               29/7
Number of signals used by logic mapping into function block:  29
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB4_1         (b)     (b)
(unused)              0       0   \/5   0     FB4_2   24    I/O     I
U2/etatF_FFd3        24      19<-   0   0     FB4_3         (b)     (b)
(unused)              0       0   /\5   0     FB4_4         (b)     (b)
$OpTx$$OpTx$FX_DC$90_INV$736
                      2       1<- /\4   0     FB4_5   25    I/O     I
U2/etatF_FFd2         1       0   /\1   3     FB4_6         (b)     (b)
$OpTx$FX_SC$82        1       0     0   4     FB4_7         (b)     (b)
U2/etatP<1>           3       0     0   2     FB4_8   26    I/O     (b)
U2/etatF_FFd1         3       0     0   2     FB4_9   27    I/O     (b)
U2/T<1>               4       0     0   1     FB4_10        (b)     (b)
U2/T<0>               4       0     0   1     FB4_11  28    I/O     (b)
(unused)              0       0   \/5   0     FB4_12        (b)     (b)
(unused)              0       0   \/5   0     FB4_13        (b)     (b)
sortie               13      10<- \/2   0     FB4_14  29    I/O     O
$OpTx$FX_DC$95        4       2<- \/3   0     FB4_15  33    I/O     (b)
$OpTx$FX_DC$93        8       3<-   0   0     FB4_16        (b)     (b)
(unused)              0       0   \/5   0     FB4_17  34    I/O     (b)
$OpTx$FX_DC$96       10       5<-   0   0     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$BIN_STEP$721  11: E<1>              21: U2/T<0>.LFBK 
  2: $OpTx$FX_DC$74      12: E<2>              22: U2/T<1>.LFBK 
  3: $OpTx$FX_DC$75      13: E<3>              23: U2/etatF_FFd1.LFBK 
  4: E<0>                14: E<4>              24: U2/etatF_FFd2.LFBK 
  5: E<10>               15: E<5>              25: U2/etatF_FFd3.LFBK 
  6: E<11>               16: E<6>              26: U2/etatP<0> 
  7: E<12>               17: E<7>              27: U2/etatP<1>.LFBK 
  8: E<13>               18: E<8>              28: U2/etatP<2> 
  9: E<14>               19: E<9>              29: demi_T 
 10: E<15>               20: R                

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
U2/etatF_FFd3        .XXXXXXXXXXXXXXXXXX.XXXXX...X........... 24      24
$OpTx$$OpTx$FX_DC$90_INV$736 
                     ......X.X.X.........XX.................. 5       5
U2/etatF_FFd2        ....................XX..X...X........... 4       4
$OpTx$FX_SC$82       ....XX...XXXX.X.X....................... 8       8
U2/etatP<1>          ...................X..XXX............... 4       4
U2/etatF_FFd1        ....................XXXXX...X........... 6       6
U2/T<1>              ....................XXXXX...X........... 6       6
U2/T<0>              ....................X.XXX...X........... 5       5
sortie               X..XXXXXXXXXX.X.XXX.XX...XXX............ 20      20
$OpTx$FX_DC$95       ...X..X......X...X..XX...XXX............ 9       9
$OpTx$FX_DC$93       .......XX......X..X.XX.................. 6       6
$OpTx$FX_DC$96       ....XX...XXXX.X.X...XX.................. 10      10
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


$OpTx$$OpTx$FX_DC$27_INV$722 <= (E(11) AND E(15));


$OpTx$$OpTx$FX_DC$29_INV$723 <= (E(6) AND E(14));


$OpTx$$OpTx$FX_DC$31_INV$724 <= (E(10) AND E(5));


$OpTx$$OpTx$FX_DC$32_INV$725 <= (E(4) AND E(12));


$OpTx$$OpTx$FX_DC$49_INV$726 <= (E(10) AND NOT U2/T(0));


$OpTx$$OpTx$FX_DC$51_INV$727 <= (E(4) AND E(1));


$OpTx$$OpTx$FX_DC$52_INV$728 <= (E(6) AND E(7));


$OpTx$$OpTx$FX_DC$54_INV$729 <= (E(4) AND E(11));


$OpTx$$OpTx$FX_DC$56_INV$730 <= (E(13) AND E(12));


$OpTx$$OpTx$FX_DC$57_INV$731 <= (E(13) AND E(14));


$OpTx$$OpTx$FX_DC$58_INV$732 <= (E(5) AND U2/T(0));


$OpTx$$OpTx$FX_DC$59_INV$733 <= (E(7) AND U2/T(1));


$OpTx$$OpTx$FX_DC$60_INV$734 <= (E(7) AND NOT U2/T(1));


$OpTx$$OpTx$FX_DC$65_INV$735 <= (E(13) AND E(6) AND E(14) AND E(9));


$OpTx$$OpTx$FX_DC$90_INV$736 <= ((U2/etatF_FFd2.EXP)
	OR (E(1) AND E(12) AND E(14) AND U2/T(0).LFBK));


$OpTx$BIN_STEP$721 <= ((EXP0_.EXP)
	OR (EXP1_.EXP)
	OR (NOT E(2) AND $OpTx$FX_SC$64 AND 
	NOT $OpTx$$OpTx$FX_DC$49_INV$726.LFBK)
	OR (NOT E(6) AND $OpTx$FX_SC$64 AND 
	NOT $OpTx$$OpTx$FX_DC$57_INV$731)
	OR ($OpTx$FX_SC$64 AND NOT $OpTx$$OpTx$FX_DC$51_INV$727 AND 
	NOT $OpTx$$OpTx$FX_DC$58_INV$732.LFBK)
	OR ($OpTx$FX_SC$64 AND 
	NOT $OpTx$$OpTx$FX_DC$32_INV$725.LFBK AND NOT $OpTx$$OpTx$FX_DC$60_INV$734.LFBK)
	OR ($OpTx$$OpTx$FX_DC$65_INV$735 AND $OpTx$FX_SC$82 AND 
	$OpTx$FX_DC$95));


$OpTx$FX_DC$74 <= ((E(1) AND E(2) AND E(3) AND NOT E(7))
	OR (E(1) AND E(2) AND NOT E(3) AND E(7))
	OR (E(1) AND NOT E(2) AND E(3) AND E(7))
	OR (NOT E(1) AND E(2) AND E(3) AND E(7)));


$OpTx$FX_DC$75 <= ((E(4) AND E(0) AND E(8) AND NOT E(12))
	OR (E(4) AND E(0) AND NOT E(8) AND E(12))
	OR (E(4) AND NOT E(0) AND E(8) AND E(12))
	OR (NOT E(4) AND E(0) AND E(8) AND E(12)));


$OpTx$FX_DC$93 <= (($OpTx$FX_DC$95.EXP)
	OR (E(13) AND E(6) AND NOT E(14) AND E(9) AND NOT U2/T(0).LFBK)
	OR (E(13) AND E(6) AND NOT E(14) AND E(9) AND NOT U2/T(1).LFBK)
	OR (NOT E(13) AND E(6) AND E(14) AND E(9) AND U2/T(0).LFBK)
	OR (NOT E(13) AND E(6) AND E(14) AND E(9) AND NOT U2/T(1).LFBK)
	OR (E(13) AND E(6) AND E(14) AND NOT E(9) AND U2/T(0).LFBK AND 
	U2/T(1).LFBK));


$OpTx$FX_DC$95 <= ((sortie_OBUF.EXP)
	OR (E(4) AND E(8) AND E(12) AND NOT U2/etatP(0) AND 
	U2/etatP(2) AND NOT U2/etatP(1).LFBK)
	OR (E(4) AND E(0) AND E(8) AND NOT E(12) AND U2/etatP(0) AND 
	NOT U2/etatP(2) AND NOT U2/T(1).LFBK));


$OpTx$FX_DC$96 <= ((EXP10_.EXP)
	OR (E(1) AND E(2) AND E(10) AND E(5) AND E(3) AND E(11) AND 
	NOT E(15) AND E(7))
	OR (E(1) AND E(2) AND E(10) AND E(5) AND E(3) AND E(11) AND 
	E(15) AND NOT E(7) AND U2/T(0).LFBK)
	OR (E(1) AND E(2) AND E(10) AND E(5) AND E(3) AND NOT E(11) AND 
	E(15) AND E(7) AND NOT U2/T(0).LFBK)
	OR (E(1) AND E(2) AND E(10) AND NOT E(5) AND E(3) AND E(11) AND 
	E(15) AND E(7) AND U2/T(0).LFBK)
	OR (E(1) AND E(2) AND NOT E(10) AND E(5) AND E(3) AND E(11) AND 
	E(15) AND E(7) AND NOT U2/T(0).LFBK));


$OpTx$FX_SC$37 <= (U2/etatP(0).LFBK AND NOT U2/etatP(2).LFBK);


$OpTx$FX_SC$64 <= (NOT U2/etatP(1) AND NOT U2/etatP(0).LFBK AND 
	U2/etatP(2).LFBK);


$OpTx$FX_SC$82 <= (E(1) AND E(2) AND E(10) AND E(5) AND E(3) AND E(11) AND 
	E(15) AND E(7));























FTCPE_U0/AUX0: FTCPE port map (U0/AUX(0),U0/AUX_T(0),H,'0','0');
U0/AUX_T(0) <= (NOT U2/etatP(1) AND NOT U2/etatP(0).LFBK AND NOT U0/AUX(0).LFBK AND 
	NOT U2/etatP(2).LFBK);

FDCPE_U0/AUX1: FDCPE port map (U0/AUX(1),U0/AUX_D(1),H,'0','0');
U0/AUX_D(1) <= ((U0/AUX(0).LFBK AND U0/AUX(1).LFBK)
	OR (NOT U0/AUX(0).LFBK AND NOT U0/AUX(1).LFBK)
	OR (NOT U2/etatP(1) AND NOT U2/etatP(0).LFBK AND 
	NOT U2/etatP(2).LFBK));

FDCPE_U0/AUX2: FDCPE port map (U0/AUX(2),U0/AUX_D(2),H,'0','0');
U0/AUX_D(2) <= ((NOT U0/AUX(0).LFBK AND NOT U0/AUX(2).LFBK)
	OR (NOT U0/AUX(1).LFBK AND NOT U0/AUX(2).LFBK)
	OR (NOT U2/etatP(1) AND NOT U2/etatP(0).LFBK AND 
	NOT U2/etatP(2).LFBK)
	OR (U0/AUX(0).LFBK AND U0/AUX(1).LFBK AND U0/AUX(2).LFBK));

FDCPE_U0/AUX3: FDCPE port map (U0/AUX(3),U0/AUX_D(3),H,'0','0');
U0/AUX_D(3) <= ((EXP4_.EXP)
	OR (NOT U0/AUX(0).LFBK AND NOT U0/AUX(3).LFBK)
	OR (NOT U0/AUX(1).LFBK AND NOT U0/AUX(3).LFBK)
	OR (NOT U0/AUX(2).LFBK AND NOT U0/AUX(3).LFBK)
	OR (NOT U2/etatP(1) AND NOT U2/etatP(0).LFBK AND 
	NOT U2/etatP(2).LFBK)
	OR (U0/AUX(0).LFBK AND U0/AUX(1).LFBK AND U0/AUX(2).LFBK AND 
	U0/AUX(3).LFBK));

FTCPE_U0/AUX4: FTCPE port map (U0/AUX(4),U0/AUX_T(4),H,'0','0');
U0/AUX_T(4) <= ((NOT U2/etatP(1) AND NOT U2/etatP(0).LFBK AND U0/AUX(4).LFBK AND 
	NOT U2/etatP(2).LFBK)
	OR (U2/etatP(1) AND U0/AUX(0).LFBK AND U0/AUX(1).LFBK AND 
	U0/AUX(2).LFBK AND U0/AUX(3).LFBK)
	OR (U2/etatP(0).LFBK AND U0/AUX(0).LFBK AND 
	U0/AUX(1).LFBK AND U0/AUX(2).LFBK AND U0/AUX(3).LFBK)
	OR (U0/AUX(0).LFBK AND U0/AUX(1).LFBK AND U0/AUX(2).LFBK AND 
	U0/AUX(3).LFBK AND U2/etatP(2).LFBK));

FTCPE_U0/AUX5: FTCPE port map (U0/AUX(5),U0/AUX_T(5),H,'0','0');
U0/AUX_T(5) <= ((NOT U2/etatP(1) AND NOT U2/etatP(0).LFBK AND U0/AUX(5).LFBK AND 
	NOT U2/etatP(2).LFBK)
	OR (U2/etatP(1) AND U0/AUX(0).LFBK AND U0/AUX(1).LFBK AND 
	U0/AUX(2).LFBK AND U0/AUX(3).LFBK AND U0/AUX(4).LFBK)
	OR (U2/etatP(0).LFBK AND U0/AUX(0).LFBK AND 
	U0/AUX(1).LFBK AND U0/AUX(2).LFBK AND U0/AUX(3).LFBK AND U0/AUX(4).LFBK)
	OR (U0/AUX(0).LFBK AND U0/AUX(1).LFBK AND U0/AUX(2).LFBK AND 
	U0/AUX(3).LFBK AND U0/AUX(4).LFBK AND U2/etatP(2).LFBK));

FTCPE_U0/AUX6: FTCPE port map (U0/AUX(6),U0/AUX_T(6),H,'0','0');
U0/AUX_T(6) <= ((NOT U2/etatP(1) AND NOT U2/etatP(0).LFBK AND U0/AUX(6).LFBK AND 
	NOT U2/etatP(2).LFBK)
	OR (U2/etatP(1) AND U0/AUX(0).LFBK AND U0/AUX(1).LFBK AND 
	U0/AUX(2).LFBK AND U0/AUX(3).LFBK AND U0/AUX(4).LFBK AND U0/AUX(5).LFBK)
	OR (U2/etatP(0).LFBK AND U0/AUX(0).LFBK AND 
	U0/AUX(1).LFBK AND U0/AUX(2).LFBK AND U0/AUX(3).LFBK AND U0/AUX(4).LFBK AND 
	U0/AUX(5).LFBK)
	OR (U0/AUX(0).LFBK AND U0/AUX(1).LFBK AND U0/AUX(2).LFBK AND 
	U0/AUX(3).LFBK AND U0/AUX(4).LFBK AND U0/AUX(5).LFBK AND 
	U2/etatP(2).LFBK)
	OR (U0/AUX(0).LFBK AND U0/AUX(1).LFBK AND U0/AUX(2).LFBK AND 
	NOT U0/AUX(3).LFBK AND NOT U0/AUX(4).LFBK AND NOT U0/AUX(5).LFBK AND U0/AUX(6).LFBK AND 
	U0/AUX(7).LFBK));

FTCPE_U0/AUX7: FTCPE port map (U0/AUX(7),U0/AUX_T(7),H,'0','0');
U0/AUX_T(7) <= ((NOT U2/etatP(1) AND NOT U2/etatP(0).LFBK AND U0/AUX(7).LFBK AND 
	NOT U2/etatP(2).LFBK)
	OR (U2/etatP(1) AND U0/AUX(0).LFBK AND U0/AUX(1).LFBK AND 
	U0/AUX(2).LFBK AND U0/AUX(3).LFBK AND U0/AUX(4).LFBK AND U0/AUX(5).LFBK AND 
	U0/AUX(6).LFBK)
	OR (U2/etatP(0).LFBK AND U0/AUX(0).LFBK AND 
	U0/AUX(1).LFBK AND U0/AUX(2).LFBK AND U0/AUX(3).LFBK AND U0/AUX(4).LFBK AND 
	U0/AUX(5).LFBK AND U0/AUX(6).LFBK)
	OR (U0/AUX(0).LFBK AND U0/AUX(1).LFBK AND U0/AUX(2).LFBK AND 
	U0/AUX(3).LFBK AND U0/AUX(4).LFBK AND U0/AUX(5).LFBK AND U0/AUX(6).LFBK AND 
	U2/etatP(2).LFBK)
	OR (U0/AUX(0).LFBK AND U0/AUX(1).LFBK AND U0/AUX(2).LFBK AND 
	NOT U0/AUX(3).LFBK AND NOT U0/AUX(4).LFBK AND NOT U0/AUX(5).LFBK AND U0/AUX(6).LFBK AND 
	U0/AUX(7).LFBK));

FTCPE_U2/T0: FTCPE port map (U2/T(0),U2/T_T(0),H,'0','0');
U2/T_T(0) <= ((demi_T AND U2/etatF_FFd3.LFBK)
	OR (demi_T AND U2/etatF_FFd1.LFBK AND NOT U2/T(0).LFBK)
	OR (demi_T AND NOT U2/etatF_FFd2.LFBK AND U2/T(0).LFBK)
	OR (NOT U2/etatF_FFd1.LFBK AND NOT U2/etatF_FFd2.LFBK AND 
	NOT U2/etatF_FFd3.LFBK AND U2/T(0).LFBK));

FTCPE_U2/T1: FTCPE port map (U2/T(1),U2/T_T(1),H,'0','0');
U2/T_T(1) <= ((demi_T AND U2/etatF_FFd3.LFBK AND U2/T(0).LFBK)
	OR (demi_T AND U2/etatF_FFd1.LFBK AND U2/T(0).LFBK AND 
	NOT U2/T(1).LFBK)
	OR (demi_T AND NOT U2/etatF_FFd2.LFBK AND U2/T(0).LFBK AND 
	U2/T(1).LFBK)
	OR (NOT U2/etatF_FFd1.LFBK AND NOT U2/etatF_FFd2.LFBK AND 
	NOT U2/etatF_FFd3.LFBK AND U2/T(1).LFBK));

FTCPE_U2/etatF_FFd1: FTCPE port map (U2/etatF_FFd1,U2/etatF_FFd1_T,H,'0','0');
U2/etatF_FFd1_T <= ((demi_T AND U2/etatF_FFd1.LFBK AND NOT U2/etatF_FFd2.LFBK AND 
	U2/T(0).LFBK AND U2/T(1).LFBK)
	OR (demi_T AND U2/etatF_FFd1.LFBK AND NOT U2/etatF_FFd3.LFBK AND 
	U2/T(0).LFBK AND U2/T(1).LFBK)
	OR (demi_T AND NOT U2/etatF_FFd1.LFBK AND U2/etatF_FFd2.LFBK AND 
	U2/etatF_FFd3.LFBK AND U2/T(0).LFBK AND U2/T(1).LFBK));

FTCPE_U2/etatF_FFd2: FTCPE port map (U2/etatF_FFd2,U2/etatF_FFd2_T,H,'0','0');
U2/etatF_FFd2_T <= (demi_T AND U2/etatF_FFd3.LFBK AND U2/T(0).LFBK AND 
	U2/T(1).LFBK);

FDCPE_U2/etatF_FFd3: FDCPE port map (U2/etatF_FFd3,U2/etatF_FFd3_D,H,'0','0');
U2/etatF_FFd3_D <= ((EXP6_.EXP)
	OR (EXP7_.EXP)
	OR (NOT demi_T AND U2/etatF_FFd3.LFBK)
	OR (demi_T AND U2/etatF_FFd2.LFBK AND NOT U2/etatF_FFd3.LFBK)
	OR (NOT U2/etatF_FFd2.LFBK AND U2/etatF_FFd3.LFBK AND 
	NOT U2/T(0).LFBK)
	OR (NOT U2/etatF_FFd2.LFBK AND U2/etatF_FFd3.LFBK AND 
	NOT U2/T(1).LFBK)
	OR (E(4) AND E(0) AND E(8) AND E(10) AND E(5) AND E(13) AND 
	E(12) AND E(11) AND E(6) AND E(14) AND E(9) AND E(15) AND 
	$OpTx$FX_DC$74 AND NOT U2/etatF_FFd1.LFBK AND NOT U2/etatF_FFd2.LFBK AND 
	NOT U2/etatF_FFd3.LFBK));

FDCPE_U2/etatP0: FDCPE port map (U2/etatP(0),U2/etatP_D(0),H,R,'0');
U2/etatP_D(0) <= U2/etatF_FFd2
	 XOR 
U2/etatP_D(0) <= U2/etatF_FFd3;

FDCPE_U2/etatP1: FDCPE port map (U2/etatP(1),U2/etatP_D(1),H,R,'0');
U2/etatP_D(1) <= ((U2/etatF_FFd1.LFBK)
	OR (U2/etatF_FFd2.LFBK AND NOT U2/etatF_FFd3.LFBK));

FDCPE_U2/etatP2: FDCPE port map (U2/etatP(2),U2/etatP_D(2),H,R,'0');
U2/etatP_D(2) <= (U2/etatF_FFd2 AND U2/etatF_FFd3);

FDCPE_demi_T: FDCPE port map (demi_T,demi_T_D,H,'0','0');
demi_T_D <= ((U2/etatP(1) AND NOT demi_T.LFBK AND U0/AUX(0).LFBK AND 
	U0/AUX(1).LFBK AND U0/AUX(2).LFBK AND NOT U0/AUX(3).LFBK AND NOT U0/AUX(4).LFBK AND 
	NOT U0/AUX(5).LFBK AND U0/AUX(6).LFBK AND U0/AUX(7).LFBK)
	OR (U2/etatP(0).LFBK AND NOT demi_T.LFBK AND U0/AUX(0).LFBK AND 
	U0/AUX(1).LFBK AND U0/AUX(2).LFBK AND NOT U0/AUX(3).LFBK AND NOT U0/AUX(4).LFBK AND 
	NOT U0/AUX(5).LFBK AND U0/AUX(6).LFBK AND U0/AUX(7).LFBK)
	OR (NOT demi_T.LFBK AND U0/AUX(0).LFBK AND U0/AUX(1).LFBK AND 
	U0/AUX(2).LFBK AND NOT U0/AUX(3).LFBK AND NOT U0/AUX(4).LFBK AND NOT U0/AUX(5).LFBK AND 
	U0/AUX(6).LFBK AND U0/AUX(7).LFBK AND U2/etatP(2).LFBK));


sortie <= NOT (((EXP9_.EXP)
	OR (NOT $OpTx$BIN_STEP$721 AND U2/etatP(1).LFBK)
	OR (U2/etatP(0) AND U2/etatP(2) AND NOT $OpTx$BIN_STEP$721)
	OR (NOT U2/etatP(0) AND NOT U2/etatP(2) AND NOT $OpTx$BIN_STEP$721)));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE); 
 FTCPE (Q,D,C,CLR,PRE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572-7-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11         XC9572-7-PC44      35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 E<2>                             23 GND                           
  2 E<3>                             24 E<14>                         
  3 E<4>                             25 E<15>                         
  4 E<5>                             26 TIE                           
  5 TIE                              27 TIE                           
  6 H                                28 TIE                           
  7 TIE                              29 sortie                        
  8 E<6>                             30 TDO                           
  9 E<7>                             31 GND                           
 10 GND                              32 VCC                           
 11 E<8>                             33 TIE                           
 12 R                                34 TIE                           
 13 TIE                              35 TIE                           
 14 E<9>                             36 TIE                           
 15 TDI                              37 TIE                           
 16 TMS                              38 TIE                           
 17 TCK                              39 TIE                           
 18 E<11>                            40 TIE                           
 19 E<10>                            41 VCC                           
 20 E<12>                            42 TIE                           
 21 VCC                              43 E<0>                          
 22 E<13>                            44 E<1>                          


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572-7-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
FASTConnect/UIM optimzation                 : ON
Local Feedback                              : ON
Pin Feedback                                : ON
Input Limit                                 : 36
Pterm Limit                                 : 25
