library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ROM_16_8 is
	port (address	: in std_logic_vector(3 downto 0);
			dataOut	: out std_logic_vector(7 downto 0));
end ROM_16_8;

architecture v1 of ROM_16_8 is
	subtype T
