+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Legal Partition Candidates                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+
; Hierarchy                                                                                                                                                                                                                                                                                                                                                                                                    ; Input ; Constant Input ; Unused Input ; Floating Input ; Output ; Constant Output ; Unused Output ; Floating Output ; Bidir ; Constant Bidir ; Unused Bidir ; Input only Bidir ; Output only Bidir ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+
; atax_inst|atax_internal_inst|avmm_1_.global_out_ic_to_avmavmm_1_rw|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_out_ic_to_avmavmm_1_rw                                                                                                                                                                                                                                                                                                                                           ; 111   ; 4              ; 6            ; 4              ; 107    ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|sp[1].sp|staging_r                                                                                                                                                                                                                                                                                                                                   ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|sp[1].sp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|sp[1].sp                                                                                                                                                                                                                                                                                                                                             ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 150   ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|sp[1].out_intf                                                                                                                                                                                                                                                                                                                                       ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|sp[1].in_intf                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].sp|staging_r                                                                                                                                                                                                                                                                                                                                   ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].sp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].sp                                                                                                                                                                                                                                                                                                                                             ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 150   ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].out_intf                                                                                                                                                                                                                                                                                                                                       ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].in_intf                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[8].dp|pipe_r                                                                                                                                                                                                                                                                                                                                      ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[8].dp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[8].dp                                                                                                                                                                                                                                                                                                                                             ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 150   ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[8].out_intf                                                                                                                                                                                                                                                                                                                                       ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[8].in_intf                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[7].dp|pipe_r                                                                                                                                                                                                                                                                                                                                      ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[7].dp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[7].dp                                                                                                                                                                                                                                                                                                                                             ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 150   ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[7].out_intf                                                                                                                                                                                                                                                                                                                                       ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[7].in_intf                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[6].dp|pipe_r                                                                                                                                                                                                                                                                                                                                      ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[6].dp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[6].dp                                                                                                                                                                                                                                                                                                                                             ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 150   ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[6].out_intf                                                                                                                                                                                                                                                                                                                                       ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[6].in_intf                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[5].dp|pipe_r                                                                                                                                                                                                                                                                                                                                      ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[5].dp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[5].dp                                                                                                                                                                                                                                                                                                                                             ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 150   ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[5].out_intf                                                                                                                                                                                                                                                                                                                                       ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[5].in_intf                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[4].dp|pipe_r                                                                                                                                                                                                                                                                                                                                      ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[4].dp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[4].dp                                                                                                                                                                                                                                                                                                                                             ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 150   ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[4].out_intf                                                                                                                                                                                                                                                                                                                                       ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[4].in_intf                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].dp|pipe_r                                                                                                                                                                                                                                                                                                                                      ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].dp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].dp                                                                                                                                                                                                                                                                                                                                             ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 150   ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].out_intf                                                                                                                                                                                                                                                                                                                                       ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].in_intf                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].dp|pipe_r                                                                                                                                                                                                                                                                                                                                      ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].dp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].dp                                                                                                                                                                                                                                                                                                                                             ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 150   ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].out_intf                                                                                                                                                                                                                                                                                                                                       ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].in_intf                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].dp|pipe_r                                                                                                                                                                                                                                                                                                                                      ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].dp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].dp                                                                                                                                                                                                                                                                                                                                             ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 150   ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].out_intf                                                                                                                                                                                                                                                                                                                                       ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].in_intf                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].dp|pipe_r                                                                                                                                                                                                                                                                                                                                      ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].dp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].dp                                                                                                                                                                                                                                                                                                                                             ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 150   ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].out_intf                                                                                                                                                                                                                                                                                                                                       ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].in_intf                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[5].a|mux_intf                                                                                                                                                                                                                                                                                                                                      ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[5].a|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[5].a                                                                                                                                                                                                                                                                                                                                               ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 225   ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[5].mout_intf                                                                                                                                                                                                                                                                                                                                       ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[5].m1_intf                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[5].m0_intf                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[4].a|mux_intf                                                                                                                                                                                                                                                                                                                                      ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[4].a|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[4].a                                                                                                                                                                                                                                                                                                                                               ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 225   ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[4].mout_intf                                                                                                                                                                                                                                                                                                                                       ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[4].m1_intf                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[4].m0_intf                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[3].a|mux_intf                                                                                                                                                                                                                                                                                                                                      ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[3].a|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[3].a                                                                                                                                                                                                                                                                                                                                               ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 225   ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[3].mout_intf                                                                                                                                                                                                                                                                                                                                       ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[3].m1_intf                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[3].m0_intf                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].a|mux_intf                                                                                                                                                                                                                                                                                                                                      ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].a|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].a                                                                                                                                                                                                                                                                                                                                               ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 225   ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].mout_intf                                                                                                                                                                                                                                                                                                                                       ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].m1_intf                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].m0_intf                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].a|mux_intf                                                                                                                                                                                                                                                                                                                                      ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].a|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].a                                                                                                                                                                                                                                                                                                                                               ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 225   ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].mout_intf                                                                                                                                                                                                                                                                                                                                       ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].m1_intf                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].m0_intf                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].a|mux_intf                                                                                                                                                                                                                                                                                                                                      ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].a|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].a                                                                                                                                                                                                                                                                                                                                               ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 225   ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].mout_intf                                                                                                                                                                                                                                                                                                                                       ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].m1_intf                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].m0_intf                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp|read_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp|read_fifo                                                                                                                                                                                                                                                                                                                               ; 8     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                         ; 35    ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 111   ; 0              ; 68           ; 0                ; 68                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|wrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                         ; 3     ; 1              ; 1            ; 1              ; 1      ; 1               ; 1             ; 1               ; 79    ; 0              ; 70           ; 0                ; 70                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp                                                                                                                                                                                                                                                                                                                                             ; 36    ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 190   ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|s.rrp_intf                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 36    ; 0              ; 36           ; 0                ; 36                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|s.wrp_intf                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 4     ; 0              ; 4            ; 0                ; 4                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|s.out_arb_intf                                                                                                                                                                                                                                                                                                                                       ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|s.in_arb_intf                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[6].m_endp                                                                                                                                                                                                                                                                                                                                          ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 224   ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[6].rrp_intf                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 36    ; 0              ; 36           ; 0                ; 36                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[6].wrp_intf                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 4     ; 0              ; 4            ; 0                ; 4                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[6].arb_intf                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[6].m_intf                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 109   ; 0              ; 109          ; 0                ; 109               ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[5].m_endp                                                                                                                                                                                                                                                                                                                                          ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 224   ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[5].rrp_intf                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 36    ; 0              ; 36           ; 0                ; 36                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[5].wrp_intf                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 4     ; 0              ; 4            ; 0                ; 4                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[5].arb_intf                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[5].m_intf                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 109   ; 0              ; 109          ; 0                ; 109               ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[4].m_endp                                                                                                                                                                                                                                                                                                                                          ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 224   ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[4].rrp_intf                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 36    ; 0              ; 36           ; 0                ; 36                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[4].wrp_intf                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 4     ; 0              ; 4            ; 0                ; 4                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[4].arb_intf                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[4].m_intf                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 109   ; 0              ; 109          ; 0                ; 109               ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[3].m_endp                                                                                                                                                                                                                                                                                                                                          ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 224   ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[3].rrp_intf                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 36    ; 0              ; 36           ; 0                ; 36                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[3].wrp_intf                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 4     ; 0              ; 4            ; 0                ; 4                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[3].arb_intf                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[3].m_intf                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 109   ; 0              ; 109          ; 0                ; 109               ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].m_endp                                                                                                                                                                                                                                                                                                                                          ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 224   ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].rrp_intf                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 36    ; 0              ; 36           ; 0                ; 36                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].wrp_intf                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 4     ; 0              ; 4            ; 0                ; 4                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].arb_intf                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].m_intf                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 109   ; 0              ; 109          ; 0                ; 109               ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].m_endp                                                                                                                                                                                                                                                                                                                                          ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 224   ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].rrp_intf                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 36    ; 0              ; 36           ; 0                ; 36                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].wrp_intf                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 4     ; 0              ; 4            ; 0                ; 4                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].arb_intf                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].m_intf                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 109   ; 0              ; 109          ; 0                ; 109               ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].m_endp                                                                                                                                                                                                                                                                                                                                          ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 224   ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].rrp_intf                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 36    ; 0              ; 36           ; 0                ; 36                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].wrp_intf                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 4     ; 0              ; 4            ; 0                ; 4                 ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].arb_intf                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 75    ; 0              ; 75           ; 0                ; 75                ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].m_intf                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 109   ; 0              ; 109          ; 0                ; 109               ;
; atax_inst|atax_internal_inst|avmm_1_.global_icavmm_1_rw                                                                                                                                                                                                                                                                                                                                                      ; 534   ; 0              ; 0            ; 0              ; 319    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.t[6].avmm_1_avm_to_ic                                                                                                                                                                                                                                                                                                                                                   ; 107   ; 0              ; 2            ; 0              ; 106    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.t[5].avmm_1_avm_to_ic                                                                                                                                                                                                                                                                                                                                                   ; 107   ; 0              ; 2            ; 0              ; 106    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.t[4].avmm_1_avm_to_ic                                                                                                                                                                                                                                                                                                                                                   ; 107   ; 0              ; 2            ; 0              ; 106    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.t[3].avmm_1_avm_to_ic                                                                                                                                                                                                                                                                                                                                                   ; 107   ; 0              ; 2            ; 0              ; 106    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.t[2].avmm_1_avm_to_ic                                                                                                                                                                                                                                                                                                                                                   ; 107   ; 0              ; 2            ; 0              ; 106    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.t[1].avmm_1_avm_to_ic                                                                                                                                                                                                                                                                                                                                                   ; 107   ; 0              ; 2            ; 0              ; 106    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|avmm_1_.t[0].avmm_1_avm_to_ic                                                                                                                                                                                                                                                                                                                                                   ; 107   ; 0              ; 2            ; 0              ; 106    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|thereset_wire_inst                                                                                                                                                                                                                                                                                                                                                ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|theatax_B0_runOnce_merge                                                                                                                                                                                                                                                                                                   ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0_reg                                                                                                                                                                                             ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|acl_reset_handler_inst                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1                                                                                                                                                                                                 ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0                                                                                                                                                                                                                                             ; 9     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1_reg                                                                                                                                                                                         ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|fifo|acl_reset_handler_inst                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|fifo                                                                                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|acl_reset_handler_inst                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1                                                                                                                                                                                             ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1                                                                                                                                                                                                                                           ; 6     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|theatax_B0_runOnce_merge_reg                                                                                                                                                                                                                                                            ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region                                                                                                                                                                                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|theatax_B0_runOnce_branch                                                                                                                                                                                                                                                                                                  ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce                                                                                                                                                                                                                                                                                                                            ; 4     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|theatax_B5_x|sim_tracker_inst                                                                                                                                                                                                                                                                                                                    ; 5     ; 1              ; 4            ; 1              ; 0      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|theatax_B5_x                                                                                                                                                                                                                                                                                                                                     ; 11    ; 0              ; 4            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|theatax_B4_x|sim_tracker_inst                                                                                                                                                                                                                                                                                                                    ; 5     ; 1              ; 4            ; 1              ; 0      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|theatax_B4_x                                                                                                                                                                                                                                                                                                                                     ; 11    ; 0              ; 4            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|theatax_B2_x|sim_tracker_inst                                                                                                                                                                                                                                                                                                                    ; 5     ; 1              ; 4            ; 1              ; 0      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|theatax_B2_x                                                                                                                                                                                                                                                                                                                                     ; 11    ; 0              ; 4            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|theatax_B1_start_x|sim_tracker_inst                                                                                                                                                                                                                                                                                                              ; 5     ; 1              ; 4            ; 1              ; 0      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|theatax_B1_start_x                                                                                                                                                                                                                                                                                                                               ; 11    ; 0              ; 4            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_iowr_bl_return_atax_unnamed_atax18_atax0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_iowr_bl_return_atax_unnamed_atax18_atax0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                         ; 9     ; 1              ; 0            ; 1              ; 7      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_iowr_bl_return_atax_unnamed_atax18_atax0|theiowr                                                                                                                                                                                                                                                   ; 73    ; 3              ; 63           ; 3              ; 5      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_iowr_bl_return_atax_unnamed_atax18_atax0                                                                                                                                                                                                                                                           ; 6     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1_reg                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|fifo|acl_reset_handler_inst                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|fifo                                                                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|acl_reset_handler_inst                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1                                                                                                                                                                                                       ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1                                                                                                                                                                                                                                                        ; 6     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region                                                                                                                                                                                                                                                                                                         ; 6     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_branch                                                                                                                                                                                                                                                                                                                  ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge                                                                                                                                                                                                                                                                                                                   ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7                                                                                                                                                                                                                                                                                                                                    ; 6     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg                                                                                                                                          ; 263   ; 0              ; 0            ; 0              ; 261    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                      ; 264   ; 2              ; 0            ; 2              ; 264    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord                                                                                                                                                                                                                                ; 297   ; 37             ; 0            ; 37             ; 260    ; 37              ; 37            ; 37              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x                                                                                                                                                                                                                                        ; 262   ; 0              ; 1            ; 0              ; 260    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_atax4_atax8|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_atax4_atax1                                                                                                                                                                             ; 67    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_atax4_atax8                                                                                                                                                                                                                                     ; 69    ; 0              ; 1            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_atax5_atax9|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_atax5_atax1                                                                                                                                                                             ; 67    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_atax5_atax9                                                                                                                                                                                                                                     ; 69    ; 0              ; 1            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_atax6_atax10|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_atax6_atax1                                                                                                                                                                            ; 67    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_atax6_atax10                                                                                                                                                                                                                                    ; 69    ; 0              ; 1            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_atax3_atax1                                                                                                                                           ; 67    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_atax3_atax4                                                                                                                                                                                                                    ; 69    ; 0              ; 1            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg                                                                                                                                                                                     ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|acl_reset_handler_inst                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1                                                                                                                                                                                         ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1                                                                                                                                                                                                                                           ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1|acl_reset_handler_inst                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1                                                                                            ; 23    ; 16             ; 0            ; 16             ; 20     ; 16              ; 16            ; 16              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x                                                                                                                                                          ; 7     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond42_atax2|thei_llvm_fpga_push_i1_notexitcond42_atax1|acl_reset_handler_inst                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond42_atax2|thei_llvm_fpga_push_i1_notexitcond42_atax1                                                                           ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond42_atax2                                                                                                                      ; 6     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going41_atax1|thepassthru                                                                                                          ; 1     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going41_atax1|thei_llvm_fpga_pipeline_keep_going41_atax1|asr|acl_reset_handler_inst                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going41_atax1|thei_llvm_fpga_pipeline_keep_going41_atax1|asr                                                                       ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going41_atax1|thei_llvm_fpga_pipeline_keep_going41_atax1                                                                           ; 10    ; 2              ; 3            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going41_atax1                                                                                                                      ; 10    ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x                                                                                                                                                                                                                                  ; 6     ; 0              ; 1            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|theatax_B1_start_merge_reg                                                                                                                                                                                                                                                                  ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region                                                                                                                                                                                                                                                                                             ; 264   ; 0              ; 0            ; 0              ; 264    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|theatax_B1_start_branch                                                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|theatax_B1_start_merge                                                                                                                                                                                                                                                                                                       ; 5     ; 0              ; 2            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start                                                                                                                                                                                                                                                                                                                              ; 265   ; 0              ; 0            ; 0              ; 264    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going41_atax1_sr                                                                                                                                                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax0|thelimiter|acl_reset_handler_inst                                                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax0|thelimiter                                                                                                                                                                                                                                                                                                                 ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax0                                                                                                                                                                                                                                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                     ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                              ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                     ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                       ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                            ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                      ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                            ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                      ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                    ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                       ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo                                                                                                                                                                                                  ; 36    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                             ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                    ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                               ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                      ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                           ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                     ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                           ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                     ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                   ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                               ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                      ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo                                                                                                                                                                                                 ; 36    ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                      ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                             ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                 ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                        ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                    ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                              ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                    ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                              ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                       ; 14    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                        ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                               ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|acl_reset_handler_inst                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read                                                                                                                                                                                                            ; 71    ; 13             ; 0            ; 13             ; 81     ; 13              ; 13            ; 13              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|u_permute_address                                                                                                                                                                                                         ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1|acl_reset_handler_inst                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thei_llvm_fpga_mem_unnamed_atax7_atax1                                                                                                                                                                                                                           ; 242   ; 45             ; 129          ; 45             ; 107    ; 45              ; 45            ; 45              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8|thereaddata_reg_unnamed_atax7_atax0                                                                                                                                                                                                                              ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax8                                                                                                                                                                                                                                                                  ; 106   ; 0              ; 34           ; 0              ; 106    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                        ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                               ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                        ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                               ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                          ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                 ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                      ; 114   ; 0              ; 0            ; 0              ; 96     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                  ; 114   ; 0              ; 0            ; 0              ; 96     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                          ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                 ; 100   ; 2              ; 0            ; 2              ; 103    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                            ; 100   ; 0              ; 0            ; 0              ; 102    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_1_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_1_fifo|fifo                                                                                                                                                                                                                                                                          ; 100   ; 0              ; 0            ; 0              ; 103    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_1_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_1_fifo                                                                                                                                                                                                                                                                               ; 100   ; 0              ; 0            ; 0              ; 98     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop12_atax3|thei_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_reg                                                                                                                                                                                                           ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop12_atax3|thei_llvm_fpga_pop_i1_memdep_phi_pop12_atax1|acl_reset_handler_inst                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop12_atax3|thei_llvm_fpga_pop_i1_memdep_phi_pop12_atax1                                                                                                                                                                                                               ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop12_atax3                                                                                                                                                                                                                                                            ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit88_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit88_atax1|acl_reset_handler_inst                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit88_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit88_atax1                                                                                                  ; 39    ; 30             ; 0            ; 30             ; 36     ; 30              ; 30            ; 30              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit88_atax1_aunroll_x                                                                                                                                                                  ; 9     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going37_atax2|thepassthru                                                                                                                  ; 1     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going37_atax2|thei_llvm_fpga_pipeline_keep_going37_atax1|asr|acl_reset_handler_inst                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going37_atax2|thei_llvm_fpga_pipeline_keep_going37_atax1|asr                                                                               ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going37_atax2|thei_llvm_fpga_pipeline_keep_going37_atax1                                                                                   ; 10    ; 2              ; 3            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going37_atax2                                                                                                                              ; 10    ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond38_atax7|thei_llvm_fpga_push_i1_notexitcond38_atax1|acl_reset_handler_inst                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond38_atax7|thei_llvm_fpga_push_i1_notexitcond38_atax1                                                                                   ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond38_atax7                                                                                                                              ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv10_pop10_atax3|thei_llvm_fpga_pop_i6_fpga_indvars_iv10_pop10_atax1|acl_reset_handler_inst                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv10_pop10_atax3|thei_llvm_fpga_pop_i6_fpga_indvars_iv10_pop10_atax1                                                                 ; 23    ; 2              ; 0            ; 2              ; 11     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv10_pop10_atax3                                                                                                                     ; 21    ; 6              ; 0            ; 6              ; 7      ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv10_push10_atax9|thei_llvm_fpga_push_i6_fpga_indvars_iv10_push10_atax1|fifo|acl_reset_handler_inst                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv10_push10_atax9|thei_llvm_fpga_push_i6_fpga_indvars_iv10_push10_atax1|fifo                                                        ; 12    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv10_push10_atax9|thei_llvm_fpga_push_i6_fpga_indvars_iv10_push10_atax1|acl_reset_handler_inst                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv10_push10_atax9|thei_llvm_fpga_push_i6_fpga_indvars_iv10_push10_atax1                                                             ; 15    ; 3              ; 0            ; 3              ; 19     ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv10_push10_atax9                                                                                                                   ; 12    ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x                                                                                                                                                                         ; 7     ; 0              ; 1            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x                                                                                                                                                                                                                                            ; 7     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theatax_B2_merge_reg_aunroll_x                                                                                                                                                                                                                                                                          ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit_atax1|acl_reset_handler_inst                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit_atax1                                                                                                          ; 199   ; 95             ; 0            ; 95             ; 196    ; 95              ; 95            ; 95              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit_atax1_aunroll_x                                                                                                                                                                        ; 104   ; 0              ; 0            ; 0              ; 101    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast879416_atax4|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast879416_atax1|acl_reset_handler_inst                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast879416_atax4|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast879416_atax1                                                           ; 68    ; 0              ; 0            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast879416_atax4                                                                                                                      ; 68    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_pop_i32_i_076_pop11_atax2|thei_llvm_fpga_pop_i32_i_076_pop11_atax1|acl_reset_handler_inst                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_pop_i32_i_076_pop11_atax2|thei_llvm_fpga_pop_i32_i_076_pop11_atax1                                                                                               ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_pop_i32_i_076_pop11_atax2                                                                                                                                        ; 71    ; 2              ; 0            ; 2              ; 33     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_076_push11_atax10|thei_llvm_fpga_push_i32_i_076_push11_atax1|fifo|acl_reset_handler_inst                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_076_push11_atax10|thei_llvm_fpga_push_i32_i_076_push11_atax1|fifo                                                                                     ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_076_push11_atax10|thei_llvm_fpga_push_i32_i_076_push11_atax1|acl_reset_handler_inst                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_076_push11_atax10|thei_llvm_fpga_push_i32_i_076_push11_atax1                                                                                          ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_076_push11_atax10                                                                                                                                     ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter_atax0_aunroll_x                                                                                                                                                                                 ; 71    ; 2              ; 1            ; 2              ; 98     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x                                                                                                                                                                                                                                                ; 73    ; 0              ; 0            ; 0              ; 98     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                        ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                               ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                        ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                               ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                          ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                 ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                      ; 20    ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                  ; 20    ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                          ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                 ; 6     ; 2              ; 0            ; 2              ; 9      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_0_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_0_fifo|fifo                                                                                                                                                                                                                                                                          ; 6     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_0_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thecoalesced_delay_0_fifo                                                                                                                                                                                                                                                                               ; 6     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist6_i_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x_out_c0_exit88_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                 ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist6_i_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x_out_c0_exit88_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                        ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist6_i_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x_out_c0_exit88_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                 ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist6_i_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x_out_c0_exit88_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                        ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist6_i_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x_out_c0_exit88_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist6_i_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x_out_c0_exit88_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                          ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist6_i_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x_out_c0_exit88_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                               ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist6_i_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x_out_c0_exit88_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist6_i_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x_out_c0_exit88_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                         ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist6_i_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x_out_c0_exit88_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                               ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist6_i_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x_out_c0_exit88_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist6_i_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x_out_c0_exit88_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                         ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist6_i_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x_out_c0_exit88_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                               ; 19    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist6_i_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x_out_c0_exit88_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                           ; 19    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist6_i_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x_out_c0_exit88_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist6_i_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x_out_c0_exit88_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                          ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist6_i_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x_out_c0_exit88_3_tpl_35_fifo|fifo|hld_fifo_inst                                                                                                                                                                                     ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist6_i_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x_out_c0_exit88_3_tpl_35_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist6_i_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x_out_c0_exit88_3_tpl_35_fifo|fifo                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist6_i_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x_out_c0_exit88_3_tpl_35_fifo|acl_reset_handler_inst                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist6_i_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x_out_c0_exit88_3_tpl_35_fifo                                                                                                                                                                                                        ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi3_pop13_atax4|thei_llvm_fpga_pop_i1_memdep_phi3_pop13_atax4_reg                                                                                                                                                                                                         ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi3_pop13_atax4|thei_llvm_fpga_pop_i1_memdep_phi3_pop13_atax1|acl_reset_handler_inst                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi3_pop13_atax4|thei_llvm_fpga_pop_i1_memdep_phi3_pop13_atax1                                                                                                                                                                                                             ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi3_pop13_atax4                                                                                                                                                                                                                                                           ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                        ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                               ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                        ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                               ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                          ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                 ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                      ; 19    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                  ; 19    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                          ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                 ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_out_data_out_32_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                            ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_out_data_out_32_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_out_data_out_32_fifo|fifo                                                                                                                                                                                                                          ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_out_data_out_32_fifo|acl_reset_handler_inst                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_out_data_out_32_fifo                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region                                                                                                                                                                                                                                                                                                         ; 110   ; 0              ; 0            ; 0              ; 211    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge                                                                                                                                                                                                                                                                                                                   ; 7     ; 0              ; 2            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_branch                                                                                                                                                                                                                                                                                                                  ; 136   ; 0              ; 2            ; 0              ; 134    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2                                                                                                                                                                                                                                                                                                                                    ; 112   ; 0              ; 0            ; 0              ; 214    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                       ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                              ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                         ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                               ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                               ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                             ; 78    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                         ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                ; 68    ; 2              ; 0            ; 2              ; 71     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|data_fifo                                                                                                                                                                                                           ; 68    ; 0              ; 0            ; 0              ; 68     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                               ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                      ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                          ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                 ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                             ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                       ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                             ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                       ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                ; 14    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                 ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                        ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|nop_fifo                                                                                                                                                                                                            ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write|acl_reset_handler_inst                                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|pipelined_write                                                                                                                                                                                                                     ; 75    ; 13             ; 4            ; 13             ; 81     ; 13              ; 13            ; 13              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|u_permute_address                                                                                                                                                                                                                   ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1|acl_reset_handler_inst                                                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1|thei_llvm_fpga_mem_memdep_2_atax1                                                                                                                                                                                                                                     ; 242   ; 13             ; 130          ; 13             ; 76     ; 13              ; 13            ; 13              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_mem_memdep_2_atax1                                                                                                                                                                                                                                                                       ; 137   ; 1              ; 32           ; 1              ; 76     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax2|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax2_reg                                                                                                                                                                                                     ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax2|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax1|fifo|staging_reg|acl_reset_handler_inst                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax2|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax1|fifo|staging_reg                                                                                                                                                                                        ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax2|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax1|fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax2|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax1|fifo|fifo|fifo                                                                                                                                                                                          ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax2|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax1|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax2|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax1|fifo|fifo                                                                                                                                                                                               ; 5     ; 2              ; 0            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax2|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax1|fifo|acl_reset_handler_inst                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax2|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax1|fifo                                                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax2|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax1|acl_reset_handler_inst                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax2|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax1                                                                                                                                                                                                         ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push13_atax2                                                                                                                                                                                                                                                         ; 7     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push12_atax0|thei_llvm_fpga_push_i1_memdep_phi_push12_atax0_reg                                                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push12_atax0|thei_llvm_fpga_push_i1_memdep_phi_push12_atax1|fifo|staging_reg|acl_reset_handler_inst                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push12_atax0|thei_llvm_fpga_push_i1_memdep_phi_push12_atax1|fifo|staging_reg                                                                                                                                                                                          ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push12_atax0|thei_llvm_fpga_push_i1_memdep_phi_push12_atax1|fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push12_atax0|thei_llvm_fpga_push_i1_memdep_phi_push12_atax1|fifo|fifo|fifo                                                                                                                                                                                            ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push12_atax0|thei_llvm_fpga_push_i1_memdep_phi_push12_atax1|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push12_atax0|thei_llvm_fpga_push_i1_memdep_phi_push12_atax1|fifo|fifo                                                                                                                                                                                                 ; 5     ; 2              ; 0            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push12_atax0|thei_llvm_fpga_push_i1_memdep_phi_push12_atax1|fifo|acl_reset_handler_inst                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push12_atax0|thei_llvm_fpga_push_i1_memdep_phi_push12_atax1|fifo                                                                                                                                                                                                      ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push12_atax0|thei_llvm_fpga_push_i1_memdep_phi_push12_atax1|acl_reset_handler_inst                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push12_atax0|thei_llvm_fpga_push_i1_memdep_phi_push12_atax1                                                                                                                                                                                                           ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push12_atax0                                                                                                                                                                                                                                                          ; 7     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                        ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                               ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                        ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                               ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                          ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                 ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                              ; 16    ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                          ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                 ; 6     ; 2              ; 0            ; 2              ; 9      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thecoalesced_delay_0_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thecoalesced_delay_0_fifo|fifo                                                                                                                                                                                                                                                                          ; 6     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thecoalesced_delay_0_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thecoalesced_delay_0_fifo                                                                                                                                                                                                                                                                               ; 6     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region                                                                                                                                                                                                                                                                                                         ; 141   ; 0              ; 0            ; 0              ; 80     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|theatax_B6_merge                                                                                                                                                                                                                                                                                                                   ; 103   ; 0              ; 2            ; 0              ; 101    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|theatax_B6_branch                                                                                                                                                                                                                                                                                                                  ; 6     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6                                                                                                                                                                                                                                                                                                                                    ; 142   ; 0              ; 0            ; 0              ; 80     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                     ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going37_atax2_sr                                                                                                                                                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax1|thelimiter|acl_reset_handler_inst                                                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax1|thelimiter                                                                                                                                                                                                                                                                                                                 ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax1                                                                                                                                                                                                                                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                     ; 137   ; 0              ; 0            ; 0              ; 135    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_branch                                                                                                                                                                                                                                                                                                                  ; 202   ; 0              ; 0            ; 0              ; 199    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                            ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                   ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                              ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                     ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                          ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                    ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                          ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                    ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                  ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                              ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                     ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo                                                                                                                                                                                                ; 36    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                           ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                  ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                             ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                    ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                   ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                   ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                 ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                             ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                    ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                    ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                           ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                               ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                      ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                            ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                            ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                     ; 14    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                      ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                             ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo                                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|acl_reset_handler_inst                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read                                                                                                                                                                                                          ; 71    ; 13             ; 0            ; 13             ; 81     ; 13              ; 13            ; 13              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|u_permute_address                                                                                                                                                                                                       ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1|acl_reset_handler_inst                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thei_llvm_fpga_mem_unnamed_atax12_atax1                                                                                                                                                                                                                         ; 242   ; 44             ; 129          ; 44             ; 107    ; 44              ; 44            ; 44              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3|thereaddata_reg_unnamed_atax12_atax1                                                                                                                                                                                                                            ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax3                                                                                                                                                                                                                                                                 ; 106   ; 0              ; 33           ; 0              ; 106    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_ataxs_c0_exit96_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_ataxs_c0_exit96_atax1|acl_reset_handler_inst                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_ataxs_c0_exit96_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_ataxs_c0_exit96_atax1                                                                                               ; 583   ; 249            ; 0            ; 249            ; 580    ; 249             ; 249           ; 249             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_ataxs_c0_exit96_atax1_aunroll_x                                                                                                                                                                ; 334   ; 0              ; 0            ; 0              ; 333    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|redist10_i_llvm_fpga_pop_i32_mul_add1448_pop21_atax15_out_data_out_4_mem_dmem|auto_generated|altsyncram1                                                              ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|redist10_i_llvm_fpga_pop_i32_mul_add1448_pop21_atax15_out_data_out_4_mem_dmem|auto_generated                                                                          ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a9615_atax12|thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a9615_atax1|acl_reset_handler_inst                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a9615_atax12|thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a9615_atax1                                        ; 68    ; 0              ; 0            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a9615_atax12                                                                                                       ; 68    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i32_mul_add1448_pop21_atax15|thei_llvm_fpga_pop_i32_mul_add1448_pop21_atax1|acl_reset_handler_inst                                                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i32_mul_add1448_pop21_atax15|thei_llvm_fpga_pop_i32_mul_add1448_pop21_atax1                                                                        ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i32_mul_add1448_pop21_atax15                                                                                                                       ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i32_mul_add1448_push21_atax16|thei_llvm_fpga_push_i32_mul_add1448_push21_atax1|fifo|acl_reset_handler_inst                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i32_mul_add1448_push21_atax16|thei_llvm_fpga_push_i32_mul_add1448_push21_atax1|fifo                                                               ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i32_mul_add1448_push21_atax16|thei_llvm_fpga_push_i32_mul_add1448_push21_atax1|acl_reset_handler_inst                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i32_mul_add1448_push21_atax16|thei_llvm_fpga_push_i32_mul_add1448_push21_atax1                                                                    ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i32_mul_add1448_push21_atax16                                                                                                                     ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi3_pop1354_pop24_atax22|thei_llvm_fpga_pop_i1_memdep_phi3_pop1354_pop24_atax1|acl_reset_handler_inst                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi3_pop1354_pop24_atax22|thei_llvm_fpga_pop_i1_memdep_phi3_pop1354_pop24_atax1                                                          ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi3_pop1354_pop24_atax22                                                                                                                ; 9     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi3_pop1354_push24_atax23|thei_llvm_fpga_push_i1_memdep_phi3_pop1354_push24_atax1|fifo|acl_reset_handler_inst                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi3_pop1354_push24_atax23|thei_llvm_fpga_push_i1_memdep_phi3_pop1354_push24_atax1|fifo                                                 ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi3_pop1354_push24_atax23|thei_llvm_fpga_push_i1_memdep_phi3_pop1354_push24_atax1|acl_reset_handler_inst                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi3_pop1354_push24_atax23|thei_llvm_fpga_push_i1_memdep_phi3_pop1354_push24_atax1                                                      ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi3_pop1354_push24_atax23                                                                                                              ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi_pop1247_pop20_atax20|thei_llvm_fpga_pop_i1_memdep_phi_pop1247_pop20_atax1|acl_reset_handler_inst                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi_pop1247_pop20_atax20|thei_llvm_fpga_pop_i1_memdep_phi_pop1247_pop20_atax1                                                            ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi_pop1247_pop20_atax20                                                                                                                 ; 9     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi_pop1247_push20_atax21|thei_llvm_fpga_push_i1_memdep_phi_pop1247_push20_atax1|fifo|acl_reset_handler_inst                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi_pop1247_push20_atax21|thei_llvm_fpga_push_i1_memdep_phi_pop1247_push20_atax1|fifo                                                   ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi_pop1247_push20_atax21|thei_llvm_fpga_push_i1_memdep_phi_pop1247_push20_atax1|acl_reset_handler_inst                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi_pop1247_push20_atax21|thei_llvm_fpga_push_i1_memdep_phi_pop1247_push20_atax1                                                        ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi_pop1247_push20_atax21                                                                                                               ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast799117_atax26|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast799117_atax1|acl_reset_handler_inst                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast799117_atax26|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast799117_atax1                                                ; 68    ; 0              ; 0            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast799117_atax26                                                                                                           ; 68    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i32_j_073_pop16_atax14|thei_llvm_fpga_pop_i32_j_073_pop16_atax1|acl_reset_handler_inst                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i32_j_073_pop16_atax14|thei_llvm_fpga_pop_i32_j_073_pop16_atax1                                                                                    ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i32_j_073_pop16_atax14                                                                                                                             ; 71    ; 2              ; 0            ; 2              ; 33     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_073_push16_atax29|thei_llvm_fpga_push_i32_j_073_push16_atax1|fifo|acl_reset_handler_inst                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_073_push16_atax29|thei_llvm_fpga_push_i32_j_073_push16_atax1|fifo                                                                           ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_073_push16_atax29|thei_llvm_fpga_push_i32_j_073_push16_atax1|acl_reset_handler_inst                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_073_push16_atax29|thei_llvm_fpga_push_i32_j_073_push16_atax1                                                                                ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_073_push16_atax29                                                                                                                           ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|i_masked32_atax40_delay                                                                                                                                               ; 4     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8845_pop19_atax41|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8845_pop19_atax1|acl_reset_handler_inst                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8845_pop19_atax41|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8845_pop19_atax1                                        ; 135   ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8845_pop19_atax41                                                                                                       ; 135   ; 0              ; 0            ; 0              ; 65     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8845_push19_atax42|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8845_push19_atax1|staging_reg|acl_reset_handler_inst ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8845_push19_atax42|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8845_push19_atax1|staging_reg                        ; 68    ; 0              ; 0            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8845_push19_atax42|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8845_push19_atax1|acl_reset_handler_inst             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8845_push19_atax42|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8845_push19_atax1                                    ; 71    ; 1              ; 0            ; 1              ; 131    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8845_push19_atax42                                                                                                     ; 70    ; 0              ; 0            ; 0              ; 65     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond1250_pop22_atax43|thei_llvm_fpga_pop_i1_exitcond1250_pop22_atax1|acl_reset_handler_inst                                                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond1250_pop22_atax43|thei_llvm_fpga_pop_i1_exitcond1250_pop22_atax1                                                                        ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond1250_pop22_atax43                                                                                                                       ; 9     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1250_push22_atax44|thei_llvm_fpga_push_i1_exitcond1250_push22_atax1|fifo|acl_reset_handler_inst                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1250_push22_atax44|thei_llvm_fpga_push_i1_exitcond1250_push22_atax1|fifo                                                               ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1250_push22_atax44|thei_llvm_fpga_push_i1_exitcond1250_push22_atax1|acl_reset_handler_inst                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1250_push22_atax44|thei_llvm_fpga_push_i1_exitcond1250_push22_atax1                                                                    ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1250_push22_atax44                                                                                                                     ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp3552_pop23_atax45|thei_llvm_fpga_pop_i1_notcmp3552_pop23_atax1|acl_reset_handler_inst                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp3552_pop23_atax45|thei_llvm_fpga_pop_i1_notcmp3552_pop23_atax1                                                                            ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp3552_pop23_atax45                                                                                                                         ; 9     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp3552_push23_atax46|thei_llvm_fpga_push_i1_notcmp3552_push23_atax1|fifo|acl_reset_handler_inst                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp3552_push23_atax46|thei_llvm_fpga_push_i1_notcmp3552_push23_atax1|fifo                                                                   ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp3552_push23_atax46|thei_llvm_fpga_push_i1_notcmp3552_push23_atax1|acl_reset_handler_inst                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp3552_push23_atax46|thei_llvm_fpga_push_i1_notcmp3552_push23_atax1                                                                        ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp3552_push23_atax46                                                                                                                       ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going23_atax6|thepassthru                                                                                                                ; 1     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going23_atax6|thei_llvm_fpga_pipeline_keep_going23_atax1|push|staging_reg|acl_reset_handler_inst                                         ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going23_atax6|thei_llvm_fpga_pipeline_keep_going23_atax1|push|staging_reg                                                                ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going23_atax6|thei_llvm_fpga_pipeline_keep_going23_atax1|push|acl_reset_handler_inst                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going23_atax6|thei_llvm_fpga_pipeline_keep_going23_atax1|push                                                                            ; 8     ; 4              ; 0            ; 4              ; 7      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going23_atax6|thei_llvm_fpga_pipeline_keep_going23_atax1|pop2|acl_reset_handler_inst                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going23_atax6|thei_llvm_fpga_pipeline_keep_going23_atax1|pop2                                                                            ; 9     ; 2              ; 0            ; 2              ; 4      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going23_atax6|thei_llvm_fpga_pipeline_keep_going23_atax1|pop1|acl_reset_handler_inst                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going23_atax6|thei_llvm_fpga_pipeline_keep_going23_atax1|pop1                                                                            ; 9     ; 2              ; 0            ; 2              ; 4      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going23_atax6|thei_llvm_fpga_pipeline_keep_going23_atax1|acl_reset_handler_inst                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going23_atax6|thei_llvm_fpga_pipeline_keep_going23_atax1                                                                                 ; 10    ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going23_atax6                                                                                                                            ; 10    ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration25_atax11|thei_llvm_fpga_push_i1_lastiniteration25_atax1|staging_reg|acl_reset_handler_inst                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration25_atax11|thei_llvm_fpga_push_i1_lastiniteration25_atax1|staging_reg                                                            ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration25_atax11|thei_llvm_fpga_push_i1_lastiniteration25_atax1|acl_reset_handler_inst                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration25_atax11|thei_llvm_fpga_push_i1_lastiniteration25_atax1                                                                        ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration25_atax11                                                                                                                       ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i2_initerations21_pop17_atax7|thei_llvm_fpga_pop_i2_initerations21_pop17_atax1|acl_reset_handler_inst                                              ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i2_initerations21_pop17_atax7|thei_llvm_fpga_pop_i2_initerations21_pop17_atax1                                                                     ; 23    ; 6              ; 0            ; 6              ; 11     ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i2_initerations21_pop17_atax7                                                                                                                      ; 17    ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i2_initerations21_push17_atax9|thei_llvm_fpga_push_i2_initerations21_push17_atax1|fifo|acl_reset_handler_inst                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i2_initerations21_push17_atax9|thei_llvm_fpga_push_i2_initerations21_push17_atax1|fifo                                                            ; 12    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i2_initerations21_push17_atax9|thei_llvm_fpga_push_i2_initerations21_push17_atax1|acl_reset_handler_inst                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i2_initerations21_push17_atax9|thei_llvm_fpga_push_i2_initerations21_push17_atax1                                                                 ; 15    ; 7              ; 0            ; 7              ; 19     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i2_initerations21_push17_atax9                                                                                                                    ; 8     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond33_atax34|thei_llvm_fpga_push_i1_notexitcond33_atax1|staging_reg|acl_reset_handler_inst                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond33_atax34|thei_llvm_fpga_push_i1_notexitcond33_atax1|staging_reg                                                                    ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond33_atax34|thei_llvm_fpga_push_i1_notexitcond33_atax1|acl_reset_handler_inst                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond33_atax34|thei_llvm_fpga_push_i1_notexitcond33_atax1                                                                                ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond33_atax34                                                                                                                           ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop14_atax30|thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop14_atax1|acl_reset_handler_inst                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop14_atax30|thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop14_atax1                                                                  ; 23    ; 2              ; 0            ; 2              ; 11     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop14_atax30                                                                                                                    ; 21    ; 6              ; 0            ; 6              ; 7      ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv_push14_atax39|thei_llvm_fpga_push_i6_fpga_indvars_iv_push14_atax1|fifo|acl_reset_handler_inst                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv_push14_atax39|thei_llvm_fpga_push_i6_fpga_indvars_iv_push14_atax1|fifo                                                         ; 12    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv_push14_atax39|thei_llvm_fpga_push_i6_fpga_indvars_iv_push14_atax1|acl_reset_handler_inst                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv_push14_atax39|thei_llvm_fpga_push_i6_fpga_indvars_iv_push14_atax1                                                              ; 15    ; 3              ; 0            ; 3              ; 19     ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv_push14_atax39                                                                                                                  ; 12    ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups26_pop18_atax2|thei_llvm_fpga_pop_i2_cleanups26_pop18_atax1|acl_reset_handler_inst                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups26_pop18_atax2|thei_llvm_fpga_pop_i2_cleanups26_pop18_atax1                                                                             ; 23    ; 6              ; 0            ; 6              ; 11     ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups26_pop18_atax2                                                                                                                          ; 17    ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups26_push18_atax37|thei_llvm_fpga_push_i2_cleanups26_push18_atax1|fifo|acl_reset_handler_inst                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups26_push18_atax37|thei_llvm_fpga_push_i2_cleanups26_push18_atax1|fifo                                                                   ; 12    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups26_push18_atax37|thei_llvm_fpga_push_i2_cleanups26_push18_atax1|acl_reset_handler_inst                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups26_push18_atax37|thei_llvm_fpga_push_i2_cleanups26_push18_atax1                                                                        ; 15    ; 7              ; 0            ; 7              ; 19     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups26_push18_atax37                                                                                                                       ; 8     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|redist32_sync_together84_aunroll_x_in_c0_eni8_8_tpl_5_mem_dmem|auto_generated|altsyncram1                                                                             ; 41    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|redist32_sync_together84_aunroll_x_in_c0_eni8_8_tpl_5_mem_dmem|auto_generated                                                                                         ; 41    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x                                                                                                                                                                       ; 267   ; 0              ; 1            ; 0              ; 333    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x                                                                                                                                                                                                                                           ; 267   ; 0              ; 0            ; 0              ; 333    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theatax_B4_merge_reg_aunroll_x                                                                                                                                                                                                                                                                          ; 137   ; 0              ; 0            ; 0              ; 135    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                            ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                   ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                              ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                     ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                          ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                    ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                          ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                    ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                  ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                              ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                     ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo                                                                                                                                                                                                ; 36    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                           ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                  ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                             ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                    ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                   ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                   ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                 ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                             ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                    ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                    ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                           ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                               ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                      ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                            ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                            ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                     ; 14    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                      ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                             ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo                                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|acl_reset_handler_inst                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read                                                                                                                                                                                                          ; 71    ; 13             ; 0            ; 13             ; 81     ; 13              ; 13            ; 13              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|u_permute_address                                                                                                                                                                                                       ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1|acl_reset_handler_inst                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thei_llvm_fpga_mem_unnamed_atax13_atax1                                                                                                                                                                                                                         ; 242   ; 44             ; 129          ; 44             ; 107    ; 44              ; 44            ; 44              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4|thereaddata_reg_unnamed_atax13_atax2                                                                                                                                                                                                                            ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax4                                                                                                                                                                                                                                                                 ; 106   ; 0              ; 33           ; 0              ; 106    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                        ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                               ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                        ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                               ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                          ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                 ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                      ; 52    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                  ; 52    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                          ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                 ; 38    ; 2              ; 0            ; 2              ; 41     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                            ; 38    ; 0              ; 0            ; 0              ; 40     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo                                                                                                                                                                                                                                                                          ; 38    ; 0              ; 0            ; 0              ; 41     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo                                                                                                                                                                                                                                                                               ; 38    ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                        ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                               ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                        ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                               ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                          ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                 ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                      ; 183   ; 0              ; 0            ; 0              ; 165    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                  ; 183   ; 0              ; 0            ; 0              ; 165    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                          ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                 ; 169   ; 2              ; 0            ; 2              ; 172    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                            ; 169   ; 0              ; 0            ; 0              ; 171    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo                                                                                                                                                                                                                                                                          ; 169   ; 0              ; 0            ; 0              ; 172    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo                                                                                                                                                                                                                                                                               ; 169   ; 0              ; 0            ; 0              ; 167    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_ataxs_c1_exit106_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_ataxs_c1_exit106_atax1|acl_reset_handler_inst                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_ataxs_c1_exit106_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_ataxs_c1_exit106_atax1                                                                                              ; 71    ; 31             ; 0            ; 31             ; 68     ; 31              ; 31            ; 31              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_ataxs_c1_exit106_atax1_aunroll_x                                                                                                                                                                ; 40    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x|i_mul6_atax2_im0_cma_delay                                                                                                                                              ; 39    ; 0              ; 3            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x|i_mul6_atax2_im8_cma_delay                                                                                                                                              ; 31    ; 0              ; 3            ; 0              ; 28     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x|i_mul6_atax2_ma3_cma_delay                                                                                                                                              ; 36    ; 0              ; 3            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x|thei_llvm_fpga_pop_i32_t_074_pop15_atax3|thei_llvm_fpga_pop_i32_t_074_pop15_atax1|acl_reset_handler_inst                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x|thei_llvm_fpga_pop_i32_t_074_pop15_atax3|thei_llvm_fpga_pop_i32_t_074_pop15_atax1                                                                                       ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x|thei_llvm_fpga_pop_i32_t_074_pop15_atax3                                                                                                                                ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x|redist6_sync_together13_aunroll_x_in_c1_eni5_3_tpl_4_mem_dmem|auto_generated|altsyncram1                                                                                ; 41    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x|redist6_sync_together13_aunroll_x_in_c1_eni5_3_tpl_4_mem_dmem|auto_generated                                                                                            ; 41    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x|thei_llvm_fpga_push_i32_t_074_push15_atax5|thei_llvm_fpga_push_i32_t_074_push15_atax1|staging_reg|acl_reset_handler_inst                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x|thei_llvm_fpga_push_i32_t_074_push15_atax5|thei_llvm_fpga_push_i32_t_074_push15_atax1|staging_reg                                                                       ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x|thei_llvm_fpga_push_i32_t_074_push15_atax5|thei_llvm_fpga_push_i32_t_074_push15_atax1|acl_reset_handler_inst                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x|thei_llvm_fpga_push_i32_t_074_push15_atax5|thei_llvm_fpga_push_i32_t_074_push15_atax1                                                                                   ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x|thei_llvm_fpga_push_i32_t_074_push15_atax5                                                                                                                              ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x|thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x                                                                                                                                                                         ; 103   ; 0              ; 1            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x                                                                                                                                                                                                                                            ; 105   ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region                                                                                                                                                                                                                                                                                                         ; 337   ; 0              ; 0            ; 0              ; 346    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge                                                                                                                                                                                                                                                                                                                   ; 271   ; 0              ; 2            ; 0              ; 136    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4                                                                                                                                                                                                                                                                                                                                    ; 472   ; 0              ; 0            ; 0              ; 349    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going23_atax6_sr                                                                                                                                                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                     ; 200   ; 0              ; 0            ; 0              ; 198    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|theatax_B3_branch                                                                                                                                                                                                                                                                                                                  ; 200   ; 0              ; 2            ; 0              ; 198    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region                                                                                                                                                                                                                                                                                                         ; 200   ; 0              ; 2            ; 0              ; 198    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|theatax_B3_merge                                                                                                                                                                                                                                                                                                                   ; 200   ; 0              ; 2            ; 0              ; 198    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3                                                                                                                                                                                                                                                                                                                                    ; 200   ; 0              ; 0            ; 0              ; 198    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax2|thelimiter|acl_reset_handler_inst                                                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax2|thelimiter                                                                                                                                                                                                                                                                                                                 ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax2                                                                                                                                                                                                                                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                     ; 201   ; 0              ; 0            ; 0              ; 199    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_branch                                                                                                                                                                                                                                                                                                                  ; 105   ; 0              ; 0            ; 0              ; 102    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                           ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                  ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                             ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                    ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                   ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                   ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                 ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                             ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                    ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|data_fifo                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                          ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                 ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                            ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                   ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                  ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                  ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                            ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                   ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|input_fifo                                                                                                                                                                                              ; 36    ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                          ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                              ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                     ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                           ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                           ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                    ; 14    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                     ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                            ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|nop_fifo                                                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read|acl_reset_handler_inst                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|pipelined_read                                                                                                                                                                                                         ; 71    ; 13             ; 0            ; 13             ; 81     ; 13              ; 13            ; 13              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|u_permute_address                                                                                                                                                                                                      ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1|acl_reset_handler_inst                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thei_llvm_fpga_mem_unnamed_atax15_atax1                                                                                                                                                                                                                        ; 242   ; 44             ; 129          ; 44             ; 107    ; 44              ; 44            ; 44              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16|thereaddata_reg_unnamed_atax15_atax3                                                                                                                                                                                                                           ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax15_atax16                                                                                                                                                                                                                                                                ; 106   ; 0              ; 33           ; 0              ; 106    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                         ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                         ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                           ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                  ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                 ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                 ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                       ; 82    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                   ; 82    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                           ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                  ; 68    ; 2              ; 0            ; 2              ; 71     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                             ; 68    ; 0              ; 0            ; 0              ; 70     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo|fifo                                                                                                                                                                                                                           ; 68    ; 0              ; 0            ; 0              ; 71     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo|acl_reset_handler_inst                                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo                                                                                                                                                                                                                                ; 68    ; 0              ; 0            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_i_mul15_atax29_ma3_cma_data_reg|staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_i_mul15_atax29_ma3_cma_data_reg|staging_reg                                                                                                                                                                                                                                               ; 37    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_i_mul15_atax29_ma3_cma_data_reg|fifo|acl_reset_handler_inst                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_i_mul15_atax29_ma3_cma_data_reg|fifo                                                                                                                                                                                                                                                      ; 37    ; 3              ; 0            ; 3              ; 40     ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_i_mul15_atax29_ma3_cma_data_reg|acl_reset_handler_inst                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_i_mul15_atax29_ma3_cma_data_reg                                                                                                                                                                                                                                                           ; 37    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_i_mul15_atax29_im0_cma_data_reg|staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_i_mul15_atax29_im0_cma_data_reg|staging_reg                                                                                                                                                                                                                                               ; 40    ; 0              ; 0            ; 0              ; 38     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_i_mul15_atax29_im0_cma_data_reg|fifo|acl_reset_handler_inst                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_i_mul15_atax29_im0_cma_data_reg|fifo                                                                                                                                                                                                                                                      ; 40    ; 3              ; 0            ; 3              ; 43     ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_i_mul15_atax29_im0_cma_data_reg|acl_reset_handler_inst                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_i_mul15_atax29_im0_cma_data_reg                                                                                                                                                                                                                                                           ; 40    ; 0              ; 0            ; 0              ; 38     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|i_mul15_atax29_im0_cma_delay                                                                                                                                                                                                                                                                            ; 39    ; 0              ; 3            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_i_mul15_atax29_im8_cma_data_reg|staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_i_mul15_atax29_im8_cma_data_reg|staging_reg                                                                                                                                                                                                                                               ; 32    ; 0              ; 0            ; 0              ; 30     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_i_mul15_atax29_im8_cma_data_reg|fifo|acl_reset_handler_inst                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_i_mul15_atax29_im8_cma_data_reg|fifo                                                                                                                                                                                                                                                      ; 32    ; 3              ; 0            ; 3              ; 35     ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_i_mul15_atax29_im8_cma_data_reg|acl_reset_handler_inst                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_i_mul15_atax29_im8_cma_data_reg                                                                                                                                                                                                                                                           ; 32    ; 0              ; 0            ; 0              ; 30     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|i_mul15_atax29_im8_cma_delay                                                                                                                                                                                                                                                                            ; 31    ; 0              ; 3            ; 0              ; 28     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|i_mul15_atax29_ma3_cma_delay                                                                                                                                                                                                                                                                            ; 36    ; 0              ; 3            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                         ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                         ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                           ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                  ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                 ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                 ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                       ; 50    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                   ; 50    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                           ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                  ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                             ; 36    ; 0              ; 0            ; 0              ; 38     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo|fifo                                                                                                                                                                                                                           ; 36    ; 0              ; 0            ; 0              ; 39     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo|acl_reset_handler_inst                                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo                                                                                                                                                                                                                                ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i32_add758_pop37_atax27|thei_llvm_fpga_pop_i32_add758_pop37_atax27_reg                                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i32_add758_pop37_atax27|thei_llvm_fpga_pop_i32_add758_pop37_atax1|acl_reset_handler_inst                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i32_add758_pop37_atax27|thei_llvm_fpga_pop_i32_add758_pop37_atax1                                                                                                                                                                                                                    ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i32_add758_pop37_atax27                                                                                                                                                                                                                                                              ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax28_reg                                                                                                                                                                                                           ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|staging_reg|acl_reset_handler_inst                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|staging_reg                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|sel_fifo|staging_reg|acl_reset_handler_inst                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|sel_fifo|staging_reg                                                                                                                                                                            ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|sel_fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|sel_fifo|fifo|fifo                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|sel_fifo|fifo|acl_reset_handler_inst                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|sel_fifo|fifo                                                                                                                                                                                   ; 5     ; 2              ; 0            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|sel_fifo|acl_reset_handler_inst                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|sel_fifo                                                                                                                                                                                        ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ll_fifo|staging_reg|acl_reset_handler_inst                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ll_fifo|staging_reg                                                                                                                                                                             ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ll_fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ll_fifo|fifo|fifo                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ll_fifo|fifo|acl_reset_handler_inst                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ll_fifo|fifo                                                                                                                                                                                    ; 36    ; 2              ; 0            ; 2              ; 38     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ll_fifo|acl_reset_handler_inst                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ll_fifo                                                                                                                                                                                         ; 36    ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                 ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                        ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                 ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                        ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                          ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                               ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                         ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                               ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                         ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                               ; 52    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                           ; 52    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                          ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 38     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ram_fifo|fifo|acl_reset_handler_inst                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ram_fifo|fifo                                                                                                                                                                                   ; 36    ; 0              ; 0            ; 0              ; 39     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ram_fifo|acl_reset_handler_inst                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|ram_fifo                                                                                                                                                                                        ; 36    ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                          ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|fifo                                                                                                                                                                                                 ; 36    ; 0              ; 0            ; 0              ; 38     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|fifo                                                                                                                                                                                                      ; 36    ; 1              ; 0            ; 1              ; 39     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo|acl_reset_handler_inst                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|fifo                                                                                                                                                                                                           ; 36    ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1|acl_reset_handler_inst                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28|thei_llvm_fpga_push_i32_add758_push37_atax1                                                                                                                                                                                                                ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_add758_push37_atax28                                                                                                                                                                                                                                                            ; 38    ; 1              ; 0            ; 1              ; 35     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i1_memdep_phi1_pop27_atax24|thei_llvm_fpga_pop_i1_memdep_phi1_pop27_atax24_reg                                                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i1_memdep_phi1_pop27_atax24|thei_llvm_fpga_pop_i1_memdep_phi1_pop27_atax1|acl_reset_handler_inst                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i1_memdep_phi1_pop27_atax24|thei_llvm_fpga_pop_i1_memdep_phi1_pop27_atax1                                                                                                                                                                                                            ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i1_memdep_phi1_pop27_atax24                                                                                                                                                                                                                                                          ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i2_cleanups_pop29_atax0|thei_llvm_fpga_pop_i2_cleanups_pop29_atax0_reg                                                                                                                                                                                                               ; 6     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i2_cleanups_pop29_atax0|thei_llvm_fpga_pop_i2_cleanups_pop29_atax1|acl_reset_handler_inst                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i2_cleanups_pop29_atax0|thei_llvm_fpga_pop_i2_cleanups_pop29_atax1                                                                                                                                                                                                                   ; 23    ; 6              ; 0            ; 6              ; 11     ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i2_cleanups_pop29_atax0                                                                                                                                                                                                                                                              ; 17    ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist31_atax_B5_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                               ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist31_atax_B5_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                      ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist31_atax_B5_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                               ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist31_atax_B5_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                      ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist31_atax_B5_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                 ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist31_atax_B5_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                        ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist31_atax_B5_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                             ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist31_atax_B5_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist31_atax_B5_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                       ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist31_atax_B5_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                             ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist31_atax_B5_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist31_atax_B5_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                       ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist31_atax_B5_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                             ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist31_atax_B5_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                         ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist31_atax_B5_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                 ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist31_atax_B5_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                        ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist31_atax_B5_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist31_atax_B5_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist31_atax_B5_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo                                                                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist31_atax_B5_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|acl_reset_handler_inst                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist31_atax_B5_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo                                                                                                                                                                                                                                      ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thepassthru                                                                                                                                                                                                                                                    ; 1     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|staging_reg|acl_reset_handler_inst                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|staging_reg                                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|sel_fifo|staging_reg|acl_reset_handler_inst                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|sel_fifo|staging_reg                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|sel_fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|sel_fifo|fifo|fifo                                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|sel_fifo|fifo|acl_reset_handler_inst                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|sel_fifo|fifo                                                                                                                                                                                     ; 5     ; 2              ; 0            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|sel_fifo|acl_reset_handler_inst                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|sel_fifo                                                                                                                                                                                          ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ll_fifo|staging_reg|acl_reset_handler_inst                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ll_fifo|staging_reg                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ll_fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ll_fifo|fifo|fifo                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ll_fifo|fifo|acl_reset_handler_inst                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ll_fifo|fifo                                                                                                                                                                                      ; 5     ; 2              ; 0            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ll_fifo|acl_reset_handler_inst                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ll_fifo                                                                                                                                                                                           ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                          ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                          ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                     ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                           ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                           ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                 ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                             ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                     ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                            ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ram_fifo|fifo|acl_reset_handler_inst                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ram_fifo|fifo                                                                                                                                                                                     ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ram_fifo|acl_reset_handler_inst                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|ram_fifo                                                                                                                                                                                          ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                            ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo                                                                                                                                                                                                        ; 5     ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|acl_reset_handler_inst                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo                                                                                                                                                                                                             ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push|acl_reset_handler_inst                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|push                                                                                                                                                                                                                  ; 8     ; 2              ; 0            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|pop2|acl_reset_handler_inst                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|pop2                                                                                                                                                                                                                  ; 9     ; 2              ; 0            ; 2              ; 4      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|pop1|acl_reset_handler_inst                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|pop1                                                                                                                                                                                                                  ; 9     ; 2              ; 0            ; 2              ; 4      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1|acl_reset_handler_inst                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax1                                                                                                                                                                                                                       ; 10    ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4|thei_llvm_fpga_pipeline_keep_going_atax4_reg                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pipeline_keep_going_atax4                                                                                                                                                                                                                                                                ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_atax37|thei_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_atax37_reg                                                                                                                                                                                             ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_atax37|thei_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_atax1|acl_reset_handler_inst                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_atax37|thei_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_atax1                                                                                                                                                                                                  ; 23    ; 2              ; 0            ; 2              ; 11     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_atax37                                                                                                                                                                                                                                                     ; 21    ; 6              ; 0            ; 6              ; 9      ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46_reg                                                                                                                                                                                         ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                  ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                         ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                  ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                         ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                    ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                           ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                          ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                          ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                ; 28    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                            ; 28    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                    ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                           ; 12    ; 2              ; 0            ; 2              ; 15     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1|fifo|fifo|hld_fifo_inst                                                                                                                                                                      ; 12    ; 0              ; 0            ; 0              ; 14     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1|fifo|fifo|acl_reset_handler_inst                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1|fifo|fifo                                                                                                                                                                                    ; 12    ; 0              ; 0            ; 0              ; 15     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1|fifo|acl_reset_handler_inst                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1|fifo                                                                                                                                                                                         ; 12    ; 0              ; 0            ; 0              ; 12     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1|acl_reset_handler_inst                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax1                                                                                                                                                                                              ; 15    ; 3              ; 0            ; 3              ; 19     ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46                                                                                                                                                                                                                                                   ; 12    ; 1              ; 0            ; 1              ; 11     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_i_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_atax37_1_reg|acl_reset_handler_inst                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_i_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_atax37_1_reg                                                                                                                                                                                                                                    ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax41_reg                                                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                          ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                 ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                          ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                 ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                            ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                   ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                  ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                  ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                        ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                    ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                            ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                   ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo|hld_fifo_inst                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo                                                                                                                                                                                                            ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|acl_reset_handler_inst                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo                                                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1|acl_reset_handler_inst                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41|thei_llvm_fpga_push_i1_notexitcond_atax1                                                                                                                                                                                                                      ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax41                                                                                                                                                                                                                                                               ; 7     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist27_i_first_cleanup_xor_atax2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                  ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist27_i_first_cleanup_xor_atax2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                         ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist27_i_first_cleanup_xor_atax2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                  ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist27_i_first_cleanup_xor_atax2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                         ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist27_i_first_cleanup_xor_atax2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                    ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist27_i_first_cleanup_xor_atax2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                           ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist27_i_first_cleanup_xor_atax2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist27_i_first_cleanup_xor_atax2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist27_i_first_cleanup_xor_atax2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                          ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist27_i_first_cleanup_xor_atax2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist27_i_first_cleanup_xor_atax2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist27_i_first_cleanup_xor_atax2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                          ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist27_i_first_cleanup_xor_atax2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                        ; 15    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist27_i_first_cleanup_xor_atax2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                    ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist27_i_first_cleanup_xor_atax2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                           ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist27_i_first_cleanup_xor_atax2_q_65_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                      ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist27_i_first_cleanup_xor_atax2_q_65_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist27_i_first_cleanup_xor_atax2_q_65_fifo|fifo                                                                                                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist27_i_first_cleanup_xor_atax2_q_65_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist27_i_first_cleanup_xor_atax2_q_65_fifo                                                                                                                                                                                                                                                         ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                         ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                         ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                           ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                  ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                 ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                 ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                       ; 22    ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                   ; 22    ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                           ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                  ; 6     ; 2              ; 0            ; 2              ; 9      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                             ; 6     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo|fifo                                                                                                                                                                                                                           ; 6     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo|acl_reset_handler_inst                                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo                                                                                                                                                                                                                                ; 6     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_i_llvm_fpga_pipeline_keep_going_atax4_1_reg|acl_reset_handler_inst                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_i_llvm_fpga_pipeline_keep_going_atax4_1_reg                                                                                                                                                                                                                                               ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34_reg                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|staging_reg|acl_reset_handler_inst                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|staging_reg                                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|sel_fifo|staging_reg|acl_reset_handler_inst                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|sel_fifo|staging_reg                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|sel_fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|sel_fifo|fifo|fifo                                                                                                                                                                      ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|sel_fifo|fifo|acl_reset_handler_inst                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|sel_fifo|fifo                                                                                                                                                                           ; 5     ; 2              ; 0            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|sel_fifo|acl_reset_handler_inst                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|sel_fifo                                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ll_fifo|staging_reg|acl_reset_handler_inst                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ll_fifo|staging_reg                                                                                                                                                                     ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ll_fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ll_fifo|fifo|fifo                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ll_fifo|fifo|acl_reset_handler_inst                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ll_fifo|fifo                                                                                                                                                                            ; 5     ; 2              ; 0            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ll_fifo|acl_reset_handler_inst                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ll_fifo                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                         ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                         ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                           ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                  ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                 ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                 ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                       ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                   ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                           ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                  ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst                                                                                                                                                             ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ram_fifo|fifo|acl_reset_handler_inst                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ram_fifo|fifo                                                                                                                                                                           ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ram_fifo|acl_reset_handler_inst                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|ram_fifo                                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                  ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|fifo                                                                                                                                                                                         ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|fifo                                                                                                                                                                                              ; 5     ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo|acl_reset_handler_inst                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|fifo                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1|acl_reset_handler_inst                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax1                                                                                                                                                                                                        ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34                                                                                                                                                                                                                                                        ; 7     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49_reg                                                                                                                                                                 ; 68    ; 0              ; 0            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                          ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                 ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                          ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                 ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                            ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                   ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                        ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                  ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                        ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                  ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                        ; 84    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                    ; 84    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                            ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                   ; 68    ; 2              ; 0            ; 2              ; 71     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|fifo|fifo|hld_fifo_inst                                                                                                                                              ; 68    ; 0              ; 0            ; 0              ; 70     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|fifo|fifo|acl_reset_handler_inst                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|fifo|fifo                                                                                                                                                            ; 68    ; 0              ; 0            ; 0              ; 71     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|fifo|acl_reset_handler_inst                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|fifo                                                                                                                                                                 ; 68    ; 0              ; 0            ; 0              ; 68     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|acl_reset_handler_inst                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1                                                                                                                                                                      ; 71    ; 1              ; 0            ; 1              ; 131    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49                                                                                                                                                                                                                                       ; 70    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8846_pop30_atax48|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8846_pop30_atax48_reg                                                                                                                                                                     ; 68    ; 0              ; 0            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8846_pop30_atax48|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8846_pop30_atax1|acl_reset_handler_inst                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8846_pop30_atax48|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8846_pop30_atax1                                                                                                                                                                          ; 135   ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8846_pop30_atax48                                                                                                                                                                                                                                         ; 135   ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                        ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                               ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                        ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                               ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                          ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                 ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                      ; 86    ; 0              ; 0            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                  ; 86    ; 0              ; 0            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                          ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                 ; 70    ; 2              ; 0            ; 2              ; 73     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                            ; 70    ; 0              ; 0            ; 0              ; 72     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thecoalesced_delay_1_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thecoalesced_delay_1_fifo|fifo                                                                                                                                                                                                                                                                          ; 70    ; 0              ; 0            ; 0              ; 73     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thecoalesced_delay_1_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thecoalesced_delay_1_fifo                                                                                                                                                                                                                                                                               ; 70    ; 0              ; 0            ; 0              ; 68     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_atax_B5_merge_reg_aunroll_x_1_reg|acl_reset_handler_inst                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thebubble_out_atax_B5_merge_reg_aunroll_x_1_reg                                                                                                                                                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14|thei_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_reg                                                                                                                                                                                             ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14|thei_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax1|acl_reset_handler_inst                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14|thei_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax1                                                                                                                                                                                                  ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14                                                                                                                                                                                                                                                     ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15_reg                                                                                                                                                                                         ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|staging_reg|acl_reset_handler_inst                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|staging_reg                                                                                                                                                                             ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|sel_fifo|staging_reg|acl_reset_handler_inst                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|sel_fifo|staging_reg                                                                                                                                                          ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|sel_fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|sel_fifo|fifo|fifo                                                                                                                                                            ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|sel_fifo|fifo|acl_reset_handler_inst                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|sel_fifo|fifo                                                                                                                                                                 ; 5     ; 2              ; 0            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|sel_fifo|acl_reset_handler_inst                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|sel_fifo                                                                                                                                                                      ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ll_fifo|staging_reg|acl_reset_handler_inst                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ll_fifo|staging_reg                                                                                                                                                           ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ll_fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ll_fifo|fifo|fifo                                                                                                                                                             ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ll_fifo|fifo|acl_reset_handler_inst                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ll_fifo|fifo                                                                                                                                                                  ; 5     ; 2              ; 0            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ll_fifo|acl_reset_handler_inst                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ll_fifo                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                               ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                      ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                               ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                      ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                 ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                        ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                             ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                       ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                             ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                       ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                             ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                         ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                 ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                        ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ram_fifo|fifo|acl_reset_handler_inst                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ram_fifo|fifo                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ram_fifo|acl_reset_handler_inst                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|ram_fifo                                                                                                                                                                      ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                        ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|fifo                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo|acl_reset_handler_inst                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|fifo                                                                                                                                                                                    ; 5     ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo|acl_reset_handler_inst                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|fifo                                                                                                                                                                                         ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1|acl_reset_handler_inst                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax1                                                                                                                                                                                              ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15                                                                                                                                                                                                                                                   ; 7     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31|thei_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_reg                                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31|thei_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax1|acl_reset_handler_inst                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31|thei_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax1                                                                                                                                                                                            ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31                                                                                                                                                                                                                                                  ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32_reg                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|staging_reg|acl_reset_handler_inst                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|staging_reg                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|sel_fifo|staging_reg|acl_reset_handler_inst                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|sel_fifo|staging_reg                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|sel_fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|sel_fifo|fifo|fifo                                                                                                                                                      ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|sel_fifo|fifo|acl_reset_handler_inst                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|sel_fifo|fifo                                                                                                                                                           ; 5     ; 2              ; 0            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|sel_fifo|acl_reset_handler_inst                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|sel_fifo                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ll_fifo|staging_reg|acl_reset_handler_inst                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ll_fifo|staging_reg                                                                                                                                                     ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ll_fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ll_fifo|fifo|fifo                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ll_fifo|fifo|acl_reset_handler_inst                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ll_fifo|fifo                                                                                                                                                            ; 5     ; 2              ; 0            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ll_fifo|acl_reset_handler_inst                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ll_fifo                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                         ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                         ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                           ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                  ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                       ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                 ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                       ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                 ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                       ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                   ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                           ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                  ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst                                                                                                                                             ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ram_fifo|fifo|acl_reset_handler_inst                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ram_fifo|fifo                                                                                                                                                           ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ram_fifo|acl_reset_handler_inst                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|ram_fifo                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                  ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|fifo                                                                                                                                                                         ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo|acl_reset_handler_inst                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|fifo                                                                                                                                                                              ; 5     ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo|acl_reset_handler_inst                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|fifo                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|acl_reset_handler_inst                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1                                                                                                                                                                                        ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32                                                                                                                                                                                                                                                ; 7     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                             ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                    ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                             ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                    ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                               ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                      ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                           ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                     ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                           ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                     ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                   ; 15    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                               ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                      ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo|fifo                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo|acl_reset_handler_inst                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo                                                                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                             ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                    ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                             ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                    ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                               ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                      ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                           ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                     ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                           ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                     ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                           ; 19    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                       ; 19    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                               ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                      ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo|fifo                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo|acl_reset_handler_inst                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo                                                                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i32_j_175_pop26_atax10|thei_llvm_fpga_pop_i32_j_175_pop26_atax10_reg                                                                                                                                                                                                                 ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i32_j_175_pop26_atax10|thei_llvm_fpga_pop_i32_j_175_pop26_atax1|acl_reset_handler_inst                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i32_j_175_pop26_atax10|thei_llvm_fpga_pop_i32_j_175_pop26_atax1                                                                                                                                                                                                                      ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i32_j_175_pop26_atax10                                                                                                                                                                                                                                                               ; 71    ; 2              ; 0            ; 2              ; 35     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax36_reg                                                                                                                                                                                                             ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|staging_reg|acl_reset_handler_inst                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|staging_reg                                                                                                                                                                                                 ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|sel_fifo|staging_reg|acl_reset_handler_inst                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|sel_fifo|staging_reg                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|sel_fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|sel_fifo|fifo|fifo                                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|sel_fifo|fifo|acl_reset_handler_inst                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|sel_fifo|fifo                                                                                                                                                                                     ; 5     ; 2              ; 0            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|sel_fifo|acl_reset_handler_inst                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|sel_fifo                                                                                                                                                                                          ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ll_fifo|staging_reg|acl_reset_handler_inst                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ll_fifo|staging_reg                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ll_fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ll_fifo|fifo|fifo                                                                                                                                                                                 ; 36    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ll_fifo|fifo|acl_reset_handler_inst                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ll_fifo|fifo                                                                                                                                                                                      ; 36    ; 2              ; 0            ; 2              ; 38     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ll_fifo|acl_reset_handler_inst                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ll_fifo                                                                                                                                                                                           ; 36    ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                          ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                          ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                     ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                           ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                           ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                 ; 52    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                             ; 52    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                     ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                            ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst                                                                                                                                                                       ; 36    ; 0              ; 0            ; 0              ; 38     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ram_fifo|fifo|acl_reset_handler_inst                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ram_fifo|fifo                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 39     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ram_fifo|acl_reset_handler_inst                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|ram_fifo                                                                                                                                                                                          ; 36    ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                            ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|fifo                                                                                                                                                                                                   ; 36    ; 0              ; 0            ; 0              ; 38     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|fifo                                                                                                                                                                                                        ; 36    ; 1              ; 0            ; 1              ; 39     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo|acl_reset_handler_inst                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|fifo                                                                                                                                                                                                             ; 36    ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1|acl_reset_handler_inst                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36|thei_llvm_fpga_push_i32_j_175_push26_atax1                                                                                                                                                                                                                  ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_j_175_push26_atax36                                                                                                                                                                                                                                                             ; 38    ; 1              ; 0            ; 1              ; 35     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i32_mul_add1449_pop31_atax17|thei_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_reg                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i32_mul_add1449_pop31_atax17|thei_llvm_fpga_pop_i32_mul_add1449_pop31_atax1|acl_reset_handler_inst                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i32_mul_add1449_pop31_atax17|thei_llvm_fpga_pop_i32_mul_add1449_pop31_atax1                                                                                                                                                                                                          ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i32_mul_add1449_pop31_atax17                                                                                                                                                                                                                                                         ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18_reg                                                                                                                                                                                                 ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|staging_reg|acl_reset_handler_inst                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|staging_reg                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|sel_fifo|staging_reg|acl_reset_handler_inst                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|sel_fifo|staging_reg                                                                                                                                                                  ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|sel_fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|sel_fifo|fifo|fifo                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|sel_fifo|fifo|acl_reset_handler_inst                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|sel_fifo|fifo                                                                                                                                                                         ; 5     ; 2              ; 0            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|sel_fifo|acl_reset_handler_inst                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|sel_fifo                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ll_fifo|staging_reg|acl_reset_handler_inst                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ll_fifo|staging_reg                                                                                                                                                                   ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ll_fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ll_fifo|fifo|fifo                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ll_fifo|fifo|acl_reset_handler_inst                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ll_fifo|fifo                                                                                                                                                                          ; 36    ; 2              ; 0            ; 2              ; 38     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ll_fifo|acl_reset_handler_inst                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ll_fifo                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                       ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                              ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                       ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                              ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                         ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                               ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                               ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                     ; 52    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                 ; 52    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                         ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst                                                                                                                                                           ; 36    ; 0              ; 0            ; 0              ; 38     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ram_fifo|fifo|acl_reset_handler_inst                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ram_fifo|fifo                                                                                                                                                                         ; 36    ; 0              ; 0            ; 0              ; 39     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ram_fifo|acl_reset_handler_inst                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|ram_fifo                                                                                                                                                                              ; 36    ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|fifo                                                                                                                                                                                       ; 36    ; 0              ; 0            ; 0              ; 38     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|fifo                                                                                                                                                                                            ; 36    ; 1              ; 0            ; 1              ; 39     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo|acl_reset_handler_inst                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|fifo                                                                                                                                                                                                 ; 36    ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|acl_reset_handler_inst                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|thei_llvm_fpga_push_i32_mul_add1449_push31_atax1                                                                                                                                                                                                      ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i32_mul_add1449_push31_atax18                                                                                                                                                                                                                                                       ; 38    ; 1              ; 0            ; 1              ; 35     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21|thei_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_reg                                                                                                                                                                             ; 68    ; 0              ; 0            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21|thei_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax1|acl_reset_handler_inst                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21|thei_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax1                                                                                                                                                                                  ; 135   ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21                                                                                                                                                                                                                                             ; 135   ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22_reg                                                                                                                                                                         ; 68    ; 0              ; 0            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|staging_reg|acl_reset_handler_inst                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|staging_reg                                                                                                                                                             ; 68    ; 0              ; 0            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|sel_fifo|staging_reg|acl_reset_handler_inst                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|sel_fifo|staging_reg                                                                                                                                          ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|sel_fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|sel_fifo|fifo|fifo                                                                                                                                            ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|sel_fifo|fifo|acl_reset_handler_inst                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|sel_fifo|fifo                                                                                                                                                 ; 5     ; 2              ; 0            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|sel_fifo|acl_reset_handler_inst                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|sel_fifo                                                                                                                                                      ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ll_fifo|staging_reg|acl_reset_handler_inst                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ll_fifo|staging_reg                                                                                                                                           ; 68    ; 0              ; 0            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ll_fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ll_fifo|fifo|fifo                                                                                                                                             ; 68    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ll_fifo|fifo|acl_reset_handler_inst                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ll_fifo|fifo                                                                                                                                                  ; 68    ; 2              ; 0            ; 2              ; 70     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ll_fifo|acl_reset_handler_inst                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ll_fifo                                                                                                                                                       ; 68    ; 0              ; 0            ; 0              ; 68     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                               ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                      ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                               ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                      ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                 ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                        ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                             ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                       ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                             ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                       ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                             ; 84    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                         ; 84    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                 ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                        ; 68    ; 2              ; 0            ; 2              ; 71     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst                                                                                                                                   ; 68    ; 0              ; 0            ; 0              ; 70     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ram_fifo|fifo|acl_reset_handler_inst                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ram_fifo|fifo                                                                                                                                                 ; 68    ; 0              ; 0            ; 0              ; 71     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ram_fifo|acl_reset_handler_inst                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|ram_fifo                                                                                                                                                      ; 68    ; 0              ; 0            ; 0              ; 68     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                        ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|fifo                                                                                                                                                               ; 68    ; 0              ; 0            ; 0              ; 70     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo|acl_reset_handler_inst                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|fifo                                                                                                                                                                    ; 68    ; 1              ; 0            ; 1              ; 71     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo|acl_reset_handler_inst                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|fifo                                                                                                                                                                         ; 68    ; 0              ; 0            ; 0              ; 68     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|acl_reset_handler_inst                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1                                                                                                                                                                              ; 71    ; 1              ; 0            ; 1              ; 131    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22                                                                                                                                                                                                                                           ; 70    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                       ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                       ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                  ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                         ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                              ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                        ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                              ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                        ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                              ; 19    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                          ; 19    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                  ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                         ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo|fifo                                                                                                                                                                                                                  ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo|acl_reset_handler_inst                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo                                                                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist26_i_first_cleanup_xor_atax2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                  ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist26_i_first_cleanup_xor_atax2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                         ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist26_i_first_cleanup_xor_atax2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                  ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist26_i_first_cleanup_xor_atax2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                         ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist26_i_first_cleanup_xor_atax2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                    ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist26_i_first_cleanup_xor_atax2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                           ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist26_i_first_cleanup_xor_atax2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist26_i_first_cleanup_xor_atax2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist26_i_first_cleanup_xor_atax2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                          ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist26_i_first_cleanup_xor_atax2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist26_i_first_cleanup_xor_atax2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist26_i_first_cleanup_xor_atax2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                          ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist26_i_first_cleanup_xor_atax2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                ; 19    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist26_i_first_cleanup_xor_atax2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                            ; 19    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist26_i_first_cleanup_xor_atax2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                    ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist26_i_first_cleanup_xor_atax2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                           ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist26_i_first_cleanup_xor_atax2_q_37_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                      ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist26_i_first_cleanup_xor_atax2_q_37_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist26_i_first_cleanup_xor_atax2_q_37_fifo|fifo                                                                                                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist26_i_first_cleanup_xor_atax2_q_37_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist26_i_first_cleanup_xor_atax2_q_37_fifo                                                                                                                                                                                                                                                         ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                       ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                       ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                  ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                         ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                              ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                        ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                              ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                        ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                              ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                          ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                  ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                         ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo|fifo                                                                                                                                                                                                                                                  ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo                                                                                                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                           ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                  ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                             ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                    ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                   ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                   ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                 ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                             ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                    ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|data_fifo                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                          ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                 ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                            ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                   ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                  ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                  ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                            ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                   ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|input_fifo                                                                                                                                                                                              ; 36    ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                          ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                              ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                     ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                           ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                           ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                    ; 14    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                     ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                            ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|nop_fifo                                                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|acl_reset_handler_inst                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read                                                                                                                                                                                                         ; 71    ; 13             ; 0            ; 13             ; 81     ; 13              ; 13            ; 13              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|u_permute_address                                                                                                                                                                                                      ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1|acl_reset_handler_inst                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thei_llvm_fpga_mem_unnamed_atax17_atax1                                                                                                                                                                                                                        ; 242   ; 44             ; 129          ; 44             ; 107    ; 44              ; 44            ; 44              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26|thereaddata_reg_unnamed_atax17_atax4                                                                                                                                                                                                                           ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_unnamed_atax17_atax26                                                                                                                                                                                                                                                                ; 106   ; 0              ; 33           ; 0              ; 106    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                    ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                           ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                    ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                           ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                      ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                             ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                            ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                            ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                  ; 52    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                              ; 52    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                      ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                             ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                        ; 36    ; 0              ; 0            ; 0              ; 38     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo|fifo                                                                                                                                                                                                                      ; 36    ; 0              ; 0            ; 0              ; 39     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo|acl_reset_handler_inst                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo                                                                                                                                                                                                                           ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                          ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                 ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                          ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                 ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                            ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                   ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                  ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                  ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                        ; 50    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                    ; 50    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                            ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                   ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                              ; 36    ; 0              ; 0            ; 0              ; 38     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo|fifo                                                                                                                                                                                                                            ; 36    ; 0              ; 0            ; 0              ; 39     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo|acl_reset_handler_inst                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo                                                                                                                                                                                                                                 ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839218_atax12|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839218_atax1|acl_reset_handler_inst                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839218_atax12|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839218_atax1                                                                                                                                                                                  ; 68    ; 0              ; 0            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839218_atax12                                                                                                                                                                                                                                             ; 68    ; 0              ; 0            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                        ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                               ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                        ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                               ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                          ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                 ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                      ; 84    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                  ; 84    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                          ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                 ; 68    ; 2              ; 0            ; 2              ; 71     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo|fifo|hld_fifo_inst                                                                                                                                                                                            ; 68    ; 0              ; 0            ; 0              ; 70     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo|fifo                                                                                                                                                                                                          ; 68    ; 0              ; 0            ; 0              ; 71     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo|acl_reset_handler_inst                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo                                                                                                                                                                                                               ; 68    ; 0              ; 0            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theatax_B5_merge_reg_aunroll_x                                                                                                                                                                                                                                                                          ; 201   ; 0              ; 0            ; 0              ; 199    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i1_exitcond1251_pop32_atax50|thei_llvm_fpga_pop_i1_exitcond1251_pop32_atax50_reg                                                                                                                                                                                                     ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i1_exitcond1251_pop32_atax50|thei_llvm_fpga_pop_i1_exitcond1251_pop32_atax1|acl_reset_handler_inst                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i1_exitcond1251_pop32_atax50|thei_llvm_fpga_pop_i1_exitcond1251_pop32_atax1                                                                                                                                                                                                          ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i1_exitcond1251_pop32_atax50                                                                                                                                                                                                                                                         ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51_reg                                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                          ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                 ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                          ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                 ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                            ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                   ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                  ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                  ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                        ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                    ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                            ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                   ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1|fifo|fifo|hld_fifo_inst                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1|fifo|fifo                                                                                                                                                                                            ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1|fifo|acl_reset_handler_inst                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1|fifo                                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1|acl_reset_handler_inst                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51|thei_llvm_fpga_push_i1_exitcond1251_push32_atax1                                                                                                                                                                                                      ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_exitcond1251_push32_atax51                                                                                                                                                                                                                                                       ; 7     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i1_notcmp3553_pop33_atax52|thei_llvm_fpga_pop_i1_notcmp3553_pop33_atax52_reg                                                                                                                                                                                                         ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i1_notcmp3553_pop33_atax52|thei_llvm_fpga_pop_i1_notcmp3553_pop33_atax1|acl_reset_handler_inst                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i1_notcmp3553_pop33_atax52|thei_llvm_fpga_pop_i1_notcmp3553_pop33_atax1                                                                                                                                                                                                              ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i1_notcmp3553_pop33_atax52                                                                                                                                                                                                                                                           ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53_reg                                                                                                                                                                                                     ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                              ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                     ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                              ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                     ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                       ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                            ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                      ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                            ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                      ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                            ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                        ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                       ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1|fifo|fifo|hld_fifo_inst                                                                                                                                                                                  ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1|fifo|fifo                                                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1|fifo|acl_reset_handler_inst                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1|fifo                                                                                                                                                                                                     ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1|acl_reset_handler_inst                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53|thei_llvm_fpga_push_i1_notcmp3553_push33_atax1                                                                                                                                                                                                          ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_notcmp3553_push33_atax53                                                                                                                                                                                                                                                         ; 7     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                         ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                         ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                           ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                  ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                 ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                 ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                       ; 50    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                   ; 50    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                           ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                  ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                             ; 36    ; 0              ; 0            ; 0              ; 38     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo|fifo                                                                                                                                                                                                                           ; 36    ; 0              ; 0            ; 0              ; 39     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo|acl_reset_handler_inst                                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo                                                                                                                                                                                                                                ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|i_masked_atax47_delay                                                                                                                                                                                                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i2_initerations_pop28_atax5|thei_llvm_fpga_pop_i2_initerations_pop28_atax5_reg                                                                                                                                                                                                       ; 6     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i2_initerations_pop28_atax5|thei_llvm_fpga_pop_i2_initerations_pop28_atax1|acl_reset_handler_inst                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i2_initerations_pop28_atax5|thei_llvm_fpga_pop_i2_initerations_pop28_atax1                                                                                                                                                                                                           ; 23    ; 6              ; 0            ; 6              ; 11     ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_pop_i2_initerations_pop28_atax5                                                                                                                                                                                                                                                          ; 17    ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax7_reg                                                                                                                                                                                                   ; 6     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                           ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                  ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                           ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                  ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                             ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                    ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                   ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                   ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                         ; 28    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                     ; 28    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                             ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                    ; 12    ; 2              ; 0            ; 2              ; 15     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1|fifo|fifo|hld_fifo_inst                                                                                                                                                                               ; 12    ; 0              ; 0            ; 0              ; 14     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1|fifo|fifo                                                                                                                                                                                             ; 12    ; 0              ; 0            ; 0              ; 15     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1|fifo|acl_reset_handler_inst                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1|fifo                                                                                                                                                                                                  ; 12    ; 0              ; 0            ; 0              ; 12     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1|acl_reset_handler_inst                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7|thei_llvm_fpga_push_i2_initerations_push28_atax1                                                                                                                                                                                                       ; 15    ; 7              ; 0            ; 7              ; 19     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_initerations_push28_atax7                                                                                                                                                                                                                                                        ; 8     ; 1              ; 0            ; 1              ; 11     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax9_reg                                                                                                                                                                                                           ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                          ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                          ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                     ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                           ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                           ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                 ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                             ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                     ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                            ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo|hld_fifo_inst                                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo                                                                                                                                                                                                     ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|acl_reset_handler_inst                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo                                                                                                                                                                                                          ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1|acl_reset_handler_inst                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9|thei_llvm_fpga_push_i1_lastiniteration_atax1                                                                                                                                                                                                               ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax9                                                                                                                                                                                                                                                            ; 7     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                          ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                 ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                            ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                   ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                  ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                  ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                ; 78    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                            ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                   ; 68    ; 2              ; 0            ; 2              ; 71     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|data_fifo                                                                                                                                                                                                              ; 68    ; 0              ; 0            ; 0              ; 68     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                  ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                         ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                             ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                    ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                          ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                          ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                   ; 14    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                    ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                           ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|nop_fifo                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|acl_reset_handler_inst                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|pipelined_write                                                                                                                                                                                                                        ; 75    ; 13             ; 4            ; 13             ; 81     ; 13              ; 13            ; 13              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|u_permute_address                                                                                                                                                                                                                      ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1|acl_reset_handler_inst                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33|thei_llvm_fpga_mem_memdep_atax1                                                                                                                                                                                                                                        ; 242   ; 12             ; 130          ; 12             ; 76     ; 12              ; 12            ; 12              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_mem_memdep_atax33                                                                                                                                                                                                                                                                        ; 138   ; 0              ; 33           ; 0              ; 76     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax44_reg                                                                                                                                                                                                         ; 6     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                  ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                         ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                  ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                         ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                    ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                           ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                          ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                          ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                ; 28    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                            ; 28    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                    ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                           ; 12    ; 2              ; 0            ; 2              ; 15     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1|fifo|fifo|hld_fifo_inst                                                                                                                                                                                      ; 12    ; 0              ; 0            ; 0              ; 14     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1|fifo|fifo                                                                                                                                                                                                    ; 12    ; 0              ; 0            ; 0              ; 15     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1|fifo|acl_reset_handler_inst                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1|fifo                                                                                                                                                                                                         ; 12    ; 0              ; 0            ; 0              ; 12     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1|acl_reset_handler_inst                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44|thei_llvm_fpga_push_i2_cleanups_push29_atax1                                                                                                                                                                                                              ; 15    ; 7              ; 0            ; 7              ; 19     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|thei_llvm_fpga_push_i2_cleanups_push29_atax44                                                                                                                                                                                                                                                           ; 8     ; 1              ; 0            ; 1              ; 11     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region                                                                                                                                                                                                                                                                                                         ; 372   ; 0              ; 0            ; 0              ; 322    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge                                                                                                                                                                                                                                                                                                                   ; 399   ; 0              ; 2            ; 0              ; 200    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5                                                                                                                                                                                                                                                                                                                                    ; 571   ; 0              ; 0            ; 0              ; 325    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going_atax4_sr                                                                                                                                                                                                                                                                                                      ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                     ; 103   ; 0              ; 0            ; 0              ; 101    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going23_atax6_valid_fifo|thei_llvm_fpga_pipeline_keep_going23_atax6_valid_fifo|acl_reset_handler_inst                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going23_atax6_valid_fifo|thei_llvm_fpga_pipeline_keep_going23_atax6_valid_fifo                                                                                                                                                                                                                                      ; 6     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going23_atax6_valid_fifo                                                                                                                                                                                                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going37_atax2_valid_fifo|thei_llvm_fpga_pipeline_keep_going37_atax2_valid_fifo|acl_reset_handler_inst                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going37_atax2_valid_fifo|thei_llvm_fpga_pipeline_keep_going37_atax2_valid_fifo                                                                                                                                                                                                                                      ; 6     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going37_atax2_valid_fifo                                                                                                                                                                                                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going41_atax1_valid_fifo|thei_llvm_fpga_pipeline_keep_going41_atax1_valid_fifo|acl_reset_handler_inst                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going41_atax1_valid_fifo|thei_llvm_fpga_pipeline_keep_going41_atax1_valid_fifo                                                                                                                                                                                                                                      ; 6     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going41_atax1_valid_fifo                                                                                                                                                                                                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function                                                                                                                                                                                                                                                                                                                                                  ; 892   ; 1              ; 385          ; 1              ; 508    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst|atax_internal                                                                                                                                                                                                                                                                                                                                                                   ; 505   ; 0              ; 0            ; 0              ; 506    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst|atax_internal_inst                                                                                                                                                                                                                                                                                                                                                                                 ; 292   ; 0              ; 0            ; 0              ; 72     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; atax_inst                                                                                                                                                                                                                                                                                                                                                                                                    ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+
