{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635972950549 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635972950549 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 03 17:55:50 2021 " "Processing started: Wed Nov 03 17:55:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635972950549 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635972950549 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula15 -c Aula15 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula15 -c Aula15" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635972950549 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635972950878 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635972950879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aula15-arquitetura " "Found design unit 1: Aula15-arquitetura" {  } { { "Aula15.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/Aula15.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635972956822 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aula15 " "Found entity 1: Aula15" {  } { { "Aula15.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/Aula15.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635972956822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635972956822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico_PC-comportamento " "Found design unit 1: registradorGenerico_PC-comportamento" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/registradorGenerico_PC.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635972956823 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico_PC " "Found entity 1: registradorGenerico_PC" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/registradorGenerico_PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635972956823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635972956823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635972956825 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635972956825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635972956825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/bancoRegistradores.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635972956826 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/bancoRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635972956826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635972956826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635972956827 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635972956827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635972956827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/ROMMIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635972956828 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635972956828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635972956828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rammips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-rtl " "Found design unit 1: RAMMIPS-rtl" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/RAMMIPS.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635972956829 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635972956829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635972956829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControle-arch " "Found design unit 1: UnidadeControle-arch" {  } { { "UnidadeControle.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/UnidadeControle.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635972956830 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Found entity 1: UnidadeControle" {  } { { "UnidadeControle.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/UnidadeControle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635972956830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635972956830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/muxGenerico2x1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635972956832 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/muxGenerico2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635972956832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635972956832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodbinario_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodbinario_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecodBinario_7Seg-comportamento " "Found design unit 1: DecodBinario_7Seg-comportamento" {  } { { "DecodBinario_7Seg.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/DecodBinario_7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635972956833 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecodBinario_7Seg " "Found entity 1: DecodBinario_7Seg" {  } { { "DecodBinario_7Seg.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/DecodBinario_7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635972956833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635972956833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635972956834 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635972956834 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635972956834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635972956834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrole_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControle_ULA-arch " "Found design unit 1: UnidadeControle_ULA-arch" {  } { { "UnidadeControle_ULA.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/UnidadeControle_ULA.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635972956835 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle_ULA " "Found entity 1: UnidadeControle_ULA" {  } { { "UnidadeControle_ULA.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/UnidadeControle_ULA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635972956835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635972956835 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Aula15 " "Elaborating entity \"Aula15\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635972956866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:detectorSub0 A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:detectorSub0\"" {  } { { "Aula15.vhd" "detectorSub0" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/Aula15.vhd" 68 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635972956892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico_PC registradorGenerico_PC:PC " "Elaborating entity \"registradorGenerico_PC\" for hierarchy \"registradorGenerico_PC:PC\"" {  } { { "Aula15.vhd" "PC" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/Aula15.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635972956893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico somadorGenerico:SOMADOR " "Elaborating entity \"somadorGenerico\" for hierarchy \"somadorGenerico:SOMADOR\"" {  } { { "Aula15.vhd" "SOMADOR" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/Aula15.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635972956894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:MEMORIA_INSTRUCAO " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:MEMORIA_INSTRUCAO\"" {  } { { "Aula15.vhd" "MEMORIA_INSTRUCAO" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/Aula15.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635972956895 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMIPS.vhd(18) " "VHDL Signal Declaration warning at ROMMIPS.vhd(18): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/ROMMIPS.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1635972956895 "|Aula15|ROMMIPS:MEMORIA_INSTRUCAO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX_BR " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX_BR\"" {  } { { "Aula15.vhd" "MUX_BR" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/Aula15.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635972956896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:BANCO_REGISTRADORES " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:BANCO_REGISTRADORES\"" {  } { { "Aula15.vhd" "BANCO_REGISTRADORES" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/Aula15.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635972956896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX_ENTRADA_ULA " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX_ENTRADA_ULA\"" {  } { { "Aula15.vhd" "MUX_ENTRADA_ULA" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/Aula15.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635972956905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub ULASomaSub:ULA " "Elaborating entity \"ULASomaSub\" for hierarchy \"ULASomaSub:ULA\"" {  } { { "Aula15.vhd" "ULA" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/Aula15.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635972956906 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE ULASomaSub.vhd(24) " "VHDL warning at ULASomaSub.vhd(24): comparison between unequal length operands always returns FALSE" {  } { { "ULASomaSub.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/ULASomaSub.vhd" 24 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635972956906 "|Aula15|ULASomaSub:ULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControle_ULA UnidadeControle_ULA:UNIDADE_CONT_ULA " "Elaborating entity \"UnidadeControle_ULA\" for hierarchy \"UnidadeControle_ULA:UNIDADE_CONT_ULA\"" {  } { { "Aula15.vhd" "UNIDADE_CONT_ULA" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/Aula15.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635972956907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControle UnidadeControle:UNIDADE_DE_CONTROLE " "Elaborating entity \"UnidadeControle\" for hierarchy \"UnidadeControle:UNIDADE_DE_CONTROLE\"" {  } { { "Aula15.vhd" "UNIDADE_DE_CONTROLE" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/Aula15.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635972956907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS RAMMIPS:MEMORIA_DADOS " "Elaborating entity \"RAMMIPS\" for hierarchy \"RAMMIPS:MEMORIA_DADOS\"" {  } { { "Aula15.vhd" "MEMORIA_DADOS" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/Aula15.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635972956908 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "RAMMIPS.vhd(24) " "VHDL warning at RAMMIPS.vhd(24): constant value overflow" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/RAMMIPS.vhd" 24 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1635972956909 "|Aula15|RAMMIPS:MEMORIA_DADOS"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "RAMMIPS.vhd(24) " "VHDL Subtype or Type Declaration warning at RAMMIPS.vhd(24): subtype or type has null range" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/RAMMIPS.vhd" 24 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1635972956909 "|Aula15|RAMMIPS:MEMORIA_DADOS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodBinario_7Seg DecodBinario_7Seg:DECOD_HEX0 " "Elaborating entity \"DecodBinario_7Seg\" for hierarchy \"DecodBinario_7Seg:DECOD_HEX0\"" {  } { { "Aula15.vhd" "DECOD_HEX0" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/Aula15.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635972956910 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAMMIPS:MEMORIA_DADOS\|ram " "RAM logic \"RAMMIPS:MEMORIA_DADOS\|ram\" is uninferred due to asynchronous read logic" {  } { { "RAMMIPS.vhd" "ram" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/RAMMIPS.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1635972957130 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoRegistradores:BANCO_REGISTRADORES\|registrador " "RAM logic \"bancoRegistradores:BANCO_REGISTRADORES\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradores.vhd" "registrador" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/bancoRegistradores.vhd" 49 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1635972957130 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROMMIPS:MEMORIA_INSTRUCAO\|memROM " "RAM logic \"ROMMIPS:MEMORIA_INSTRUCAO\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/ROMMIPS.vhd" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1635972957130 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1635972957130 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "58 64 0 1 1 " "58 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "6 63 " "Addresses ranging from 6 to 63 are not initialized" {  } { { "C:/Descomp/DesignComp-Projeto2/Aula15/Aula15.mif" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/Aula15.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1635972957130 ""}  } { { "C:/Descomp/DesignComp-Projeto2/Aula15/Aula15.mif" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/Aula15.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1635972957130 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[15\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[15\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635972957132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[14\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[14\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635972957132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[13\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[13\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635972957132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[12\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[12\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635972957132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[11\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[11\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635972957132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[10\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[10\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635972957132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[9\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[9\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635972957132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[8\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[8\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635972957132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[7\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[7\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635972957132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[6\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[6\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635972957132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[5\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[5\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635972957132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[4\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[4\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635972957132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[3\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[3\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635972957132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[2\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[2\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635972957132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[1\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[1\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635972957132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[0\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[0\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635972957132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[16\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[16\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635972957132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[17\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[17\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635972957132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[18\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[18\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635972957132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[19\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[19\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635972957132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[20\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[20\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635972957132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[21\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[21\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635972957132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[22\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[22\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635972957132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[23\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[23\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635972957132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[24\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[24\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635972957132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[25\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[25\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635972957132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[26\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[26\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635972957132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[27\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[27\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635972957132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[28\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[28\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635972957132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[29\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[29\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635972957132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[30\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[30\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635972957132 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[31\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[31\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635972957132 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1635972957132 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Aula15.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/Aula15.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635972957671 "|Aula15|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Aula15.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/Aula15.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635972957671 "|Aula15|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_OUT\[0\] GND " "Pin \"PC_OUT\[0\]\" is stuck at GND" {  } { { "Aula15.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/Aula15.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635972957671 "|Aula15|PC_OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_OUT\[1\] GND " "Pin \"PC_OUT\[1\]\" is stuck at GND" {  } { { "Aula15.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/Aula15.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635972957671 "|Aula15|PC_OUT[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1635972957671 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1635972957734 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "768 " "768 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1635972958060 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1635972958198 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635972958198 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Aula15.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/Aula15.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635972958261 "|Aula15|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Aula15.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/Aula15.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635972958261 "|Aula15|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_RESET_N " "No output dependent on input pin \"FPGA_RESET_N\"" {  } { { "Aula15.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula15/Aula15.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635972958261 "|Aula15|FPGA_RESET_N"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1635972958261 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "650 " "Implemented 650 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1635972958262 ""} { "Info" "ICUT_CUT_TM_OPINS" "180 " "Implemented 180 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1635972958262 ""} { "Info" "ICUT_CUT_TM_LCELLS" "464 " "Implemented 464 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1635972958262 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1635972958262 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4898 " "Peak virtual memory: 4898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635972958278 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 03 17:55:58 2021 " "Processing ended: Wed Nov 03 17:55:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635972958278 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635972958278 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635972958278 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635972958278 ""}
