{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557488712749 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557488712750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 04:45:12 2019 " "Processing started: Fri May 10 04:45:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557488712750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1557488712750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta openMSP430_fpga -c openMSP430_fpga " "Command: quartus_sta openMSP430_fpga -c openMSP430_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1557488712750 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1557488712833 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1557488712980 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Timing Analyzer" 0 -1 1557488712981 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557488713050 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557488713050 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "360 " "The Timing Analyzer is analyzing 360 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1557488713428 ""}
{ "Info" "ISTA_SDC_FOUND" "../scripts/design.sdc " "Reading SDC File: '../scripts/design.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1557488713661 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_tlb\|write_addr_reg\[0\] " "Node: omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_tlb\|write_addr_reg\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_tlb\|erase_ram~22 omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_tlb\|write_addr_reg\[0\] " "Latch omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_tlb\|erase_ram~22 is being clocked by omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_tlb\|write_addr_reg\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557488713696 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1557488713696 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_write_buff\|state_reg.STATE_IDLE " "Node: omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_write_buff\|state_reg.STATE_IDLE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_write_buff\|erase_ram~75 omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_write_buff\|state_reg.STATE_IDLE " "Latch omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_write_buff\|erase_ram~75 is being clocked by omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_write_buff\|state_reg.STATE_IDLE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557488713696 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1557488713696 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|state_reg.STATE_IDLE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_read_buff\|state_reg.STATE_IDLE " "Node: omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_read_buff\|state_reg.STATE_IDLE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_read_buff\|erase_ram~97 omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_read_buff\|state_reg.STATE_IDLE " "Latch omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_read_buff\|erase_ram~97 is being clocked by omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_read_buff\|state_reg.STATE_IDLE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557488713696 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1557488713696 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|state_reg.STATE_IDLE"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1557488713709 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557488713709 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup FPGA_CLK1_50 (Rise) FPGA_CLK1_50 (Rise) 0.020 0.030 " "Setup clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557488713710 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold FPGA_CLK1_50 (Rise) FPGA_CLK1_50 (Rise) 0.020 0.030 " "Hold clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557488713710 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup FPGA_CLK1_50 (Fall) FPGA_CLK1_50 (Rise) 0.020 0.030 " "Setup clock transfer from FPGA_CLK1_50 (Fall) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557488713710 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold FPGA_CLK1_50 (Fall) FPGA_CLK1_50 (Rise) 0.020 0.030 " "Hold clock transfer from FPGA_CLK1_50 (Fall) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557488713710 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup FPGA_CLK1_50 (Rise) FPGA_CLK1_50 (Fall) 0.020 0.030 " "Setup clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557488713710 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold FPGA_CLK1_50 (Rise) FPGA_CLK1_50 (Fall) 0.020 0.030 " "Hold clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557488713710 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1557488713710 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1557488713711 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1557488713720 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1557488714764 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1557488714764 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.264 " "Worst-case setup slack is -1.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557488714764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557488714764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.264             -11.451 FPGA_CLK1_50  " "   -1.264             -11.451 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557488714764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557488714764 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.343 " "Worst-case hold slack is 0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557488714950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557488714950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 FPGA_CLK1_50  " "    0.343               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557488714950 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557488714950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 994.022 " "Worst-case recovery slack is 994.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557488714978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557488714978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  994.022               0.000 FPGA_CLK1_50  " "  994.022               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557488714978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557488714978 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.897 " "Worst-case removal slack is 0.897" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557488715006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557488715006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.897               0.000 FPGA_CLK1_50  " "    0.897               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557488715006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557488715006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 10.000 " "Worst-case minimum pulse width slack is 10.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557488715007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557488715007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000               0.000 FPGA_CLK1_50  " "   10.000               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557488715007 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557488715007 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557488715688 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557488715688 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557488715688 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557488715688 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1992.955 ns " "Worst Case Available Settling Time: 1992.955 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557488715688 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557488715688 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557488715688 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1557488715691 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1557488715722 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1557488717120 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_tlb\|write_addr_reg\[0\] " "Node: omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_tlb\|write_addr_reg\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_tlb\|erase_ram~22 omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_tlb\|write_addr_reg\[0\] " "Latch omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_tlb\|erase_ram~22 is being clocked by omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_tlb\|write_addr_reg\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557488717330 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1557488717330 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_write_buff\|state_reg.STATE_IDLE " "Node: omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_write_buff\|state_reg.STATE_IDLE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_write_buff\|erase_ram~75 omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_write_buff\|state_reg.STATE_IDLE " "Latch omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_write_buff\|erase_ram~75 is being clocked by omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_write_buff\|state_reg.STATE_IDLE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557488717330 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1557488717330 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|state_reg.STATE_IDLE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_read_buff\|state_reg.STATE_IDLE " "Node: omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_read_buff\|state_reg.STATE_IDLE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_read_buff\|erase_ram~97 omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_read_buff\|state_reg.STATE_IDLE " "Latch omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_read_buff\|erase_ram~97 is being clocked by omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_read_buff\|state_reg.STATE_IDLE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557488717330 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1557488717330 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|state_reg.STATE_IDLE"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1557488717335 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557488717335 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup FPGA_CLK1_50 (Rise) FPGA_CLK1_50 (Rise) 0.020 0.030 " "Setup clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557488717335 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold FPGA_CLK1_50 (Rise) FPGA_CLK1_50 (Rise) 0.020 0.030 " "Hold clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557488717335 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup FPGA_CLK1_50 (Fall) FPGA_CLK1_50 (Rise) 0.020 0.030 " "Setup clock transfer from FPGA_CLK1_50 (Fall) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557488717335 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold FPGA_CLK1_50 (Fall) FPGA_CLK1_50 (Rise) 0.020 0.030 " "Hold clock transfer from FPGA_CLK1_50 (Fall) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557488717335 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup FPGA_CLK1_50 (Rise) FPGA_CLK1_50 (Fall) 0.020 0.030 " "Setup clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557488717335 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold FPGA_CLK1_50 (Rise) FPGA_CLK1_50 (Fall) 0.020 0.030 " "Hold clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557488717335 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1557488717335 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1557488717928 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1557488717928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.177 " "Worst-case setup slack is -0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557488717929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557488717929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.177              -0.624 FPGA_CLK1_50  " "   -0.177              -0.624 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557488717929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557488717929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.298 " "Worst-case hold slack is 0.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557488718141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557488718141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 FPGA_CLK1_50  " "    0.298               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557488718141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557488718141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 994.613 " "Worst-case recovery slack is 994.613" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557488718170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557488718170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  994.613               0.000 FPGA_CLK1_50  " "  994.613               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557488718170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557488718170 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.807 " "Worst-case removal slack is 0.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557488718212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557488718212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.807               0.000 FPGA_CLK1_50  " "    0.807               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557488718212 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557488718212 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 10.000 " "Worst-case minimum pulse width slack is 10.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557488718215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557488718215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000               0.000 FPGA_CLK1_50  " "   10.000               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557488718215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557488718215 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557488718946 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557488718946 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557488718946 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557488718946 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1993.672 ns " "Worst Case Available Settling Time: 1993.672 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557488718946 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557488718946 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557488718946 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1557488718953 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_tlb\|write_addr_reg\[0\] " "Node: omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_tlb\|write_addr_reg\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_tlb\|erase_ram~22 omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_tlb\|write_addr_reg\[0\] " "Latch omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_tlb\|erase_ram~22 is being clocked by omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_tlb\|write_addr_reg\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557488719232 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1557488719232 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|write_addr_reg[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_write_buff\|state_reg.STATE_IDLE " "Node: omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_write_buff\|state_reg.STATE_IDLE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_write_buff\|erase_ram~75 omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_write_buff\|state_reg.STATE_IDLE " "Latch omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_write_buff\|erase_ram~75 is being clocked by omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_write_buff\|state_reg.STATE_IDLE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557488719232 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1557488719232 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|state_reg.STATE_IDLE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_read_buff\|state_reg.STATE_IDLE " "Node: omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_read_buff\|state_reg.STATE_IDLE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_read_buff\|erase_ram~97 omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_read_buff\|state_reg.STATE_IDLE " "Latch omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_read_buff\|erase_ram~97 is being clocked by omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|cam_bram:cam_read_buff\|state_reg.STATE_IDLE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557488719233 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1557488719233 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|state_reg.STATE_IDLE"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1557488719239 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557488719239 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup FPGA_CLK1_50 (Rise) FPGA_CLK1_50 (Rise) 0.020 0.030 " "Setup clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557488719240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold FPGA_CLK1_50 (Rise) FPGA_CLK1_50 (Rise) 0.020 0.030 " "Hold clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557488719240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup FPGA_CLK1_50 (Fall) FPGA_CLK1_50 (Rise) 0.020 0.030 " "Setup clock transfer from FPGA_CLK1_50 (Fall) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557488719240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold FPGA_CLK1_50 (Fall) FPGA_CLK1_50 (Rise) 0.020 0.030 " "Hold clock transfer from FPGA_CLK1_50 (Fall) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557488719240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup FPGA_CLK1_50 (Rise) FPGA_CLK1_50 (Fall) 0.020 0.030 " "Setup clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557488719240 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold FPGA_CLK1_50 (Rise) FPGA_CLK1_50 (Fall) 0.020 0.030 " "Hold clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557488719240 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1557488719240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.054 " "Worst-case setup slack is 4.054" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557488719442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557488719442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.054               0.000 FPGA_CLK1_50  " "    4.054               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557488719442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557488719442 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.150 " "Worst-case hold slack is 0.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557488719618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557488719618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 FPGA_CLK1_50  " "    0.150               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557488719618 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557488719618 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 996.241 " "Worst-case recovery slack is 996.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557488719657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557488719657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  996.241               0.000 FPGA_CLK1_50  " "  996.241               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557488719657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557488719657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.491 " "Worst-case removal slack is 0.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557488719685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557488719685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491               0.000 FPGA_CLK1_50  " "    0.491               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557488719685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557488719685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 10.000 " "Worst-case minimum pulse width slack is 10.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557488719689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557488719689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000               0.000 FPGA_CLK1_50  " "   10.000               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557488719689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557488719689 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557488720412 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557488720412 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557488720412 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557488720412 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1995.920 ns " "Worst Case Available Settling Time: 1995.920 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557488720412 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557488720412 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557488720412 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1557488720747 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1557488720756 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 19 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "864 " "Peak virtual memory: 864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557488720819 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 04:45:20 2019 " "Processing ended: Fri May 10 04:45:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557488720819 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557488720819 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557488720819 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1557488720819 ""}
