Analysis & Synthesis report for main
Sun Nov 21 15:57:58 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Main|io_state
 11. State Machine - |Main|CRC16_XModem:inst_CRC16_XModem|state
 12. State Machine - |Main|SPI_Master:inst_SPI_Master|state
 13. State Machine - |Main|I2C_Master:inst_I2C_Master|state
 14. State Machine - |Main|NMI_Control:inst_NMI_Control|bus_state
 15. State Machine - |Main|NMI_Control:inst_NMI_Control|tra_state
 16. State Machine - |Main|NMI_Control:inst_NMI_Control|mapa_state
 17. State Machine - |Main|FIFOs:inst_FIFOs|state
 18. State Machine - |Main|AsyncSer_Rx:inst_Aux_Rx|state
 19. State Machine - |Main|AsyncSer_Tx:inst_Aux_Tx|state
 20. State Machine - |Main|AsyncSer_Rx:inst_Con_Rx|state
 21. State Machine - |Main|AsyncSer_Tx:inst_Con_Tx|state
 22. State Machine - |Main|OutExpander:inst_OutExpander|state
 23. Registers Removed During Synthesis
 24. General Register Statistics
 25. Inverted Register Statistics
 26. Multiplexer Restructuring Statistics (Restructuring Performed)
 27. Source assignments for FIFOs:inst_FIFOs|FIFO_RAM:FIFO_RAM_inst|altsyncram:altsyncram_component|altsyncram_cra1:auto_generated
 28. Parameter Settings for User Entity Instance: Sync2FF:inst_Synch_Rst
 29. Parameter Settings for User Entity Instance: Sync2FF:inst_Synch_VRst
 30. Parameter Settings for User Entity Instance: Sync2FF:inst_Synch_CRst
 31. Parameter Settings for User Entity Instance: MainPLL:inst_MainPLL|altpll:altpll_component
 32. Parameter Settings for User Entity Instance: AsyncSer_Rx:inst_Con_Rx|Sync2FF:inst_Sync
 33. Parameter Settings for User Entity Instance: AsyncSer_Rx:inst_Con_Rx|DeNoise:inst_DeNoise
 34. Parameter Settings for User Entity Instance: AsyncSer_Rx:inst_Aux_Rx|Sync2FF:inst_Sync
 35. Parameter Settings for User Entity Instance: AsyncSer_Rx:inst_Aux_Rx|DeNoise:inst_DeNoise
 36. Parameter Settings for User Entity Instance: FIFOs:inst_FIFOs|FIFO_RAM:FIFO_RAM_inst|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: I2C_Master:inst_I2C_Master|Sync2FF:inst_Sync_sda
 38. Parameter Settings for User Entity Instance: I2C_Master:inst_I2C_Master|Sync2FF:inst_Sync_scl
 39. Parameter Settings for User Entity Instance: SPI_Master:inst_SPI_Master|Sync2FF:inst_Sync_sda
 40. altpll Parameter Settings by Entity Instance
 41. altsyncram Parameter Settings by Entity Instance
 42. Port Connectivity Checks: "SPI_Master:inst_SPI_Master|Sync2FF:inst_Sync_sda"
 43. Port Connectivity Checks: "I2C_Master:inst_I2C_Master|Sync2FF:inst_Sync_scl"
 44. Port Connectivity Checks: "I2C_Master:inst_I2C_Master|Sync2FF:inst_Sync_sda"
 45. Port Connectivity Checks: "IntControl:inst_IntControl"
 46. Port Connectivity Checks: "FIFOs:inst_FIFOs|FIFO_RAM:FIFO_RAM_inst"
 47. Port Connectivity Checks: "AsyncSer_Rx:inst_Con_Rx|Sync2FF:inst_Sync"
 48. Port Connectivity Checks: "OutExpander:inst_OutExpander"
 49. Port Connectivity Checks: "MainPLL:inst_MainPLL"
 50. Port Connectivity Checks: "Sync2FF:inst_Synch_CRst"
 51. Port Connectivity Checks: "Sync2FF:inst_Synch_VRst"
 52. Port Connectivity Checks: "Sync2FF:inst_Synch_Rst"
 53. Elapsed Time Per Partition
 54. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Nov 21 15:57:58 2021           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; main                                            ;
; Top-level Entity Name              ; Main                                            ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 1,154                                           ;
;     Total combinational functions  ; 992                                             ;
;     Dedicated logic registers      ; 553                                             ;
; Total registers                    ; 553                                             ;
; Total pins                         ; 53                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 1,024                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C5T144C8        ;                    ;
; Top-level entity name                                                      ; Main               ; main               ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; vhdl/CRC16_XModem.vhd            ; yes             ; User VHDL File               ; D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/vhdl/CRC16_XModem.vhd  ;         ;
; vhdl/SPI_Master.vhd              ; yes             ; User VHDL File               ; D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/vhdl/SPI_Master.vhd    ;         ;
; vhdl/I2C_Master.vhd              ; yes             ; User VHDL File               ; D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/vhdl/I2C_Master.vhd    ;         ;
; vhdl/NMI_Control.vhd             ; yes             ; User VHDL File               ; D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/vhdl/NMI_Control.vhd   ;         ;
; vhdl/IntControl.vhd              ; yes             ; User VHDL File               ; D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/vhdl/IntControl.vhd    ;         ;
; vhdl/FIFOs.vhd                   ; yes             ; User VHDL File               ; D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/vhdl/FIFOs.vhd         ;         ;
; vhdl/DeNoise.vhd                 ; yes             ; User VHDL File               ; D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/vhdl/DeNoise.vhd       ;         ;
; vhdl/OutExpander.vhd             ; yes             ; User VHDL File               ; D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/vhdl/OutExpander.vhd   ;         ;
; vhdl/AsyncSerTx.vhd              ; yes             ; User VHDL File               ; D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/vhdl/AsyncSerTx.vhd    ;         ;
; vhdl/AsyncSerRx.vhd              ; yes             ; User VHDL File               ; D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/vhdl/AsyncSerRx.vhd    ;         ;
; vhdl/Sync2FF.vhd                 ; yes             ; User VHDL File               ; D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/vhdl/Sync2FF.vhd       ;         ;
; vhdl/Timing.vhd                  ; yes             ; User VHDL File               ; D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/vhdl/Timing.vhd        ;         ;
; vhdl/MainPLL.vhd                 ; yes             ; User Wizard-Generated File   ; D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/vhdl/MainPLL.vhd       ;         ;
; vhdl/Main.vhd                    ; yes             ; User VHDL File               ; D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/vhdl/Main.vhd          ;         ;
; vhdl/Definitions.vhd             ; yes             ; User VHDL File               ; D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/vhdl/Definitions.vhd   ;         ;
; vhdl/FIFO_RAM.vhd                ; yes             ; User Wizard-Generated File   ; D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/vhdl/FIFO_RAM.vhd      ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc            ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc           ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc         ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc         ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf            ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc     ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc               ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc            ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc             ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc              ;         ;
; db/altsyncram_cra1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/db/altsyncram_cra1.tdf ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 1,154 ;
;                                             ;       ;
; Total combinational functions               ; 992   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 544   ;
;     -- 3 input functions                    ; 252   ;
;     -- <=2 input functions                  ; 196   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 897   ;
;     -- arithmetic mode                      ; 95    ;
;                                             ;       ;
; Total registers                             ; 553   ;
;     -- Dedicated logic registers            ; 553   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 53    ;
; Total memory bits                           ; 1024  ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; RClk  ;
; Maximum fan-out                             ; 561   ;
; Total fan-out                               ; 5283  ;
; Average fan-out                             ; 3.29  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                    ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                          ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+--------------+
; |Main                                        ; 992 (352)         ; 553 (144)    ; 1024        ; 0            ; 0       ; 0         ; 53   ; 0            ; |Main                                                                                                        ; work         ;
;    |AsyncSer_Rx:inst_Aux_Rx|                 ; 40 (35)           ; 38 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|AsyncSer_Rx:inst_Aux_Rx                                                                                ; work         ;
;       |DeNoise:inst_DeNoise|                 ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|AsyncSer_Rx:inst_Aux_Rx|DeNoise:inst_DeNoise                                                           ; work         ;
;       |Sync2FF:inst_Sync|                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|AsyncSer_Rx:inst_Aux_Rx|Sync2FF:inst_Sync                                                              ; work         ;
;    |AsyncSer_Rx:inst_Con_Rx|                 ; 40 (35)           ; 38 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|AsyncSer_Rx:inst_Con_Rx                                                                                ; work         ;
;       |DeNoise:inst_DeNoise|                 ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|AsyncSer_Rx:inst_Con_Rx|DeNoise:inst_DeNoise                                                           ; work         ;
;       |Sync2FF:inst_Sync|                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|AsyncSer_Rx:inst_Con_Rx|Sync2FF:inst_Sync                                                              ; work         ;
;    |AsyncSer_Tx:inst_Aux_Tx|                 ; 29 (29)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|AsyncSer_Tx:inst_Aux_Tx                                                                                ; work         ;
;    |AsyncSer_Tx:inst_Con_Tx|                 ; 25 (25)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|AsyncSer_Tx:inst_Con_Tx                                                                                ; work         ;
;    |CRC16_XModem:inst_CRC16_XModem|          ; 41 (41)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|CRC16_XModem:inst_CRC16_XModem                                                                         ; work         ;
;    |FIFOs:inst_FIFOs|                        ; 184 (184)         ; 92 (92)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|FIFOs:inst_FIFOs                                                                                       ; work         ;
;       |FIFO_RAM:FIFO_RAM_inst|               ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|FIFOs:inst_FIFOs|FIFO_RAM:FIFO_RAM_inst                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|FIFOs:inst_FIFOs|FIFO_RAM:FIFO_RAM_inst|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_cra1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|FIFOs:inst_FIFOs|FIFO_RAM:FIFO_RAM_inst|altsyncram:altsyncram_component|altsyncram_cra1:auto_generated ; work         ;
;    |I2C_Master:inst_I2C_Master|              ; 61 (61)           ; 34 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|I2C_Master:inst_I2C_Master                                                                             ; work         ;
;       |Sync2FF:inst_Sync_scl|                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|I2C_Master:inst_I2C_Master|Sync2FF:inst_Sync_scl                                                       ; work         ;
;       |Sync2FF:inst_Sync_sda|                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|I2C_Master:inst_I2C_Master|Sync2FF:inst_Sync_sda                                                       ; work         ;
;    |IntControl:inst_IntControl|              ; 14 (14)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|IntControl:inst_IntControl                                                                             ; work         ;
;    |NMI_Control:inst_NMI_Control|            ; 101 (101)         ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|NMI_Control:inst_NMI_Control                                                                           ; work         ;
;    |OutExpander:inst_OutExpander|            ; 22 (22)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|OutExpander:inst_OutExpander                                                                           ; work         ;
;    |SPI_Master:inst_SPI_Master|              ; 33 (33)           ; 28 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|SPI_Master:inst_SPI_Master                                                                             ; work         ;
;       |Sync2FF:inst_Sync_sda|                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|SPI_Master:inst_SPI_Master|Sync2FF:inst_Sync_sda                                                       ; work         ;
;    |Sync2FF:inst_Synch_Rst|                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Sync2FF:inst_Synch_Rst                                                                                 ; work         ;
;    |Timing:inst_Timing|                      ; 50 (50)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Timing:inst_Timing                                                                                     ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                              ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; FIFOs:inst_FIFOs|FIFO_RAM:FIFO_RAM_inst|altsyncram:altsyncram_component|altsyncram_cra1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 512          ; 8            ; --           ; --           ; 4096 ; None ;
+-------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                               ; IP Include File                                                        ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+------------------------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |Main|FIFOs:inst_FIFOs|FIFO_RAM:FIFO_RAM_inst ; D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/vhdl/FIFO_RAM.vhd ;
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |Main|MainPLL:inst_MainPLL                    ; D:/merli/Documents/Merlin/ZARC_Z80_Box/FPGA/Firmware/vhdl/MainPLL.vhd  ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Main|io_state                                                                                                                                                                                                                                                                    ;
+----------------------+------------------+------------------+----------------------+----------------------+-------------------+-------------------+--------------------+------------------+----------------------+----------------------+------------------+--------------------+------------------+
; Name                 ; io_state.ST_DONE ; io_state.ST_WAIT ; io_state.ST_IOWR_AUX ; io_state.ST_IOWR_CON ; io_state.ST_IOWW2 ; io_state.ST_IOWW1 ; io_state.ST_IOWRWT ; io_state.ST_IOWR ; io_state.ST_IORD_AUX ; io_state.ST_IORD_CON ; io_state.ST_IORD ; io_state.ST_INTACK ; io_state.ST_IDLE ;
+----------------------+------------------+------------------+----------------------+----------------------+-------------------+-------------------+--------------------+------------------+----------------------+----------------------+------------------+--------------------+------------------+
; io_state.ST_IDLE     ; 0                ; 0                ; 0                    ; 0                    ; 0                 ; 0                 ; 0                  ; 0                ; 0                    ; 0                    ; 0                ; 0                  ; 0                ;
; io_state.ST_INTACK   ; 0                ; 0                ; 0                    ; 0                    ; 0                 ; 0                 ; 0                  ; 0                ; 0                    ; 0                    ; 0                ; 1                  ; 1                ;
; io_state.ST_IORD     ; 0                ; 0                ; 0                    ; 0                    ; 0                 ; 0                 ; 0                  ; 0                ; 0                    ; 0                    ; 1                ; 0                  ; 1                ;
; io_state.ST_IORD_CON ; 0                ; 0                ; 0                    ; 0                    ; 0                 ; 0                 ; 0                  ; 0                ; 0                    ; 1                    ; 0                ; 0                  ; 1                ;
; io_state.ST_IORD_AUX ; 0                ; 0                ; 0                    ; 0                    ; 0                 ; 0                 ; 0                  ; 0                ; 1                    ; 0                    ; 0                ; 0                  ; 1                ;
; io_state.ST_IOWR     ; 0                ; 0                ; 0                    ; 0                    ; 0                 ; 0                 ; 0                  ; 1                ; 0                    ; 0                    ; 0                ; 0                  ; 1                ;
; io_state.ST_IOWRWT   ; 0                ; 0                ; 0                    ; 0                    ; 0                 ; 0                 ; 1                  ; 0                ; 0                    ; 0                    ; 0                ; 0                  ; 1                ;
; io_state.ST_IOWW1    ; 0                ; 0                ; 0                    ; 0                    ; 0                 ; 1                 ; 0                  ; 0                ; 0                    ; 0                    ; 0                ; 0                  ; 1                ;
; io_state.ST_IOWW2    ; 0                ; 0                ; 0                    ; 0                    ; 1                 ; 0                 ; 0                  ; 0                ; 0                    ; 0                    ; 0                ; 0                  ; 1                ;
; io_state.ST_IOWR_CON ; 0                ; 0                ; 0                    ; 1                    ; 0                 ; 0                 ; 0                  ; 0                ; 0                    ; 0                    ; 0                ; 0                  ; 1                ;
; io_state.ST_IOWR_AUX ; 0                ; 0                ; 1                    ; 0                    ; 0                 ; 0                 ; 0                  ; 0                ; 0                    ; 0                    ; 0                ; 0                  ; 1                ;
; io_state.ST_WAIT     ; 0                ; 1                ; 0                    ; 0                    ; 0                 ; 0                 ; 0                  ; 0                ; 0                    ; 0                    ; 0                ; 0                  ; 1                ;
; io_state.ST_DONE     ; 1                ; 0                ; 0                    ; 0                    ; 0                 ; 0                 ; 0                  ; 0                ; 0                    ; 0                    ; 0                ; 0                  ; 1                ;
+----------------------+------------------+------------------+----------------------+----------------------+-------------------+-------------------+--------------------+------------------+----------------------+----------------------+------------------+--------------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |Main|CRC16_XModem:inst_CRC16_XModem|state    ;
+---------------+---------------+---------------+---------------+
; Name          ; state.ST_DONE ; state.ST_DATA ; state.ST_IDLE ;
+---------------+---------------+---------------+---------------+
; state.ST_IDLE ; 0             ; 0             ; 0             ;
; state.ST_DATA ; 0             ; 1             ; 1             ;
; state.ST_DONE ; 1             ; 0             ; 1             ;
+---------------+---------------+---------------+---------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |Main|SPI_Master:inst_SPI_Master|state                      ;
+---------------+---------------+---------------+-------------+---------------+
; Name          ; state.ST_TXDN ; state.ST_DATA ; state.ST_TX ; state.ST_IDLE ;
+---------------+---------------+---------------+-------------+---------------+
; state.ST_IDLE ; 0             ; 0             ; 0           ; 0             ;
; state.ST_TX   ; 0             ; 0             ; 1           ; 1             ;
; state.ST_DATA ; 0             ; 1             ; 0           ; 1             ;
; state.ST_TXDN ; 1             ; 0             ; 0           ; 1             ;
+---------------+---------------+---------------+-------------+---------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Main|I2C_Master:inst_I2C_Master|state                                                                                                                                                                                                    ;
+-----------------+---------------+----------------+----------------+----------------+---------------+-------------+----------------+----------------+---------------+-----------------+-----------------+-----------------+----------------+---------------+
; Name            ; state.ST_TXDN ; state.ST_DATA3 ; state.ST_DATA2 ; state.ST_DATA1 ; state.ST_DATA ; state.ST_TX ; state.ST_STOP2 ; state.ST_STOP1 ; state.ST_STOP ; state.ST_START3 ; state.ST_START2 ; state.ST_START1 ; state.ST_START ; state.ST_IDLE ;
+-----------------+---------------+----------------+----------------+----------------+---------------+-------------+----------------+----------------+---------------+-----------------+-----------------+-----------------+----------------+---------------+
; state.ST_IDLE   ; 0             ; 0              ; 0              ; 0              ; 0             ; 0           ; 0              ; 0              ; 0             ; 0               ; 0               ; 0               ; 0              ; 0             ;
; state.ST_START  ; 0             ; 0              ; 0              ; 0              ; 0             ; 0           ; 0              ; 0              ; 0             ; 0               ; 0               ; 0               ; 1              ; 1             ;
; state.ST_START1 ; 0             ; 0              ; 0              ; 0              ; 0             ; 0           ; 0              ; 0              ; 0             ; 0               ; 0               ; 1               ; 0              ; 1             ;
; state.ST_START2 ; 0             ; 0              ; 0              ; 0              ; 0             ; 0           ; 0              ; 0              ; 0             ; 0               ; 1               ; 0               ; 0              ; 1             ;
; state.ST_START3 ; 0             ; 0              ; 0              ; 0              ; 0             ; 0           ; 0              ; 0              ; 0             ; 1               ; 0               ; 0               ; 0              ; 1             ;
; state.ST_STOP   ; 0             ; 0              ; 0              ; 0              ; 0             ; 0           ; 0              ; 0              ; 1             ; 0               ; 0               ; 0               ; 0              ; 1             ;
; state.ST_STOP1  ; 0             ; 0              ; 0              ; 0              ; 0             ; 0           ; 0              ; 1              ; 0             ; 0               ; 0               ; 0               ; 0              ; 1             ;
; state.ST_STOP2  ; 0             ; 0              ; 0              ; 0              ; 0             ; 0           ; 1              ; 0              ; 0             ; 0               ; 0               ; 0               ; 0              ; 1             ;
; state.ST_TX     ; 0             ; 0              ; 0              ; 0              ; 0             ; 1           ; 0              ; 0              ; 0             ; 0               ; 0               ; 0               ; 0              ; 1             ;
; state.ST_DATA   ; 0             ; 0              ; 0              ; 0              ; 1             ; 0           ; 0              ; 0              ; 0             ; 0               ; 0               ; 0               ; 0              ; 1             ;
; state.ST_DATA1  ; 0             ; 0              ; 0              ; 1              ; 0             ; 0           ; 0              ; 0              ; 0             ; 0               ; 0               ; 0               ; 0              ; 1             ;
; state.ST_DATA2  ; 0             ; 0              ; 1              ; 0              ; 0             ; 0           ; 0              ; 0              ; 0             ; 0               ; 0               ; 0               ; 0              ; 1             ;
; state.ST_DATA3  ; 0             ; 1              ; 0              ; 0              ; 0             ; 0           ; 0              ; 0              ; 0             ; 0               ; 0               ; 0               ; 0              ; 1             ;
; state.ST_TXDN   ; 1             ; 0              ; 0              ; 0              ; 0             ; 0           ; 0              ; 0              ; 0             ; 0               ; 0               ; 0               ; 0              ; 1             ;
+-----------------+---------------+----------------+----------------+----------------+---------------+-------------+----------------+----------------+---------------+-----------------+-----------------+-----------------+----------------+---------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Main|NMI_Control:inst_NMI_Control|bus_state                                                                                                                                                                                                                                                    ;
+--------------------+-------------------+------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+--------------------+--------------------+------------------+--------------------+--------------------+--------------------+
; Name               ; bus_state.BST_OUT ; bus_state.BST_IN ; bus_state.BST_NACK ; bus_state.BST_IACK ; bus_state.BST_IO2 ; bus_state.BST_IO1 ; bus_state.BST_MWR ; bus_state.BST_MRD ; bus_state.BST_RFSH ; bus_state.BST_M1WE ; bus_state.BST_M1 ; bus_state.BST_MEM2 ; bus_state.BST_MEM1 ; bus_state.BST_IDLE ;
+--------------------+-------------------+------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+--------------------+--------------------+------------------+--------------------+--------------------+--------------------+
; bus_state.BST_IDLE ; 0                 ; 0                ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                ; 0                  ; 0                  ; 0                  ;
; bus_state.BST_MEM1 ; 0                 ; 0                ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                ; 0                  ; 1                  ; 1                  ;
; bus_state.BST_MEM2 ; 0                 ; 0                ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                ; 1                  ; 0                  ; 1                  ;
; bus_state.BST_M1   ; 0                 ; 0                ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 1                ; 0                  ; 0                  ; 1                  ;
; bus_state.BST_M1WE ; 0                 ; 0                ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 1                  ; 0                ; 0                  ; 0                  ; 1                  ;
; bus_state.BST_RFSH ; 0                 ; 0                ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 1                  ; 0                  ; 0                ; 0                  ; 0                  ; 1                  ;
; bus_state.BST_MRD  ; 0                 ; 0                ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 1                 ; 0                  ; 0                  ; 0                ; 0                  ; 0                  ; 1                  ;
; bus_state.BST_MWR  ; 0                 ; 0                ; 0                  ; 0                  ; 0                 ; 0                 ; 1                 ; 0                 ; 0                  ; 0                  ; 0                ; 0                  ; 0                  ; 1                  ;
; bus_state.BST_IO1  ; 0                 ; 0                ; 0                  ; 0                  ; 0                 ; 1                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                ; 0                  ; 0                  ; 1                  ;
; bus_state.BST_IO2  ; 0                 ; 0                ; 0                  ; 0                  ; 1                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                ; 0                  ; 0                  ; 1                  ;
; bus_state.BST_IACK ; 0                 ; 0                ; 0                  ; 1                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                ; 0                  ; 0                  ; 1                  ;
; bus_state.BST_NACK ; 0                 ; 0                ; 1                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                ; 0                  ; 0                  ; 1                  ;
; bus_state.BST_IN   ; 0                 ; 1                ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                ; 0                  ; 0                  ; 1                  ;
; bus_state.BST_OUT  ; 1                 ; 0                ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                ; 0                  ; 0                  ; 1                  ;
+--------------------+-------------------+------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+--------------------+--------------------+------------------+--------------------+--------------------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------+
; State Machine - |Main|NMI_Control:inst_NMI_Control|tra_state                    ;
+--------------------+-------------------+-------------------+--------------------+
; Name               ; tra_state.TST_END ; tra_state.TST_ARM ; tra_state.TST_IDLE ;
+--------------------+-------------------+-------------------+--------------------+
; tra_state.TST_IDLE ; 0                 ; 0                 ; 0                  ;
; tra_state.TST_ARM  ; 0                 ; 1                 ; 1                  ;
; tra_state.TST_END  ; 1                 ; 0                 ; 1                  ;
+--------------------+-------------------+-------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |Main|NMI_Control:inst_NMI_Control|mapa_state                       ;
+---------------------+--------------------+--------------------+---------------------+
; Name                ; mapa_state.MST_END ; mapa_state.MST_ARM ; mapa_state.MST_IDLE ;
+---------------------+--------------------+--------------------+---------------------+
; mapa_state.MST_IDLE ; 0                  ; 0                  ; 0                   ;
; mapa_state.MST_ARM  ; 0                  ; 1                  ; 1                   ;
; mapa_state.MST_END  ; 1                  ; 0                  ; 1                   ;
+---------------------+--------------------+--------------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Main|FIFOs:inst_FIFOs|state                                                                           ;
+------------------+------------------+--------------+---------------+------------------+----------------+---------------+
; Name             ; state.ST_RD_DONE ; state.ST_RD1 ; state.ST_READ ; state.ST_WR_DONE ; state.ST_WRITE ; state.ST_IDLE ;
+------------------+------------------+--------------+---------------+------------------+----------------+---------------+
; state.ST_IDLE    ; 0                ; 0            ; 0             ; 0                ; 0              ; 0             ;
; state.ST_WRITE   ; 0                ; 0            ; 0             ; 0                ; 1              ; 1             ;
; state.ST_WR_DONE ; 0                ; 0            ; 0             ; 1                ; 0              ; 1             ;
; state.ST_READ    ; 0                ; 0            ; 1             ; 0                ; 0              ; 1             ;
; state.ST_RD1     ; 0                ; 1            ; 0             ; 0                ; 0              ; 1             ;
; state.ST_RD_DONE ; 1                ; 0            ; 0             ; 0                ; 0              ; 1             ;
+------------------+------------------+--------------+---------------+------------------+----------------+---------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------+
; State Machine - |Main|AsyncSer_Rx:inst_Aux_Rx|state                                                              ;
+----------------+----------------+---------------+---------------+----------------+---------------+---------------+
; Name           ; state.ST_WTACK ; state.ST_STOP ; state.ST_DATA ; state.ST_START ; state.ST_IDLE ; state.ST_INIT ;
+----------------+----------------+---------------+---------------+----------------+---------------+---------------+
; state.ST_INIT  ; 0              ; 0             ; 0             ; 0              ; 0             ; 0             ;
; state.ST_IDLE  ; 0              ; 0             ; 0             ; 0              ; 1             ; 1             ;
; state.ST_START ; 0              ; 0             ; 0             ; 1              ; 0             ; 1             ;
; state.ST_DATA  ; 0              ; 0             ; 1             ; 0              ; 0             ; 1             ;
; state.ST_STOP  ; 0              ; 1             ; 0             ; 0              ; 0             ; 1             ;
; state.ST_WTACK ; 1              ; 0             ; 0             ; 0              ; 0             ; 1             ;
+----------------+----------------+---------------+---------------+----------------+---------------+---------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------+
; State Machine - |Main|AsyncSer_Tx:inst_Aux_Tx|state                              ;
+----------------+---------------+----------------+----------------+---------------+
; Name           ; state.ST_DATA ; state.ST_START ; state.ST_TRIGD ; state.ST_IDLE ;
+----------------+---------------+----------------+----------------+---------------+
; state.ST_IDLE  ; 0             ; 0              ; 0              ; 0             ;
; state.ST_TRIGD ; 0             ; 0              ; 1              ; 1             ;
; state.ST_START ; 0             ; 1              ; 0              ; 1             ;
; state.ST_DATA  ; 1             ; 0              ; 0              ; 1             ;
+----------------+---------------+----------------+----------------+---------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------+
; State Machine - |Main|AsyncSer_Rx:inst_Con_Rx|state                                                              ;
+----------------+----------------+---------------+---------------+----------------+---------------+---------------+
; Name           ; state.ST_WTACK ; state.ST_STOP ; state.ST_DATA ; state.ST_START ; state.ST_IDLE ; state.ST_INIT ;
+----------------+----------------+---------------+---------------+----------------+---------------+---------------+
; state.ST_INIT  ; 0              ; 0             ; 0             ; 0              ; 0             ; 0             ;
; state.ST_IDLE  ; 0              ; 0             ; 0             ; 0              ; 1             ; 1             ;
; state.ST_START ; 0              ; 0             ; 0             ; 1              ; 0             ; 1             ;
; state.ST_DATA  ; 0              ; 0             ; 1             ; 0              ; 0             ; 1             ;
; state.ST_STOP  ; 0              ; 1             ; 0             ; 0              ; 0             ; 1             ;
; state.ST_WTACK ; 1              ; 0             ; 0             ; 0              ; 0             ; 1             ;
+----------------+----------------+---------------+---------------+----------------+---------------+---------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------+
; State Machine - |Main|AsyncSer_Tx:inst_Con_Tx|state                              ;
+----------------+---------------+----------------+----------------+---------------+
; Name           ; state.ST_DATA ; state.ST_START ; state.ST_TRIGD ; state.ST_IDLE ;
+----------------+---------------+----------------+----------------+---------------+
; state.ST_IDLE  ; 0             ; 0              ; 0              ; 0             ;
; state.ST_TRIGD ; 0             ; 0              ; 1              ; 1             ;
; state.ST_START ; 0             ; 1              ; 0              ; 1             ;
; state.ST_DATA  ; 1             ; 0              ; 0              ; 1             ;
+----------------+---------------+----------------+----------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |Main|OutExpander:inst_OutExpander|state                       ;
+----------------+---------------+---------------+--------------+----------------+
; Name           ; state.ST_DONE ; state.ST_BIT1 ; state.ST_BIT ; state.ST_SETUP ;
+----------------+---------------+---------------+--------------+----------------+
; state.ST_SETUP ; 0             ; 0             ; 0            ; 0              ;
; state.ST_BIT   ; 0             ; 0             ; 1            ; 1              ;
; state.ST_BIT1  ; 0             ; 1             ; 0            ; 1              ;
; state.ST_DONE  ; 1             ; 0             ; 0            ; 1              ;
+----------------+---------------+---------------+--------------+----------------+


+-----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                      ;
+-----------------------------------------+-----------------------------------------------+
; Register name                           ; Reason for Removal                            ;
+-----------------------------------------+-----------------------------------------------+
; I2C_Master:inst_I2C_Master|I2C_SCL~reg0 ; Stuck at GND due to stuck port data_in        ;
; I2C_Master:inst_I2C_Master|I2C_SDA~reg0 ; Stuck at GND due to stuck port data_in        ;
; IntControl:inst_IntControl|Vector[0]    ; Stuck at GND due to stuck port data_in        ;
; IntControl:inst_IntControl|Vector[5..7] ; Stuck at VCC due to stuck port data_in        ;
; IntControl:inst_IntControl|Vector[4]    ; Stuck at GND due to stuck port data_in        ;
; AsyncSer_Tx:inst_Con_Tx|br_div[2]       ; Merged with AsyncSer_Tx:inst_Aux_Tx|br_div[2] ;
; AsyncSer_Tx:inst_Con_Tx|br_div[1]       ; Merged with AsyncSer_Tx:inst_Aux_Tx|br_div[1] ;
; AsyncSer_Tx:inst_Con_Tx|br_div[0]       ; Merged with AsyncSer_Tx:inst_Aux_Tx|br_div[0] ;
; AsyncSer_Tx:inst_Con_Tx|br_strb         ; Merged with AsyncSer_Tx:inst_Aux_Tx|br_strb   ;
; Timing:inst_Timing|count_i2c[0]         ; Merged with Timing:inst_Timing|count_1ms[0]   ;
; Timing:inst_Timing|count_i2c[1]         ; Merged with Timing:inst_Timing|count_1ms[1]   ;
; FIFOs:inst_FIFOs|rd_ptr[0][5]           ; Lost fanout                                   ;
; FIFOs:inst_FIFOs|rd_ptr[1][5]           ; Lost fanout                                   ;
; FIFOs:inst_FIFOs|rd_ptr[2][5]           ; Lost fanout                                   ;
; FIFOs:inst_FIFOs|rd_ptr[3][5]           ; Lost fanout                                   ;
; Total Number of Removed Registers = 17  ;                                               ;
+-----------------------------------------+-----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 553   ;
; Number of registers using Synchronous Clear  ; 18    ;
; Number of registers using Synchronous Load   ; 10    ;
; Number of registers using Asynchronous Clear ; 403   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 318   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------+
; Inverted Register Statistics                                  ;
+-----------------------------------------------------+---------+
; Inverted Register                                   ; Fan out ;
+-----------------------------------------------------+---------+
; MMAP_IO_SELn~reg0                                   ; 2       ;
; PNL_DAT_RDn~reg0                                    ; 3       ;
; AsyncSer_Tx:inst_Con_Tx|TxD                         ; 2       ;
; AsyncSer_Tx:inst_Aux_Tx|TxD                         ; 2       ;
; AsyncSer_Rx:inst_Con_Rx|DeNoise:inst_DeNoise|avg[1] ; 4       ;
; AsyncSer_Rx:inst_Aux_Rx|DeNoise:inst_DeNoise|avg[1] ; 4       ;
; Total number of inverted registers = 6              ;         ;
+-----------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Main|NMI_Control:inst_NMI_Control|cyc_timer[1]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Main|OutExpander:inst_OutExpander|reg[5]              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Main|AsyncSer_Rx:inst_Aux_Rx|bd_div[0]                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Main|AsyncSer_Rx:inst_Con_Rx|bd_div[0]                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Main|CRC16_XModem:inst_CRC16_XModem|crc_reg[0]        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Main|SPI_Master:inst_SPI_Master|bit_count[2]          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |Main|CRC16_XModem:inst_CRC16_XModem|crc_reg[13]       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |Main|SPI_Master:inst_SPI_Master|reg[5]                ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |Main|AsyncSer_Tx:inst_Aux_Tx|reg[2]                   ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |Main|AsyncSer_Tx:inst_Con_Tx|reg[2]                   ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |Main|CRC16_XModem:inst_CRC16_XModem|data_reg[6]       ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |Main|NMI_Control:inst_NMI_Control|trace_counter[3]    ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |Main|NMI_Control:inst_NMI_Control|mmap_arm_counter[3] ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |Main|AsyncSer_Tx:inst_Aux_Tx|bit_count[1]             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |Main|AsyncSer_Tx:inst_Con_Tx|bit_count[0]             ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |Main|FIFOs:inst_FIFOs|contents[2][5]                  ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |Main|FIFOs:inst_FIFOs|contents[0][3]                  ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |Main|FIFOs:inst_FIFOs|contents[3][0]                  ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |Main|FIFOs:inst_FIFOs|contents[1][4]                  ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |Main|CRC16_XModem:inst_CRC16_XModem|bit_count[2]      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |Main|AsyncSer_Rx:inst_Aux_Rx|bit_count[1]             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |Main|AsyncSer_Rx:inst_Con_Rx|bit_count[0]             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |Main|NMI_Control:inst_NMI_Control|prefix_counter[1]   ;
; 8:1                ; 7 bits    ; 35 LEs        ; 7 LEs                ; 28 LEs                 ; Yes        ; |Main|I2C_Master:inst_I2C_Master|reg[3]                ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |Main|FIFOs:inst_FIFOs|op_fifo[0]                      ;
; 21:1               ; 2 bits    ; 28 LEs        ; 12 LEs               ; 16 LEs                 ; Yes        ; |Main|D[5]~reg0                                        ;
; 21:1               ; 2 bits    ; 28 LEs        ; 18 LEs               ; 10 LEs                 ; Yes        ; |Main|D[2]~reg0                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Main|I2C_Master:inst_I2C_Master|bit_count             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |Main|NMI_Control:inst_NMI_Control|nmi_trace           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Main|FIFOs:inst_FIFOs|ram_wrdata                      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Main|NMI_Control:inst_NMI_Control|Selector4           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |Main|SPI_Master:inst_SPI_Master|Selector15            ;
; 8:1                ; 5 bits    ; 25 LEs        ; 25 LEs               ; 0 LEs                  ; No         ; |Main|FIFOs:inst_FIFOs|Selector2                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Main|AsyncSer_Tx:inst_Aux_Tx|Selector8                ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Main|AsyncSer_Tx:inst_Con_Tx|Selector8                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; No         ; |Main|CRC16_XModem:inst_CRC16_XModem|Selector26        ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |Main|AsyncSer_Tx:inst_Aux_Tx|Selector10               ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |Main|AsyncSer_Tx:inst_Con_Tx|Selector10               ;
; 12:1               ; 3 bits    ; 24 LEs        ; 9 LEs                ; 15 LEs                 ; No         ; |Main|AsyncSer_Rx:inst_Aux_Rx|Selector4                ;
; 12:1               ; 3 bits    ; 24 LEs        ; 9 LEs                ; 15 LEs                 ; No         ; |Main|AsyncSer_Rx:inst_Con_Rx|Selector2                ;
; 14:1               ; 2 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; No         ; |Main|AsyncSer_Rx:inst_Aux_Rx|Selector5                ;
; 14:1               ; 2 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; No         ; |Main|AsyncSer_Rx:inst_Con_Rx|Selector1                ;
; 14:1               ; 6 bits    ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; No         ; |Main|NMI_Control:inst_NMI_Control|Selector24          ;
; 15:1               ; 4 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |Main|I2C_Master:inst_I2C_Master|Selector0             ;
; 15:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; No         ; |Main|I2C_Master:inst_I2C_Master|Selector9             ;
; 16:1               ; 2 bits    ; 20 LEs        ; 6 LEs                ; 14 LEs                 ; No         ; |Main|NMI_Control:inst_NMI_Control|Selector26          ;
; 17:1               ; 2 bits    ; 22 LEs        ; 8 LEs                ; 14 LEs                 ; No         ; |Main|NMI_Control:inst_NMI_Control|Selector22          ;
; 22:1               ; 3 bits    ; 42 LEs        ; 18 LEs               ; 24 LEs                 ; No         ; |Main|FIFOs:inst_FIFOs|Selector15                      ;
; 35:1               ; 9 bits    ; 207 LEs       ; 81 LEs               ; 126 LEs                ; No         ; |Main|Selector41                                       ;
; 37:1               ; 2 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; No         ; |Main|Selector46                                       ;
; 36:1               ; 2 bits    ; 48 LEs        ; 10 LEs               ; 38 LEs                 ; No         ; |Main|Selector52                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFOs:inst_FIFOs|FIFO_RAM:FIFO_RAM_inst|altsyncram:altsyncram_component|altsyncram_cra1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sync2FF:inst_Synch_Rst ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; size           ; 1     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sync2FF:inst_Synch_VRst ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; size           ; 1     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sync2FF:inst_Synch_CRst ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; size           ; 1     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainPLL:inst_MainPLL|altpll:altpll_component ;
+-------------------------------+---------------------------+-------------------------------+
; Parameter Name                ; Value                     ; Type                          ;
+-------------------------------+---------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                       ;
; PLL_TYPE                      ; AUTO                      ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=MainPLL ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                       ;
; LOCK_HIGH                     ; 1                         ; Untyped                       ;
; LOCK_LOW                      ; 1                         ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Signed Integer                ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Signed Integer                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                       ;
; SKIP_VCO                      ; OFF                       ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                       ;
; BANDWIDTH                     ; 0                         ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                       ;
; DOWN_SPREAD                   ; 0                         ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 13                        ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 13                        ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 40                        ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 10                        ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                       ;
; DPA_DIVIDER                   ; 0                         ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; VCO_MIN                       ; 0                         ; Untyped                       ;
; VCO_MAX                       ; 0                         ; Untyped                       ;
; VCO_CENTER                    ; 0                         ; Untyped                       ;
; PFD_MIN                       ; 0                         ; Untyped                       ;
; PFD_MAX                       ; 0                         ; Untyped                       ;
; M_INITIAL                     ; 0                         ; Untyped                       ;
; M                             ; 0                         ; Untyped                       ;
; N                             ; 1                         ; Untyped                       ;
; M2                            ; 1                         ; Untyped                       ;
; N2                            ; 1                         ; Untyped                       ;
; SS                            ; 1                         ; Untyped                       ;
; C0_HIGH                       ; 0                         ; Untyped                       ;
; C1_HIGH                       ; 0                         ; Untyped                       ;
; C2_HIGH                       ; 0                         ; Untyped                       ;
; C3_HIGH                       ; 0                         ; Untyped                       ;
; C4_HIGH                       ; 0                         ; Untyped                       ;
; C5_HIGH                       ; 0                         ; Untyped                       ;
; C6_HIGH                       ; 0                         ; Untyped                       ;
; C7_HIGH                       ; 0                         ; Untyped                       ;
; C8_HIGH                       ; 0                         ; Untyped                       ;
; C9_HIGH                       ; 0                         ; Untyped                       ;
; C0_LOW                        ; 0                         ; Untyped                       ;
; C1_LOW                        ; 0                         ; Untyped                       ;
; C2_LOW                        ; 0                         ; Untyped                       ;
; C3_LOW                        ; 0                         ; Untyped                       ;
; C4_LOW                        ; 0                         ; Untyped                       ;
; C5_LOW                        ; 0                         ; Untyped                       ;
; C6_LOW                        ; 0                         ; Untyped                       ;
; C7_LOW                        ; 0                         ; Untyped                       ;
; C8_LOW                        ; 0                         ; Untyped                       ;
; C9_LOW                        ; 0                         ; Untyped                       ;
; C0_INITIAL                    ; 0                         ; Untyped                       ;
; C1_INITIAL                    ; 0                         ; Untyped                       ;
; C2_INITIAL                    ; 0                         ; Untyped                       ;
; C3_INITIAL                    ; 0                         ; Untyped                       ;
; C4_INITIAL                    ; 0                         ; Untyped                       ;
; C5_INITIAL                    ; 0                         ; Untyped                       ;
; C6_INITIAL                    ; 0                         ; Untyped                       ;
; C7_INITIAL                    ; 0                         ; Untyped                       ;
; C8_INITIAL                    ; 0                         ; Untyped                       ;
; C9_INITIAL                    ; 0                         ; Untyped                       ;
; C0_MODE                       ; BYPASS                    ; Untyped                       ;
; C1_MODE                       ; BYPASS                    ; Untyped                       ;
; C2_MODE                       ; BYPASS                    ; Untyped                       ;
; C3_MODE                       ; BYPASS                    ; Untyped                       ;
; C4_MODE                       ; BYPASS                    ; Untyped                       ;
; C5_MODE                       ; BYPASS                    ; Untyped                       ;
; C6_MODE                       ; BYPASS                    ; Untyped                       ;
; C7_MODE                       ; BYPASS                    ; Untyped                       ;
; C8_MODE                       ; BYPASS                    ; Untyped                       ;
; C9_MODE                       ; BYPASS                    ; Untyped                       ;
; C0_PH                         ; 0                         ; Untyped                       ;
; C1_PH                         ; 0                         ; Untyped                       ;
; C2_PH                         ; 0                         ; Untyped                       ;
; C3_PH                         ; 0                         ; Untyped                       ;
; C4_PH                         ; 0                         ; Untyped                       ;
; C5_PH                         ; 0                         ; Untyped                       ;
; C6_PH                         ; 0                         ; Untyped                       ;
; C7_PH                         ; 0                         ; Untyped                       ;
; C8_PH                         ; 0                         ; Untyped                       ;
; C9_PH                         ; 0                         ; Untyped                       ;
; L0_HIGH                       ; 1                         ; Untyped                       ;
; L1_HIGH                       ; 1                         ; Untyped                       ;
; G0_HIGH                       ; 1                         ; Untyped                       ;
; G1_HIGH                       ; 1                         ; Untyped                       ;
; G2_HIGH                       ; 1                         ; Untyped                       ;
; G3_HIGH                       ; 1                         ; Untyped                       ;
; E0_HIGH                       ; 1                         ; Untyped                       ;
; E1_HIGH                       ; 1                         ; Untyped                       ;
; E2_HIGH                       ; 1                         ; Untyped                       ;
; E3_HIGH                       ; 1                         ; Untyped                       ;
; L0_LOW                        ; 1                         ; Untyped                       ;
; L1_LOW                        ; 1                         ; Untyped                       ;
; G0_LOW                        ; 1                         ; Untyped                       ;
; G1_LOW                        ; 1                         ; Untyped                       ;
; G2_LOW                        ; 1                         ; Untyped                       ;
; G3_LOW                        ; 1                         ; Untyped                       ;
; E0_LOW                        ; 1                         ; Untyped                       ;
; E1_LOW                        ; 1                         ; Untyped                       ;
; E2_LOW                        ; 1                         ; Untyped                       ;
; E3_LOW                        ; 1                         ; Untyped                       ;
; L0_INITIAL                    ; 1                         ; Untyped                       ;
; L1_INITIAL                    ; 1                         ; Untyped                       ;
; G0_INITIAL                    ; 1                         ; Untyped                       ;
; G1_INITIAL                    ; 1                         ; Untyped                       ;
; G2_INITIAL                    ; 1                         ; Untyped                       ;
; G3_INITIAL                    ; 1                         ; Untyped                       ;
; E0_INITIAL                    ; 1                         ; Untyped                       ;
; E1_INITIAL                    ; 1                         ; Untyped                       ;
; E2_INITIAL                    ; 1                         ; Untyped                       ;
; E3_INITIAL                    ; 1                         ; Untyped                       ;
; L0_MODE                       ; BYPASS                    ; Untyped                       ;
; L1_MODE                       ; BYPASS                    ; Untyped                       ;
; G0_MODE                       ; BYPASS                    ; Untyped                       ;
; G1_MODE                       ; BYPASS                    ; Untyped                       ;
; G2_MODE                       ; BYPASS                    ; Untyped                       ;
; G3_MODE                       ; BYPASS                    ; Untyped                       ;
; E0_MODE                       ; BYPASS                    ; Untyped                       ;
; E1_MODE                       ; BYPASS                    ; Untyped                       ;
; E2_MODE                       ; BYPASS                    ; Untyped                       ;
; E3_MODE                       ; BYPASS                    ; Untyped                       ;
; L0_PH                         ; 0                         ; Untyped                       ;
; L1_PH                         ; 0                         ; Untyped                       ;
; G0_PH                         ; 0                         ; Untyped                       ;
; G1_PH                         ; 0                         ; Untyped                       ;
; G2_PH                         ; 0                         ; Untyped                       ;
; G3_PH                         ; 0                         ; Untyped                       ;
; E0_PH                         ; 0                         ; Untyped                       ;
; E1_PH                         ; 0                         ; Untyped                       ;
; E2_PH                         ; 0                         ; Untyped                       ;
; E3_PH                         ; 0                         ; Untyped                       ;
; M_PH                          ; 0                         ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; CLK0_COUNTER                  ; G0                        ; Untyped                       ;
; CLK1_COUNTER                  ; G0                        ; Untyped                       ;
; CLK2_COUNTER                  ; G0                        ; Untyped                       ;
; CLK3_COUNTER                  ; G0                        ; Untyped                       ;
; CLK4_COUNTER                  ; G0                        ; Untyped                       ;
; CLK5_COUNTER                  ; G0                        ; Untyped                       ;
; CLK6_COUNTER                  ; E0                        ; Untyped                       ;
; CLK7_COUNTER                  ; E1                        ; Untyped                       ;
; CLK8_COUNTER                  ; E2                        ; Untyped                       ;
; CLK9_COUNTER                  ; E3                        ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; M_TIME_DELAY                  ; 0                         ; Untyped                       ;
; N_TIME_DELAY                  ; 0                         ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                       ;
; VCO_POST_SCALE                ; 0                         ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                       ;
; CBXI_PARAMETER                ; NOTHING                   ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                       ;
; WIDTH_CLOCK                   ; 6                         ; Untyped                       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone II                ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                ;
+-------------------------------+---------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AsyncSer_Rx:inst_Con_Rx|Sync2FF:inst_Sync ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; size           ; 1     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AsyncSer_Rx:inst_Con_Rx|DeNoise:inst_DeNoise ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; count          ; 4     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AsyncSer_Rx:inst_Aux_Rx|Sync2FF:inst_Sync ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; size           ; 1     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AsyncSer_Rx:inst_Aux_Rx|DeNoise:inst_DeNoise ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; count          ; 4     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFOs:inst_FIFOs|FIFO_RAM:FIFO_RAM_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                  ;
; WIDTH_A                            ; 8                    ; Signed Integer                                           ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                           ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_cra1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_Master:inst_I2C_Master|Sync2FF:inst_Sync_sda ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; size           ; 1     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_Master:inst_I2C_Master|Sync2FF:inst_Sync_scl ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; size           ; 1     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SPI_Master:inst_SPI_Master|Sync2FF:inst_Sync_sda ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; size           ; 1     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                 ;
+-------------------------------+----------------------------------------------+
; Name                          ; Value                                        ;
+-------------------------------+----------------------------------------------+
; Number of entity instances    ; 1                                            ;
; Entity Instance               ; MainPLL:inst_MainPLL|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                       ;
;     -- PLL_TYPE               ; AUTO                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                            ;
+-------------------------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                    ;
+-------------------------------------------+-------------------------------------------------------------------------+
; Name                                      ; Value                                                                   ;
+-------------------------------------------+-------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                       ;
; Entity Instance                           ; FIFOs:inst_FIFOs|FIFO_RAM:FIFO_RAM_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                             ;
;     -- WIDTH_A                            ; 8                                                                       ;
;     -- NUMWORDS_A                         ; 512                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 1                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SPI_Master:inst_SPI_Master|Sync2FF:inst_Sync_sda"                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; rst      ; Input  ; Info     ; Stuck at GND                                                                        ;
; output_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_Master:inst_I2C_Master|Sync2FF:inst_Sync_scl"                                                            ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rst      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; output_n ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_Master:inst_I2C_Master|Sync2FF:inst_Sync_sda"                                                            ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rst      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; output_n ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IntControl:inst_IntControl"                                                                  ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; service[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "FIFOs:inst_FIFOs|FIFO_RAM:FIFO_RAM_inst" ;
+---------------+-------+----------+----------------------------------+
; Port          ; Type  ; Severity ; Details                          ;
+---------------+-------+----------+----------------------------------+
; address[8..7] ; Input ; Info     ; Stuck at GND                     ;
+---------------+-------+----------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AsyncSer_Rx:inst_Con_Rx|Sync2FF:inst_Sync"                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; rst      ; Input  ; Info     ; Stuck at GND                                                                        ;
; output_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "OutExpander:inst_OutExpander" ;
+------------+-------+----------+--------------------------+
; Port       ; Type  ; Severity ; Details                  ;
+------------+-------+----------+--------------------------+
; data[7..6] ; Input ; Info     ; Stuck at GND             ;
+------------+-------+----------+--------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MainPLL:inst_MainPLL"                                                                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; c0     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sync2FF:inst_Synch_CRst"                                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; rst      ; Input  ; Info     ; Stuck at GND                                                                        ;
; output   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; output_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sync2FF:inst_Synch_VRst"                                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; rst      ; Input  ; Info     ; Stuck at GND                                                                        ;
; output   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; output_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sync2FF:inst_Synch_Rst"                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; rst      ; Input  ; Info     ; Stuck at GND                                                                        ;
; output_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Nov 21 15:57:50 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ZARC -c main
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/crc16_xmodem.vhd
    Info (12022): Found design unit 1: CRC16_XModem-logic
    Info (12023): Found entity 1: CRC16_XModem
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/spi_master.vhd
    Info (12022): Found design unit 1: SPI_Master-logic
    Info (12023): Found entity 1: SPI_Master
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/i2c_master.vhd
    Info (12022): Found design unit 1: I2C_Master-logic
    Info (12023): Found entity 1: I2C_Master
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/nmi_control.vhd
    Info (12022): Found design unit 1: NMI_Control-logic
    Info (12023): Found entity 1: NMI_Control
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/intcontrol.vhd
    Info (12022): Found design unit 1: IntControl-logic
    Info (12023): Found entity 1: IntControl
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/fifos.vhd
    Info (12022): Found design unit 1: FIFOs-logic
    Info (12023): Found entity 1: FIFOs
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/denoise.vhd
    Info (12022): Found design unit 1: DeNoise-logic
    Info (12023): Found entity 1: DeNoise
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/outexpander.vhd
    Info (12022): Found design unit 1: OutExpander-logic
    Info (12023): Found entity 1: OutExpander
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/asyncsertx.vhd
    Info (12022): Found design unit 1: AsyncSer_Tx-logic
    Info (12023): Found entity 1: AsyncSer_Tx
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/asyncserrx.vhd
    Info (12022): Found design unit 1: AsyncSer_Rx-logic
    Info (12023): Found entity 1: AsyncSer_Rx
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/passstrobe.vhd
    Info (12022): Found design unit 1: PassStrobe-logic
    Info (12023): Found entity 1: PassStrobe
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/sync2ff.vhd
    Info (12022): Found design unit 1: Sync2FF-logic
    Info (12023): Found entity 1: Sync2FF
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/sync1ff.vhd
    Info (12022): Found design unit 1: Sync1FF-logic
    Info (12023): Found entity 1: Sync1FF
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/chargenlogic.vhd
    Info (12022): Found design unit 1: CharGenLogic-logic
    Info (12023): Found entity 1: CharGenLogic
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/timing.vhd
    Info (12022): Found design unit 1: Timing-logic
    Info (12023): Found entity 1: Timing
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/video.vhd
    Info (12022): Found design unit 1: Video-logic
    Info (12023): Found entity 1: Video
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/videoram.vhd
    Info (12022): Found design unit 1: videoram-SYN
    Info (12023): Found entity 1: VideoRAM
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/mainpll.vhd
    Info (12022): Found design unit 1: mainpll-SYN
    Info (12023): Found entity 1: MainPLL
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/main.vhd
    Info (12022): Found design unit 1: Main-logic
    Info (12023): Found entity 1: Main
Info (12021): Found 1 design units, including 0 entities, in source file vhdl/definitions.vhd
    Info (12022): Found design unit 1: Definitions
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/chargen.vhd
    Info (12022): Found design unit 1: chargen-SYN
    Info (12023): Found entity 1: CharGen
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/fifo_ram.vhd
    Info (12022): Found design unit 1: fifo_ram-SYN
    Info (12023): Found entity 1: FIFO_RAM
Info (12127): Elaborating entity "Main" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Main.vhd(307): object "PClk" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Main.vhd(309): object "main_pll_locked" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Main.vhd(311): object "VRst" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Main.vhd(312): object "CRst" assigned a value but never read
Info (12128): Elaborating entity "Sync2FF" for hierarchy "Sync2FF:inst_Synch_Rst"
Info (12128): Elaborating entity "MainPLL" for hierarchy "MainPLL:inst_MainPLL"
Info (12128): Elaborating entity "altpll" for hierarchy "MainPLL:inst_MainPLL|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "MainPLL:inst_MainPLL|altpll:altpll_component"
Info (12133): Instantiated megafunction "MainPLL:inst_MainPLL|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "13"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "40"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "13"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=MainPLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "Timing" for hierarchy "Timing:inst_Timing"
Info (12128): Elaborating entity "OutExpander" for hierarchy "OutExpander:inst_OutExpander"
Info (12128): Elaborating entity "AsyncSer_Tx" for hierarchy "AsyncSer_Tx:inst_Con_Tx"
Info (12128): Elaborating entity "AsyncSer_Rx" for hierarchy "AsyncSer_Rx:inst_Con_Rx"
Info (12128): Elaborating entity "DeNoise" for hierarchy "AsyncSer_Rx:inst_Con_Rx|DeNoise:inst_DeNoise"
Info (12128): Elaborating entity "FIFOs" for hierarchy "FIFOs:inst_FIFOs"
Info (10544): VHDL Assertion Statement at FIFOs.vhd(75): assertion is false - report "FIFO allocated address: 0" (NOTE)
Info (10544): VHDL Assertion Statement at FIFOs.vhd(75): assertion is false - report "FIFO allocated address: 32" (NOTE)
Info (10544): VHDL Assertion Statement at FIFOs.vhd(75): assertion is false - report "FIFO allocated address: 64" (NOTE)
Info (10544): VHDL Assertion Statement at FIFOs.vhd(75): assertion is false - report "FIFO allocated address: 96" (NOTE)
Info (10544): VHDL Assertion Statement at FIFOs.vhd(94): assertion is false - report "Maximum FIFO size: 32" (NOTE)
Info (12128): Elaborating entity "FIFO_RAM" for hierarchy "FIFOs:inst_FIFOs|FIFO_RAM:FIFO_RAM_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "FIFOs:inst_FIFOs|FIFO_RAM:FIFO_RAM_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "FIFOs:inst_FIFOs|FIFO_RAM:FIFO_RAM_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "FIFOs:inst_FIFOs|FIFO_RAM:FIFO_RAM_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cra1.tdf
    Info (12023): Found entity 1: altsyncram_cra1
Info (12128): Elaborating entity "altsyncram_cra1" for hierarchy "FIFOs:inst_FIFOs|FIFO_RAM:FIFO_RAM_inst|altsyncram:altsyncram_component|altsyncram_cra1:auto_generated"
Info (12128): Elaborating entity "IntControl" for hierarchy "IntControl:inst_IntControl"
Info (12128): Elaborating entity "NMI_Control" for hierarchy "NMI_Control:inst_NMI_Control"
Info (12128): Elaborating entity "I2C_Master" for hierarchy "I2C_Master:inst_I2C_Master"
Info (12128): Elaborating entity "Sync2FF" for hierarchy "I2C_Master:inst_I2C_Master|Sync2FF:inst_Sync_sda"
Info (12128): Elaborating entity "SPI_Master" for hierarchy "SPI_Master:inst_SPI_Master"
Info (12128): Elaborating entity "CRC16_XModem" for hierarchy "CRC16_XModem:inst_CRC16_XModem"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "MainPLL:inst_MainPLL|altpll:altpll_component|_clk0"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "mmap_shadow" is uninferred due to inappropriate RAM size
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register AsyncSer_Rx:inst_Con_Rx|DeNoise:inst_DeNoise|avg[1] will power up to High
    Critical Warning (18010): Register AsyncSer_Rx:inst_Aux_Rx|DeNoise:inst_DeNoise|avg[1] will power up to High
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "FIFOs:inst_FIFOs|FIFO_RAM:FIFO_RAM_inst|altsyncram:altsyncram_component|altsyncram_cra1:auto_generated|ALTSYNCRAM"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1224 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 19 output pins
    Info (21060): Implemented 10 bidirectional pins
    Info (21061): Implemented 1163 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 4662 megabytes
    Info: Processing ended: Sun Nov 21 15:57:58 2021
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


