Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (lin64) Build 6299465 Fri Nov 14 12:34:56 MST 2025
| Date         : Wed Jan 28 13:16:37 2026
| Host         : islam-HP-EliteBook-840-14-inch-G11-Notebook-PC running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file LED_Blinky_timing_summary_routed.rpt -pb LED_Blinky_timing_summary_routed.pb -rpx LED_Blinky_timing_summary_routed.rpx -warn_on_violation
| Design       : LED_Blinky
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 5 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (1)
-------------------------------
 There are 0 ports with no output delay specified.

 There is 1 port with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.162        0.000                      0                   89        0.080        0.000                      0                   89        3.500        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
sys_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             1.162        0.000                      0                   89        0.080        0.000                      0                   89        3.500        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.162ns  (required time - arrival time)
  Source:                 div_max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.252ns  (logic 3.195ns (51.103%)  route 3.057ns (48.897%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.741     5.409    clock_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  div_max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.419     5.828 r  div_max_reg[3]/Q
                         net (fo=7, routed)           0.627     6.455    div_max_reg_n_0_[3]
    SLICE_X41Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.752     7.207 r  count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.207    count_reg[0]_i_23_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.321 r  count_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.321    count_reg[0]_i_22_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.435 r  count_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.435    count_reg[0]_i_19_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  count_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.549    count_reg[0]_i_18_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.883 r  count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.647     8.530    count_reg[0]_i_17_n_6
    SLICE_X43Y54         LUT6 (Prop_lut6_I1_O)        0.303     8.833 r  count[0]_i_8/O
                         net (fo=1, routed)           0.000     8.833    count[0]_i_8_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.234 r  count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.234    count_reg[0]_i_5_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.505 r  count_reg[0]_i_3/CO[0]
                         net (fo=2, routed)           0.961    10.466    count_reg[0]_i_3_n_3
    SLICE_X43Y52         LUT3 (Prop_lut3_I0_O)        0.373    10.839 r  count[0]_i_1/O
                         net (fo=26, routed)          0.822    11.661    count[0]_i_1_n_0
    SLICE_X42Y57         FDRE                                         r  count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    L16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.562    12.953    clock_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  count_reg[24]/C
                         clock pessimism              0.429    13.382    
                         clock uncertainty           -0.035    13.347    
    SLICE_X42Y57         FDRE (Setup_fdre_C_R)       -0.524    12.823    count_reg[24]
  -------------------------------------------------------------------
                         required time                         12.823    
                         arrival time                         -11.661    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.162ns  (required time - arrival time)
  Source:                 div_max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.252ns  (logic 3.195ns (51.103%)  route 3.057ns (48.897%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.741     5.409    clock_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  div_max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.419     5.828 r  div_max_reg[3]/Q
                         net (fo=7, routed)           0.627     6.455    div_max_reg_n_0_[3]
    SLICE_X41Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.752     7.207 r  count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.207    count_reg[0]_i_23_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.321 r  count_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.321    count_reg[0]_i_22_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.435 r  count_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.435    count_reg[0]_i_19_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  count_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.549    count_reg[0]_i_18_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.883 r  count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.647     8.530    count_reg[0]_i_17_n_6
    SLICE_X43Y54         LUT6 (Prop_lut6_I1_O)        0.303     8.833 r  count[0]_i_8/O
                         net (fo=1, routed)           0.000     8.833    count[0]_i_8_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.234 r  count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.234    count_reg[0]_i_5_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.505 r  count_reg[0]_i_3/CO[0]
                         net (fo=2, routed)           0.961    10.466    count_reg[0]_i_3_n_3
    SLICE_X43Y52         LUT3 (Prop_lut3_I0_O)        0.373    10.839 r  count[0]_i_1/O
                         net (fo=26, routed)          0.822    11.661    count[0]_i_1_n_0
    SLICE_X42Y57         FDRE                                         r  count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    L16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.562    12.953    clock_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  count_reg[25]/C
                         clock pessimism              0.429    13.382    
                         clock uncertainty           -0.035    13.347    
    SLICE_X42Y57         FDRE (Setup_fdre_C_R)       -0.524    12.823    count_reg[25]
  -------------------------------------------------------------------
                         required time                         12.823    
                         arrival time                         -11.661    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.170ns  (required time - arrival time)
  Source:                 div_max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.244ns  (logic 3.195ns (51.165%)  route 3.049ns (48.835%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.741     5.409    clock_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  div_max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.419     5.828 r  div_max_reg[3]/Q
                         net (fo=7, routed)           0.627     6.455    div_max_reg_n_0_[3]
    SLICE_X41Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.752     7.207 r  count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.207    count_reg[0]_i_23_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.321 r  count_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.321    count_reg[0]_i_22_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.435 r  count_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.435    count_reg[0]_i_19_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  count_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.549    count_reg[0]_i_18_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.883 r  count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.647     8.530    count_reg[0]_i_17_n_6
    SLICE_X43Y54         LUT6 (Prop_lut6_I1_O)        0.303     8.833 r  count[0]_i_8/O
                         net (fo=1, routed)           0.000     8.833    count[0]_i_8_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.234 r  count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.234    count_reg[0]_i_5_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.505 r  count_reg[0]_i_3/CO[0]
                         net (fo=2, routed)           0.961    10.466    count_reg[0]_i_3_n_3
    SLICE_X43Y52         LUT3 (Prop_lut3_I0_O)        0.373    10.839 r  count[0]_i_1/O
                         net (fo=26, routed)          0.815    11.654    count[0]_i_1_n_0
    SLICE_X42Y56         FDRE                                         r  count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    L16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.563    12.954    clock_IBUF_BUFG
    SLICE_X42Y56         FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X42Y56         FDRE (Setup_fdre_C_R)       -0.524    12.824    count_reg[20]
  -------------------------------------------------------------------
                         required time                         12.824    
                         arrival time                         -11.654    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.170ns  (required time - arrival time)
  Source:                 div_max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.244ns  (logic 3.195ns (51.165%)  route 3.049ns (48.835%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.741     5.409    clock_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  div_max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.419     5.828 r  div_max_reg[3]/Q
                         net (fo=7, routed)           0.627     6.455    div_max_reg_n_0_[3]
    SLICE_X41Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.752     7.207 r  count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.207    count_reg[0]_i_23_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.321 r  count_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.321    count_reg[0]_i_22_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.435 r  count_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.435    count_reg[0]_i_19_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  count_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.549    count_reg[0]_i_18_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.883 r  count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.647     8.530    count_reg[0]_i_17_n_6
    SLICE_X43Y54         LUT6 (Prop_lut6_I1_O)        0.303     8.833 r  count[0]_i_8/O
                         net (fo=1, routed)           0.000     8.833    count[0]_i_8_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.234 r  count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.234    count_reg[0]_i_5_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.505 r  count_reg[0]_i_3/CO[0]
                         net (fo=2, routed)           0.961    10.466    count_reg[0]_i_3_n_3
    SLICE_X43Y52         LUT3 (Prop_lut3_I0_O)        0.373    10.839 r  count[0]_i_1/O
                         net (fo=26, routed)          0.815    11.654    count[0]_i_1_n_0
    SLICE_X42Y56         FDRE                                         r  count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    L16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.563    12.954    clock_IBUF_BUFG
    SLICE_X42Y56         FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X42Y56         FDRE (Setup_fdre_C_R)       -0.524    12.824    count_reg[21]
  -------------------------------------------------------------------
                         required time                         12.824    
                         arrival time                         -11.654    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.170ns  (required time - arrival time)
  Source:                 div_max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.244ns  (logic 3.195ns (51.165%)  route 3.049ns (48.835%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.741     5.409    clock_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  div_max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.419     5.828 r  div_max_reg[3]/Q
                         net (fo=7, routed)           0.627     6.455    div_max_reg_n_0_[3]
    SLICE_X41Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.752     7.207 r  count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.207    count_reg[0]_i_23_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.321 r  count_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.321    count_reg[0]_i_22_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.435 r  count_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.435    count_reg[0]_i_19_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  count_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.549    count_reg[0]_i_18_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.883 r  count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.647     8.530    count_reg[0]_i_17_n_6
    SLICE_X43Y54         LUT6 (Prop_lut6_I1_O)        0.303     8.833 r  count[0]_i_8/O
                         net (fo=1, routed)           0.000     8.833    count[0]_i_8_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.234 r  count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.234    count_reg[0]_i_5_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.505 r  count_reg[0]_i_3/CO[0]
                         net (fo=2, routed)           0.961    10.466    count_reg[0]_i_3_n_3
    SLICE_X43Y52         LUT3 (Prop_lut3_I0_O)        0.373    10.839 r  count[0]_i_1/O
                         net (fo=26, routed)          0.815    11.654    count[0]_i_1_n_0
    SLICE_X42Y56         FDRE                                         r  count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    L16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.563    12.954    clock_IBUF_BUFG
    SLICE_X42Y56         FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X42Y56         FDRE (Setup_fdre_C_R)       -0.524    12.824    count_reg[22]
  -------------------------------------------------------------------
                         required time                         12.824    
                         arrival time                         -11.654    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.170ns  (required time - arrival time)
  Source:                 div_max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.244ns  (logic 3.195ns (51.165%)  route 3.049ns (48.835%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.741     5.409    clock_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  div_max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.419     5.828 r  div_max_reg[3]/Q
                         net (fo=7, routed)           0.627     6.455    div_max_reg_n_0_[3]
    SLICE_X41Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.752     7.207 r  count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.207    count_reg[0]_i_23_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.321 r  count_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.321    count_reg[0]_i_22_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.435 r  count_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.435    count_reg[0]_i_19_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  count_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.549    count_reg[0]_i_18_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.883 r  count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.647     8.530    count_reg[0]_i_17_n_6
    SLICE_X43Y54         LUT6 (Prop_lut6_I1_O)        0.303     8.833 r  count[0]_i_8/O
                         net (fo=1, routed)           0.000     8.833    count[0]_i_8_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.234 r  count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.234    count_reg[0]_i_5_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.505 r  count_reg[0]_i_3/CO[0]
                         net (fo=2, routed)           0.961    10.466    count_reg[0]_i_3_n_3
    SLICE_X43Y52         LUT3 (Prop_lut3_I0_O)        0.373    10.839 r  count[0]_i_1/O
                         net (fo=26, routed)          0.815    11.654    count[0]_i_1_n_0
    SLICE_X42Y56         FDRE                                         r  count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    L16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.563    12.954    clock_IBUF_BUFG
    SLICE_X42Y56         FDRE                                         r  count_reg[23]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X42Y56         FDRE (Setup_fdre_C_R)       -0.524    12.824    count_reg[23]
  -------------------------------------------------------------------
                         required time                         12.824    
                         arrival time                         -11.654    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 div_max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.242ns  (logic 3.195ns (51.185%)  route 3.047ns (48.815%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.741     5.409    clock_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  div_max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.419     5.828 r  div_max_reg[3]/Q
                         net (fo=7, routed)           0.627     6.455    div_max_reg_n_0_[3]
    SLICE_X41Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.752     7.207 r  count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.207    count_reg[0]_i_23_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.321 r  count_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.321    count_reg[0]_i_22_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.435 r  count_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.435    count_reg[0]_i_19_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  count_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.549    count_reg[0]_i_18_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.883 r  count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.647     8.530    count_reg[0]_i_17_n_6
    SLICE_X43Y54         LUT6 (Prop_lut6_I1_O)        0.303     8.833 r  count[0]_i_8/O
                         net (fo=1, routed)           0.000     8.833    count[0]_i_8_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.234 r  count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.234    count_reg[0]_i_5_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.505 r  count_reg[0]_i_3/CO[0]
                         net (fo=2, routed)           0.961    10.466    count_reg[0]_i_3_n_3
    SLICE_X43Y52         LUT3 (Prop_lut3_I0_O)        0.373    10.839 r  count[0]_i_1/O
                         net (fo=26, routed)          0.812    11.651    count[0]_i_1_n_0
    SLICE_X42Y55         FDRE                                         r  count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    L16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.563    12.954    clock_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  count_reg[16]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X42Y55         FDRE (Setup_fdre_C_R)       -0.524    12.824    count_reg[16]
  -------------------------------------------------------------------
                         required time                         12.824    
                         arrival time                         -11.651    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 div_max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.242ns  (logic 3.195ns (51.185%)  route 3.047ns (48.815%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.741     5.409    clock_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  div_max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.419     5.828 r  div_max_reg[3]/Q
                         net (fo=7, routed)           0.627     6.455    div_max_reg_n_0_[3]
    SLICE_X41Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.752     7.207 r  count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.207    count_reg[0]_i_23_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.321 r  count_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.321    count_reg[0]_i_22_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.435 r  count_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.435    count_reg[0]_i_19_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  count_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.549    count_reg[0]_i_18_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.883 r  count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.647     8.530    count_reg[0]_i_17_n_6
    SLICE_X43Y54         LUT6 (Prop_lut6_I1_O)        0.303     8.833 r  count[0]_i_8/O
                         net (fo=1, routed)           0.000     8.833    count[0]_i_8_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.234 r  count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.234    count_reg[0]_i_5_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.505 r  count_reg[0]_i_3/CO[0]
                         net (fo=2, routed)           0.961    10.466    count_reg[0]_i_3_n_3
    SLICE_X43Y52         LUT3 (Prop_lut3_I0_O)        0.373    10.839 r  count[0]_i_1/O
                         net (fo=26, routed)          0.812    11.651    count[0]_i_1_n_0
    SLICE_X42Y55         FDRE                                         r  count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    L16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.563    12.954    clock_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  count_reg[17]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X42Y55         FDRE (Setup_fdre_C_R)       -0.524    12.824    count_reg[17]
  -------------------------------------------------------------------
                         required time                         12.824    
                         arrival time                         -11.651    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 div_max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.242ns  (logic 3.195ns (51.185%)  route 3.047ns (48.815%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.741     5.409    clock_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  div_max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.419     5.828 r  div_max_reg[3]/Q
                         net (fo=7, routed)           0.627     6.455    div_max_reg_n_0_[3]
    SLICE_X41Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.752     7.207 r  count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.207    count_reg[0]_i_23_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.321 r  count_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.321    count_reg[0]_i_22_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.435 r  count_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.435    count_reg[0]_i_19_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  count_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.549    count_reg[0]_i_18_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.883 r  count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.647     8.530    count_reg[0]_i_17_n_6
    SLICE_X43Y54         LUT6 (Prop_lut6_I1_O)        0.303     8.833 r  count[0]_i_8/O
                         net (fo=1, routed)           0.000     8.833    count[0]_i_8_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.234 r  count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.234    count_reg[0]_i_5_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.505 r  count_reg[0]_i_3/CO[0]
                         net (fo=2, routed)           0.961    10.466    count_reg[0]_i_3_n_3
    SLICE_X43Y52         LUT3 (Prop_lut3_I0_O)        0.373    10.839 r  count[0]_i_1/O
                         net (fo=26, routed)          0.812    11.651    count[0]_i_1_n_0
    SLICE_X42Y55         FDRE                                         r  count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    L16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.563    12.954    clock_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  count_reg[18]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X42Y55         FDRE (Setup_fdre_C_R)       -0.524    12.824    count_reg[18]
  -------------------------------------------------------------------
                         required time                         12.824    
                         arrival time                         -11.651    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 div_max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.242ns  (logic 3.195ns (51.185%)  route 3.047ns (48.815%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.741     5.409    clock_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  div_max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.419     5.828 r  div_max_reg[3]/Q
                         net (fo=7, routed)           0.627     6.455    div_max_reg_n_0_[3]
    SLICE_X41Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.752     7.207 r  count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.207    count_reg[0]_i_23_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.321 r  count_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.321    count_reg[0]_i_22_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.435 r  count_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.435    count_reg[0]_i_19_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  count_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.549    count_reg[0]_i_18_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.883 r  count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.647     8.530    count_reg[0]_i_17_n_6
    SLICE_X43Y54         LUT6 (Prop_lut6_I1_O)        0.303     8.833 r  count[0]_i_8/O
                         net (fo=1, routed)           0.000     8.833    count[0]_i_8_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.234 r  count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.234    count_reg[0]_i_5_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.505 r  count_reg[0]_i_3/CO[0]
                         net (fo=2, routed)           0.961    10.466    count_reg[0]_i_3_n_3
    SLICE_X43Y52         LUT3 (Prop_lut3_I0_O)        0.373    10.839 r  count[0]_i_1/O
                         net (fo=26, routed)          0.812    11.651    count[0]_i_1_n_0
    SLICE_X42Y55         FDRE                                         r  count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    L16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.563    12.954    clock_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  count_reg[19]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X42Y55         FDRE (Setup_fdre_C_R)       -0.524    12.824    count_reg[19]
  -------------------------------------------------------------------
                         required time                         12.824    
                         arrival time                         -11.651    
  -------------------------------------------------------------------
                         slack                                  1.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 switches_ff2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_max_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.186ns (41.075%)  route 0.267ns (58.925%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.594     1.506    clock_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  switches_ff2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  switches_ff2_reg[2]/Q
                         net (fo=10, routed)          0.267     1.914    switches_ff2[2]
    SLICE_X41Y50         LUT4 (Prop_lut4_I3_O)        0.045     1.959 r  div_max[5]_i_1/O
                         net (fo=1, routed)           0.000     1.959    div_max[5]
    SLICE_X41Y50         FDRE                                         r  div_max_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.859     2.018    clock_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  div_max_reg[5]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.107     1.878    div_max_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 switches_ff2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_max_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.186ns (41.075%)  route 0.267ns (58.925%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.594     1.506    clock_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  switches_ff2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  switches_ff2_reg[2]/Q
                         net (fo=10, routed)          0.267     1.914    switches_ff2[2]
    SLICE_X41Y50         LUT4 (Prop_lut4_I0_O)        0.045     1.959 r  div_max[4]_i_1/O
                         net (fo=1, routed)           0.000     1.959    div_max[4]_i_1_n_0
    SLICE_X41Y50         FDRE                                         r  div_max_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.859     2.018    clock_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  div_max_reg[4]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.092     1.863    div_max_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 div_max_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_max_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.845%)  route 0.142ns (50.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.589     1.501    clock_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  div_max_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  div_max_reg[10]/Q
                         net (fo=4, routed)           0.142     1.784    div_max_reg_n_0_[10]
    SLICE_X39Y51         FDRE                                         r  div_max_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.857     2.016    clock_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  div_max_r_reg[10]/C
                         clock pessimism             -0.481     1.535    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.070     1.605    div_max_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 switches_ff2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_max_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.187ns (33.463%)  route 0.372ns (66.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.594     1.506    clock_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  switches_ff2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  switches_ff2_reg[2]/Q
                         net (fo=10, routed)          0.372     2.019    switches_ff2[2]
    SLICE_X40Y50         LUT4 (Prop_lut4_I2_O)        0.046     2.065 r  div_max[13]_i_1/O
                         net (fo=1, routed)           0.000     2.065    div_max[13]
    SLICE_X40Y50         FDRE                                         r  div_max_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.859     2.018    clock_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  div_max_reg[13]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.107     1.878    div_max_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 switches_ff2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_max_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.186ns (33.343%)  route 0.372ns (66.657%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.594     1.506    clock_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  switches_ff2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  switches_ff2_reg[2]/Q
                         net (fo=10, routed)          0.372     2.019    switches_ff2[2]
    SLICE_X40Y50         LUT4 (Prop_lut4_I2_O)        0.045     2.064 r  div_max[10]_i_1/O
                         net (fo=1, routed)           0.000     2.064    div_max[10]
    SLICE_X40Y50         FDRE                                         r  div_max_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.859     2.018    clock_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  div_max_reg[10]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.091     1.862    div_max_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 switches_ff2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_max_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.183ns (31.852%)  route 0.392ns (68.148%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.594     1.506    clock_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  switches_ff2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  switches_ff2_reg[3]/Q
                         net (fo=10, routed)          0.392     2.038    switches_ff2[3]
    SLICE_X41Y50         LUT4 (Prop_lut4_I2_O)        0.042     2.080 r  div_max[7]_i_1/O
                         net (fo=1, routed)           0.000     2.080    div_max[7]
    SLICE_X41Y50         FDRE                                         r  div_max_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.859     2.018    clock_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  div_max_reg[7]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.107     1.878    div_max_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 switches_ff2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_max_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.186ns (32.206%)  route 0.392ns (67.794%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.594     1.506    clock_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  switches_ff2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  switches_ff2_reg[3]/Q
                         net (fo=10, routed)          0.392     2.038    switches_ff2[3]
    SLICE_X41Y50         LUT4 (Prop_lut4_I2_O)        0.045     2.083 r  div_max[6]_i_1/O
                         net (fo=1, routed)           0.000     2.083    div_max[6]
    SLICE_X41Y50         FDRE                                         r  div_max_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.859     2.018    clock_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  div_max_reg[6]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.092     1.863    div_max_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 switches_ff1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            switches_ff2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.594     1.506    clock_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  switches_ff1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  switches_ff1_reg[3]/Q
                         net (fo=1, routed)           0.170     1.817    switches_ff1[3]
    SLICE_X41Y46         FDRE                                         r  switches_ff2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.863     2.022    clock_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  switches_ff2_reg[3]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.072     1.578    switches_ff2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 switches_ff2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_max_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.184ns (29.264%)  route 0.445ns (70.736%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.594     1.506    clock_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  switches_ff2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  switches_ff2_reg[2]/Q
                         net (fo=10, routed)          0.445     2.091    switches_ff2[2]
    SLICE_X41Y50         LUT4 (Prop_lut4_I1_O)        0.043     2.134 r  div_max[3]_i_1/O
                         net (fo=1, routed)           0.000     2.134    div_max[3]
    SLICE_X41Y50         FDRE                                         r  div_max_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.859     2.018    clock_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  div_max_reg[3]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.107     1.878    div_max_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 switches_ff2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_max_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.185ns (29.376%)  route 0.445ns (70.624%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.594     1.506    clock_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  switches_ff2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  switches_ff2_reg[2]/Q
                         net (fo=10, routed)          0.445     2.091    switches_ff2[2]
    SLICE_X41Y50         LUT4 (Prop_lut4_I0_O)        0.044     2.135 r  div_max[14]_i_1/O
                         net (fo=1, routed)           0.000     2.135    div_max[14]
    SLICE_X41Y50         FDRE                                         r  div_max_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.859     2.018    clock_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  div_max_reg[14]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.107     1.878    div_max_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y51    count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y53    count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y53    count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y54    count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y54    count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y54    count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y54    count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y55    count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y55    count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y51    count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y51    count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y53    count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y53    count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y53    count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y53    count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y51    count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y51    count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y53    count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y53    count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y53    count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y53    count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.803ns  (logic 3.987ns (68.703%)  route 1.816ns (31.297%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.740     5.408    clock_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  led_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.456     5.864 r  led_out_reg/Q
                         net (fo=2, routed)           1.816     7.681    led0_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.531    11.212 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000    11.212    led0
    M14                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.770ns  (logic 1.373ns (77.557%)  route 0.397ns (22.443%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.588     1.500    clock_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  led_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  led_out_reg/Q
                         net (fo=2, routed)           0.397     2.038    led0_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.232     3.270 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     3.270    led0
    M14                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.952ns  (logic 1.583ns (31.964%)  route 3.369ns (68.036%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  rst_n_IBUF_inst/O
                         net (fo=3, routed)           2.547     4.006    rst_n_IBUF
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.124     4.130 r  count[0]_i_1/O
                         net (fo=26, routed)          0.822     4.952    count[0]_i_1_n_0
    SLICE_X42Y57         FDRE                                         r  count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.562     4.953    clock_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  count_reg[24]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.952ns  (logic 1.583ns (31.964%)  route 3.369ns (68.036%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  rst_n_IBUF_inst/O
                         net (fo=3, routed)           2.547     4.006    rst_n_IBUF
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.124     4.130 r  count[0]_i_1/O
                         net (fo=26, routed)          0.822     4.952    count[0]_i_1_n_0
    SLICE_X42Y57         FDRE                                         r  count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.562     4.953    clock_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  count_reg[25]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.944ns  (logic 1.583ns (32.013%)  route 3.362ns (67.987%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  rst_n_IBUF_inst/O
                         net (fo=3, routed)           2.547     4.006    rst_n_IBUF
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.124     4.130 r  count[0]_i_1/O
                         net (fo=26, routed)          0.815     4.944    count[0]_i_1_n_0
    SLICE_X42Y56         FDRE                                         r  count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.563     4.954    clock_IBUF_BUFG
    SLICE_X42Y56         FDRE                                         r  count_reg[20]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.944ns  (logic 1.583ns (32.013%)  route 3.362ns (67.987%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  rst_n_IBUF_inst/O
                         net (fo=3, routed)           2.547     4.006    rst_n_IBUF
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.124     4.130 r  count[0]_i_1/O
                         net (fo=26, routed)          0.815     4.944    count[0]_i_1_n_0
    SLICE_X42Y56         FDRE                                         r  count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.563     4.954    clock_IBUF_BUFG
    SLICE_X42Y56         FDRE                                         r  count_reg[21]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.944ns  (logic 1.583ns (32.013%)  route 3.362ns (67.987%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  rst_n_IBUF_inst/O
                         net (fo=3, routed)           2.547     4.006    rst_n_IBUF
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.124     4.130 r  count[0]_i_1/O
                         net (fo=26, routed)          0.815     4.944    count[0]_i_1_n_0
    SLICE_X42Y56         FDRE                                         r  count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.563     4.954    clock_IBUF_BUFG
    SLICE_X42Y56         FDRE                                         r  count_reg[22]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.944ns  (logic 1.583ns (32.013%)  route 3.362ns (67.987%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  rst_n_IBUF_inst/O
                         net (fo=3, routed)           2.547     4.006    rst_n_IBUF
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.124     4.130 r  count[0]_i_1/O
                         net (fo=26, routed)          0.815     4.944    count[0]_i_1_n_0
    SLICE_X42Y56         FDRE                                         r  count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.563     4.954    clock_IBUF_BUFG
    SLICE_X42Y56         FDRE                                         r  count_reg[23]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.942ns  (logic 1.583ns (32.029%)  route 3.359ns (67.971%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  rst_n_IBUF_inst/O
                         net (fo=3, routed)           2.547     4.006    rst_n_IBUF
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.124     4.130 r  count[0]_i_1/O
                         net (fo=26, routed)          0.812     4.942    count[0]_i_1_n_0
    SLICE_X42Y55         FDRE                                         r  count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.563     4.954    clock_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  count_reg[16]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.942ns  (logic 1.583ns (32.029%)  route 3.359ns (67.971%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  rst_n_IBUF_inst/O
                         net (fo=3, routed)           2.547     4.006    rst_n_IBUF
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.124     4.130 r  count[0]_i_1/O
                         net (fo=26, routed)          0.812     4.942    count[0]_i_1_n_0
    SLICE_X42Y55         FDRE                                         r  count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.563     4.954    clock_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  count_reg[17]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.942ns  (logic 1.583ns (32.029%)  route 3.359ns (67.971%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  rst_n_IBUF_inst/O
                         net (fo=3, routed)           2.547     4.006    rst_n_IBUF
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.124     4.130 r  count[0]_i_1/O
                         net (fo=26, routed)          0.812     4.942    count[0]_i_1_n_0
    SLICE_X42Y55         FDRE                                         r  count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.563     4.954    clock_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  count_reg[18]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.942ns  (logic 1.583ns (32.029%)  route 3.359ns (67.971%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  rst_n_IBUF_inst/O
                         net (fo=3, routed)           2.547     4.006    rst_n_IBUF
    SLICE_X43Y52         LUT3 (Prop_lut3_I2_O)        0.124     4.130 r  count[0]_i_1/O
                         net (fo=26, routed)          0.812     4.942    count[0]_i_1_n_0
    SLICE_X42Y55         FDRE                                         r  count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.563     4.954    clock_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  count_reg[19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            switches_ff1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.220ns (36.343%)  route 0.386ns (63.657%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  switches_IBUF[0]_inst/O
                         net (fo=1, routed)           0.386     0.607    switches_IBUF[0]
    SLICE_X41Y56         FDRE                                         r  switches_ff1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.858     2.017    clock_IBUF_BUFG
    SLICE_X41Y56         FDRE                                         r  switches_ff1_reg[0]/C

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            switches_ff1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.306ns (42.307%)  route 0.418ns (57.693%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  switches_IBUF[2]_inst/O
                         net (fo=1, routed)           0.418     0.724    switches_IBUF[2]
    SLICE_X40Y46         FDRE                                         r  switches_ff1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.863     2.022    clock_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  switches_ff1_reg[2]/C

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            switches_ff1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.296ns (35.898%)  route 0.528ns (64.102%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  switches_IBUF[3]_inst/O
                         net (fo=1, routed)           0.528     0.823    switches_IBUF[3]
    SLICE_X41Y46         FDRE                                         r  switches_ff1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.863     2.022    clock_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  switches_ff1_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            led_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.244ns  (logic 0.272ns (21.860%)  route 0.972ns (78.140%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  rst_n_IBUF_inst/O
                         net (fo=3, routed)           0.972     1.199    rst_n_IBUF
    SLICE_X40Y53         LUT4 (Prop_lut4_I0_O)        0.045     1.244 r  led_out_i_1/O
                         net (fo=1, routed)           0.000     1.244    led_out_i_1_n_0
    SLICE_X40Y53         FDRE                                         r  led_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.858     2.017    clock_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  led_out_reg/C

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            switches_ff1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.267ns  (logic 0.219ns (17.269%)  route 1.049ns (82.731%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    P15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  switches_IBUF[1]_inst/O
                         net (fo=1, routed)           1.049     1.267    switches_IBUF[1]
    SLICE_X40Y46         FDRE                                         r  switches_ff1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.863     2.022    clock_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  switches_ff1_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            div_max_r_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.410ns  (logic 0.271ns (19.217%)  route 1.139ns (80.783%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.001     1.228    rst_n_IBUF
    SLICE_X43Y52         LUT2 (Prop_lut2_I1_O)        0.044     1.272 r  div_max_r[20]_i_1/O
                         net (fo=11, routed)          0.138     1.410    div_max_r[20]_i_1_n_0
    SLICE_X40Y52         FDRE                                         r  div_max_r_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.859     2.018    clock_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  div_max_r_reg[11]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            div_max_r_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.410ns  (logic 0.271ns (19.217%)  route 1.139ns (80.783%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.001     1.228    rst_n_IBUF
    SLICE_X43Y52         LUT2 (Prop_lut2_I1_O)        0.044     1.272 r  div_max_r[20]_i_1/O
                         net (fo=11, routed)          0.138     1.410    div_max_r[20]_i_1_n_0
    SLICE_X40Y52         FDRE                                         r  div_max_r_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.859     2.018    clock_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  div_max_r_reg[13]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            div_max_r_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.410ns  (logic 0.271ns (19.217%)  route 1.139ns (80.783%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.001     1.228    rst_n_IBUF
    SLICE_X43Y52         LUT2 (Prop_lut2_I1_O)        0.044     1.272 r  div_max_r[20]_i_1/O
                         net (fo=11, routed)          0.138     1.410    div_max_r[20]_i_1_n_0
    SLICE_X41Y52         FDRE                                         r  div_max_r_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.859     2.018    clock_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  div_max_r_reg[14]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            div_max_r_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.410ns  (logic 0.271ns (19.217%)  route 1.139ns (80.783%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.001     1.228    rst_n_IBUF
    SLICE_X43Y52         LUT2 (Prop_lut2_I1_O)        0.044     1.272 r  div_max_r[20]_i_1/O
                         net (fo=11, routed)          0.138     1.410    div_max_r[20]_i_1_n_0
    SLICE_X41Y52         FDRE                                         r  div_max_r_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.859     2.018    clock_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  div_max_r_reg[16]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            div_max_r_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.410ns  (logic 0.271ns (19.217%)  route 1.139ns (80.783%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.001     1.228    rst_n_IBUF
    SLICE_X43Y52         LUT2 (Prop_lut2_I1_O)        0.044     1.272 r  div_max_r[20]_i_1/O
                         net (fo=11, routed)          0.138     1.410    div_max_r[20]_i_1_n_0
    SLICE_X41Y52         FDRE                                         r  div_max_r_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.859     2.018    clock_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  div_max_r_reg[20]/C





