<stg><name>sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11</name>


<trans_list>

<trans id="68" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:1 %i_6_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %i_6

]]></Node>
<StgValue><ssdm name="i_6_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc152

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc152:0 %j_3 = load i7 %j

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc152:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.inc152:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_3, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc152:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc152:4 %br_ln101 = br i1 %tmp, void %for.inc152.split, void %for.inc155.exitStub

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc152.split:6 %lshr_ln3 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %j_3, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc152.split:7 %tmp_19_cast = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %i_6_read, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="tmp_19_cast"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="2" op_3_bw="4">
<![CDATA[
for.inc152.split:8 %tmp_16 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i2.i4, i4 %tmp_19_cast, i2 0, i4 %lshr_ln3

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="10">
<![CDATA[
for.inc152.split:9 %zext_ln103_1 = zext i10 %tmp_16

]]></Node>
<StgValue><ssdm name="zext_ln103_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152.split:10 %accum_V_addr = getelementptr i16 %accum_V, i64 0, i64 %zext_ln103_1

]]></Node>
<StgValue><ssdm name="accum_V_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152.split:11 %accum_V_1_addr = getelementptr i16 %accum_V_1, i64 0, i64 %zext_ln103_1

]]></Node>
<StgValue><ssdm name="accum_V_1_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152.split:12 %accum_V_2_addr = getelementptr i16 %accum_V_2, i64 0, i64 %zext_ln103_1

]]></Node>
<StgValue><ssdm name="accum_V_2_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152.split:13 %accum_V_3_addr = getelementptr i16 %accum_V_3, i64 0, i64 %zext_ln103_1

]]></Node>
<StgValue><ssdm name="accum_V_3_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="10">
<![CDATA[
for.inc152.split:14 %accum_V_load = load i10 %accum_V_addr

]]></Node>
<StgValue><ssdm name="accum_V_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="10">
<![CDATA[
for.inc152.split:20 %accum_V_1_load = load i10 %accum_V_1_addr

]]></Node>
<StgValue><ssdm name="accum_V_1_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="10">
<![CDATA[
for.inc152.split:26 %accum_V_2_load = load i10 %accum_V_2_addr

]]></Node>
<StgValue><ssdm name="accum_V_2_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="10">
<![CDATA[
for.inc152.split:32 %accum_V_3_load = load i10 %accum_V_3_addr

]]></Node>
<StgValue><ssdm name="accum_V_3_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc152.split:34 %add_ln101 = add i7 %j_3, i7 4

]]></Node>
<StgValue><ssdm name="add_ln101"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc152.split:35 %store_ln101 = store i7 %add_ln101, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0">
<![CDATA[
for.inc155.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="7">
<![CDATA[
for.inc152.split:0 %empty = trunc i7 %j_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc152.split:1 %tmp_17_cast = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %i_6_read, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="tmp_17_cast"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
for.inc152.split:2 %tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %tmp_17_cast, i7 %j_3

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="12">
<![CDATA[
for.inc152.split:3 %zext_ln103 = zext i12 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln103"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152.split:4 %C_addr = getelementptr i16 %C, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="10">
<![CDATA[
for.inc152.split:14 %accum_V_load = load i10 %accum_V_addr

]]></Node>
<StgValue><ssdm name="accum_V_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
for.inc152.split:15 %store_ln103 = store i16 %accum_V_load, i12 %C_addr

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc152.split:16 %or_ln101 = or i6 %empty, i6 1

]]></Node>
<StgValue><ssdm name="or_ln101"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc152.split:17 %tmp_17 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %i_6_read, i6 %or_ln101

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="12">
<![CDATA[
for.inc152.split:18 %zext_ln103_2 = zext i12 %tmp_17

]]></Node>
<StgValue><ssdm name="zext_ln103_2"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152.split:19 %C_addr_1 = getelementptr i16 %C, i64 0, i64 %zext_ln103_2

]]></Node>
<StgValue><ssdm name="C_addr_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="10">
<![CDATA[
for.inc152.split:20 %accum_V_1_load = load i10 %accum_V_1_addr

]]></Node>
<StgValue><ssdm name="accum_V_1_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
for.inc152.split:21 %store_ln103 = store i16 %accum_V_1_load, i12 %C_addr_1

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="10">
<![CDATA[
for.inc152.split:26 %accum_V_2_load = load i10 %accum_V_2_addr

]]></Node>
<StgValue><ssdm name="accum_V_2_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="10">
<![CDATA[
for.inc152.split:32 %accum_V_3_load = load i10 %accum_V_3_addr

]]></Node>
<StgValue><ssdm name="accum_V_3_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc152.split:5 %specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln101"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc152.split:22 %or_ln101_1 = or i6 %empty, i6 2

]]></Node>
<StgValue><ssdm name="or_ln101_1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc152.split:23 %tmp_18 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %i_6_read, i6 %or_ln101_1

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="12">
<![CDATA[
for.inc152.split:24 %zext_ln103_3 = zext i12 %tmp_18

]]></Node>
<StgValue><ssdm name="zext_ln103_3"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152.split:25 %C_addr_2 = getelementptr i16 %C, i64 0, i64 %zext_ln103_3

]]></Node>
<StgValue><ssdm name="C_addr_2"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
for.inc152.split:27 %store_ln103 = store i16 %accum_V_2_load, i12 %C_addr_2

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc152.split:28 %or_ln101_2 = or i6 %empty, i6 3

]]></Node>
<StgValue><ssdm name="or_ln101_2"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc152.split:29 %tmp_19 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %i_6_read, i6 %or_ln101_2

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="12">
<![CDATA[
for.inc152.split:30 %zext_ln103_4 = zext i12 %tmp_19

]]></Node>
<StgValue><ssdm name="zext_ln103_4"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152.split:31 %C_addr_3 = getelementptr i16 %C, i64 0, i64 %zext_ln103_4

]]></Node>
<StgValue><ssdm name="C_addr_3"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
for.inc152.split:33 %store_ln103 = store i16 %accum_V_3_load, i12 %C_addr_3

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
for.inc152.split:36 %br_ln101 = br void %for.inc152

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
