

================================================================
== Vitis HLS Report for 'sobel_rgb_green_outline_fixed'
================================================================
* Date:           Tue Nov  4 16:59:31 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        ContourDetect_ver2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.080 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   153614|   153614|  1.536 ms|  1.536 ms|  153615|  153615|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- OUTER   |   153612|   153612|        15|          2|          2|  76800|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|    647|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    7|     230|    212|    -|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|     86|    -|
|Register         |        -|    -|     928|    288|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    9|    1158|   1233|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    4|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |mul_11s_11s_21_1_1_U5    |mul_11s_11s_21_1_1    |        0|   1|    0|    6|    0|
    |mul_41ns_43ns_56_3_1_U1  |mul_41ns_43ns_56_3_1  |        0|   6|  230|  147|    0|
    |mul_8ns_7ns_14_1_1_U2    |mul_8ns_7ns_14_1_1    |        0|   0|    0|   41|    0|
    |mux_2_1_8_1_1_U3         |mux_2_1_8_1_1         |        0|   0|    0|    9|    0|
    |mux_2_1_8_1_1_U4         |mux_2_1_8_1_1         |        0|   0|    0|    9|    0|
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |Total                    |                      |        0|   7|  230|  212|    0|
    +-------------------------+----------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_11s_11s_21s_21_4_1_U7   |mac_muladd_11s_11s_21s_21_4_1   |  i0 + i1 * i1|
    |mac_muladd_8ns_4ns_14ns_41_4_1_U6  |mac_muladd_8ns_4ns_14ns_41_4_1  |  i0 * i1 + i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    +----------------------------------------------------------------+----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                             Memory                             |                                   Module                                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------------------------------------------+----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_U  |sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   320|    8|     1|         2560|
    |sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_U    |sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   320|    8|     1|         2560|
    +----------------------------------------------------------------+----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                                           |                                                                            |        2|  0|   0|    0|   640|   16|     2|         5120|
    +----------------------------------------------------------------+----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln103_fu_566_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln46_1_fu_386_p2               |         +|   0|  0|  48|          41|          41|
    |add_ln74_fu_666_p2                 |         +|   0|  0|  11|          11|          11|
    |add_ln76_fu_537_p2                 |         +|   0|  0|  13|          10|          10|
    |add_ln78_fu_712_p2                 |         +|   0|  0|  11|          11|          11|
    |add_ln79_fu_555_p2                 |         +|   0|  0|  13|          10|          10|
    |col_1_fu_423_p2                    |         +|   0|  0|  39|          32|           1|
    |gx_fu_672_p2                       |         +|   0|  0|  11|          11|          11|
    |i_2_fu_278_p2                      |         +|   0|  0|  24|          17|           1|
    |gy_fu_718_p2                       |         -|   0|  0|  11|          11|          11|
    |sub_ln46_fu_372_p2                 |         -|   0|  0|  17|          14|          14|
    |sub_ln74_fu_630_p2                 |         -|   0|  0|  14|           9|           9|
    |sub_ln76_fu_660_p2                 |         -|   0|  0|  12|          11|          11|
    |sub_ln78_fu_702_p2                 |         -|   0|  0|  14|           9|           9|
    |sub_ln79_fu_696_p2                 |         -|   0|  0|  12|          11|          11|
    |and_ln73_fu_516_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_condition_329                   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state7_pp0_iter3_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state8_pp0_iter3_stage1  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state9_pp0_iter4_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op136_store_state9    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op138_store_state9    |       and|   0|  0|   2|           1|           1|
    |icmp_ln103_fu_561_p2               |      icmp|   0|  0|  39|          32|           9|
    |icmp_ln35_fu_272_p2                |      icmp|   0|  0|  24|          17|          17|
    |icmp_ln56_fu_462_p2                |      icmp|   0|  0|  38|          31|           1|
    |icmp_ln57_fu_486_p2                |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln73_fu_417_p2                |      icmp|   0|  0|  38|          31|           1|
    |icmp_ln84_fu_745_p2                |      icmp|   0|  0|  28|          21|          16|
    |ap_block_pp0                       |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001          |        or|   0|  0|   2|           1|           1|
    |col_2_fu_572_p3                    |    select|   0|  0|  32|           1|           1|
    |middle_3_fu_502_p3                 |    select|   0|  0|   8|           1|           8|
    |outB_1_fu_764_p3                   |    select|   0|  0|   8|           1|           1|
    |outB_2_fu_783_p3                   |    select|   0|  0|   8|           1|           8|
    |outG_1_fu_757_p3                   |    select|   0|  0|   8|           1|           2|
    |outG_2_fu_777_p3                   |    select|   0|  0|   8|           1|           8|
    |outR_1_fu_750_p3                   |    select|   0|  0|   8|           1|           1|
    |outR_2_fu_771_p3                   |    select|   0|  0|   8|           1|           8|
    |row_3_fu_579_p3                    |    select|   0|  0|  32|           1|          32|
    |top_3_fu_478_p3                    |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 647|         426|         297|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   17|         34|
    |col_fu_138               |   9|          2|   32|         64|
    |i_fu_134                 |   9|          2|   17|         34|
    |in_stream_TDATA_blk_n    |   9|          2|    1|          2|
    |out_stream_TDATA_blk_n   |   9|          2|    1|          2|
    |row_fu_142               |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  86|         19|  103|        207|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                   | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |B_reg_899                                                                  |   8|   0|    8|          0|
    |G_reg_905                                                                  |   8|   0|    8|          0|
    |R_reg_912                                                                  |   8|   0|    8|          0|
    |add_ln46_1_reg_930                                                         |  41|   0|   41|          0|
    |add_ln76_reg_994                                                           |  10|   0|   10|          0|
    |add_ln79_reg_999                                                           |  10|   0|   10|          0|
    |and_ln73_reg_987                                                           |   1|   0|    1|          0|
    |ap_CS_fsm                                                                  |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter1                                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                                                    |   1|   0|    1|          0|
    |col_1_reg_957                                                              |  32|   0|   32|          0|
    |col_fu_138                                                                 |  32|   0|   32|          0|
    |gray_1_fu_166                                                              |   8|   0|    8|          0|
    |gray_reg_967                                                               |   8|   0|    8|          0|
    |gx_reg_1004                                                                |  11|   0|   11|          0|
    |gy_reg_1009                                                                |  11|   0|   11|          0|
    |i_fu_134                                                                   |  17|   0|   17|          0|
    |icmp_ln35_reg_875                                                          |   1|   0|    1|          0|
    |icmp_ln73_reg_952                                                          |   1|   0|    1|          0|
    |in_pix_keep_V_reg_879                                                      |   3|   0|    3|          0|
    |in_pix_last_V_reg_894                                                      |   1|   0|    1|          0|
    |in_pix_strb_V_reg_884                                                      |   3|   0|    3|          0|
    |in_pix_user_V_reg_889                                                      |   1|   0|    1|          0|
    |middle_2_fu_162                                                            |   8|   0|    8|          0|
    |middle_3_reg_982                                                           |   8|   0|    8|          0|
    |mul_ln81_reg_1014                                                          |  21|   0|   21|          0|
    |p_0_0_010211419_fu_146                                                     |   8|   0|    8|          0|
    |p_0_0_01021_11421_fu_150                                                   |   8|   0|    8|          0|
    |p_0_0_01021_21423_fu_154                                                   |   8|   0|    8|          0|
    |row_fu_142                                                                 |  32|   0|   32|          0|
    |sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_addr_reg_940  |   9|   0|    9|          0|
    |sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_addr_reg_946    |   9|   0|    9|          0|
    |top_2_fu_158                                                               |   8|   0|    8|          0|
    |top_3_reg_975                                                              |   8|   0|    8|          0|
    |trunc_ln35_reg_963                                                         |   1|   0|    1|          0|
    |B_reg_899                                                                  |  64|  32|    8|          0|
    |G_reg_905                                                                  |  64|  32|    8|          0|
    |R_reg_912                                                                  |  64|  32|    8|          0|
    |and_ln73_reg_987                                                           |  64|  32|    1|          0|
    |icmp_ln35_reg_875                                                          |  64|  32|    1|          0|
    |in_pix_keep_V_reg_879                                                      |  64|  32|    3|          0|
    |in_pix_last_V_reg_894                                                      |  64|  32|    1|          0|
    |in_pix_strb_V_reg_884                                                      |  64|  32|    3|          0|
    |in_pix_user_V_reg_889                                                      |  64|  32|    1|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                      | 928| 288|  386|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+--------------+-------------------------------+--------------+
|     RTL Ports     | Dir | Bits|   Protocol   |         Source Object         |    C Type    |
+-------------------+-----+-----+--------------+-------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_none|  sobel_rgb_green_outline_fixed|  return value|
|ap_rst_n           |   in|    1|  ap_ctrl_none|  sobel_rgb_green_outline_fixed|  return value|
|in_stream_TVALID   |   in|    1|          axis|             in_stream_V_dest_V|       pointer|
|in_stream_TREADY   |  out|    1|          axis|             in_stream_V_dest_V|       pointer|
|in_stream_TDEST    |   in|    1|          axis|             in_stream_V_dest_V|       pointer|
|out_stream_TREADY  |   in|    1|          axis|            out_stream_V_dest_V|       pointer|
|out_stream_TVALID  |  out|    1|          axis|            out_stream_V_dest_V|       pointer|
|out_stream_TDEST   |  out|    1|          axis|            out_stream_V_dest_V|       pointer|
|in_stream_TDATA    |   in|   24|          axis|             in_stream_V_data_V|       pointer|
|in_stream_TKEEP    |   in|    3|          axis|             in_stream_V_keep_V|       pointer|
|in_stream_TSTRB    |   in|    3|          axis|             in_stream_V_strb_V|       pointer|
|in_stream_TUSER    |   in|    1|          axis|             in_stream_V_user_V|       pointer|
|in_stream_TLAST    |   in|    1|          axis|             in_stream_V_last_V|       pointer|
|in_stream_TID      |   in|    1|          axis|               in_stream_V_id_V|       pointer|
|out_stream_TDATA   |  out|   24|          axis|            out_stream_V_data_V|       pointer|
|out_stream_TKEEP   |  out|    3|          axis|            out_stream_V_keep_V|       pointer|
|out_stream_TSTRB   |  out|    3|          axis|            out_stream_V_strb_V|       pointer|
|out_stream_TUSER   |  out|    1|          axis|            out_stream_V_user_V|       pointer|
|out_stream_TLAST   |  out|    1|          axis|            out_stream_V_last_V|       pointer|
|out_stream_TID     |  out|    1|          axis|              out_stream_V_id_V|       pointer|
+-------------------+-----+-----+--------------+-------------------------------+--------------+

