{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1521034454275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1521034454275 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 14 14:34:14 2018 " "Processing started: Wed Mar 14 14:34:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1521034454275 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1521034454275 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tetris_DE1 -c Tetris_DE1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Tetris_DE1 -c Tetris_DE1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1521034454275 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1521034454634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ramdac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_ramdac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_RAMDAC-RTL " "Found design unit 1: VGA_RAMDAC-RTL" {  } { { "VGA_RAMDAC.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/VGA_RAMDAC.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521034455025 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_RAMDAC " "Found entity 1: VGA_RAMDAC" {  } { { "VGA_RAMDAC.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/VGA_RAMDAC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521034455025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521034455025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file vga_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_package " "Found design unit 1: vga_package" {  } { { "VGA_package.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/VGA_package.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521034455025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521034455025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_view.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tetris_view.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tetris_View-RTL " "Found design unit 1: Tetris_View-RTL" {  } { { "Tetris_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/Tetris_View.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521034455041 ""} { "Info" "ISGN_ENTITY_NAME" "1 Tetris_View " "Found entity 1: Tetris_View" {  } { { "Tetris_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/Tetris_View.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521034455041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521034455041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tetris_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tetris_Datapath-RTL " "Found design unit 1: Tetris_Datapath-RTL" {  } { { "Tetris_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/Tetris_Datapath.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521034455041 ""} { "Info" "ISGN_ENTITY_NAME" "1 Tetris_Datapath " "Found entity 1: Tetris_Datapath" {  } { { "Tetris_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/Tetris_Datapath.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521034455041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521034455041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tetris_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tetris_Controller-RTL " "Found design unit 1: Tetris_Controller-RTL" {  } { { "Tetris_Controller.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/Tetris_Controller.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521034455041 ""} { "Info" "ISGN_ENTITY_NAME" "1 Tetris_Controller " "Found entity 1: Tetris_Controller" {  } { { "Tetris_Controller.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/Tetris_Controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521034455041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521034455041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file tetris_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tetris_package " "Found design unit 1: tetris_package" {  } { { "tetris_package.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/tetris_package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521034455041 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 tetris_package-body " "Found design unit 2: tetris_package-body" {  } { { "tetris_package.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/tetris_package.vhd" 175 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521034455041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521034455041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/PLL.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521034455056 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521034455056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521034455056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_de1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tetris_de1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tetris_DE1-RTL " "Found design unit 1: Tetris_DE1-RTL" {  } { { "Tetris_DE1.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/Tetris_DE1.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521034455056 ""} { "Info" "ISGN_ENTITY_NAME" "1 Tetris_DE1 " "Found entity 1: Tetris_DE1" {  } { { "Tetris_DE1.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/Tetris_DE1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521034455056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521034455056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_framebuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_framebuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Framebuffer-RTL " "Found design unit 1: VGA_Framebuffer-RTL" {  } { { "VGA_Framebuffer.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/VGA_Framebuffer.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521034455056 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Framebuffer " "Found entity 1: VGA_Framebuffer" {  } { { "VGA_Framebuffer.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/VGA_Framebuffer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521034455056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521034455056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_timing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_timing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Timing-RTL " "Found design unit 1: VGA_Timing-RTL" {  } { { "VGA_Timing.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/VGA_Timing.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521034455056 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Timing " "Found entity 1: VGA_Timing" {  } { { "VGA_Timing.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/VGA_Timing.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521034455056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521034455056 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "SPRITE Tetris_DE1.vhd(171) " "VHDL error at Tetris_DE1.vhd(171): formal port or parameter \"SPRITE\" must have actual or default value" {  } { { "Tetris_DE1.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/Tetris_DE1.vhd" 171 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1521034455072 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "SPRITE Tetris_View.vhd(13) " "HDL error at Tetris_View.vhd(13): see declaration for object \"SPRITE\"" {  } { { "Tetris_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks/tetris-vhdl-master/Tetris_View.vhd" 13 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521034455072 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "556 " "Peak virtual memory: 556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521034455291 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 14 14:34:15 2018 " "Processing ended: Wed Mar 14 14:34:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521034455291 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521034455291 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521034455291 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1521034455291 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1521034455933 ""}
