// Seed: 2463026991
module module_0 ();
  assign id_1 = -1;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  module_0 modCall_1 ();
endmodule
module module_2;
  assign id_1 = {id_1};
  module_0 modCall_1 ();
  assign id_2 = id_2;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_5;
  final
    if (id_7);
    else id_13 <= id_11;
  assign id_13 = 1;
  reg  id_15;
  wire id_16;
  if (id_11) assign id_8.id_13 = id_10 == -1;
  else assign id_4 = 1;
  for (id_17 = 1 !== id_16; 1; id_8 = id_12) always_latch id_15 <= #1 -1;
  assign id_7 = -1;
  module_0 modCall_1 ();
endmodule : SymbolIdentifier
