# LRU_Cache_SImulator
This is a configurable simulator capable of handling operations of caches of varying sizes, block sizes, levels of associativity, replacement policies and write policies. The simulator operates trace files, similar to the one provided, that indicates memory access properties. Simulator configurations are provided in a separate configuration file. 
