
008_STD_DMA_WITH_MULTI_ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000d58  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000ee0  08000ee0  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08000ee0  08000ee0  00010ee0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000ee4  08000ee4  00010ee4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000010  20000000  08000ee8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020010  2**0
                  CONTENTS
  7 .bss          00000130  20000010  20000010  00020010  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20000140  20000140  00020010  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 10 .debug_info   000056e5  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00000f97  00000000  00000000  00025725  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000007b0  00000000  00000000  000266c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000708  00000000  00000000  00026e70  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00002937  00000000  00000000  00027578  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000284d  00000000  00000000  00029eaf  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0002c6fc  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002008  00000000  00000000  0002c778  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  0002e780  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000010 	.word	0x20000010
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000ec8 	.word	0x08000ec8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000014 	.word	0x20000014
 80001c4:	08000ec8 	.word	0x08000ec8

080001c8 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 80001d2:	2300      	movs	r3, #0
 80001d4:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 80001d6:	2300      	movs	r3, #0
 80001d8:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 80001da:	687b      	ldr	r3, [r7, #4]
 80001dc:	685b      	ldr	r3, [r3, #4]
 80001de:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 80001e0:	68fb      	ldr	r3, [r7, #12]
 80001e2:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80001e6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80001ea:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 80001ec:	683b      	ldr	r3, [r7, #0]
 80001ee:	791b      	ldrb	r3, [r3, #4]
 80001f0:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 80001f2:	683b      	ldr	r3, [r7, #0]
 80001f4:	681b      	ldr	r3, [r3, #0]
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 80001f6:	4313      	orrs	r3, r2
 80001f8:	68fa      	ldr	r2, [r7, #12]
 80001fa:	4313      	orrs	r3, r2
 80001fc:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 80001fe:	687b      	ldr	r3, [r7, #4]
 8000200:	68fa      	ldr	r2, [r7, #12]
 8000202:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8000204:	687b      	ldr	r3, [r7, #4]
 8000206:	689b      	ldr	r3, [r3, #8]
 8000208:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 800020a:	68fa      	ldr	r2, [r7, #12]
 800020c:	4b18      	ldr	r3, [pc, #96]	; (8000270 <ADC_Init+0xa8>)
 800020e:	4013      	ands	r3, r2
 8000210:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000212:	683b      	ldr	r3, [r7, #0]
 8000214:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000216:	683b      	ldr	r3, [r7, #0]
 8000218:	68db      	ldr	r3, [r3, #12]
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 800021a:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 800021c:	683b      	ldr	r3, [r7, #0]
 800021e:	689b      	ldr	r3, [r3, #8]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000220:	431a      	orrs	r2, r3
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8000222:	683b      	ldr	r3, [r7, #0]
 8000224:	795b      	ldrb	r3, [r3, #5]
 8000226:	005b      	lsls	r3, r3, #1
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000228:	4313      	orrs	r3, r2
 800022a:	68fa      	ldr	r2, [r7, #12]
 800022c:	4313      	orrs	r3, r2
 800022e:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8000230:	687b      	ldr	r3, [r7, #4]
 8000232:	68fa      	ldr	r2, [r7, #12]
 8000234:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800023a:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 800023c:	68fb      	ldr	r3, [r7, #12]
 800023e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000242:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8000244:	683b      	ldr	r3, [r7, #0]
 8000246:	7d1b      	ldrb	r3, [r3, #20]
 8000248:	3b01      	subs	r3, #1
 800024a:	b2da      	uxtb	r2, r3
 800024c:	7afb      	ldrb	r3, [r7, #11]
 800024e:	4313      	orrs	r3, r2
 8000250:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8000252:	7afb      	ldrb	r3, [r7, #11]
 8000254:	051b      	lsls	r3, r3, #20
 8000256:	68fa      	ldr	r2, [r7, #12]
 8000258:	4313      	orrs	r3, r2
 800025a:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	68fa      	ldr	r2, [r7, #12]
 8000260:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000262:	bf00      	nop
 8000264:	3714      	adds	r7, #20
 8000266:	46bd      	mov	sp, r7
 8000268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop
 8000270:	c0fff7fd 	.word	0xc0fff7fd

08000274 <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8000274:	b480      	push	{r7}
 8000276:	b085      	sub	sp, #20
 8000278:	af00      	add	r7, sp, #0
 800027a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0;
 800027c:	2300      	movs	r3, #0
 800027e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 8000280:	4b0e      	ldr	r3, [pc, #56]	; (80002bc <ADC_CommonInit+0x48>)
 8000282:	685b      	ldr	r3, [r3, #4]
 8000284:	60fb      	str	r3, [r7, #12]
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 8000286:	68fa      	ldr	r2, [r7, #12]
 8000288:	4b0d      	ldr	r3, [pc, #52]	; (80002c0 <ADC_CommonInit+0x4c>)
 800028a:	4013      	ands	r3, r2
 800028c:	60fb      	str	r3, [r7, #12]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 800028e:	687b      	ldr	r3, [r7, #4]
 8000290:	681a      	ldr	r2, [r3, #0]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	685b      	ldr	r3, [r3, #4]
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000296:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	689b      	ldr	r3, [r3, #8]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 800029c:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
 800029e:	687b      	ldr	r3, [r7, #4]
 80002a0:	68db      	ldr	r3, [r3, #12]
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 80002a2:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 80002a4:	68fa      	ldr	r2, [r7, #12]
 80002a6:	4313      	orrs	r3, r2
 80002a8:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 80002aa:	4a04      	ldr	r2, [pc, #16]	; (80002bc <ADC_CommonInit+0x48>)
 80002ac:	68fb      	ldr	r3, [r7, #12]
 80002ae:	6053      	str	r3, [r2, #4]
}
 80002b0:	bf00      	nop
 80002b2:	3714      	adds	r7, #20
 80002b4:	46bd      	mov	sp, r7
 80002b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ba:	4770      	bx	lr
 80002bc:	40012300 	.word	0x40012300
 80002c0:	fffc30e0 	.word	0xfffc30e0

080002c4 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 80002c4:	b480      	push	{r7}
 80002c6:	b083      	sub	sp, #12
 80002c8:	af00      	add	r7, sp, #0
 80002ca:	6078      	str	r0, [r7, #4]
 80002cc:	460b      	mov	r3, r1
 80002ce:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80002d0:	78fb      	ldrb	r3, [r7, #3]
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d006      	beq.n	80002e4 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	689b      	ldr	r3, [r3, #8]
 80002da:	f043 0201 	orr.w	r2, r3, #1
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 80002e2:	e005      	b.n	80002f0 <ADC_Cmd+0x2c>
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	689b      	ldr	r3, [r3, #8]
 80002e8:	f023 0201 	bic.w	r2, r3, #1
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	609a      	str	r2, [r3, #8]
}
 80002f0:	bf00      	nop
 80002f2:	370c      	adds	r7, #12
 80002f4:	46bd      	mov	sp, r7
 80002f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002fa:	4770      	bx	lr

080002fc <ADC_RegularChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 80002fc:	b480      	push	{r7}
 80002fe:	b085      	sub	sp, #20
 8000300:	af00      	add	r7, sp, #0
 8000302:	6078      	str	r0, [r7, #4]
 8000304:	4608      	mov	r0, r1
 8000306:	4611      	mov	r1, r2
 8000308:	461a      	mov	r2, r3
 800030a:	4603      	mov	r3, r0
 800030c:	70fb      	strb	r3, [r7, #3]
 800030e:	460b      	mov	r3, r1
 8000310:	70bb      	strb	r3, [r7, #2]
 8000312:	4613      	mov	r3, r2
 8000314:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8000316:	2300      	movs	r3, #0
 8000318:	60fb      	str	r3, [r7, #12]
 800031a:	2300      	movs	r3, #0
 800031c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 800031e:	78fb      	ldrb	r3, [r7, #3]
 8000320:	2b09      	cmp	r3, #9
 8000322:	d923      	bls.n	800036c <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8000324:	687b      	ldr	r3, [r7, #4]
 8000326:	68db      	ldr	r3, [r3, #12]
 8000328:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 800032a:	78fb      	ldrb	r3, [r7, #3]
 800032c:	f1a3 020a 	sub.w	r2, r3, #10
 8000330:	4613      	mov	r3, r2
 8000332:	005b      	lsls	r3, r3, #1
 8000334:	4413      	add	r3, r2
 8000336:	2207      	movs	r2, #7
 8000338:	fa02 f303 	lsl.w	r3, r2, r3
 800033c:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 800033e:	68bb      	ldr	r3, [r7, #8]
 8000340:	43db      	mvns	r3, r3
 8000342:	68fa      	ldr	r2, [r7, #12]
 8000344:	4013      	ands	r3, r2
 8000346:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8000348:	7879      	ldrb	r1, [r7, #1]
 800034a:	78fb      	ldrb	r3, [r7, #3]
 800034c:	f1a3 020a 	sub.w	r2, r3, #10
 8000350:	4613      	mov	r3, r2
 8000352:	005b      	lsls	r3, r3, #1
 8000354:	4413      	add	r3, r2
 8000356:	fa01 f303 	lsl.w	r3, r1, r3
 800035a:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 800035c:	68fa      	ldr	r2, [r7, #12]
 800035e:	68bb      	ldr	r3, [r7, #8]
 8000360:	4313      	orrs	r3, r2
 8000362:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	68fa      	ldr	r2, [r7, #12]
 8000368:	60da      	str	r2, [r3, #12]
 800036a:	e01e      	b.n	80003aa <ADC_RegularChannelConfig+0xae>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	691b      	ldr	r3, [r3, #16]
 8000370:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8000372:	78fa      	ldrb	r2, [r7, #3]
 8000374:	4613      	mov	r3, r2
 8000376:	005b      	lsls	r3, r3, #1
 8000378:	4413      	add	r3, r2
 800037a:	2207      	movs	r2, #7
 800037c:	fa02 f303 	lsl.w	r3, r2, r3
 8000380:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000382:	68bb      	ldr	r3, [r7, #8]
 8000384:	43db      	mvns	r3, r3
 8000386:	68fa      	ldr	r2, [r7, #12]
 8000388:	4013      	ands	r3, r2
 800038a:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 800038c:	7879      	ldrb	r1, [r7, #1]
 800038e:	78fa      	ldrb	r2, [r7, #3]
 8000390:	4613      	mov	r3, r2
 8000392:	005b      	lsls	r3, r3, #1
 8000394:	4413      	add	r3, r2
 8000396:	fa01 f303 	lsl.w	r3, r1, r3
 800039a:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 800039c:	68fa      	ldr	r2, [r7, #12]
 800039e:	68bb      	ldr	r3, [r7, #8]
 80003a0:	4313      	orrs	r3, r2
 80003a2:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	68fa      	ldr	r2, [r7, #12]
 80003a8:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 80003aa:	78bb      	ldrb	r3, [r7, #2]
 80003ac:	2b06      	cmp	r3, #6
 80003ae:	d821      	bhi.n	80003f4 <ADC_RegularChannelConfig+0xf8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80003b4:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 80003b6:	78bb      	ldrb	r3, [r7, #2]
 80003b8:	1e5a      	subs	r2, r3, #1
 80003ba:	4613      	mov	r3, r2
 80003bc:	009b      	lsls	r3, r3, #2
 80003be:	4413      	add	r3, r2
 80003c0:	221f      	movs	r2, #31
 80003c2:	fa02 f303 	lsl.w	r3, r2, r3
 80003c6:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80003c8:	68bb      	ldr	r3, [r7, #8]
 80003ca:	43db      	mvns	r3, r3
 80003cc:	68fa      	ldr	r2, [r7, #12]
 80003ce:	4013      	ands	r3, r2
 80003d0:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 80003d2:	78f9      	ldrb	r1, [r7, #3]
 80003d4:	78bb      	ldrb	r3, [r7, #2]
 80003d6:	1e5a      	subs	r2, r3, #1
 80003d8:	4613      	mov	r3, r2
 80003da:	009b      	lsls	r3, r3, #2
 80003dc:	4413      	add	r3, r2
 80003de:	fa01 f303 	lsl.w	r3, r1, r3
 80003e2:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80003e4:	68fa      	ldr	r2, [r7, #12]
 80003e6:	68bb      	ldr	r3, [r7, #8]
 80003e8:	4313      	orrs	r3, r2
 80003ea:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	68fa      	ldr	r2, [r7, #12]
 80003f0:	635a      	str	r2, [r3, #52]	; 0x34
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 80003f2:	e047      	b.n	8000484 <ADC_RegularChannelConfig+0x188>
  else if (Rank < 13)
 80003f4:	78bb      	ldrb	r3, [r7, #2]
 80003f6:	2b0c      	cmp	r3, #12
 80003f8:	d821      	bhi.n	800043e <ADC_RegularChannelConfig+0x142>
    tmpreg1 = ADCx->SQR2;
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003fe:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 8000400:	78bb      	ldrb	r3, [r7, #2]
 8000402:	1fda      	subs	r2, r3, #7
 8000404:	4613      	mov	r3, r2
 8000406:	009b      	lsls	r3, r3, #2
 8000408:	4413      	add	r3, r2
 800040a:	221f      	movs	r2, #31
 800040c:	fa02 f303 	lsl.w	r3, r2, r3
 8000410:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 8000412:	68bb      	ldr	r3, [r7, #8]
 8000414:	43db      	mvns	r3, r3
 8000416:	68fa      	ldr	r2, [r7, #12]
 8000418:	4013      	ands	r3, r2
 800041a:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 800041c:	78f9      	ldrb	r1, [r7, #3]
 800041e:	78bb      	ldrb	r3, [r7, #2]
 8000420:	1fda      	subs	r2, r3, #7
 8000422:	4613      	mov	r3, r2
 8000424:	009b      	lsls	r3, r3, #2
 8000426:	4413      	add	r3, r2
 8000428:	fa01 f303 	lsl.w	r3, r1, r3
 800042c:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 800042e:	68fa      	ldr	r2, [r7, #12]
 8000430:	68bb      	ldr	r3, [r7, #8]
 8000432:	4313      	orrs	r3, r2
 8000434:	60fb      	str	r3, [r7, #12]
    ADCx->SQR2 = tmpreg1;
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	68fa      	ldr	r2, [r7, #12]
 800043a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800043c:	e022      	b.n	8000484 <ADC_RegularChannelConfig+0x188>
    tmpreg1 = ADCx->SQR1;
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000442:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 8000444:	78bb      	ldrb	r3, [r7, #2]
 8000446:	f1a3 020d 	sub.w	r2, r3, #13
 800044a:	4613      	mov	r3, r2
 800044c:	009b      	lsls	r3, r3, #2
 800044e:	4413      	add	r3, r2
 8000450:	221f      	movs	r2, #31
 8000452:	fa02 f303 	lsl.w	r3, r2, r3
 8000456:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 8000458:	68bb      	ldr	r3, [r7, #8]
 800045a:	43db      	mvns	r3, r3
 800045c:	68fa      	ldr	r2, [r7, #12]
 800045e:	4013      	ands	r3, r2
 8000460:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8000462:	78f9      	ldrb	r1, [r7, #3]
 8000464:	78bb      	ldrb	r3, [r7, #2]
 8000466:	f1a3 020d 	sub.w	r2, r3, #13
 800046a:	4613      	mov	r3, r2
 800046c:	009b      	lsls	r3, r3, #2
 800046e:	4413      	add	r3, r2
 8000470:	fa01 f303 	lsl.w	r3, r1, r3
 8000474:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 8000476:	68fa      	ldr	r2, [r7, #12]
 8000478:	68bb      	ldr	r3, [r7, #8]
 800047a:	4313      	orrs	r3, r2
 800047c:	60fb      	str	r3, [r7, #12]
    ADCx->SQR1 = tmpreg1;
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	68fa      	ldr	r2, [r7, #12]
 8000482:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000484:	bf00      	nop
 8000486:	3714      	adds	r7, #20
 8000488:	46bd      	mov	sp, r7
 800048a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800048e:	4770      	bx	lr

08000490 <ADC_SoftwareStartConv>:
  * @brief  Enables the selected ADC software start conversion of the regular channels.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)
{
 8000490:	b480      	push	{r7}
 8000492:	b083      	sub	sp, #12
 8000494:	af00      	add	r7, sp, #0
 8000496:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	689b      	ldr	r3, [r3, #8]
 800049c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	609a      	str	r2, [r3, #8]
}
 80004a4:	bf00      	nop
 80004a6:	370c      	adds	r7, #12
 80004a8:	46bd      	mov	sp, r7
 80004aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ae:	4770      	bx	lr

080004b0 <ADC_DMACmd>:
  * @param  NewState: new state of the selected ADC DMA transfer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 80004b0:	b480      	push	{r7}
 80004b2:	b083      	sub	sp, #12
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
 80004b8:	460b      	mov	r3, r1
 80004ba:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80004bc:	78fb      	ldrb	r3, [r7, #3]
 80004be:	2b00      	cmp	r3, #0
 80004c0:	d006      	beq.n	80004d0 <ADC_DMACmd+0x20>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DMA;
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	689b      	ldr	r3, [r3, #8]
 80004c6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DMA);
  }
}
 80004ce:	e005      	b.n	80004dc <ADC_DMACmd+0x2c>
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DMA);
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	689b      	ldr	r3, [r3, #8]
 80004d4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	609a      	str	r2, [r3, #8]
}
 80004dc:	bf00      	nop
 80004de:	370c      	adds	r7, #12
 80004e0:	46bd      	mov	sp, r7
 80004e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e6:	4770      	bx	lr

080004e8 <ADC_DMARequestAfterLastTransferCmd>:
  * @param  NewState: new state of the selected ADC DMA request after last transfer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMARequestAfterLastTransferCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 80004e8:	b480      	push	{r7}
 80004ea:	b083      	sub	sp, #12
 80004ec:	af00      	add	r7, sp, #0
 80004ee:	6078      	str	r0, [r7, #4]
 80004f0:	460b      	mov	r3, r1
 80004f2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80004f4:	78fb      	ldrb	r3, [r7, #3]
 80004f6:	2b00      	cmp	r3, #0
 80004f8:	d006      	beq.n	8000508 <ADC_DMARequestAfterLastTransferCmd+0x20>
  {
    /* Enable the selected ADC DMA request after last transfer */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DDS;
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	689b      	ldr	r3, [r3, #8]
 80004fe:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC DMA request after last transfer */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DDS);
  }
}
 8000506:	e005      	b.n	8000514 <ADC_DMARequestAfterLastTransferCmd+0x2c>
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DDS);
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	689b      	ldr	r3, [r3, #8]
 800050c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	609a      	str	r2, [r3, #8]
}
 8000514:	bf00      	nop
 8000516:	370c      	adds	r7, #12
 8000518:	46bd      	mov	sp, r7
 800051a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800051e:	4770      	bx	lr

08000520 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 8000520:	b480      	push	{r7}
 8000522:	b085      	sub	sp, #20
 8000524:	af00      	add	r7, sp, #0
 8000526:	6078      	str	r0, [r7, #4]
 8000528:	460b      	mov	r3, r1
 800052a:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 800052c:	2300      	movs	r3, #0
 800052e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 8000530:	4b08      	ldr	r3, [pc, #32]	; (8000554 <DAC_SetChannel1Data+0x34>)
 8000532:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 8000534:	68fa      	ldr	r2, [r7, #12]
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	4413      	add	r3, r2
 800053a:	3308      	adds	r3, #8
 800053c:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800053e:	68fb      	ldr	r3, [r7, #12]
 8000540:	461a      	mov	r2, r3
 8000542:	887b      	ldrh	r3, [r7, #2]
 8000544:	6013      	str	r3, [r2, #0]
}
 8000546:	bf00      	nop
 8000548:	3714      	adds	r7, #20
 800054a:	46bd      	mov	sp, r7
 800054c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000550:	4770      	bx	lr
 8000552:	bf00      	nop
 8000554:	40007400 	.word	0x40007400

08000558 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8000558:	b480      	push	{r7}
 800055a:	b085      	sub	sp, #20
 800055c:	af00      	add	r7, sp, #0
 800055e:	6078      	str	r0, [r7, #4]
 8000560:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8000562:	2300      	movs	r3, #0
 8000564:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	681b      	ldr	r3, [r3, #0]
 800056a:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800056c:	68fa      	ldr	r2, [r7, #12]
 800056e:	4b25      	ldr	r3, [pc, #148]	; (8000604 <DMA_Init+0xac>)
 8000570:	4013      	ands	r3, r2
 8000572:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000574:	683b      	ldr	r3, [r7, #0]
 8000576:	681a      	ldr	r2, [r3, #0]
 8000578:	683b      	ldr	r3, [r7, #0]
 800057a:	68db      	ldr	r3, [r3, #12]
 800057c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800057e:	683b      	ldr	r3, [r7, #0]
 8000580:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000582:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000584:	683b      	ldr	r3, [r7, #0]
 8000586:	699b      	ldr	r3, [r3, #24]
 8000588:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800058a:	683b      	ldr	r3, [r7, #0]
 800058c:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800058e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000590:	683b      	ldr	r3, [r7, #0]
 8000592:	6a1b      	ldr	r3, [r3, #32]
 8000594:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000596:	683b      	ldr	r3, [r7, #0]
 8000598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800059a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800059c:	683b      	ldr	r3, [r7, #0]
 800059e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80005a0:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 80005a2:	683b      	ldr	r3, [r7, #0]
 80005a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80005a6:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 80005a8:	683b      	ldr	r3, [r7, #0]
 80005aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80005ac:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80005ae:	68fa      	ldr	r2, [r7, #12]
 80005b0:	4313      	orrs	r3, r2
 80005b2:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	68fa      	ldr	r2, [r7, #12]
 80005b8:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	695b      	ldr	r3, [r3, #20]
 80005be:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80005c0:	68fb      	ldr	r3, [r7, #12]
 80005c2:	f023 0307 	bic.w	r3, r3, #7
 80005c6:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 80005c8:	683b      	ldr	r3, [r7, #0]
 80005ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80005cc:	683b      	ldr	r3, [r7, #0]
 80005ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005d0:	4313      	orrs	r3, r2
 80005d2:	68fa      	ldr	r2, [r7, #12]
 80005d4:	4313      	orrs	r3, r2
 80005d6:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	68fa      	ldr	r2, [r7, #12]
 80005dc:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 80005de:	683b      	ldr	r3, [r7, #0]
 80005e0:	691a      	ldr	r2, [r3, #16]
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 80005e6:	683b      	ldr	r3, [r7, #0]
 80005e8:	685a      	ldr	r2, [r3, #4]
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 80005ee:	683b      	ldr	r3, [r7, #0]
 80005f0:	689a      	ldr	r2, [r3, #8]
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	60da      	str	r2, [r3, #12]
}
 80005f6:	bf00      	nop
 80005f8:	3714      	adds	r7, #20
 80005fa:	46bd      	mov	sp, r7
 80005fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop
 8000604:	f01c803f 	.word	0xf01c803f

08000608 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 8000608:	b480      	push	{r7}
 800060a:	b083      	sub	sp, #12
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
 8000610:	460b      	mov	r3, r1
 8000612:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000614:	78fb      	ldrb	r3, [r7, #3]
 8000616:	2b00      	cmp	r3, #0
 8000618:	d006      	beq.n	8000628 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	f043 0201 	orr.w	r2, r3, #1
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 8000626:	e005      	b.n	8000634 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	f023 0201 	bic.w	r2, r3, #1
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	601a      	str	r2, [r3, #0]
}
 8000634:	bf00      	nop
 8000636:	370c      	adds	r7, #12
 8000638:	46bd      	mov	sp, r7
 800063a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063e:	4770      	bx	lr

08000640 <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 8000640:	b480      	push	{r7}
 8000642:	b085      	sub	sp, #20
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 8000648:	2300      	movs	r3, #0
 800064a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	f003 0301 	and.w	r3, r3, #1
 8000654:	2b00      	cmp	r3, #0
 8000656:	d002      	beq.n	800065e <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 8000658:	2301      	movs	r3, #1
 800065a:	73fb      	strb	r3, [r7, #15]
 800065c:	e001      	b.n	8000662 <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 800065e:	2300      	movs	r3, #0
 8000660:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 8000662:	7bfb      	ldrb	r3, [r7, #15]
}
 8000664:	4618      	mov	r0, r3
 8000666:	3714      	adds	r7, #20
 8000668:	46bd      	mov	sp, r7
 800066a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066e:	4770      	bx	lr

08000670 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000670:	b480      	push	{r7}
 8000672:	b087      	sub	sp, #28
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
 8000678:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 800067a:	2300      	movs	r3, #0
 800067c:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 800067e:	2300      	movs	r3, #0
 8000680:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	4a15      	ldr	r2, [pc, #84]	; (80006dc <DMA_GetFlagStatus+0x6c>)
 8000686:	4293      	cmp	r3, r2
 8000688:	d802      	bhi.n	8000690 <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800068a:	4b15      	ldr	r3, [pc, #84]	; (80006e0 <DMA_GetFlagStatus+0x70>)
 800068c:	613b      	str	r3, [r7, #16]
 800068e:	e001      	b.n	8000694 <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000690:	4b14      	ldr	r3, [pc, #80]	; (80006e4 <DMA_GetFlagStatus+0x74>)
 8000692:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000694:	683b      	ldr	r3, [r7, #0]
 8000696:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800069a:	2b00      	cmp	r3, #0
 800069c:	d003      	beq.n	80006a6 <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 800069e:	693b      	ldr	r3, [r7, #16]
 80006a0:	685b      	ldr	r3, [r3, #4]
 80006a2:	60fb      	str	r3, [r7, #12]
 80006a4:	e002      	b.n	80006ac <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 80006a6:	693b      	ldr	r3, [r7, #16]
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 80006ac:	68fb      	ldr	r3, [r7, #12]
 80006ae:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80006b2:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80006b6:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 80006b8:	68fa      	ldr	r2, [r7, #12]
 80006ba:	683b      	ldr	r3, [r7, #0]
 80006bc:	4013      	ands	r3, r2
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d002      	beq.n	80006c8 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 80006c2:	2301      	movs	r3, #1
 80006c4:	75fb      	strb	r3, [r7, #23]
 80006c6:	e001      	b.n	80006cc <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 80006c8:	2300      	movs	r3, #0
 80006ca:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 80006cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80006ce:	4618      	mov	r0, r3
 80006d0:	371c      	adds	r7, #28
 80006d2:	46bd      	mov	sp, r7
 80006d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop
 80006dc:	4002640f 	.word	0x4002640f
 80006e0:	40026000 	.word	0x40026000
 80006e4:	40026400 	.word	0x40026400

080006e8 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 80006e8:	b480      	push	{r7}
 80006ea:	b085      	sub	sp, #20
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
 80006f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	4a10      	ldr	r2, [pc, #64]	; (8000738 <DMA_ClearFlag+0x50>)
 80006f6:	4293      	cmp	r3, r2
 80006f8:	d802      	bhi.n	8000700 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80006fa:	4b10      	ldr	r3, [pc, #64]	; (800073c <DMA_ClearFlag+0x54>)
 80006fc:	60fb      	str	r3, [r7, #12]
 80006fe:	e001      	b.n	8000704 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000700:	4b0f      	ldr	r3, [pc, #60]	; (8000740 <DMA_ClearFlag+0x58>)
 8000702:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000704:	683b      	ldr	r3, [r7, #0]
 8000706:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800070a:	2b00      	cmp	r3, #0
 800070c:	d007      	beq.n	800071e <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 800070e:	683b      	ldr	r3, [r7, #0]
 8000710:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000714:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000718:	68fa      	ldr	r2, [r7, #12]
 800071a:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 800071c:	e006      	b.n	800072c <DMA_ClearFlag+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 800071e:	683b      	ldr	r3, [r7, #0]
 8000720:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000724:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000728:	68fa      	ldr	r2, [r7, #12]
 800072a:	6093      	str	r3, [r2, #8]
}
 800072c:	bf00      	nop
 800072e:	3714      	adds	r7, #20
 8000730:	46bd      	mov	sp, r7
 8000732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000736:	4770      	bx	lr
 8000738:	4002640f 	.word	0x4002640f
 800073c:	40026000 	.word	0x40026000
 8000740:	40026400 	.word	0x40026400

08000744 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000744:	b480      	push	{r7}
 8000746:	b087      	sub	sp, #28
 8000748:	af00      	add	r7, sp, #0
 800074a:	6078      	str	r0, [r7, #4]
 800074c:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 800074e:	2300      	movs	r3, #0
 8000750:	617b      	str	r3, [r7, #20]
 8000752:	2300      	movs	r3, #0
 8000754:	613b      	str	r3, [r7, #16]
 8000756:	2300      	movs	r3, #0
 8000758:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800075a:	2300      	movs	r3, #0
 800075c:	617b      	str	r3, [r7, #20]
 800075e:	e076      	b.n	800084e <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000760:	2201      	movs	r2, #1
 8000762:	697b      	ldr	r3, [r7, #20]
 8000764:	fa02 f303 	lsl.w	r3, r2, r3
 8000768:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800076a:	683b      	ldr	r3, [r7, #0]
 800076c:	681a      	ldr	r2, [r3, #0]
 800076e:	693b      	ldr	r3, [r7, #16]
 8000770:	4013      	ands	r3, r2
 8000772:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000774:	68fa      	ldr	r2, [r7, #12]
 8000776:	693b      	ldr	r3, [r7, #16]
 8000778:	429a      	cmp	r2, r3
 800077a:	d165      	bne.n	8000848 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	681a      	ldr	r2, [r3, #0]
 8000780:	697b      	ldr	r3, [r7, #20]
 8000782:	005b      	lsls	r3, r3, #1
 8000784:	2103      	movs	r1, #3
 8000786:	fa01 f303 	lsl.w	r3, r1, r3
 800078a:	43db      	mvns	r3, r3
 800078c:	401a      	ands	r2, r3
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	681a      	ldr	r2, [r3, #0]
 8000796:	683b      	ldr	r3, [r7, #0]
 8000798:	791b      	ldrb	r3, [r3, #4]
 800079a:	4619      	mov	r1, r3
 800079c:	697b      	ldr	r3, [r7, #20]
 800079e:	005b      	lsls	r3, r3, #1
 80007a0:	fa01 f303 	lsl.w	r3, r1, r3
 80007a4:	431a      	orrs	r2, r3
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80007aa:	683b      	ldr	r3, [r7, #0]
 80007ac:	791b      	ldrb	r3, [r3, #4]
 80007ae:	2b01      	cmp	r3, #1
 80007b0:	d003      	beq.n	80007ba <GPIO_Init+0x76>
 80007b2:	683b      	ldr	r3, [r7, #0]
 80007b4:	791b      	ldrb	r3, [r3, #4]
 80007b6:	2b02      	cmp	r3, #2
 80007b8:	d12e      	bne.n	8000818 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	689a      	ldr	r2, [r3, #8]
 80007be:	697b      	ldr	r3, [r7, #20]
 80007c0:	005b      	lsls	r3, r3, #1
 80007c2:	2103      	movs	r1, #3
 80007c4:	fa01 f303 	lsl.w	r3, r1, r3
 80007c8:	43db      	mvns	r3, r3
 80007ca:	401a      	ands	r2, r3
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	689a      	ldr	r2, [r3, #8]
 80007d4:	683b      	ldr	r3, [r7, #0]
 80007d6:	795b      	ldrb	r3, [r3, #5]
 80007d8:	4619      	mov	r1, r3
 80007da:	697b      	ldr	r3, [r7, #20]
 80007dc:	005b      	lsls	r3, r3, #1
 80007de:	fa01 f303 	lsl.w	r3, r1, r3
 80007e2:	431a      	orrs	r2, r3
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	685a      	ldr	r2, [r3, #4]
 80007ec:	697b      	ldr	r3, [r7, #20]
 80007ee:	b29b      	uxth	r3, r3
 80007f0:	4619      	mov	r1, r3
 80007f2:	2301      	movs	r3, #1
 80007f4:	408b      	lsls	r3, r1
 80007f6:	43db      	mvns	r3, r3
 80007f8:	401a      	ands	r2, r3
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	685b      	ldr	r3, [r3, #4]
 8000802:	683a      	ldr	r2, [r7, #0]
 8000804:	7992      	ldrb	r2, [r2, #6]
 8000806:	4611      	mov	r1, r2
 8000808:	697a      	ldr	r2, [r7, #20]
 800080a:	b292      	uxth	r2, r2
 800080c:	fa01 f202 	lsl.w	r2, r1, r2
 8000810:	b292      	uxth	r2, r2
 8000812:	431a      	orrs	r2, r3
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	68da      	ldr	r2, [r3, #12]
 800081c:	697b      	ldr	r3, [r7, #20]
 800081e:	b29b      	uxth	r3, r3
 8000820:	005b      	lsls	r3, r3, #1
 8000822:	2103      	movs	r1, #3
 8000824:	fa01 f303 	lsl.w	r3, r1, r3
 8000828:	43db      	mvns	r3, r3
 800082a:	401a      	ands	r2, r3
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	68da      	ldr	r2, [r3, #12]
 8000834:	683b      	ldr	r3, [r7, #0]
 8000836:	79db      	ldrb	r3, [r3, #7]
 8000838:	4619      	mov	r1, r3
 800083a:	697b      	ldr	r3, [r7, #20]
 800083c:	005b      	lsls	r3, r3, #1
 800083e:	fa01 f303 	lsl.w	r3, r1, r3
 8000842:	431a      	orrs	r2, r3
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000848:	697b      	ldr	r3, [r7, #20]
 800084a:	3301      	adds	r3, #1
 800084c:	617b      	str	r3, [r7, #20]
 800084e:	697b      	ldr	r3, [r7, #20]
 8000850:	2b0f      	cmp	r3, #15
 8000852:	d985      	bls.n	8000760 <GPIO_Init+0x1c>
    }
  }
}
 8000854:	bf00      	nop
 8000856:	371c      	adds	r7, #28
 8000858:	46bd      	mov	sp, r7
 800085a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085e:	4770      	bx	lr

08000860 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000860:	b480      	push	{r7}
 8000862:	b083      	sub	sp, #12
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
 8000868:	460b      	mov	r3, r1
 800086a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800086c:	78fb      	ldrb	r3, [r7, #3]
 800086e:	2b00      	cmp	r3, #0
 8000870:	d006      	beq.n	8000880 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8000872:	490a      	ldr	r1, [pc, #40]	; (800089c <RCC_AHB1PeriphClockCmd+0x3c>)
 8000874:	4b09      	ldr	r3, [pc, #36]	; (800089c <RCC_AHB1PeriphClockCmd+0x3c>)
 8000876:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	4313      	orrs	r3, r2
 800087c:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 800087e:	e006      	b.n	800088e <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000880:	4906      	ldr	r1, [pc, #24]	; (800089c <RCC_AHB1PeriphClockCmd+0x3c>)
 8000882:	4b06      	ldr	r3, [pc, #24]	; (800089c <RCC_AHB1PeriphClockCmd+0x3c>)
 8000884:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	43db      	mvns	r3, r3
 800088a:	4013      	ands	r3, r2
 800088c:	630b      	str	r3, [r1, #48]	; 0x30
}
 800088e:	bf00      	nop
 8000890:	370c      	adds	r7, #12
 8000892:	46bd      	mov	sp, r7
 8000894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000898:	4770      	bx	lr
 800089a:	bf00      	nop
 800089c:	40023800 	.word	0x40023800

080008a0 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80008a0:	b480      	push	{r7}
 80008a2:	b083      	sub	sp, #12
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
 80008a8:	460b      	mov	r3, r1
 80008aa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80008ac:	78fb      	ldrb	r3, [r7, #3]
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d006      	beq.n	80008c0 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80008b2:	490a      	ldr	r1, [pc, #40]	; (80008dc <RCC_APB2PeriphClockCmd+0x3c>)
 80008b4:	4b09      	ldr	r3, [pc, #36]	; (80008dc <RCC_APB2PeriphClockCmd+0x3c>)
 80008b6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	4313      	orrs	r3, r2
 80008bc:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 80008be:	e006      	b.n	80008ce <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80008c0:	4906      	ldr	r1, [pc, #24]	; (80008dc <RCC_APB2PeriphClockCmd+0x3c>)
 80008c2:	4b06      	ldr	r3, [pc, #24]	; (80008dc <RCC_APB2PeriphClockCmd+0x3c>)
 80008c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	43db      	mvns	r3, r3
 80008ca:	4013      	ands	r3, r2
 80008cc:	644b      	str	r3, [r1, #68]	; 0x44
}
 80008ce:	bf00      	nop
 80008d0:	370c      	adds	r7, #12
 80008d2:	46bd      	mov	sp, r7
 80008d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d8:	4770      	bx	lr
 80008da:	bf00      	nop
 80008dc:	40023800 	.word	0x40023800

080008e0 <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 80008e0:	b480      	push	{r7}
 80008e2:	b083      	sub	sp, #12
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
 80008e8:	460b      	mov	r3, r1
 80008ea:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	887a      	ldrh	r2, [r7, #2]
 80008f0:	819a      	strh	r2, [r3, #12]
}
 80008f2:	bf00      	nop
 80008f4:	370c      	adds	r7, #12
 80008f6:	46bd      	mov	sp, r7
 80008f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fc:	4770      	bx	lr

080008fe <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 80008fe:	b480      	push	{r7}
 8000900:	b085      	sub	sp, #20
 8000902:	af00      	add	r7, sp, #0
 8000904:	6078      	str	r0, [r7, #4]
 8000906:	460b      	mov	r3, r1
 8000908:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 800090a:	2300      	movs	r3, #0
 800090c:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	891b      	ldrh	r3, [r3, #8]
 8000912:	b29a      	uxth	r2, r3
 8000914:	887b      	ldrh	r3, [r7, #2]
 8000916:	4013      	ands	r3, r2
 8000918:	b29b      	uxth	r3, r3
 800091a:	2b00      	cmp	r3, #0
 800091c:	d002      	beq.n	8000924 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 800091e:	2301      	movs	r3, #1
 8000920:	73fb      	strb	r3, [r7, #15]
 8000922:	e001      	b.n	8000928 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8000924:	2300      	movs	r3, #0
 8000926:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8000928:	7bfb      	ldrb	r3, [r7, #15]
}
 800092a:	4618      	mov	r0, r3
 800092c:	3714      	adds	r7, #20
 800092e:	46bd      	mov	sp, r7
 8000930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000934:	4770      	bx	lr
	...

08000938 <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 8000938:	b580      	push	{r7, lr}
 800093a:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 800093c:	4b38      	ldr	r3, [pc, #224]	; (8000a20 <Audio_MAL_IRQHandler+0xe8>)
 800093e:	681a      	ldr	r2, [r3, #0]
 8000940:	4b38      	ldr	r3, [pc, #224]	; (8000a24 <Audio_MAL_IRQHandler+0xec>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	4619      	mov	r1, r3
 8000946:	4610      	mov	r0, r2
 8000948:	f7ff fe92 	bl	8000670 <DMA_GetFlagStatus>
 800094c:	4603      	mov	r3, r0
 800094e:	2b00      	cmp	r3, #0
 8000950:	d064      	beq.n	8000a1c <Audio_MAL_IRQHandler+0xe4>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 8000952:	4b35      	ldr	r3, [pc, #212]	; (8000a28 <Audio_MAL_IRQHandler+0xf0>)
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	2b00      	cmp	r3, #0
 8000958:	d04c      	beq.n	80009f4 <Audio_MAL_IRQHandler+0xbc>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 800095a:	bf00      	nop
 800095c:	4b30      	ldr	r3, [pc, #192]	; (8000a20 <Audio_MAL_IRQHandler+0xe8>)
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	4618      	mov	r0, r3
 8000962:	f7ff fe6d 	bl	8000640 <DMA_GetCmdStatus>
 8000966:	4603      	mov	r3, r0
 8000968:	2b00      	cmp	r3, #0
 800096a:	d1f7      	bne.n	800095c <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 800096c:	4b2c      	ldr	r3, [pc, #176]	; (8000a20 <Audio_MAL_IRQHandler+0xe8>)
 800096e:	681a      	ldr	r2, [r3, #0]
 8000970:	4b2c      	ldr	r3, [pc, #176]	; (8000a24 <Audio_MAL_IRQHandler+0xec>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	4619      	mov	r1, r3
 8000976:	4610      	mov	r0, r2
 8000978:	f7ff feb6 	bl	80006e8 <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 800097c:	4b2b      	ldr	r3, [pc, #172]	; (8000a2c <Audio_MAL_IRQHandler+0xf4>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	461a      	mov	r2, r3
 8000982:	4b2b      	ldr	r3, [pc, #172]	; (8000a30 <Audio_MAL_IRQHandler+0xf8>)
 8000984:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 8000986:	4b28      	ldr	r3, [pc, #160]	; (8000a28 <Audio_MAL_IRQHandler+0xf0>)
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800098e:	4293      	cmp	r3, r2
 8000990:	bf28      	it	cs
 8000992:	4613      	movcs	r3, r2
 8000994:	4a26      	ldr	r2, [pc, #152]	; (8000a30 <Audio_MAL_IRQHandler+0xf8>)
 8000996:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 8000998:	4b21      	ldr	r3, [pc, #132]	; (8000a20 <Audio_MAL_IRQHandler+0xe8>)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	4924      	ldr	r1, [pc, #144]	; (8000a30 <Audio_MAL_IRQHandler+0xf8>)
 800099e:	4618      	mov	r0, r3
 80009a0:	f7ff fdda 	bl	8000558 <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 80009a4:	4b1e      	ldr	r3, [pc, #120]	; (8000a20 <Audio_MAL_IRQHandler+0xe8>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	2101      	movs	r1, #1
 80009aa:	4618      	mov	r0, r3
 80009ac:	f7ff fe2c 	bl	8000608 <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 80009b0:	4b1e      	ldr	r3, [pc, #120]	; (8000a2c <Audio_MAL_IRQHandler+0xf4>)
 80009b2:	681a      	ldr	r2, [r3, #0]
 80009b4:	4b1c      	ldr	r3, [pc, #112]	; (8000a28 <Audio_MAL_IRQHandler+0xf0>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80009bc:	d203      	bcs.n	80009c6 <Audio_MAL_IRQHandler+0x8e>
 80009be:	4b1a      	ldr	r3, [pc, #104]	; (8000a28 <Audio_MAL_IRQHandler+0xf0>)
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	005b      	lsls	r3, r3, #1
 80009c4:	e000      	b.n	80009c8 <Audio_MAL_IRQHandler+0x90>
 80009c6:	4b1b      	ldr	r3, [pc, #108]	; (8000a34 <Audio_MAL_IRQHandler+0xfc>)
 80009c8:	4413      	add	r3, r2
 80009ca:	4a18      	ldr	r2, [pc, #96]	; (8000a2c <Audio_MAL_IRQHandler+0xf4>)
 80009cc:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 80009ce:	4b16      	ldr	r3, [pc, #88]	; (8000a28 <Audio_MAL_IRQHandler+0xf0>)
 80009d0:	681a      	ldr	r2, [r3, #0]
 80009d2:	4b15      	ldr	r3, [pc, #84]	; (8000a28 <Audio_MAL_IRQHandler+0xf0>)
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80009da:	428b      	cmp	r3, r1
 80009dc:	bf28      	it	cs
 80009de:	460b      	movcs	r3, r1
 80009e0:	1ad3      	subs	r3, r2, r3
 80009e2:	4a11      	ldr	r2, [pc, #68]	; (8000a28 <Audio_MAL_IRQHandler+0xf0>)
 80009e4:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 80009e6:	4b0e      	ldr	r3, [pc, #56]	; (8000a20 <Audio_MAL_IRQHandler+0xe8>)
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	2101      	movs	r1, #1
 80009ec:	4618      	mov	r0, r3
 80009ee:	f7ff fe0b 	bl	8000608 <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 80009f2:	e013      	b.n	8000a1c <Audio_MAL_IRQHandler+0xe4>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 80009f4:	4b0a      	ldr	r3, [pc, #40]	; (8000a20 <Audio_MAL_IRQHandler+0xe8>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	2100      	movs	r1, #0
 80009fa:	4618      	mov	r0, r3
 80009fc:	f7ff fe04 	bl	8000608 <DMA_Cmd>
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 8000a00:	4b07      	ldr	r3, [pc, #28]	; (8000a20 <Audio_MAL_IRQHandler+0xe8>)
 8000a02:	681a      	ldr	r2, [r3, #0]
 8000a04:	4b07      	ldr	r3, [pc, #28]	; (8000a24 <Audio_MAL_IRQHandler+0xec>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4610      	mov	r0, r2
 8000a0c:	f7ff fe6c 	bl	80006e8 <DMA_ClearFlag>
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 8000a10:	4b06      	ldr	r3, [pc, #24]	; (8000a2c <Audio_MAL_IRQHandler+0xf4>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	2100      	movs	r1, #0
 8000a16:	4618      	mov	r0, r3
 8000a18:	f000 f914 	bl	8000c44 <EVAL_AUDIO_TransferComplete_CallBack>
}
 8000a1c:	bf00      	nop
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	20000008 	.word	0x20000008
 8000a24:	2000000c 	.word	0x2000000c
 8000a28:	20000000 	.word	0x20000000
 8000a2c:	20000040 	.word	0x20000040
 8000a30:	20000080 	.word	0x20000080
 8000a34:	0001fffe 	.word	0x0001fffe

08000a38 <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8000a3c:	f7ff ff7c 	bl	8000938 <Audio_MAL_IRQHandler>
}
 8000a40:	bf00      	nop
 8000a42:	bd80      	pop	{r7, pc}

08000a44 <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 8000a44:	b580      	push	{r7, lr}
 8000a46:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8000a48:	f7ff ff76 	bl	8000938 <Audio_MAL_IRQHandler>
}
 8000a4c:	bf00      	nop
 8000a4e:	bd80      	pop	{r7, pc}

08000a50 <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 8000a54:	2102      	movs	r1, #2
 8000a56:	480d      	ldr	r0, [pc, #52]	; (8000a8c <SPI3_IRQHandler+0x3c>)
 8000a58:	f7ff ff51 	bl	80008fe <SPI_I2S_GetFlagStatus>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d011      	beq.n	8000a86 <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 8000a62:	4b0b      	ldr	r3, [pc, #44]	; (8000a90 <SPI3_IRQHandler+0x40>)
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	2b02      	cmp	r3, #2
 8000a68:	d106      	bne.n	8000a78 <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 8000a6a:	f000 f8f6 	bl	8000c5a <EVAL_AUDIO_GetSampleCallBack>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	4619      	mov	r1, r3
 8000a72:	2004      	movs	r0, #4
 8000a74:	f7ff fd54 	bl	8000520 <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 8000a78:	f000 f8ef 	bl	8000c5a <EVAL_AUDIO_GetSampleCallBack>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	4619      	mov	r1, r3
 8000a80:	4802      	ldr	r0, [pc, #8]	; (8000a8c <SPI3_IRQHandler+0x3c>)
 8000a82:	f7ff ff2d 	bl	80008e0 <SPI_I2S_SendData>
  }
}
 8000a86:	bf00      	nop
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	bf00      	nop
 8000a8c:	40003c00 	.word	0x40003c00
 8000a90:	20000004 	.word	0x20000004

08000a94 <gpio_for_adc_cfg>:
uint16_t adc_value[5] = {0,0};



void gpio_for_adc_cfg()
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	af00      	add	r7, sp, #0
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8000a98:	2101      	movs	r1, #1
 8000a9a:	2004      	movs	r0, #4
 8000a9c:	f7ff fee0 	bl	8000860 <RCC_AHB1PeriphClockCmd>
	gpio_for_adc.GPIO_Mode = GPIO_Mode_AN;
 8000aa0:	4b0a      	ldr	r3, [pc, #40]	; (8000acc <gpio_for_adc_cfg+0x38>)
 8000aa2:	2203      	movs	r2, #3
 8000aa4:	711a      	strb	r2, [r3, #4]
	gpio_for_adc.GPIO_OType = GPIO_OType_PP;
 8000aa6:	4b09      	ldr	r3, [pc, #36]	; (8000acc <gpio_for_adc_cfg+0x38>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	719a      	strb	r2, [r3, #6]
	gpio_for_adc.GPIO_Pin = GPIO_Pin_0 |GPIO_Pin_1;
 8000aac:	4b07      	ldr	r3, [pc, #28]	; (8000acc <gpio_for_adc_cfg+0x38>)
 8000aae:	2203      	movs	r2, #3
 8000ab0:	601a      	str	r2, [r3, #0]
	gpio_for_adc.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000ab2:	4b06      	ldr	r3, [pc, #24]	; (8000acc <gpio_for_adc_cfg+0x38>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	71da      	strb	r2, [r3, #7]
	gpio_for_adc.GPIO_Speed = GPIO_Speed_100MHz;
 8000ab8:	4b04      	ldr	r3, [pc, #16]	; (8000acc <gpio_for_adc_cfg+0x38>)
 8000aba:	2203      	movs	r2, #3
 8000abc:	715a      	strb	r2, [r3, #5]
	GPIO_Init(GPIOC, &gpio_for_adc);
 8000abe:	4903      	ldr	r1, [pc, #12]	; (8000acc <gpio_for_adc_cfg+0x38>)
 8000ac0:	4803      	ldr	r0, [pc, #12]	; (8000ad0 <gpio_for_adc_cfg+0x3c>)
 8000ac2:	f7ff fe3f 	bl	8000744 <GPIO_Init>



}
 8000ac6:	bf00      	nop
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	bf00      	nop
 8000acc:	200000bc 	.word	0x200000bc
 8000ad0:	40020800 	.word	0x40020800

08000ad4 <adc_cfg_for_dma>:

void adc_cfg_for_dma()
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	af00      	add	r7, sp, #0
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC3, ENABLE);
 8000ad8:	2101      	movs	r1, #1
 8000ada:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000ade:	f7ff fedf 	bl	80008a0 <RCC_APB2PeriphClockCmd>

	 adc_for_dma_common.ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 8000ae2:	4b20      	ldr	r3, [pc, #128]	; (8000b64 <adc_cfg_for_dma+0x90>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	609a      	str	r2, [r3, #8]
	 adc_for_dma_common.ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_20Cycles;
 8000ae8:	4b1e      	ldr	r3, [pc, #120]	; (8000b64 <adc_cfg_for_dma+0x90>)
 8000aea:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 8000aee:	60da      	str	r2, [r3, #12]
     adc_for_dma_common.ADC_Mode = ADC_Mode_Independent;
 8000af0:	4b1c      	ldr	r3, [pc, #112]	; (8000b64 <adc_cfg_for_dma+0x90>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	601a      	str	r2, [r3, #0]
	 adc_for_dma_common.ADC_Prescaler = ADC_Prescaler_Div8;
 8000af6:	4b1b      	ldr	r3, [pc, #108]	; (8000b64 <adc_cfg_for_dma+0x90>)
 8000af8:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000afc:	605a      	str	r2, [r3, #4]
	ADC_CommonInit(&adc_for_dma_common);
 8000afe:	4819      	ldr	r0, [pc, #100]	; (8000b64 <adc_cfg_for_dma+0x90>)
 8000b00:	f7ff fbb8 	bl	8000274 <ADC_CommonInit>

	adc_for_dma.ADC_ContinuousConvMode = ENABLE;
 8000b04:	4b18      	ldr	r3, [pc, #96]	; (8000b68 <adc_cfg_for_dma+0x94>)
 8000b06:	2201      	movs	r2, #1
 8000b08:	715a      	strb	r2, [r3, #5]
	adc_for_dma.ADC_NbrOfConversion = 2;
 8000b0a:	4b17      	ldr	r3, [pc, #92]	; (8000b68 <adc_cfg_for_dma+0x94>)
 8000b0c:	2202      	movs	r2, #2
 8000b0e:	751a      	strb	r2, [r3, #20]
	adc_for_dma.ADC_Resolution = ADC_Resolution_12b;
 8000b10:	4b15      	ldr	r3, [pc, #84]	; (8000b68 <adc_cfg_for_dma+0x94>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	601a      	str	r2, [r3, #0]
	adc_for_dma.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 8000b16:	4b14      	ldr	r3, [pc, #80]	; (8000b68 <adc_cfg_for_dma+0x94>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	609a      	str	r2, [r3, #8]
	adc_for_dma.ADC_ExternalTrigConv = 0;
 8000b1c:	4b12      	ldr	r3, [pc, #72]	; (8000b68 <adc_cfg_for_dma+0x94>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	60da      	str	r2, [r3, #12]
	adc_for_dma.ADC_ScanConvMode = ENABLE;
 8000b22:	4b11      	ldr	r3, [pc, #68]	; (8000b68 <adc_cfg_for_dma+0x94>)
 8000b24:	2201      	movs	r2, #1
 8000b26:	711a      	strb	r2, [r3, #4]
	ADC_Init(ADC3, &adc_for_dma);
 8000b28:	490f      	ldr	r1, [pc, #60]	; (8000b68 <adc_cfg_for_dma+0x94>)
 8000b2a:	4810      	ldr	r0, [pc, #64]	; (8000b6c <adc_cfg_for_dma+0x98>)
 8000b2c:	f7ff fb4c 	bl	80001c8 <ADC_Init>
    ADC_Cmd(ADC3, ENABLE);
 8000b30:	2101      	movs	r1, #1
 8000b32:	480e      	ldr	r0, [pc, #56]	; (8000b6c <adc_cfg_for_dma+0x98>)
 8000b34:	f7ff fbc6 	bl	80002c4 <ADC_Cmd>
    ADC_DMARequestAfterLastTransferCmd(ADC3, ENABLE);
 8000b38:	2101      	movs	r1, #1
 8000b3a:	480c      	ldr	r0, [pc, #48]	; (8000b6c <adc_cfg_for_dma+0x98>)
 8000b3c:	f7ff fcd4 	bl	80004e8 <ADC_DMARequestAfterLastTransferCmd>
    ADC_RegularChannelConfig(ADC3, ADC_Channel_10, 1, ADC_SampleTime_56Cycles);
 8000b40:	2303      	movs	r3, #3
 8000b42:	2201      	movs	r2, #1
 8000b44:	210a      	movs	r1, #10
 8000b46:	4809      	ldr	r0, [pc, #36]	; (8000b6c <adc_cfg_for_dma+0x98>)
 8000b48:	f7ff fbd8 	bl	80002fc <ADC_RegularChannelConfig>
    ADC_RegularChannelConfig(ADC3, ADC_Channel_11, 2, ADC_SampleTime_56Cycles);
 8000b4c:	2303      	movs	r3, #3
 8000b4e:	2202      	movs	r2, #2
 8000b50:	210b      	movs	r1, #11
 8000b52:	4806      	ldr	r0, [pc, #24]	; (8000b6c <adc_cfg_for_dma+0x98>)
 8000b54:	f7ff fbd2 	bl	80002fc <ADC_RegularChannelConfig>
    ADC_DMACmd(ADC3, ENABLE);
 8000b58:	2101      	movs	r1, #1
 8000b5a:	4804      	ldr	r0, [pc, #16]	; (8000b6c <adc_cfg_for_dma+0x98>)
 8000b5c:	f7ff fca8 	bl	80004b0 <ADC_DMACmd>

}
 8000b60:	bf00      	nop
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	20000130 	.word	0x20000130
 8000b68:	200000c4 	.word	0x200000c4
 8000b6c:	40012200 	.word	0x40012200

08000b70 <dma_with_adc_cfg>:

void dma_with_adc_cfg()
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	af00      	add	r7, sp, #0
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA2, ENABLE);
 8000b74:	2101      	movs	r1, #1
 8000b76:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8000b7a:	f7ff fe71 	bl	8000860 <RCC_AHB1PeriphClockCmd>
	dma_with_adc.DMA_BufferSize = 2;
 8000b7e:	4b1e      	ldr	r3, [pc, #120]	; (8000bf8 <dma_with_adc_cfg+0x88>)
 8000b80:	2202      	movs	r2, #2
 8000b82:	611a      	str	r2, [r3, #16]
	dma_with_adc.DMA_Channel = DMA_Channel_2;
 8000b84:	4b1c      	ldr	r3, [pc, #112]	; (8000bf8 <dma_with_adc_cfg+0x88>)
 8000b86:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8000b8a:	601a      	str	r2, [r3, #0]
	dma_with_adc.DMA_DIR = DMA_DIR_PeripheralToMemory;
 8000b8c:	4b1a      	ldr	r3, [pc, #104]	; (8000bf8 <dma_with_adc_cfg+0x88>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	60da      	str	r2, [r3, #12]
	dma_with_adc.DMA_Priority = DMA_Priority_VeryHigh;
 8000b92:	4b19      	ldr	r3, [pc, #100]	; (8000bf8 <dma_with_adc_cfg+0x88>)
 8000b94:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000b98:	629a      	str	r2, [r3, #40]	; 0x28
	dma_with_adc.DMA_PeripheralBaseAddr = (uint32_t)(&ADC3->DR);
 8000b9a:	4b17      	ldr	r3, [pc, #92]	; (8000bf8 <dma_with_adc_cfg+0x88>)
 8000b9c:	4a17      	ldr	r2, [pc, #92]	; (8000bfc <dma_with_adc_cfg+0x8c>)
 8000b9e:	605a      	str	r2, [r3, #4]
	dma_with_adc.DMA_Memory0BaseAddr = (uint32_t)(&adc_value);
 8000ba0:	4a17      	ldr	r2, [pc, #92]	; (8000c00 <dma_with_adc_cfg+0x90>)
 8000ba2:	4b15      	ldr	r3, [pc, #84]	; (8000bf8 <dma_with_adc_cfg+0x88>)
 8000ba4:	609a      	str	r2, [r3, #8]

	dma_with_adc.DMA_FIFOMode = DMA_FIFOMode_Enable;
 8000ba6:	4b14      	ldr	r3, [pc, #80]	; (8000bf8 <dma_with_adc_cfg+0x88>)
 8000ba8:	2204      	movs	r2, #4
 8000baa:	62da      	str	r2, [r3, #44]	; 0x2c
	dma_with_adc.DMA_FIFOThreshold = DMA_FIFOThreshold_1QuarterFull;
 8000bac:	4b12      	ldr	r3, [pc, #72]	; (8000bf8 <dma_with_adc_cfg+0x88>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	631a      	str	r2, [r3, #48]	; 0x30
	dma_with_adc.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 8000bb2:	4b11      	ldr	r3, [pc, #68]	; (8000bf8 <dma_with_adc_cfg+0x88>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	635a      	str	r2, [r3, #52]	; 0x34
	dma_with_adc.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 8000bb8:	4b0f      	ldr	r3, [pc, #60]	; (8000bf8 <dma_with_adc_cfg+0x88>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	639a      	str	r2, [r3, #56]	; 0x38
	dma_with_adc.DMA_Mode = DMA_Mode_Circular;
 8000bbe:	4b0e      	ldr	r3, [pc, #56]	; (8000bf8 <dma_with_adc_cfg+0x88>)
 8000bc0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000bc4:	625a      	str	r2, [r3, #36]	; 0x24
	dma_with_adc.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
 8000bc6:	4b0c      	ldr	r3, [pc, #48]	; (8000bf8 <dma_with_adc_cfg+0x88>)
 8000bc8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000bcc:	621a      	str	r2, [r3, #32]
	dma_with_adc.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
 8000bce:	4b0a      	ldr	r3, [pc, #40]	; (8000bf8 <dma_with_adc_cfg+0x88>)
 8000bd0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000bd4:	61da      	str	r2, [r3, #28]
	dma_with_adc.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8000bd6:	4b08      	ldr	r3, [pc, #32]	; (8000bf8 <dma_with_adc_cfg+0x88>)
 8000bd8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000bdc:	619a      	str	r2, [r3, #24]
	dma_with_adc.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8000bde:	4b06      	ldr	r3, [pc, #24]	; (8000bf8 <dma_with_adc_cfg+0x88>)
 8000be0:	2200      	movs	r2, #0
 8000be2:	615a      	str	r2, [r3, #20]

	DMA_Init(DMA2_Stream0, &dma_with_adc);
 8000be4:	4904      	ldr	r1, [pc, #16]	; (8000bf8 <dma_with_adc_cfg+0x88>)
 8000be6:	4807      	ldr	r0, [pc, #28]	; (8000c04 <dma_with_adc_cfg+0x94>)
 8000be8:	f7ff fcb6 	bl	8000558 <DMA_Init>

	DMA_Cmd(DMA2_Stream0, ENABLE);
 8000bec:	2101      	movs	r1, #1
 8000bee:	4805      	ldr	r0, [pc, #20]	; (8000c04 <dma_with_adc_cfg+0x94>)
 8000bf0:	f7ff fd0a 	bl	8000608 <DMA_Cmd>
}
 8000bf4:	bf00      	nop
 8000bf6:	bd80      	pop	{r7, pc}
 8000bf8:	200000f4 	.word	0x200000f4
 8000bfc:	4001224c 	.word	0x4001224c
 8000c00:	2000002c 	.word	0x2000002c
 8000c04:	40026410 	.word	0x40026410

08000c08 <main>:




int main(void)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	af00      	add	r7, sp, #0

gpio_for_adc_cfg();
 8000c0c:	f7ff ff42 	bl	8000a94 <gpio_for_adc_cfg>
adc_cfg_for_dma();
 8000c10:	f7ff ff60 	bl	8000ad4 <adc_cfg_for_dma>
dma_with_adc_cfg();
 8000c14:	f7ff ffac 	bl	8000b70 <dma_with_adc_cfg>


ADC_SoftwareStartConv(ADC3);
 8000c18:	4806      	ldr	r0, [pc, #24]	; (8000c34 <main+0x2c>)
 8000c1a:	f7ff fc39 	bl	8000490 <ADC_SoftwareStartConv>

  while (1)
  {
adc1 = adc_value[0];
 8000c1e:	4b06      	ldr	r3, [pc, #24]	; (8000c38 <main+0x30>)
 8000c20:	881b      	ldrh	r3, [r3, #0]
 8000c22:	461a      	mov	r2, r3
 8000c24:	4b05      	ldr	r3, [pc, #20]	; (8000c3c <main+0x34>)
 8000c26:	601a      	str	r2, [r3, #0]
adc2 = adc_value[1];
 8000c28:	4b03      	ldr	r3, [pc, #12]	; (8000c38 <main+0x30>)
 8000c2a:	885b      	ldrh	r3, [r3, #2]
 8000c2c:	461a      	mov	r2, r3
 8000c2e:	4b04      	ldr	r3, [pc, #16]	; (8000c40 <main+0x38>)
 8000c30:	601a      	str	r2, [r3, #0]
adc1 = adc_value[0];
 8000c32:	e7f4      	b.n	8000c1e <main+0x16>
 8000c34:	40012200 	.word	0x40012200
 8000c38:	2000002c 	.word	0x2000002c
 8000c3c:	20000038 	.word	0x20000038
 8000c40:	2000003c 	.word	0x2000003c

08000c44 <EVAL_AUDIO_TransferComplete_CallBack>:

/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size){
 8000c44:	b480      	push	{r7}
 8000c46:	b083      	sub	sp, #12
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
 8000c4c:	6039      	str	r1, [r7, #0]
  /* TODO, implement your code here */
  return;
 8000c4e:	bf00      	nop
}
 8000c50:	370c      	adds	r7, #12
 8000c52:	46bd      	mov	sp, r7
 8000c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c58:	4770      	bx	lr

08000c5a <EVAL_AUDIO_GetSampleCallBack>:

/*
 * Callback used by stm324xg_eval_audio_codec.c.
 * Refer to stm324xg_eval_audio_codec.h for more info.
 */
uint16_t EVAL_AUDIO_GetSampleCallBack(void){
 8000c5a:	b480      	push	{r7}
 8000c5c:	af00      	add	r7, sp, #0
  /* TODO, implement your code here */
  return -1;
 8000c5e:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8000c62:	4618      	mov	r0, r3
 8000c64:	46bd      	mov	sp, r7
 8000c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6a:	4770      	bx	lr

08000c6c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000c6c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ca4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000c70:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000c72:	e003      	b.n	8000c7c <LoopCopyDataInit>

08000c74 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000c74:	4b0c      	ldr	r3, [pc, #48]	; (8000ca8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000c76:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000c78:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000c7a:	3104      	adds	r1, #4

08000c7c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000c7c:	480b      	ldr	r0, [pc, #44]	; (8000cac <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000c7e:	4b0c      	ldr	r3, [pc, #48]	; (8000cb0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000c80:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000c82:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000c84:	d3f6      	bcc.n	8000c74 <CopyDataInit>
  ldr  r2, =_sbss
 8000c86:	4a0b      	ldr	r2, [pc, #44]	; (8000cb4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000c88:	e002      	b.n	8000c90 <LoopFillZerobss>

08000c8a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000c8a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000c8c:	f842 3b04 	str.w	r3, [r2], #4

08000c90 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000c90:	4b09      	ldr	r3, [pc, #36]	; (8000cb8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000c92:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000c94:	d3f9      	bcc.n	8000c8a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000c96:	f000 f841 	bl	8000d1c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c9a:	f000 f8f1 	bl	8000e80 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c9e:	f7ff ffb3 	bl	8000c08 <main>
  bx  lr    
 8000ca2:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000ca4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000ca8:	08000ee8 	.word	0x08000ee8
  ldr  r0, =_sdata
 8000cac:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000cb0:	20000010 	.word	0x20000010
  ldr  r2, =_sbss
 8000cb4:	20000010 	.word	0x20000010
  ldr  r3, = _ebss
 8000cb8:	20000140 	.word	0x20000140

08000cbc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000cbc:	e7fe      	b.n	8000cbc <ADC_IRQHandler>

08000cbe <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000cbe:	b480      	push	{r7}
 8000cc0:	af00      	add	r7, sp, #0
}
 8000cc2:	bf00      	nop
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cca:	4770      	bx	lr

08000ccc <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000cd0:	e7fe      	b.n	8000cd0 <HardFault_Handler+0x4>

08000cd2 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000cd2:	b480      	push	{r7}
 8000cd4:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8000cd6:	e7fe      	b.n	8000cd6 <MemManage_Handler+0x4>

08000cd8 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000cdc:	e7fe      	b.n	8000cdc <BusFault_Handler+0x4>

08000cde <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000cde:	b480      	push	{r7}
 8000ce0:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000ce2:	e7fe      	b.n	8000ce2 <UsageFault_Handler+0x4>

08000ce4 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	af00      	add	r7, sp, #0
}
 8000ce8:	bf00      	nop
 8000cea:	46bd      	mov	sp, r7
 8000cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf0:	4770      	bx	lr

08000cf2 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000cf2:	b480      	push	{r7}
 8000cf4:	af00      	add	r7, sp, #0
}
 8000cf6:	bf00      	nop
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfe:	4770      	bx	lr

08000d00 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000d00:	b480      	push	{r7}
 8000d02:	af00      	add	r7, sp, #0
}
 8000d04:	bf00      	nop
 8000d06:	46bd      	mov	sp, r7
 8000d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0c:	4770      	bx	lr

08000d0e <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000d0e:	b480      	push	{r7}
 8000d10:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 8000d12:	bf00      	nop
 8000d14:	46bd      	mov	sp, r7
 8000d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1a:	4770      	bx	lr

08000d1c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d20:	4a16      	ldr	r2, [pc, #88]	; (8000d7c <SystemInit+0x60>)
 8000d22:	4b16      	ldr	r3, [pc, #88]	; (8000d7c <SystemInit+0x60>)
 8000d24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d28:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d2c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000d30:	4a13      	ldr	r2, [pc, #76]	; (8000d80 <SystemInit+0x64>)
 8000d32:	4b13      	ldr	r3, [pc, #76]	; (8000d80 <SystemInit+0x64>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	f043 0301 	orr.w	r3, r3, #1
 8000d3a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000d3c:	4b10      	ldr	r3, [pc, #64]	; (8000d80 <SystemInit+0x64>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000d42:	4a0f      	ldr	r2, [pc, #60]	; (8000d80 <SystemInit+0x64>)
 8000d44:	4b0e      	ldr	r3, [pc, #56]	; (8000d80 <SystemInit+0x64>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000d4c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d50:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000d52:	4b0b      	ldr	r3, [pc, #44]	; (8000d80 <SystemInit+0x64>)
 8000d54:	4a0b      	ldr	r2, [pc, #44]	; (8000d84 <SystemInit+0x68>)
 8000d56:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000d58:	4a09      	ldr	r2, [pc, #36]	; (8000d80 <SystemInit+0x64>)
 8000d5a:	4b09      	ldr	r3, [pc, #36]	; (8000d80 <SystemInit+0x64>)
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d62:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000d64:	4b06      	ldr	r3, [pc, #24]	; (8000d80 <SystemInit+0x64>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8000d6a:	f000 f80d 	bl	8000d88 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000d6e:	4b03      	ldr	r3, [pc, #12]	; (8000d7c <SystemInit+0x60>)
 8000d70:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000d74:	609a      	str	r2, [r3, #8]
#endif
}
 8000d76:	bf00      	nop
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	e000ed00 	.word	0xe000ed00
 8000d80:	40023800 	.word	0x40023800
 8000d84:	24003010 	.word	0x24003010

08000d88 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	b083      	sub	sp, #12
 8000d8c:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	607b      	str	r3, [r7, #4]
 8000d92:	2300      	movs	r3, #0
 8000d94:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8000d96:	4a36      	ldr	r2, [pc, #216]	; (8000e70 <SetSysClock+0xe8>)
 8000d98:	4b35      	ldr	r3, [pc, #212]	; (8000e70 <SetSysClock+0xe8>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000da0:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8000da2:	4b33      	ldr	r3, [pc, #204]	; (8000e70 <SetSysClock+0xe8>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000daa:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	3301      	adds	r3, #1
 8000db0:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8000db2:	683b      	ldr	r3, [r7, #0]
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d103      	bne.n	8000dc0 <SetSysClock+0x38>
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000dbe:	d1f0      	bne.n	8000da2 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000dc0:	4b2b      	ldr	r3, [pc, #172]	; (8000e70 <SetSysClock+0xe8>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d002      	beq.n	8000dd2 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8000dcc:	2301      	movs	r3, #1
 8000dce:	603b      	str	r3, [r7, #0]
 8000dd0:	e001      	b.n	8000dd6 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	2b01      	cmp	r3, #1
 8000dda:	d142      	bne.n	8000e62 <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000ddc:	4a24      	ldr	r2, [pc, #144]	; (8000e70 <SetSysClock+0xe8>)
 8000dde:	4b24      	ldr	r3, [pc, #144]	; (8000e70 <SetSysClock+0xe8>)
 8000de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000de2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000de6:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 8000de8:	4a22      	ldr	r2, [pc, #136]	; (8000e74 <SetSysClock+0xec>)
 8000dea:	4b22      	ldr	r3, [pc, #136]	; (8000e74 <SetSysClock+0xec>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000df2:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000df4:	4a1e      	ldr	r2, [pc, #120]	; (8000e70 <SetSysClock+0xe8>)
 8000df6:	4b1e      	ldr	r3, [pc, #120]	; (8000e70 <SetSysClock+0xe8>)
 8000df8:	689b      	ldr	r3, [r3, #8]
 8000dfa:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8000dfc:	4a1c      	ldr	r2, [pc, #112]	; (8000e70 <SetSysClock+0xe8>)
 8000dfe:	4b1c      	ldr	r3, [pc, #112]	; (8000e70 <SetSysClock+0xe8>)
 8000e00:	689b      	ldr	r3, [r3, #8]
 8000e02:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000e06:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8000e08:	4a19      	ldr	r2, [pc, #100]	; (8000e70 <SetSysClock+0xe8>)
 8000e0a:	4b19      	ldr	r3, [pc, #100]	; (8000e70 <SetSysClock+0xe8>)
 8000e0c:	689b      	ldr	r3, [r3, #8]
 8000e0e:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8000e12:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8000e14:	4b16      	ldr	r3, [pc, #88]	; (8000e70 <SetSysClock+0xe8>)
 8000e16:	4a18      	ldr	r2, [pc, #96]	; (8000e78 <SetSysClock+0xf0>)
 8000e18:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8000e1a:	4a15      	ldr	r2, [pc, #84]	; (8000e70 <SetSysClock+0xe8>)
 8000e1c:	4b14      	ldr	r3, [pc, #80]	; (8000e70 <SetSysClock+0xe8>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000e24:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000e26:	bf00      	nop
 8000e28:	4b11      	ldr	r3, [pc, #68]	; (8000e70 <SetSysClock+0xe8>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d0f9      	beq.n	8000e28 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8000e34:	4b11      	ldr	r3, [pc, #68]	; (8000e7c <SetSysClock+0xf4>)
 8000e36:	f240 6205 	movw	r2, #1541	; 0x605
 8000e3a:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000e3c:	4a0c      	ldr	r2, [pc, #48]	; (8000e70 <SetSysClock+0xe8>)
 8000e3e:	4b0c      	ldr	r3, [pc, #48]	; (8000e70 <SetSysClock+0xe8>)
 8000e40:	689b      	ldr	r3, [r3, #8]
 8000e42:	f023 0303 	bic.w	r3, r3, #3
 8000e46:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8000e48:	4a09      	ldr	r2, [pc, #36]	; (8000e70 <SetSysClock+0xe8>)
 8000e4a:	4b09      	ldr	r3, [pc, #36]	; (8000e70 <SetSysClock+0xe8>)
 8000e4c:	689b      	ldr	r3, [r3, #8]
 8000e4e:	f043 0302 	orr.w	r3, r3, #2
 8000e52:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8000e54:	bf00      	nop
 8000e56:	4b06      	ldr	r3, [pc, #24]	; (8000e70 <SetSysClock+0xe8>)
 8000e58:	689b      	ldr	r3, [r3, #8]
 8000e5a:	f003 030c 	and.w	r3, r3, #12
 8000e5e:	2b08      	cmp	r3, #8
 8000e60:	d1f9      	bne.n	8000e56 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8000e62:	bf00      	nop
 8000e64:	370c      	adds	r7, #12
 8000e66:	46bd      	mov	sp, r7
 8000e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6c:	4770      	bx	lr
 8000e6e:	bf00      	nop
 8000e70:	40023800 	.word	0x40023800
 8000e74:	40007000 	.word	0x40007000
 8000e78:	07405408 	.word	0x07405408
 8000e7c:	40023c00 	.word	0x40023c00

08000e80 <__libc_init_array>:
 8000e80:	b570      	push	{r4, r5, r6, lr}
 8000e82:	4e0d      	ldr	r6, [pc, #52]	; (8000eb8 <__libc_init_array+0x38>)
 8000e84:	4c0d      	ldr	r4, [pc, #52]	; (8000ebc <__libc_init_array+0x3c>)
 8000e86:	1ba4      	subs	r4, r4, r6
 8000e88:	10a4      	asrs	r4, r4, #2
 8000e8a:	2500      	movs	r5, #0
 8000e8c:	42a5      	cmp	r5, r4
 8000e8e:	d109      	bne.n	8000ea4 <__libc_init_array+0x24>
 8000e90:	4e0b      	ldr	r6, [pc, #44]	; (8000ec0 <__libc_init_array+0x40>)
 8000e92:	4c0c      	ldr	r4, [pc, #48]	; (8000ec4 <__libc_init_array+0x44>)
 8000e94:	f000 f818 	bl	8000ec8 <_init>
 8000e98:	1ba4      	subs	r4, r4, r6
 8000e9a:	10a4      	asrs	r4, r4, #2
 8000e9c:	2500      	movs	r5, #0
 8000e9e:	42a5      	cmp	r5, r4
 8000ea0:	d105      	bne.n	8000eae <__libc_init_array+0x2e>
 8000ea2:	bd70      	pop	{r4, r5, r6, pc}
 8000ea4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000ea8:	4798      	blx	r3
 8000eaa:	3501      	adds	r5, #1
 8000eac:	e7ee      	b.n	8000e8c <__libc_init_array+0xc>
 8000eae:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000eb2:	4798      	blx	r3
 8000eb4:	3501      	adds	r5, #1
 8000eb6:	e7f2      	b.n	8000e9e <__libc_init_array+0x1e>
 8000eb8:	08000ee0 	.word	0x08000ee0
 8000ebc:	08000ee0 	.word	0x08000ee0
 8000ec0:	08000ee0 	.word	0x08000ee0
 8000ec4:	08000ee4 	.word	0x08000ee4

08000ec8 <_init>:
 8000ec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000eca:	bf00      	nop
 8000ecc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000ece:	bc08      	pop	{r3}
 8000ed0:	469e      	mov	lr, r3
 8000ed2:	4770      	bx	lr

08000ed4 <_fini>:
 8000ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ed6:	bf00      	nop
 8000ed8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000eda:	bc08      	pop	{r3}
 8000edc:	469e      	mov	lr, r3
 8000ede:	4770      	bx	lr
