{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1443768872227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1443768872228 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 02 02:54:32 2015 " "Processing started: Fri Oct 02 02:54:32 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1443768872228 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1443768872228 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off EggTimer -c EggTimer " "Command: quartus_drc --read_settings_files=off --write_settings_files=off EggTimer -c EggTimer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1443768872228 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EggTimer.sdc " "Synopsys Design Constraints File file not found: 'EggTimer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1443768872648 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1443768872649 ""}
{ "Critical Warning" "WDRC_NO_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains 2 34 " "(High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 34 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " TimerController:fsm\|state\[1\] " "Node  \"TimerController:fsm\|state\[1\]\"" {  } { { "verilog_files/TimerController.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/TimerController.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 379 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872776 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " r0\[3\] " "Node  \"r0\[3\]\"" {  } { { "verilog_files/OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoard.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 407 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872776 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " TimerController:fsm\|state\[0\] " "Node  \"TimerController:fsm\|state\[0\]\"" {  } { { "verilog_files/TimerController.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/TimerController.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 378 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872776 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " TimerController:fsm\|state\[3\] " "Node  \"TimerController:fsm\|state\[3\]\"" {  } { { "verilog_files/TimerController.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/TimerController.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 381 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872776 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " TimerController:fsm\|state\[2\] " "Node  \"TimerController:fsm\|state\[2\]\"" {  } { { "verilog_files/TimerController.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/TimerController.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 380 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872776 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " r0\[1\] " "Node  \"r0\[1\]\"" {  } { { "verilog_files/OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoard.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 390 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872776 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " r0\[0\] " "Node  \"r0\[0\]\"" {  } { { "verilog_files/OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoard.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 406 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872776 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " timeStore\[0\] " "Node  \"timeStore\[0\]\"" {  } { { "verilog_files/OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoard.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 404 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872776 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " timeStore\[1\] " "Node  \"timeStore\[1\]\"" {  } { { "verilog_files/OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoard.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 403 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872776 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " r0\[2\] " "Node  \"r0\[2\]\"" {  } { { "verilog_files/OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoard.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 389 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872776 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " timeStore\[2\] " "Node  \"timeStore\[2\]\"" {  } { { "verilog_files/OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoard.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 402 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872776 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " timeStore\[3\] " "Node  \"timeStore\[3\]\"" {  } { { "verilog_files/OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoard.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 401 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872776 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " r3\[3\] " "Node  \"r3\[3\]\"" {  } { { "verilog_files/OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoard.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 419 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872776 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " r1\[3\] " "Node  \"r1\[3\]\"" {  } { { "verilog_files/OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoard.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 411 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872776 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " r1\[2\] " "Node  \"r1\[2\]\"" {  } { { "verilog_files/OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoard.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 410 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872776 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " timeStore\[6\] " "Node  \"timeStore\[6\]\"" {  } { { "verilog_files/OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoard.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 398 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872776 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " r1\[0\] " "Node  \"r1\[0\]\"" {  } { { "verilog_files/OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoard.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 408 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872776 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " timeStore\[4\] " "Node  \"timeStore\[4\]\"" {  } { { "verilog_files/OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoard.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872776 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " r1\[1\] " "Node  \"r1\[1\]\"" {  } { { "verilog_files/OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoard.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 409 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872776 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " timeStore\[5\] " "Node  \"timeStore\[5\]\"" {  } { { "verilog_files/OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoard.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 399 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872776 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " r2\[0\] " "Node  \"r2\[0\]\"" {  } { { "verilog_files/OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoard.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 412 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872776 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " timeStore\[8\] " "Node  \"timeStore\[8\]\"" {  } { { "verilog_files/OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoard.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 397 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872776 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " r2\[1\] " "Node  \"r2\[1\]\"" {  } { { "verilog_files/OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoard.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 413 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872776 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " timeStore\[9\] " "Node  \"timeStore\[9\]\"" {  } { { "verilog_files/OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoard.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 396 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872776 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " r2\[3\] " "Node  \"r2\[3\]\"" {  } { { "verilog_files/OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoard.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 415 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872776 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " timeStore\[11\] " "Node  \"timeStore\[11\]\"" {  } { { "verilog_files/OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoard.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 394 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872776 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " r2\[2\] " "Node  \"r2\[2\]\"" {  } { { "verilog_files/OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoard.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 414 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872776 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " timeStore\[10\] " "Node  \"timeStore\[10\]\"" {  } { { "verilog_files/OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoard.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 395 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872776 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " r3\[0\] " "Node  \"r3\[0\]\"" {  } { { "verilog_files/OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoard.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 416 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872776 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " timeStore\[12\] " "Node  \"timeStore\[12\]\"" {  } { { "verilog_files/OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoard.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 393 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872776 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1443768872776 ""}  } {  } 1 308060 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1443768872776 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 2 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 2 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " divideClock:dvd\|clk_out " "Node  \"divideClock:dvd\|clk_out\"" {  } { { "verilog_files/divideClock.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/divideClock.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 376 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872780 ""} { "Warning" "WDRC_NODES_WARNING" " divideClock:ledrclock\|clk_out " "Node  \"divideClock:ledrclock\|clk_out\"" {  } { { "verilog_files/divideClock.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/divideClock.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 329 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872780 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1443768872780 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 14 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 14 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " CLOCK_50~clkctrl " "Node  \"CLOCK_50~clkctrl\"" {  } { { "verilog_files/OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoard.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 2900 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872781 ""} { "Info" "IDRC_NODES_INFO" " divideClock:ledrclock\|lpm_divide:Mod0\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[25\]~38 " "Node  \"divideClock:ledrclock\|lpm_divide:Mod0\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[25\]~38\"" {  } { { "db/alt_u_div_o5f.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/db/alt_u_div_o5f.tdf" 111 23 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 1382 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872781 ""} { "Info" "IDRC_NODES_INFO" " divideClock:ledrclock\|lpm_divide:Mod0\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[26\]~40 " "Node  \"divideClock:ledrclock\|lpm_divide:Mod0\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[26\]~40\"" {  } { { "db/alt_u_div_o5f.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/db/alt_u_div_o5f.tdf" 116 23 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 1464 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872781 ""} { "Info" "IDRC_NODES_INFO" " divideClock:ledrclock\|lpm_divide:Mod0\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[26\]~40 " "Node  \"divideClock:ledrclock\|lpm_divide:Mod0\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[26\]~40\"" {  } { { "db/alt_u_div_o5f.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/db/alt_u_div_o5f.tdf" 121 23 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 1528 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872781 ""} { "Info" "IDRC_NODES_INFO" " divideClock:ledrclock\|lpm_divide:Mod0\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[26\]~40 " "Node  \"divideClock:ledrclock\|lpm_divide:Mod0\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[26\]~40\"" {  } { { "db/alt_u_div_o5f.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/db/alt_u_div_o5f.tdf" 126 23 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 1593 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872781 ""} { "Info" "IDRC_NODES_INFO" " divideClock:ledrclock\|lpm_divide:Mod0\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[26\]~40 " "Node  \"divideClock:ledrclock\|lpm_divide:Mod0\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[26\]~40\"" {  } { { "db/alt_u_div_o5f.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/db/alt_u_div_o5f.tdf" 131 23 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 1663 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872781 ""} { "Info" "IDRC_NODES_INFO" " divideClock:ledrclock\|lpm_divide:Mod0\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[26\]~40 " "Node  \"divideClock:ledrclock\|lpm_divide:Mod0\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[26\]~40\"" {  } { { "db/alt_u_div_o5f.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/db/alt_u_div_o5f.tdf" 136 23 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 1736 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872781 ""} { "Info" "IDRC_NODES_INFO" " divideClock:ledrclock\|lpm_divide:Mod0\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[26\]~40 " "Node  \"divideClock:ledrclock\|lpm_divide:Mod0\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[26\]~40\"" {  } { { "db/alt_u_div_o5f.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/db/alt_u_div_o5f.tdf" 146 23 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 1812 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872781 ""} { "Info" "IDRC_NODES_INFO" " divideClock:dvd\|lpm_divide:Mod0\|lpm_divide_58m:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_25_result_int\[26\]~38 " "Node  \"divideClock:dvd\|lpm_divide:Mod0\|lpm_divide_58m:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_25_result_int\[26\]~38\"" {  } { { "db/alt_u_div_q5f.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/db/alt_u_div_q5f.tdf" 116 23 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 2017 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872781 ""} { "Info" "IDRC_NODES_INFO" " divideClock:dvd\|lpm_divide:Mod0\|lpm_divide_58m:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_26_result_int\[27\]~40 " "Node  \"divideClock:dvd\|lpm_divide:Mod0\|lpm_divide_58m:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_26_result_int\[27\]~40\"" {  } { { "db/alt_u_div_q5f.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/db/alt_u_div_q5f.tdf" 121 23 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 2099 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872781 ""} { "Info" "IDRC_NODES_INFO" " divideClock:dvd\|lpm_divide:Mod0\|lpm_divide_58m:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_27_result_int\[27\]~40 " "Node  \"divideClock:dvd\|lpm_divide:Mod0\|lpm_divide_58m:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_27_result_int\[27\]~40\"" {  } { { "db/alt_u_div_q5f.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/db/alt_u_div_q5f.tdf" 126 23 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 2167 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872781 ""} { "Info" "IDRC_NODES_INFO" " divideClock:dvd\|lpm_divide:Mod0\|lpm_divide_58m:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_28_result_int\[27\]~40 " "Node  \"divideClock:dvd\|lpm_divide:Mod0\|lpm_divide_58m:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_28_result_int\[27\]~40\"" {  } { { "db/alt_u_div_q5f.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/db/alt_u_div_q5f.tdf" 131 23 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 2237 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872781 ""} { "Info" "IDRC_NODES_INFO" " divideClock:dvd\|lpm_divide:Mod0\|lpm_divide_58m:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_29_result_int\[27\]~40 " "Node  \"divideClock:dvd\|lpm_divide:Mod0\|lpm_divide_58m:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_29_result_int\[27\]~40\"" {  } { { "db/alt_u_div_q5f.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/db/alt_u_div_q5f.tdf" 136 23 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 2310 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872781 ""} { "Info" "IDRC_NODES_INFO" " divideClock:dvd\|lpm_divide:Mod0\|lpm_divide_58m:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_30_result_int\[27\]~40 " "Node  \"divideClock:dvd\|lpm_divide:Mod0\|lpm_divide_58m:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_30_result_int\[27\]~40\"" {  } { { "db/alt_u_div_q5f.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/db/alt_u_div_q5f.tdf" 146 23 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 2386 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872781 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1443768872781 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " divideClock:dvd\|lpm_divide:Mod0\|lpm_divide_58m:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_29_result_int\[27\]~40 " "Node  \"divideClock:dvd\|lpm_divide:Mod0\|lpm_divide_58m:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_29_result_int\[27\]~40\"" {  } { { "db/alt_u_div_q5f.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/db/alt_u_div_q5f.tdf" 136 23 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 2310 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872784 ""} { "Info" "IDRC_NODES_INFO" " divideClock:dvd\|lpm_divide:Mod0\|lpm_divide_58m:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_28_result_int\[27\]~40 " "Node  \"divideClock:dvd\|lpm_divide:Mod0\|lpm_divide_58m:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_28_result_int\[27\]~40\"" {  } { { "db/alt_u_div_q5f.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/db/alt_u_div_q5f.tdf" 131 23 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 2237 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872784 ""} { "Info" "IDRC_NODES_INFO" " divideClock:dvd\|lpm_divide:Mod0\|lpm_divide_58m:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_26_result_int\[27\]~40 " "Node  \"divideClock:dvd\|lpm_divide:Mod0\|lpm_divide_58m:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_26_result_int\[27\]~40\"" {  } { { "db/alt_u_div_q5f.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/db/alt_u_div_q5f.tdf" 121 23 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 2099 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872784 ""} { "Info" "IDRC_NODES_INFO" " divideClock:dvd\|lpm_divide:Mod0\|lpm_divide_58m:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_27_result_int\[27\]~40 " "Node  \"divideClock:dvd\|lpm_divide:Mod0\|lpm_divide_58m:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_27_result_int\[27\]~40\"" {  } { { "db/alt_u_div_q5f.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/db/alt_u_div_q5f.tdf" 126 23 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 2167 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872784 ""} { "Info" "IDRC_NODES_INFO" " divideClock:ledrclock\|lpm_divide:Mod0\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[26\]~40 " "Node  \"divideClock:ledrclock\|lpm_divide:Mod0\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[26\]~40\"" {  } { { "db/alt_u_div_o5f.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/db/alt_u_div_o5f.tdf" 131 23 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 1663 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872784 ""} { "Info" "IDRC_NODES_INFO" " divideClock:ledrclock\|lpm_divide:Mod0\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[26\]~40 " "Node  \"divideClock:ledrclock\|lpm_divide:Mod0\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[26\]~40\"" {  } { { "db/alt_u_div_o5f.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/db/alt_u_div_o5f.tdf" 126 23 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 1593 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872784 ""} { "Info" "IDRC_NODES_INFO" " divideClock:ledrclock\|lpm_divide:Mod0\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[26\]~40 " "Node  \"divideClock:ledrclock\|lpm_divide:Mod0\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[26\]~40\"" {  } { { "db/alt_u_div_o5f.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/db/alt_u_div_o5f.tdf" 121 23 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 1528 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872784 ""} { "Info" "IDRC_NODES_INFO" " divideClock:ledrclock\|lpm_divide:Mod0\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[26\]~40 " "Node  \"divideClock:ledrclock\|lpm_divide:Mod0\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[26\]~40\"" {  } { { "db/alt_u_div_o5f.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/db/alt_u_div_o5f.tdf" 136 23 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 1736 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872784 ""} { "Info" "IDRC_NODES_INFO" " divideClock:ledrclock\|lpm_divide:Mod0\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[26\]~40 " "Node  \"divideClock:ledrclock\|lpm_divide:Mod0\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[26\]~40\"" {  } { { "db/alt_u_div_o5f.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/db/alt_u_div_o5f.tdf" 116 23 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 1464 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872784 ""} { "Info" "IDRC_NODES_INFO" " divideClock:dvd\|lpm_divide:Mod0\|lpm_divide_58m:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_25_result_int\[26\]~38 " "Node  \"divideClock:dvd\|lpm_divide:Mod0\|lpm_divide_58m:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_25_result_int\[26\]~38\"" {  } { { "db/alt_u_div_q5f.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/db/alt_u_div_q5f.tdf" 116 23 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 2017 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872784 ""} { "Info" "IDRC_NODES_INFO" " divideClock:ledrclock\|lpm_divide:Mod0\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[25\]~38 " "Node  \"divideClock:ledrclock\|lpm_divide:Mod0\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[25\]~38\"" {  } { { "db/alt_u_div_o5f.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/db/alt_u_div_o5f.tdf" 111 23 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 1382 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872784 ""} { "Info" "IDRC_NODES_INFO" " divideClock:ledrclock\|lpm_divide:Mod0\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[26\]~40 " "Node  \"divideClock:ledrclock\|lpm_divide:Mod0\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[26\]~40\"" {  } { { "db/alt_u_div_o5f.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/db/alt_u_div_o5f.tdf" 146 23 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 1812 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872784 ""} { "Info" "IDRC_NODES_INFO" " divideClock:dvd\|lpm_divide:Mod0\|lpm_divide_58m:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_30_result_int\[27\]~40 " "Node  \"divideClock:dvd\|lpm_divide:Mod0\|lpm_divide_58m:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_q5f:divider\|add_sub_30_result_int\[27\]~40\"" {  } { { "db/alt_u_div_q5f.tdf" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/db/alt_u_div_q5f.tdf" 146 23 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 2386 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872784 ""} { "Info" "IDRC_NODES_INFO" " CLOCK_50~clkctrl " "Node  \"CLOCK_50~clkctrl\"" {  } { { "verilog_files/OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoard.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 2900 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872784 ""} { "Info" "IDRC_NODES_INFO" " TimerController:fsm\|state\[2\] " "Node  \"TimerController:fsm\|state\[2\]\"" {  } { { "verilog_files/TimerController.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/TimerController.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 380 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872784 ""} { "Info" "IDRC_NODES_INFO" " TimerController:fsm\|state\[1\] " "Node  \"TimerController:fsm\|state\[1\]\"" {  } { { "verilog_files/TimerController.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/TimerController.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 379 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872784 ""} { "Info" "IDRC_NODES_INFO" " sel " "Node  \"sel\"" {  } { { "verilog_files/OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoard.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 422 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872784 ""} { "Info" "IDRC_NODES_INFO" " TimerController:fsm\|state\[0\] " "Node  \"TimerController:fsm\|state\[0\]\"" {  } { { "verilog_files/TimerController.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/TimerController.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 378 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872784 ""} { "Info" "IDRC_NODES_INFO" " TimerController:fsm\|state\[3\] " "Node  \"TimerController:fsm\|state\[3\]\"" {  } { { "verilog_files/TimerController.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/TimerController.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 381 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872784 ""} { "Info" "IDRC_NODES_INFO" " divideClock:dvd\|clk_out~clkctrl " "Node  \"divideClock:dvd\|clk_out~clkctrl\"" {  } { { "verilog_files/divideClock.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/divideClock.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 2899 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872784 ""} { "Info" "IDRC_NODES_INFO" " Selector0~0 " "Node  \"Selector0~0\"" {  } { { "verilog_files/OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoard.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 1266 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872784 ""} { "Info" "IDRC_NODES_INFO" " LEDR\[0\]~reg0 " "Node  \"LEDR\[0\]~reg0\"" {  } { { "verilog_files/OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/OnBoard.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 405 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872784 ""} { "Info" "IDRC_NODES_INFO" " divideClock:dvd\|ct\[10\] " "Node  \"divideClock:dvd\|ct\[10\]\"" {  } { { "verilog_files/divideClock.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/divideClock.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872784 ""} { "Info" "IDRC_NODES_INFO" " divideClock:dvd\|ct\[6\] " "Node  \"divideClock:dvd\|ct\[6\]\"" {  } { { "verilog_files/divideClock.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/divideClock.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 369 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872784 ""} { "Info" "IDRC_NODES_INFO" " divideClock:dvd\|ct\[12\] " "Node  \"divideClock:dvd\|ct\[12\]\"" {  } { { "verilog_files/divideClock.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/divideClock.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 363 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872784 ""} { "Info" "IDRC_NODES_INFO" " divideClock:dvd\|ct\[3\] " "Node  \"divideClock:dvd\|ct\[3\]\"" {  } { { "verilog_files/divideClock.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/divideClock.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 372 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872784 ""} { "Info" "IDRC_NODES_INFO" " divideClock:dvd\|ct\[8\] " "Node  \"divideClock:dvd\|ct\[8\]\"" {  } { { "verilog_files/divideClock.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/divideClock.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 367 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872784 ""} { "Info" "IDRC_NODES_INFO" " divideClock:dvd\|ct\[11\] " "Node  \"divideClock:dvd\|ct\[11\]\"" {  } { { "verilog_files/divideClock.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/divideClock.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 364 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872784 ""} { "Info" "IDRC_NODES_INFO" " divideClock:dvd\|ct\[2\] " "Node  \"divideClock:dvd\|ct\[2\]\"" {  } { { "verilog_files/divideClock.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/divideClock.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 373 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872784 ""} { "Info" "IDRC_NODES_INFO" " divideClock:dvd\|ct\[7\] " "Node  \"divideClock:dvd\|ct\[7\]\"" {  } { { "verilog_files/divideClock.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/verilog_files/divideClock.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 368 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768872784 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1443768872784 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1443768872784 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "64 36 " "Design Assistant information: finished post-fitting analysis of current design -- generated 64 information messages and 36 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1443768872787 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 35 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "415 " "Peak virtual memory: 415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1443768872852 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 02 02:54:32 2015 " "Processing ended: Fri Oct 02 02:54:32 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1443768872852 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1443768872852 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1443768872852 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1443768872852 ""}
