Reading OpenROAD database at '/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-37-33/42-openroad-repairantennas/1-diodeinsertion/counter.odb'…
Reading library file at '/home/lroot/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading library file at '/home/lroot/NCO2ram/ram_256x16/ram_256x16_TT_1p8V_25C.lib'…
Reading macro library file at '/home/lroot/NCO2ram/ram_256x16/ram_256x16_TT_1p8V_25C.lib'…
[WARNING STA-1140] /home/lroot/NCO2ram/ram_256x16/ram_256x16_TT_1p8V_25C.lib line 1, library ram_256x16_TT_1p8V_25C_lib already exists.
Reading design constraints file at '/home/lroot/NCO2ram/counter.sdc'…
[WARNING STA-0366] port 'addr0[0]' not found.
[WARNING STA-0366] port 'addr0[1]' not found.
[WARNING STA-0366] port 'addr0[2]' not found.
[WARNING STA-0366] port 'addr0[3]' not found.
[WARNING STA-0366] port 'addr0[4]' not found.
[WARNING STA-0366] port 'addr0[5]' not found.
[WARNING STA-0366] port 'addr0[6]' not found.
[WARNING STA-0366] port 'addr0[7]' not found.
[WARNING STA-0366] port 'csb0' not found.
[WARNING STA-0366] port 'din0[0]' not found.
[WARNING STA-0366] port 'din0[10]' not found.
[WARNING STA-0366] port 'din0[11]' not found.
[WARNING STA-0366] port 'din0[12]' not found.
[WARNING STA-0366] port 'din0[13]' not found.
[WARNING STA-0366] port 'din0[14]' not found.
[WARNING STA-0366] port 'din0[15]' not found.
[WARNING STA-0366] port 'din0[1]' not found.
[WARNING STA-0366] port 'din0[2]' not found.
[WARNING STA-0366] port 'din0[3]' not found.
[WARNING STA-0366] port 'din0[4]' not found.
[WARNING STA-0366] port 'din0[5]' not found.
[WARNING STA-0366] port 'din0[6]' not found.
[WARNING STA-0366] port 'din0[7]' not found.
[WARNING STA-0366] port 'din0[8]' not found.
[WARNING STA-0366] port 'din0[9]' not found.
[WARNING STA-0366] port 'csb0' not found.
[WARNING STA-0366] port 'addr0[7]' not found.
[WARNING STA-0366] port 'addr0[6]' not found.
[WARNING STA-0366] port 'addr0[5]' not found.
[WARNING STA-0366] port 'addr0[4]' not found.
[WARNING STA-0366] port 'addr0[3]' not found.
[WARNING STA-0366] port 'addr0[2]' not found.
[WARNING STA-0366] port 'addr0[1]' not found.
[WARNING STA-0366] port 'addr0[0]' not found.
[WARNING STA-0366] port 'din0[15]' not found.
[WARNING STA-0366] port 'din0[14]' not found.
[WARNING STA-0366] port 'din0[13]' not found.
[WARNING STA-0366] port 'din0[12]' not found.
[WARNING STA-0366] port 'din0[11]' not found.
[WARNING STA-0366] port 'din0[10]' not found.
[WARNING STA-0366] port 'din0[9]' not found.
[WARNING STA-0366] port 'din0[8]' not found.
[WARNING STA-0366] port 'din0[7]' not found.
[WARNING STA-0366] port 'din0[6]' not found.
[WARNING STA-0366] port 'din0[5]' not found.
[WARNING STA-0366] port 'din0[4]' not found.
[WARNING STA-0366] port 'din0[3]' not found.
[WARNING STA-0366] port 'din0[2]' not found.
[WARNING STA-0366] port 'din0[1]' not found.
[WARNING STA-0366] port 'din0[0]' not found.
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       30
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   counter
Die area:                 ( 0 0 ) ( 550000 650000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     2165
Number of terminals:      70
Number of snets:          2
Number of nets:           292

[WARNING DRT-0418] Term mem_i0/addr0[3] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/addr0[4] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/addr0[7] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/clk1 has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[0] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[1] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[3] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[5] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[7] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[8] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[10] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[12] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[14] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[15] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/addr0[3] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/addr0[4] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/addr0[6] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/csb0 has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/clk1 has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/dout1[0] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/dout1[1] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/dout1[3] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/dout1[5] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/dout1[7] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/dout1[8] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/dout1[10] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/dout1[12] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/dout1[14] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/dout1[15] has no pins on routing grid
[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 62.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 14957.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 5628.
[INFO DRT-0033] via shape region query size = 2535.
[INFO DRT-0033] met2 shape region query size = 1542.
[INFO DRT-0033] via2 shape region query size = 2028.
[INFO DRT-0033] met3 shape region query size = 1650.
[INFO DRT-0033] via3 shape region query size = 2028.
[INFO DRT-0033] met4 shape region query size = 796.
[INFO DRT-0033] via4 shape region query size = 41.
[INFO DRT-0033] met5 shape region query size = 61.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 241 pins.
[INFO DRT-0081]   Complete 54 unique inst patterns.
[INFO DRT-0084]   Complete 224 groups.
#scanned instances     = 2165
#unique  instances     = 62
#stdCellGenAp          = 1132
#stdCellValidPlanarAp  = 16
#stdCellValidViaAp     = 815
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 527
#instTermValidViaApCnt = 0
#macroGenAp            = 270
#macroValidPlanarAp    = 233
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:01, memory = 159.96 (MB), peak = 159.96 (MB)

[INFO DRT-0157] Number of guides:     2330

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 79 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 94 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 576.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 564.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 359.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 171.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 82.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1017 vertical wires in 2 frboxes and 735 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 49 vertical wires in 2 frboxes and 155 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:00, memory = 179.00 (MB), peak = 179.00 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 179.00 (MB), peak = 179.00 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 206.55 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 225.38 (MB).
    Completing 30% with 40 violations.
    elapsed time = 00:00:01, memory = 222.25 (MB).
    Completing 40% with 40 violations.
    elapsed time = 00:00:01, memory = 223.02 (MB).
    Completing 50% with 40 violations.
    elapsed time = 00:00:01, memory = 225.60 (MB).
    Completing 60% with 41 violations.
    elapsed time = 00:00:01, memory = 229.92 (MB).
    Completing 70% with 41 violations.
    elapsed time = 00:00:01, memory = 241.51 (MB).
    Completing 80% with 66 violations.
    elapsed time = 00:00:02, memory = 235.50 (MB).
    Completing 90% with 66 violations.
    elapsed time = 00:00:02, memory = 236.53 (MB).
    Completing 100% with 84 violations.
    elapsed time = 00:00:02, memory = 237.56 (MB).
[INFO DRT-0199]   Number of violations = 101.
Viol/Layer         li1   met1   met2   met3   met4
Metal Spacing        1      7      1     12      2
Recheck              0     11      6      0      0
Short                0     60      1      0      0
[INFO DRT-0267] cpu time = 00:00:16, elapsed time = 00:00:02, memory = 589.19 (MB), peak = 589.19 (MB)
Total wire length = 29029 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 13676 um.
Total wire length on LAYER met2 = 11175 um.
Total wire length on LAYER met3 = 3511 um.
Total wire length on LAYER met4 = 665 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1881.
Up-via summary (total 1881):

-----------------------
 FR_MASTERSLICE       0
            li1     794
           met1     806
           met2     196
           met3      85
           met4       0
-----------------------
                   1881


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 101 violations.
    elapsed time = 00:00:00, memory = 589.19 (MB).
    Completing 20% with 101 violations.
    elapsed time = 00:00:00, memory = 589.70 (MB).
    Completing 30% with 98 violations.
    elapsed time = 00:00:00, memory = 589.70 (MB).
    Completing 40% with 98 violations.
    elapsed time = 00:00:00, memory = 598.57 (MB).
    Completing 50% with 98 violations.
    elapsed time = 00:00:01, memory = 591.12 (MB).
    Completing 60% with 60 violations.
    elapsed time = 00:00:01, memory = 591.12 (MB).
    Completing 70% with 60 violations.
    elapsed time = 00:00:01, memory = 591.12 (MB).
    Completing 80% with 56 violations.
    elapsed time = 00:00:01, memory = 591.12 (MB).
    Completing 90% with 56 violations.
    elapsed time = 00:00:01, memory = 598.98 (MB).
    Completing 100% with 44 violations.
    elapsed time = 00:00:02, memory = 595.82 (MB).
[INFO DRT-0199]   Number of violations = 44.
Viol/Layer        met1
Metal Spacing        9
Short               35
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:03, memory = 598.88 (MB), peak = 603.56 (MB)
Total wire length = 28959 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 13637 um.
Total wire length on LAYER met2 = 11276 um.
Total wire length on LAYER met3 = 3479 um.
Total wire length on LAYER met4 = 566 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1854.
Up-via summary (total 1854):

-----------------------
 FR_MASTERSLICE       0
            li1     794
           met1     782
           met2     194
           met3      84
           met4       0
-----------------------
                   1854


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 44 violations.
    elapsed time = 00:00:00, memory = 598.88 (MB).
    Completing 20% with 44 violations.
    elapsed time = 00:00:00, memory = 598.88 (MB).
    Completing 30% with 44 violations.
    elapsed time = 00:00:00, memory = 598.88 (MB).
    Completing 40% with 44 violations.
    elapsed time = 00:00:00, memory = 598.88 (MB).
    Completing 50% with 44 violations.
    elapsed time = 00:00:00, memory = 599.66 (MB).
    Completing 60% with 60 violations.
    elapsed time = 00:00:00, memory = 599.66 (MB).
    Completing 70% with 60 violations.
    elapsed time = 00:00:00, memory = 599.66 (MB).
    Completing 80% with 60 violations.
    elapsed time = 00:00:00, memory = 599.66 (MB).
    Completing 90% with 60 violations.
    elapsed time = 00:00:00, memory = 602.23 (MB).
    Completing 100% with 45 violations.
    elapsed time = 00:00:01, memory = 602.23 (MB).
[INFO DRT-0199]   Number of violations = 45.
Viol/Layer        met1
Metal Spacing        2
Short               43
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:01, memory = 602.23 (MB), peak = 607.70 (MB)
Total wire length = 28944 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 13613 um.
Total wire length on LAYER met2 = 11260 um.
Total wire length on LAYER met3 = 3510 um.
Total wire length on LAYER met4 = 559 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1846.
Up-via summary (total 1846):

-----------------------
 FR_MASTERSLICE       0
            li1     794
           met1     766
           met2     201
           met3      85
           met4       0
-----------------------
                   1846


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 45 violations.
    elapsed time = 00:00:00, memory = 602.23 (MB).
    Completing 20% with 45 violations.
    elapsed time = 00:00:00, memory = 602.23 (MB).
    Completing 30% with 44 violations.
    elapsed time = 00:00:00, memory = 602.75 (MB).
    Completing 40% with 44 violations.
    elapsed time = 00:00:00, memory = 602.75 (MB).
    Completing 50% with 44 violations.
    elapsed time = 00:00:00, memory = 602.75 (MB).
    Completing 60% with 44 violations.
    elapsed time = 00:00:00, memory = 602.75 (MB).
    Completing 70% with 44 violations.
    elapsed time = 00:00:00, memory = 602.75 (MB).
    Completing 80% with 40 violations.
    elapsed time = 00:00:00, memory = 607.43 (MB).
    Completing 90% with 40 violations.
    elapsed time = 00:00:00, memory = 607.43 (MB).
    Completing 100% with 40 violations.
    elapsed time = 00:00:01, memory = 607.94 (MB).
[INFO DRT-0199]   Number of violations = 40.
Viol/Layer        met1
Metal Spacing        2
Short               38
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:01, memory = 607.94 (MB), peak = 607.94 (MB)
Total wire length = 28944 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 13582 um.
Total wire length on LAYER met2 = 11273 um.
Total wire length on LAYER met3 = 3540 um.
Total wire length on LAYER met4 = 548 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1846.
Up-via summary (total 1846):

-----------------------
 FR_MASTERSLICE       0
            li1     794
           met1     766
           met2     201
           met3      85
           met4       0
-----------------------
                   1846


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 40 violations.
    elapsed time = 00:00:00, memory = 607.94 (MB).
    Completing 20% with 40 violations.
    elapsed time = 00:00:00, memory = 607.94 (MB).
    Completing 30% with 40 violations.
    elapsed time = 00:00:00, memory = 607.94 (MB).
    Completing 40% with 40 violations.
    elapsed time = 00:00:00, memory = 607.94 (MB).
    Completing 50% with 40 violations.
    elapsed time = 00:00:00, memory = 607.94 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:00, memory = 607.94 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:00, memory = 607.94 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:00, memory = 607.94 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:00, memory = 607.94 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 607.94 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:00, memory = 607.94 (MB), peak = 607.94 (MB)
Total wire length = 28941 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 13524 um.
Total wire length on LAYER met2 = 11268 um.
Total wire length on LAYER met3 = 3593 um.
Total wire length on LAYER met4 = 554 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1863.
Up-via summary (total 1863):

-----------------------
 FR_MASTERSLICE       0
            li1     794
           met1     775
           met2     209
           met3      85
           met4       0
-----------------------
                   1863


[INFO DRT-0198] Complete detail routing.
Total wire length = 28941 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 13524 um.
Total wire length on LAYER met2 = 11268 um.
Total wire length on LAYER met3 = 3593 um.
Total wire length on LAYER met4 = 554 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1863.
Up-via summary (total 1863):

-----------------------
 FR_MASTERSLICE       0
            li1     794
           met1     775
           met2     209
           met3      85
           met4       0
-----------------------
                   1863


[INFO DRT-0267] cpu time = 00:00:53, elapsed time = 00:00:10, memory = 607.94 (MB), peak = 607.94 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
mem_i.* matched with mem_i1_116
mem_i.* matched with mem_i0
mem_i.* matched with mem_i1
mem_i.* matched with mem_i0_115
Updating metrics…
Cell type report:                       Count       Area
  Macro                                     2  247030.69
  Fill cell                               888    3333.20
  Tap cell                                772     965.93
  Antenna cell                            292     730.70
  Clock buffer                              5     125.12
  Timing Repair Buffer                    117     569.30
  Inverter                                 26      97.59
  Clock inverter                            3      36.28
  Sequential cell                          25     625.60
  Multi-Input combinational cell           35     304.04
  Total                                  2165  253818.45
Writing OpenROAD database to '/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-37-33/44-openroad-detailedrouting/counter.odb'…
Writing netlist to '/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-37-33/44-openroad-detailedrouting/counter.nl.v'…
Writing powered netlist to '/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-37-33/44-openroad-detailedrouting/counter.pnl.v'…
Writing layout to '/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-37-33/44-openroad-detailedrouting/counter.def'…
Writing timing constraints to '/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-37-33/44-openroad-detailedrouting/counter.sdc'…
