

================================================================
== Vivado HLS Report for 'Rotate_Core'
================================================================
* Date:           Wed Dec  5 15:35:20 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Rotate
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.641|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+------------+----------+
    |    Latency   |     Interval     | Pipeline |
    | min |   max  | min |     max    |   Type   |
    +-----+--------+-----+------------+----------+
    |   48|  460589|   40|  8590262309| dataflow |
    +-----+--------+-----+------------+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------+----------------------+-----+------------+-----+------------+---------+
        |                                          |                      |      Latency     |     Interval     | Pipeline|
        |                 Instance                 |        Module        | min |     max    | min |     max    |   Type  |
        +------------------------------------------+----------------------+-----+------------+-----+------------+---------+
        |grp_Rotate_fu_220                         |Rotate                |   39|  8590262308|   39|  8590262308|   none  |
        |grp_AXIvideo2Mat_fu_241                   |AXIvideo2Mat          |    3|       67331|    3|       67331|   none  |
        |grp_Mat2Array2D_fu_264                    |Mat2Array2D           |    1|       66305|    1|       66305|   none  |
        |grp_Mat2AXIvideo_fu_274                   |Mat2AXIvideo          |    1|       66561|    1|       66561|   none  |
        |grp_Array2D2Mat_fu_295                    |Array2D2Mat           |    1|       66305|    1|       66305|   none  |
        |StgValue_33_Block_Mat_exit11_pro_fu_305   |Block_Mat_exit11_pro  |    0|           0|    0|           0|   none  |
        |StgValue_99_Block_Mat_exit1117_p_fu_318   |Block_Mat_exit1117_p  |    0|           0|    0|           0|   none  |
        |StgValue_100_Block_Mat_exit1120_p_fu_325  |Block_Mat_exit1120_p  |    0|           0|    0|           0|   none  |
        +------------------------------------------+----------------------+-----+------------+-----+------------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.26>
ST_1 : Operation 13 [1/1] (1.00ns)   --->   "%param_read = call float @_ssdm_op_Read.s_axilite.float(float %param)"   --->   Operation 13 'read' 'param_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%cols0_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %cols0)"   --->   Operation 14 'read' 'cols0_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%rows0_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %rows0)"   --->   Operation 15 'read' 'rows0_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_dst_cols_V_c = alloca i17, align 4"   --->   Operation 16 'alloca' 'p_dst_cols_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_dst_rows_V_c = alloca i17, align 4"   --->   Operation 17 'alloca' 'p_dst_rows_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%dst_cols_c34 = alloca i17, align 4"   --->   Operation 18 'alloca' 'dst_cols_c34' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%dst_cols_c = alloca i17, align 4"   --->   Operation 19 'alloca' 'dst_cols_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%dst_rows_c33 = alloca i17, align 4"   --->   Operation 20 'alloca' 'dst_rows_c33' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%dst_rows_c = alloca i17, align 4"   --->   Operation 21 'alloca' 'dst_rows_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%src_cols_c = alloca i32, align 4"   --->   Operation 22 'alloca' 'src_cols_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%src_rows_c = alloca i32, align 4"   --->   Operation 23 'alloca' 'src_rows_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_src_cols_V_c32 = alloca i32, align 4"   --->   Operation 24 'alloca' 'p_src_cols_V_c32' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_src_rows_V_c31 = alloca i32, align 4"   --->   Operation 25 'alloca' 'p_src_rows_V_c31' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%param_c = alloca float, align 4"   --->   Operation 26 'alloca' 'param_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_src_cols_V_c = alloca i32, align 4"   --->   Operation 27 'alloca' 'p_src_cols_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_src_rows_V_c = alloca i32, align 4"   --->   Operation 28 'alloca' 'p_src_rows_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_src_data_stream_0_s = alloca i8, align 1" [image_core.cpp:23]   --->   Operation 29 'alloca' 'p_src_data_stream_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_dst_data_stream_0_s = alloca i8, align 1" [image_core.cpp:24]   --->   Operation 30 'alloca' 'p_dst_data_stream_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (1.99ns)   --->   "%src_val = alloca [65536 x i8], align 1" [image_core.cpp:25]   --->   Operation 31 'alloca' 'src_val' <Predicate = true> <Delay = 1.99>
ST_1 : Operation 32 [1/1] (1.99ns)   --->   "%dst_val = alloca [65536 x i8], align 1" [image_core.cpp:26]   --->   Operation 32 'alloca' 'dst_val' <Predicate = true> <Delay = 1.99>
ST_1 : Operation 33 [1/1] (2.26ns)   --->   "call fastcc void @Block_Mat.exit11_pro(i32 %rows0_read, i32 %cols0_read, float %param_read, i32* %p_src_rows_V_c, i32* %p_src_cols_V_c, float* %param_c)"   --->   Operation 33 'call' <Predicate = true> <Delay = 2.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (0.00ns)   --->   "call fastcc void @AXIvideo2Mat(i8* %src_axis_V_data_V, i1* %src_axis_V_keep_V, i1* %src_axis_V_strb_V, i1* %src_axis_V_user_V, i1* %src_axis_V_last_V, i1* %src_axis_V_id_V, i1* %src_axis_V_dest_V, i32* nocapture %p_src_rows_V_c, i32* nocapture %p_src_cols_V_c, i8* %p_src_data_stream_0_s, i32* %p_src_rows_V_c31, i32* %p_src_cols_V_c32)" [image_core.cpp:28]   --->   Operation 34 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 35 [1/2] (0.00ns)   --->   "call fastcc void @AXIvideo2Mat(i8* %src_axis_V_data_V, i1* %src_axis_V_keep_V, i1* %src_axis_V_strb_V, i1* %src_axis_V_user_V, i1* %src_axis_V_last_V, i1* %src_axis_V_id_V, i1* %src_axis_V_dest_V, i32* nocapture %p_src_rows_V_c, i32* nocapture %p_src_cols_V_c, i8* %p_src_data_stream_0_s, i32* %p_src_rows_V_c31, i32* %p_src_cols_V_c32)" [image_core.cpp:28]   --->   Operation 35 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 36 [2/2] (0.00ns)   --->   "call fastcc void @Mat2Array2D(i32* %p_src_rows_V_c31, i32* %p_src_cols_V_c32, i8* %p_src_data_stream_0_s, [65536 x i8]* %src_val, i32* %src_rows_c, i32* %src_cols_c)" [image_core.cpp:29]   --->   Operation 36 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 37 [1/2] (0.00ns)   --->   "call fastcc void @Mat2Array2D(i32* %p_src_rows_V_c31, i32* %p_src_cols_V_c32, i8* %p_src_data_stream_0_s, [65536 x i8]* %src_val, i32* %src_rows_c, i32* %src_cols_c)" [image_core.cpp:29]   --->   Operation 37 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 38 [2/2] (0.00ns)   --->   "call fastcc void @Rotate([65536 x i8]* %src_val, i32* %src_rows_c, i32* %src_cols_c, [65536 x i8]* %dst_val, float* %param_c, i17* %dst_rows_c, i17* %dst_rows_c33, i17* %dst_cols_c, i17* %dst_cols_c34)" [image_core.cpp:30]   --->   Operation 38 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 39 [1/2] (0.00ns)   --->   "call fastcc void @Rotate([65536 x i8]* %src_val, i32* %src_rows_c, i32* %src_cols_c, [65536 x i8]* %dst_val, float* %param_c, i17* %dst_rows_c, i17* %dst_rows_c33, i17* %dst_cols_c, i17* %dst_cols_c34)" [image_core.cpp:30]   --->   Operation 39 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 40 [2/2] (0.00ns)   --->   "call fastcc void @Array2D2Mat([65536 x i8]* %dst_val, i17* %dst_rows_c33, i17* %dst_cols_c34, i8* %p_dst_data_stream_0_s, i17* %p_dst_rows_V_c, i17* %p_dst_cols_V_c)" [image_core.cpp:33]   --->   Operation 40 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 41 [1/2] (0.00ns)   --->   "call fastcc void @Array2D2Mat([65536 x i8]* %dst_val, i17* %dst_rows_c33, i17* %dst_cols_c34, i8* %p_dst_data_stream_0_s, i17* %p_dst_rows_V_c, i17* %p_dst_cols_V_c)" [image_core.cpp:33]   --->   Operation 41 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 42 [2/2] (0.00ns)   --->   "call fastcc void @Mat2AXIvideo(i17* nocapture %p_dst_rows_V_c, i17* nocapture %p_dst_cols_V_c, i8* %p_dst_data_stream_0_s, i8* %dst_axis_V_data_V, i1* %dst_axis_V_keep_V, i1* %dst_axis_V_strb_V, i1* %dst_axis_V_user_V, i1* %dst_axis_V_last_V, i1* %dst_axis_V_id_V, i1* %dst_axis_V_dest_V)" [image_core.cpp:34]   --->   Operation 42 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 43 [1/2] (0.00ns)   --->   "call fastcc void @Mat2AXIvideo(i17* nocapture %p_dst_rows_V_c, i17* nocapture %p_dst_cols_V_c, i8* %p_dst_data_stream_0_s, i8* %dst_axis_V_data_V, i1* %dst_axis_V_keep_V, i1* %dst_axis_V_strb_V, i1* %dst_axis_V_user_V, i1* %dst_axis_V_last_V, i1* %dst_axis_V_id_V, i1* %dst_axis_V_dest_V)" [image_core.cpp:34]   --->   Operation 43 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str) nounwind" [image_core.cpp:13]   --->   Operation 44 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %src_axis_V_data_V), !map !215"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axis_V_keep_V), !map !221"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axis_V_strb_V), !map !225"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axis_V_user_V), !map !229"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axis_V_last_V), !map !233"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axis_V_id_V), !map !237"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axis_V_dest_V), !map !241"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %dst_axis_V_data_V), !map !245"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_axis_V_keep_V), !map !249"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_axis_V_strb_V), !map !253"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_axis_V_user_V), !map !257"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_axis_V_last_V), !map !261"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_axis_V_id_V), !map !265"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_axis_V_dest_V), !map !269"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %rows0), !map !273"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %cols0), !map !279"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %param), !map !283"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %rows1), !map !287"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %cols1), !map !291"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @Rotate_Core_str) nounwind"   --->   Operation 64 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @p_src_OC_data_stream_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %p_src_data_stream_0_s, i8* %p_src_data_stream_0_s)"   --->   Operation 65 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%empty_123 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @p_dst_OC_data_stream_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %p_dst_data_stream_0_s, i8* %p_dst_data_stream_0_s)"   --->   Operation 67 'specchannel' 'empty_123' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src_axis_V_data_V, i1* %src_axis_V_keep_V, i1* %src_axis_V_strb_V, i1* %src_axis_V_user_V, i1* %src_axis_V_last_V, i1* %src_axis_V_id_V, i1* %src_axis_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:14]   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst_axis_V_data_V, i1* %dst_axis_V_keep_V, i1* %dst_axis_V_strb_V, i1* %dst_axis_V_user_V, i1* %dst_axis_V_last_V, i1* %dst_axis_V_id_V, i1* %dst_axis_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:15]   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %rows0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:16]   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %cols0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:17]   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float %param, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:18]   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rows1, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:19]   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cols1, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:20]   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:21]   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%empty_124 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @p_src_OC_rows_OC_V_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %p_src_rows_V_c, i32* %p_src_rows_V_c)"   --->   Operation 77 'specchannel' 'empty_124' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_src_rows_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%empty_125 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @p_src_OC_cols_OC_V_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %p_src_cols_V_c, i32* %p_src_cols_V_c)"   --->   Operation 79 'specchannel' 'empty_125' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_src_cols_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%empty_126 = call i32 (...)* @_ssdm_op_SpecChannel([8 x i8]* @param_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 0, float* %param_c, float* %param_c)"   --->   Operation 81 'specchannel' 'empty_126' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %param_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%empty_127 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @p_src_OC_rows_OC_V_c3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %p_src_rows_V_c31, i32* %p_src_rows_V_c31)"   --->   Operation 83 'specchannel' 'empty_127' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_src_rows_V_c31, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%empty_128 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @p_src_OC_cols_OC_V_c3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %p_src_cols_V_c32, i32* %p_src_cols_V_c32)"   --->   Operation 85 'specchannel' 'empty_128' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_src_cols_V_c32, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%empty_129 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @src_OC_rows_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %src_rows_c, i32* %src_rows_c)"   --->   Operation 87 'specchannel' 'empty_129' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src_rows_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%empty_130 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @src_OC_cols_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %src_cols_c, i32* %src_cols_c)"   --->   Operation 89 'specchannel' 'empty_130' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src_cols_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%empty_131 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @dst_OC_rows_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i17* %dst_rows_c, i17* %dst_rows_c)"   --->   Operation 91 'specchannel' 'empty_131' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i17* %dst_rows_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%empty_132 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @dst_OC_rows_c33_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i17* %dst_rows_c33, i17* %dst_rows_c33)"   --->   Operation 93 'specchannel' 'empty_132' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i17* %dst_rows_c33, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%empty_133 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @dst_OC_cols_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i17* %dst_cols_c, i17* %dst_cols_c)"   --->   Operation 95 'specchannel' 'empty_133' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i17* %dst_cols_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 96 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%empty_134 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @dst_OC_cols_c34_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i17* %dst_cols_c34, i17* %dst_cols_c34)"   --->   Operation 97 'specchannel' 'empty_134' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i17* %dst_cols_c34, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 98 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "call fastcc void @Block_Mat.exit1117_p(i17* nocapture %dst_rows_c, i32* %rows1)"   --->   Operation 99 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "call fastcc void @Block_Mat.exit1120_p(i17* nocapture %dst_cols_c, i32* %cols1)"   --->   Operation 100 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%empty_135 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @p_dst_OC_rows_OC_V_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i17* %p_dst_rows_V_c, i17* %p_dst_rows_V_c)"   --->   Operation 101 'specchannel' 'empty_135' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i17* %p_dst_rows_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 102 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%empty_136 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @p_dst_OC_cols_OC_V_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i17* %p_dst_cols_V_c, i17* %p_dst_cols_V_c)"   --->   Operation 103 'specchannel' 'empty_136' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i17* %p_dst_cols_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 104 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "ret void" [image_core.cpp:35]   --->   Operation 105 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_axis_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axis_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axis_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axis_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axis_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axis_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_axis_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_axis_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_axis_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_axis_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_axis_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_axis_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_axis_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_axis_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rows0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ param]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rows1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ cols1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ ref_4oPi_table_100_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
param_read            (read                ) [ 0000000000000]
cols0_read            (read                ) [ 0000000000000]
rows0_read            (read                ) [ 0000000000000]
p_dst_cols_V_c        (alloca              ) [ 0011111111111]
p_dst_rows_V_c        (alloca              ) [ 0011111111111]
dst_cols_c34          (alloca              ) [ 0011111111111]
dst_cols_c            (alloca              ) [ 0011111111111]
dst_rows_c33          (alloca              ) [ 0011111111111]
dst_rows_c            (alloca              ) [ 0011111111111]
src_cols_c            (alloca              ) [ 0011111111111]
src_rows_c            (alloca              ) [ 0011111111111]
p_src_cols_V_c32      (alloca              ) [ 0011111111111]
p_src_rows_V_c31      (alloca              ) [ 0011111111111]
param_c               (alloca              ) [ 0111111111111]
p_src_cols_V_c        (alloca              ) [ 0111111111111]
p_src_rows_V_c        (alloca              ) [ 0111111111111]
p_src_data_stream_0_s (alloca              ) [ 0011111111111]
p_dst_data_stream_0_s (alloca              ) [ 0011111111111]
src_val               (alloca              ) [ 0011111100000]
dst_val               (alloca              ) [ 0011111111000]
StgValue_33           (call                ) [ 0000000000000]
StgValue_35           (call                ) [ 0000000000000]
StgValue_37           (call                ) [ 0000000000000]
StgValue_39           (call                ) [ 0000000000000]
StgValue_41           (call                ) [ 0000000000000]
StgValue_43           (call                ) [ 0000000000000]
StgValue_44           (specdataflowpipeline) [ 0000000000000]
StgValue_45           (specbitsmap         ) [ 0000000000000]
StgValue_46           (specbitsmap         ) [ 0000000000000]
StgValue_47           (specbitsmap         ) [ 0000000000000]
StgValue_48           (specbitsmap         ) [ 0000000000000]
StgValue_49           (specbitsmap         ) [ 0000000000000]
StgValue_50           (specbitsmap         ) [ 0000000000000]
StgValue_51           (specbitsmap         ) [ 0000000000000]
StgValue_52           (specbitsmap         ) [ 0000000000000]
StgValue_53           (specbitsmap         ) [ 0000000000000]
StgValue_54           (specbitsmap         ) [ 0000000000000]
StgValue_55           (specbitsmap         ) [ 0000000000000]
StgValue_56           (specbitsmap         ) [ 0000000000000]
StgValue_57           (specbitsmap         ) [ 0000000000000]
StgValue_58           (specbitsmap         ) [ 0000000000000]
StgValue_59           (specbitsmap         ) [ 0000000000000]
StgValue_60           (specbitsmap         ) [ 0000000000000]
StgValue_61           (specbitsmap         ) [ 0000000000000]
StgValue_62           (specbitsmap         ) [ 0000000000000]
StgValue_63           (specbitsmap         ) [ 0000000000000]
StgValue_64           (spectopmodule       ) [ 0000000000000]
empty                 (specchannel         ) [ 0000000000000]
StgValue_66           (specinterface       ) [ 0000000000000]
empty_123             (specchannel         ) [ 0000000000000]
StgValue_68           (specinterface       ) [ 0000000000000]
StgValue_69           (specinterface       ) [ 0000000000000]
StgValue_70           (specinterface       ) [ 0000000000000]
StgValue_71           (specinterface       ) [ 0000000000000]
StgValue_72           (specinterface       ) [ 0000000000000]
StgValue_73           (specinterface       ) [ 0000000000000]
StgValue_74           (specinterface       ) [ 0000000000000]
StgValue_75           (specinterface       ) [ 0000000000000]
StgValue_76           (specinterface       ) [ 0000000000000]
empty_124             (specchannel         ) [ 0000000000000]
StgValue_78           (specinterface       ) [ 0000000000000]
empty_125             (specchannel         ) [ 0000000000000]
StgValue_80           (specinterface       ) [ 0000000000000]
empty_126             (specchannel         ) [ 0000000000000]
StgValue_82           (specinterface       ) [ 0000000000000]
empty_127             (specchannel         ) [ 0000000000000]
StgValue_84           (specinterface       ) [ 0000000000000]
empty_128             (specchannel         ) [ 0000000000000]
StgValue_86           (specinterface       ) [ 0000000000000]
empty_129             (specchannel         ) [ 0000000000000]
StgValue_88           (specinterface       ) [ 0000000000000]
empty_130             (specchannel         ) [ 0000000000000]
StgValue_90           (specinterface       ) [ 0000000000000]
empty_131             (specchannel         ) [ 0000000000000]
StgValue_92           (specinterface       ) [ 0000000000000]
empty_132             (specchannel         ) [ 0000000000000]
StgValue_94           (specinterface       ) [ 0000000000000]
empty_133             (specchannel         ) [ 0000000000000]
StgValue_96           (specinterface       ) [ 0000000000000]
empty_134             (specchannel         ) [ 0000000000000]
StgValue_98           (specinterface       ) [ 0000000000000]
StgValue_99           (call                ) [ 0000000000000]
StgValue_100          (call                ) [ 0000000000000]
empty_135             (specchannel         ) [ 0000000000000]
StgValue_102          (specinterface       ) [ 0000000000000]
empty_136             (specchannel         ) [ 0000000000000]
StgValue_104          (specinterface       ) [ 0000000000000]
StgValue_105          (ret                 ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_axis_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axis_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_axis_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axis_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_axis_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axis_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_axis_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axis_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="src_axis_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axis_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="src_axis_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axis_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="src_axis_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axis_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dst_axis_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axis_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dst_axis_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axis_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dst_axis_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axis_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dst_axis_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axis_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dst_axis_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axis_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dst_axis_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axis_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dst_axis_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axis_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="rows0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="cols0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="param">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="param"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="rows1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="cols1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="ref_4oPi_table_100_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_100_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="second_order_float_2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="second_order_float_3">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="second_order_float_s">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.float"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_Mat.exit11_pro"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIvideo2Mat"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2Array2D"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Rotate"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Array2D2Mat"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2AXIvideo"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Rotate_Core_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_OC_data_stream_s"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_OC_data_stream_s"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_OC_rows_OC_V_c_s"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_OC_cols_OC_V_c_s"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="param_c_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_OC_rows_OC_V_c3"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_OC_cols_OC_V_c3"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_OC_rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_OC_cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_OC_rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_OC_rows_c33_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_OC_cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_OC_cols_c34_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_Mat.exit1117_p"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_Mat.exit1120_p"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_OC_rows_OC_V_c_s"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_OC_cols_OC_V_c_s"/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="p_dst_cols_V_c_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="17" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_dst_cols_V_c/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_dst_rows_V_c_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="17" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_dst_rows_V_c/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="dst_cols_c34_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="17" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dst_cols_c34/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="dst_cols_c_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="17" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dst_cols_c/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="dst_rows_c33_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="17" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dst_rows_c33/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="dst_rows_c_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="17" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dst_rows_c/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="src_cols_c_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_cols_c/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="src_rows_c_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_rows_c/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_src_cols_V_c32_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_src_cols_V_c32/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="p_src_rows_V_c31_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_src_rows_V_c31/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="param_c_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="param_c/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="p_src_cols_V_c_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_src_cols_V_c/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="p_src_rows_V_c_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_src_rows_V_c/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_src_data_stream_0_s_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_src_data_stream_0_s/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="p_dst_data_stream_0_s_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_dst_data_stream_0_s/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="src_val_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_val/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="dst_val_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dst_val/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="param_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="param_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="cols0_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols0_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="rows0_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows0_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_Rotate_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="0" slack="0"/>
<pin id="222" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="32" slack="5"/>
<pin id="224" dir="0" index="3" bw="32" slack="5"/>
<pin id="225" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="226" dir="0" index="5" bw="32" slack="5"/>
<pin id="227" dir="0" index="6" bw="17" slack="5"/>
<pin id="228" dir="0" index="7" bw="17" slack="5"/>
<pin id="229" dir="0" index="8" bw="17" slack="5"/>
<pin id="230" dir="0" index="9" bw="17" slack="5"/>
<pin id="231" dir="0" index="10" bw="100" slack="0"/>
<pin id="232" dir="0" index="11" bw="30" slack="0"/>
<pin id="233" dir="0" index="12" bw="23" slack="0"/>
<pin id="234" dir="0" index="13" bw="15" slack="0"/>
<pin id="235" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_38/6 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_AXIvideo2Mat_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="0" slack="0"/>
<pin id="243" dir="0" index="1" bw="8" slack="0"/>
<pin id="244" dir="0" index="2" bw="1" slack="0"/>
<pin id="245" dir="0" index="3" bw="1" slack="0"/>
<pin id="246" dir="0" index="4" bw="1" slack="0"/>
<pin id="247" dir="0" index="5" bw="1" slack="0"/>
<pin id="248" dir="0" index="6" bw="1" slack="0"/>
<pin id="249" dir="0" index="7" bw="1" slack="0"/>
<pin id="250" dir="0" index="8" bw="32" slack="1"/>
<pin id="251" dir="0" index="9" bw="32" slack="1"/>
<pin id="252" dir="0" index="10" bw="8" slack="1"/>
<pin id="253" dir="0" index="11" bw="32" slack="1"/>
<pin id="254" dir="0" index="12" bw="32" slack="1"/>
<pin id="255" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_34/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_Mat2Array2D_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="0" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="3"/>
<pin id="267" dir="0" index="2" bw="32" slack="3"/>
<pin id="268" dir="0" index="3" bw="8" slack="3"/>
<pin id="269" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="270" dir="0" index="5" bw="32" slack="3"/>
<pin id="271" dir="0" index="6" bw="32" slack="3"/>
<pin id="272" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_36/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_Mat2AXIvideo_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="0" slack="0"/>
<pin id="276" dir="0" index="1" bw="17" slack="9"/>
<pin id="277" dir="0" index="2" bw="17" slack="9"/>
<pin id="278" dir="0" index="3" bw="8" slack="9"/>
<pin id="279" dir="0" index="4" bw="8" slack="0"/>
<pin id="280" dir="0" index="5" bw="1" slack="0"/>
<pin id="281" dir="0" index="6" bw="1" slack="0"/>
<pin id="282" dir="0" index="7" bw="1" slack="0"/>
<pin id="283" dir="0" index="8" bw="1" slack="0"/>
<pin id="284" dir="0" index="9" bw="1" slack="0"/>
<pin id="285" dir="0" index="10" bw="1" slack="0"/>
<pin id="286" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_42/10 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_Array2D2Mat_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="0" slack="0"/>
<pin id="297" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="17" slack="7"/>
<pin id="299" dir="0" index="3" bw="17" slack="7"/>
<pin id="300" dir="0" index="4" bw="8" slack="7"/>
<pin id="301" dir="0" index="5" bw="17" slack="7"/>
<pin id="302" dir="0" index="6" bw="17" slack="7"/>
<pin id="303" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_40/8 "/>
</bind>
</comp>

<comp id="305" class="1004" name="StgValue_33_Block_Mat_exit11_pro_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="0" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="0"/>
<pin id="308" dir="0" index="2" bw="32" slack="0"/>
<pin id="309" dir="0" index="3" bw="32" slack="0"/>
<pin id="310" dir="0" index="4" bw="32" slack="0"/>
<pin id="311" dir="0" index="5" bw="32" slack="0"/>
<pin id="312" dir="0" index="6" bw="32" slack="0"/>
<pin id="313" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_33/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="StgValue_99_Block_Mat_exit1117_p_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="0" slack="0"/>
<pin id="320" dir="0" index="1" bw="17" slack="11"/>
<pin id="321" dir="0" index="2" bw="32" slack="0"/>
<pin id="322" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_99/12 "/>
</bind>
</comp>

<comp id="325" class="1004" name="StgValue_100_Block_Mat_exit1120_p_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="0" slack="0"/>
<pin id="327" dir="0" index="1" bw="17" slack="11"/>
<pin id="328" dir="0" index="2" bw="32" slack="0"/>
<pin id="329" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_100/12 "/>
</bind>
</comp>

<comp id="332" class="1005" name="p_dst_cols_V_c_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="17" slack="7"/>
<pin id="334" dir="1" index="1" bw="17" slack="7"/>
</pin_list>
<bind>
<opset="p_dst_cols_V_c "/>
</bind>
</comp>

<comp id="338" class="1005" name="p_dst_rows_V_c_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="17" slack="7"/>
<pin id="340" dir="1" index="1" bw="17" slack="7"/>
</pin_list>
<bind>
<opset="p_dst_rows_V_c "/>
</bind>
</comp>

<comp id="344" class="1005" name="dst_cols_c34_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="17" slack="5"/>
<pin id="346" dir="1" index="1" bw="17" slack="5"/>
</pin_list>
<bind>
<opset="dst_cols_c34 "/>
</bind>
</comp>

<comp id="350" class="1005" name="dst_cols_c_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="17" slack="5"/>
<pin id="352" dir="1" index="1" bw="17" slack="5"/>
</pin_list>
<bind>
<opset="dst_cols_c "/>
</bind>
</comp>

<comp id="356" class="1005" name="dst_rows_c33_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="17" slack="5"/>
<pin id="358" dir="1" index="1" bw="17" slack="5"/>
</pin_list>
<bind>
<opset="dst_rows_c33 "/>
</bind>
</comp>

<comp id="362" class="1005" name="dst_rows_c_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="17" slack="5"/>
<pin id="364" dir="1" index="1" bw="17" slack="5"/>
</pin_list>
<bind>
<opset="dst_rows_c "/>
</bind>
</comp>

<comp id="368" class="1005" name="src_cols_c_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="3"/>
<pin id="370" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="src_cols_c "/>
</bind>
</comp>

<comp id="374" class="1005" name="src_rows_c_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="3"/>
<pin id="376" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="src_rows_c "/>
</bind>
</comp>

<comp id="380" class="1005" name="p_src_cols_V_c32_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_src_cols_V_c32 "/>
</bind>
</comp>

<comp id="386" class="1005" name="p_src_rows_V_c31_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_src_rows_V_c31 "/>
</bind>
</comp>

<comp id="392" class="1005" name="param_c_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="param_c "/>
</bind>
</comp>

<comp id="398" class="1005" name="p_src_cols_V_c_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_src_cols_V_c "/>
</bind>
</comp>

<comp id="404" class="1005" name="p_src_rows_V_c_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_src_rows_V_c "/>
</bind>
</comp>

<comp id="410" class="1005" name="p_src_data_stream_0_s_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="1"/>
<pin id="412" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_src_data_stream_0_s "/>
</bind>
</comp>

<comp id="416" class="1005" name="p_dst_data_stream_0_s_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8" slack="7"/>
<pin id="418" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="p_dst_data_stream_0_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="137"><net_src comp="50" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="50" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="50" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="50" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="50" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="50" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="50" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="50" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="50" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="50" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="50" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="50" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="50" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="50" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="50" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="50" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="50" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="46" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="32" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="48" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="30" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="48" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="28" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="236"><net_src comp="58" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="237"><net_src comp="38" pin="0"/><net_sink comp="220" pin=10"/></net>

<net id="238"><net_src comp="40" pin="0"/><net_sink comp="220" pin=11"/></net>

<net id="239"><net_src comp="42" pin="0"/><net_sink comp="220" pin=12"/></net>

<net id="240"><net_src comp="44" pin="0"/><net_sink comp="220" pin=13"/></net>

<net id="256"><net_src comp="54" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="257"><net_src comp="0" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="258"><net_src comp="2" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="259"><net_src comp="4" pin="0"/><net_sink comp="241" pin=3"/></net>

<net id="260"><net_src comp="6" pin="0"/><net_sink comp="241" pin=4"/></net>

<net id="261"><net_src comp="8" pin="0"/><net_sink comp="241" pin=5"/></net>

<net id="262"><net_src comp="10" pin="0"/><net_sink comp="241" pin=6"/></net>

<net id="263"><net_src comp="12" pin="0"/><net_sink comp="241" pin=7"/></net>

<net id="273"><net_src comp="56" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="287"><net_src comp="62" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="288"><net_src comp="14" pin="0"/><net_sink comp="274" pin=4"/></net>

<net id="289"><net_src comp="16" pin="0"/><net_sink comp="274" pin=5"/></net>

<net id="290"><net_src comp="18" pin="0"/><net_sink comp="274" pin=6"/></net>

<net id="291"><net_src comp="20" pin="0"/><net_sink comp="274" pin=7"/></net>

<net id="292"><net_src comp="22" pin="0"/><net_sink comp="274" pin=8"/></net>

<net id="293"><net_src comp="24" pin="0"/><net_sink comp="274" pin=9"/></net>

<net id="294"><net_src comp="26" pin="0"/><net_sink comp="274" pin=10"/></net>

<net id="304"><net_src comp="60" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="314"><net_src comp="52" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="214" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="316"><net_src comp="208" pin="2"/><net_sink comp="305" pin=2"/></net>

<net id="317"><net_src comp="202" pin="2"/><net_sink comp="305" pin=3"/></net>

<net id="323"><net_src comp="126" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="34" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="330"><net_src comp="128" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="36" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="335"><net_src comp="134" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="295" pin=6"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="341"><net_src comp="138" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="295" pin=5"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="347"><net_src comp="142" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="220" pin=9"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="295" pin=3"/></net>

<net id="353"><net_src comp="146" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="220" pin=8"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="359"><net_src comp="150" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="220" pin=7"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="365"><net_src comp="154" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="220" pin=6"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="371"><net_src comp="158" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="264" pin=6"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="220" pin=3"/></net>

<net id="377"><net_src comp="162" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="264" pin=5"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="383"><net_src comp="166" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="241" pin=12"/></net>

<net id="385"><net_src comp="380" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="389"><net_src comp="170" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="241" pin=11"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="395"><net_src comp="174" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="305" pin=6"/></net>

<net id="397"><net_src comp="392" pin="1"/><net_sink comp="220" pin=5"/></net>

<net id="401"><net_src comp="178" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="305" pin=5"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="241" pin=9"/></net>

<net id="407"><net_src comp="182" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="305" pin=4"/></net>

<net id="409"><net_src comp="404" pin="1"/><net_sink comp="241" pin=8"/></net>

<net id="413"><net_src comp="186" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="241" pin=10"/></net>

<net id="415"><net_src comp="410" pin="1"/><net_sink comp="264" pin=3"/></net>

<net id="419"><net_src comp="190" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="295" pin=4"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="274" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_axis_V_data_V | {10 11 }
	Port: dst_axis_V_keep_V | {10 11 }
	Port: dst_axis_V_strb_V | {10 11 }
	Port: dst_axis_V_user_V | {10 11 }
	Port: dst_axis_V_last_V | {10 11 }
	Port: dst_axis_V_id_V | {10 11 }
	Port: dst_axis_V_dest_V | {10 11 }
	Port: rows1 | {12 }
	Port: cols1 | {12 }
 - Input state : 
	Port: Rotate_Core : src_axis_V_data_V | {2 3 }
	Port: Rotate_Core : src_axis_V_keep_V | {2 3 }
	Port: Rotate_Core : src_axis_V_strb_V | {2 3 }
	Port: Rotate_Core : src_axis_V_user_V | {2 3 }
	Port: Rotate_Core : src_axis_V_last_V | {2 3 }
	Port: Rotate_Core : src_axis_V_id_V | {2 3 }
	Port: Rotate_Core : src_axis_V_dest_V | {2 3 }
	Port: Rotate_Core : rows0 | {1 }
	Port: Rotate_Core : cols0 | {1 }
	Port: Rotate_Core : param | {1 }
	Port: Rotate_Core : ref_4oPi_table_100_V | {6 7 }
	Port: Rotate_Core : second_order_float_2 | {6 7 }
	Port: Rotate_Core : second_order_float_3 | {6 7 }
	Port: Rotate_Core : second_order_float_s | {6 7 }
  - Chain level:
	State 1
		StgValue_33 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|---------|---------|
| Operation|              Functional Unit             |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|          |             grp_Rotate_fu_220            |    4    |    96   |  22.744 |   3918  |   9940  |
|          |          grp_AXIvideo2Mat_fu_241         |    0    |    0    |  0.978  |   252   |   125   |
|          |          grp_Mat2Array2D_fu_264          |    0    |    0    |    0    |   226   |   137   |
|   call   |          grp_Mat2AXIvideo_fu_274         |    0    |    0    |  1.956  |   133   |   144   |
|          |          grp_Array2D2Mat_fu_295          |    0    |    0    |  0.978  |   138   |   118   |
|          |  StgValue_33_Block_Mat_exit11_pro_fu_305 |    0    |    0    |    0    |    0    |    0    |
|          |  StgValue_99_Block_Mat_exit1117_p_fu_318 |    0    |    0    |    0    |    0    |    0    |
|          | StgValue_100_Block_Mat_exit1120_p_fu_325 |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|          |          param_read_read_fu_202          |    0    |    0    |    0    |    0    |    0    |
|   read   |          cols0_read_read_fu_208          |    0    |    0    |    0    |    0    |    0    |
|          |          rows0_read_read_fu_214          |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                          |    4    |    96   |  26.656 |   4667  |  10464  |
|----------|------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |
+--------------------+--------+--------+--------+
|       dst_val      |   32   |    0   |    0   |
|ref_4oPi_table_100_V|    -   |   100  |   21   |
|second_order_float_2|    -   |   30   |   120  |
|second_order_float_3|    -   |   23   |   92   |
|second_order_float_s|    -   |   15   |   60   |
|       src_val      |   32   |    0   |    0   |
+--------------------+--------+--------+--------+
|        Total       |   64   |   168  |   293  |
+--------------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     dst_cols_c34_reg_344    |   17   |
|      dst_cols_c_reg_350     |   17   |
|     dst_rows_c33_reg_356    |   17   |
|      dst_rows_c_reg_362     |   17   |
|    p_dst_cols_V_c_reg_332   |   17   |
|p_dst_data_stream_0_s_reg_416|    8   |
|    p_dst_rows_V_c_reg_338   |   17   |
|   p_src_cols_V_c32_reg_380  |   32   |
|    p_src_cols_V_c_reg_398   |   32   |
|p_src_data_stream_0_s_reg_410|    8   |
|   p_src_rows_V_c31_reg_386  |   32   |
|    p_src_rows_V_c_reg_404   |   32   |
|       param_c_reg_392       |   32   |
|      src_cols_c_reg_368     |   32   |
|      src_rows_c_reg_374     |   32   |
+-----------------------------+--------+
|            Total            |   342  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    4   |   96   |   26   |  4667  |  10464 |
|   Memory  |   64   |    -   |    -   |   168  |   293  |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   342  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   68   |   96   |   26   |  5177  |  10757 |
+-----------+--------+--------+--------+--------+--------+
