// Seed: 1339129468
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri0 id_4 = id_2 == id_1 + id_2;
endmodule
module module_1 (
    input  wor   id_0,
    output uwire id_1,
    output tri   id_2,
    output tri   id_3,
    inout  tri0  id_4,
    input  wor   id_5,
    input  wire  id_6
);
  wire id_8;
  wire id_9;
  assign id_3 = -1;
  always @(posedge 1 or posedge -1);
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8
  );
endmodule
