// Seed: 1277494625
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output logic id_1,
    output logic id_2
);
  logic id_4;
  type_8 id_5 (
      .id_0(id_0),
      .id_1(1)
  );
  always @(posedge 1 or posedge 1) id_3 = 1'b0;
endmodule
