{"Katherine A. Yelick": [["Ten ways to waste a parallel computer", ["Katherine A. Yelick"], "https://doi.org/10.1145/1555754.1555755", "isca", 2009]], "Benjamin C. Lee": [["Architecting phase change memory as a scalable dram alternative", ["Benjamin C. Lee", "Engin Ipek", "Onur Mutlu", "Doug Burger"], "https://doi.org/10.1145/1555754.1555758", "isca", 2009]], "Engin Ipek": [["Architecting phase change memory as a scalable dram alternative", ["Benjamin C. Lee", "Engin Ipek", "Onur Mutlu", "Doug Burger"], "https://doi.org/10.1145/1555754.1555758", "isca", 2009]], "Onur Mutlu": [["Architecting phase change memory as a scalable dram alternative", ["Benjamin C. Lee", "Engin Ipek", "Onur Mutlu", "Doug Burger"], "https://doi.org/10.1145/1555754.1555758", "isca", 2009], ["A case for bufferless routing in on-chip networks", ["Thomas Moscibroda", "Onur Mutlu"], "https://doi.org/10.1145/1555754.1555781", "isca", 2009], ["Flexible reference-counting-based hardware acceleration for garbage collection", ["Jose A. Joao", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1145/1555754.1555806", "isca", 2009]], "Doug Burger": [["Architecting phase change memory as a scalable dram alternative", ["Benjamin C. Lee", "Engin Ipek", "Onur Mutlu", "Doug Burger"], "https://doi.org/10.1145/1555754.1555758", "isca", 2009]], "Ping Zhou": [["A durable and energy efficient main memory using phase change memory technology", ["Ping Zhou", "Bo Zhao", "Jun Yang", "Youtao Zhang"], "https://doi.org/10.1145/1555754.1555759", "isca", 2009]], "Bo Zhao": [["A durable and energy efficient main memory using phase change memory technology", ["Ping Zhou", "Bo Zhao", "Jun Yang", "Youtao Zhang"], "https://doi.org/10.1145/1555754.1555759", "isca", 2009]], "Jun Yang": [["A durable and energy efficient main memory using phase change memory technology", ["Ping Zhou", "Bo Zhao", "Jun Yang", "Youtao Zhang"], "https://doi.org/10.1145/1555754.1555759", "isca", 2009]], "Youtao Zhang": [["A durable and energy efficient main memory using phase change memory technology", ["Ping Zhou", "Bo Zhao", "Jun Yang", "Youtao Zhang"], "https://doi.org/10.1145/1555754.1555759", "isca", 2009]], "Moinuddin K. Qureshi": [["Scalable high performance main memory system using phase-change memory technology", ["Moinuddin K. Qureshi", "Vijayalakshmi Srinivasan", "Jude A. Rivers"], "https://doi.org/10.1145/1555754.1555760", "isca", 2009]], "Vijayalakshmi Srinivasan": [["Scalable high performance main memory system using phase-change memory technology", ["Moinuddin K. Qureshi", "Vijayalakshmi Srinivasan", "Jude A. Rivers"], "https://doi.org/10.1145/1555754.1555760", "isca", 2009]], "Jude A. Rivers": [["Scalable high performance main memory system using phase-change memory technology", ["Moinuddin K. Qureshi", "Vijayalakshmi Srinivasan", "Jude A. Rivers"], "https://doi.org/10.1145/1555754.1555760", "isca", 2009]], "Xiaoxia Wu": [["Hybrid cache architecture with disparate memory technologies", ["Xiaoxia Wu", "Jian Li", "Lixin Zhang", "Evan Speight", "Ramakrishnan Rajamony", "Yuan Xie"], "https://doi.org/10.1145/1555754.1555761", "isca", 2009]], "Jian Li": [["Hybrid cache architecture with disparate memory technologies", ["Xiaoxia Wu", "Jian Li", "Lixin Zhang", "Evan Speight", "Ramakrishnan Rajamony", "Yuan Xie"], "https://doi.org/10.1145/1555754.1555761", "isca", 2009]], "Lixin Zhang": [["Hybrid cache architecture with disparate memory technologies", ["Xiaoxia Wu", "Jian Li", "Lixin Zhang", "Evan Speight", "Ramakrishnan Rajamony", "Yuan Xie"], "https://doi.org/10.1145/1555754.1555761", "isca", 2009]], "Evan Speight": [["Hybrid cache architecture with disparate memory technologies", ["Xiaoxia Wu", "Jian Li", "Lixin Zhang", "Evan Speight", "Ramakrishnan Rajamony", "Yuan Xie"], "https://doi.org/10.1145/1555754.1555761", "isca", 2009]], "Ramakrishnan Rajamony": [["Hybrid cache architecture with disparate memory technologies", ["Xiaoxia Wu", "Jian Li", "Lixin Zhang", "Evan Speight", "Ramakrishnan Rajamony", "Yuan Xie"], "https://doi.org/10.1145/1555754.1555761", "isca", 2009]], "Yuan Xie": [["Hybrid cache architecture with disparate memory technologies", ["Xiaoxia Wu", "Jian Li", "Lixin Zhang", "Evan Speight", "Ramakrishnan Rajamony", "Yuan Xie"], "https://doi.org/10.1145/1555754.1555761", "isca", 2009]], "Jinho Suh": [["Dynamic MIPS rate stabilization in out-of-order processors", ["Jinho Suh", "Michel Dubois"], "https://doi.org/10.1145/1555754.1555763", "isca", 2009]], "Michel Dubois": [["Dynamic MIPS rate stabilization in out-of-order processors", ["Jinho Suh", "Michel Dubois"], "https://doi.org/10.1145/1555754.1555763", "isca", 2009]], "Marco Paolieri": [["Hardware support for WCET analysis of hard real-time multicore systems", ["Marco Paolieri", "Eduardo Quinones", "Francisco J. Cazorla", "Guillem Bernat", "Mateo Valero"], "https://doi.org/10.1145/1555754.1555764", "isca", 2009]], "Eduardo Quinones": [["Hardware support for WCET analysis of hard real-time multicore systems", ["Marco Paolieri", "Eduardo Quinones", "Francisco J. Cazorla", "Guillem Bernat", "Mateo Valero"], "https://doi.org/10.1145/1555754.1555764", "isca", 2009]], "Francisco J. Cazorla": [["Hardware support for WCET analysis of hard real-time multicore systems", ["Marco Paolieri", "Eduardo Quinones", "Francisco J. Cazorla", "Guillem Bernat", "Mateo Valero"], "https://doi.org/10.1145/1555754.1555764", "isca", 2009]], "Guillem Bernat": [["Hardware support for WCET analysis of hard real-time multicore systems", ["Marco Paolieri", "Eduardo Quinones", "Francisco J. Cazorla", "Guillem Bernat", "Mateo Valero"], "https://doi.org/10.1145/1555754.1555764", "isca", 2009]], "Mateo Valero": [["Hardware support for WCET analysis of hard real-time multicore systems", ["Marco Paolieri", "Eduardo Quinones", "Francisco J. Cazorla", "Guillem Bernat", "Mateo Valero"], "https://doi.org/10.1145/1555754.1555764", "isca", 2009]], "Stephen Somogyi": [["Spatio-temporal memory streaming", ["Stephen Somogyi", "Thomas F. Wenisch", "Anastasia Ailamaki", "Babak Falsafi"], "https://doi.org/10.1145/1555754.1555766", "isca", 2009]], "Thomas F. Wenisch": [["Spatio-temporal memory streaming", ["Stephen Somogyi", "Thomas F. Wenisch", "Anastasia Ailamaki", "Babak Falsafi"], "https://doi.org/10.1145/1555754.1555766", "isca", 2009], ["InvisiFence: performance-transparent memory ordering in conventional multiprocessors", ["Colin Blundell", "Milo M. K. Martin", "Thomas F. Wenisch"], "https://doi.org/10.1145/1555754.1555785", "isca", 2009], ["Disaggregated memory for expansion and sharing in blade servers", ["Kevin T. Lim", "Jichuan Chang", "Trevor N. Mudge", "Parthasarathy Ranganathan", "Steven K. Reinhardt", "Thomas F. Wenisch"], "https://doi.org/10.1145/1555754.1555789", "isca", 2009]], "Anastasia Ailamaki": [["Spatio-temporal memory streaming", ["Stephen Somogyi", "Thomas F. Wenisch", "Anastasia Ailamaki", "Babak Falsafi"], "https://doi.org/10.1145/1555754.1555766", "isca", 2009], ["Reactive NUCA: near-optimal block placement and replication in distributed caches", ["Nikos Hardavellas", "Michael Ferdman", "Babak Falsafi", "Anastasia Ailamaki"], "https://doi.org/10.1145/1555754.1555779", "isca", 2009]], "Babak Falsafi": [["Spatio-temporal memory streaming", ["Stephen Somogyi", "Thomas F. Wenisch", "Anastasia Ailamaki", "Babak Falsafi"], "https://doi.org/10.1145/1555754.1555766", "isca", 2009], ["Reactive NUCA: near-optimal block placement and replication in distributed caches", ["Nikos Hardavellas", "Michael Ferdman", "Babak Falsafi", "Anastasia Ailamaki"], "https://doi.org/10.1145/1555754.1555779", "isca", 2009]], "Pedro Diaz": [["Stream chaining: exploiting multiple levels of correlation in data prefetching", ["Pedro Diaz", "Marcelo Cintra"], "https://doi.org/10.1145/1555754.1555767", "isca", 2009]], "Marcelo Cintra": [["Stream chaining: exploiting multiple levels of correlation in data prefetching", ["Pedro Diaz", "Marcelo Cintra"], "https://doi.org/10.1145/1555754.1555767", "isca", 2009]], "Michael D. Powell": [["Architectural core salvaging in a multi-core processor for hard-error tolerance", ["Michael D. Powell", "Arijit Biswas", "Shantanu Gupta", "Shubhendu S. Mukherjee"], "https://doi.org/10.1145/1555754.1555769", "isca", 2009]], "Arijit Biswas": [["Architectural core salvaging in a multi-core processor for hard-error tolerance", ["Michael D. Powell", "Arijit Biswas", "Shantanu Gupta", "Shubhendu S. Mukherjee"], "https://doi.org/10.1145/1555754.1555769", "isca", 2009]], "Shantanu Gupta": [["Architectural core salvaging in a multi-core processor for hard-error tolerance", ["Michael D. Powell", "Arijit Biswas", "Shantanu Gupta", "Shubhendu S. Mukherjee"], "https://doi.org/10.1145/1555754.1555769", "isca", 2009]], "Shubhendu S. Mukherjee": [["Architectural core salvaging in a multi-core processor for hard-error tolerance", ["Michael D. Powell", "Arijit Biswas", "Shantanu Gupta", "Shubhendu S. Mukherjee"], "https://doi.org/10.1145/1555754.1555769", "isca", 2009]], "Javier Carretero": [["End-to-end register data-flow continuous self-test", ["Javier Carretero", "Pedro Chaparro", "Xavier Vera", "Jaume Abella", "Antonio Gonzalez"], "https://doi.org/10.1145/1555754.1555770", "isca", 2009]], "Pedro Chaparro": [["End-to-end register data-flow continuous self-test", ["Javier Carretero", "Pedro Chaparro", "Xavier Vera", "Jaume Abella", "Antonio Gonzalez"], "https://doi.org/10.1145/1555754.1555770", "isca", 2009]], "Xavier Vera": [["End-to-end register data-flow continuous self-test", ["Javier Carretero", "Pedro Chaparro", "Xavier Vera", "Jaume Abella", "Antonio Gonzalez"], "https://doi.org/10.1145/1555754.1555770", "isca", 2009]], "Jaume Abella": [["End-to-end register data-flow continuous self-test", ["Javier Carretero", "Pedro Chaparro", "Xavier Vera", "Jaume Abella", "Antonio Gonzalez"], "https://doi.org/10.1145/1555754.1555770", "isca", 2009]], "Antonio Gonzalez": [["End-to-end register data-flow continuous self-test", ["Javier Carretero", "Pedro Chaparro", "Xavier Vera", "Jaume Abella", "Antonio Gonzalez"], "https://doi.org/10.1145/1555754.1555770", "isca", 2009], ["Boosting single-thread performance in multi-core systems through fine-grain multi-threading", ["Carlos Madriles", "Pedro Lopez", "Josep M. Codina", "Enric Gibert", "Fernando Latorre", "Alejandro Martinez", "Raul Martinez", "Antonio Gonzalez"], "https://doi.org/10.1145/1555754.1555813", "isca", 2009]], "Mattan Erez": [["Memory mapped ECC: low-cost error protection for last level caches", ["Doe Hyun Yoon", "Mattan Erez"], "https://doi.org/10.1145/1555754.1555771", "isca", 2009]], "Mark Woh": [["AnySP: anytime anywhere anyway signal processing", ["Mark Woh", "Sangwon Seo", "Scott A. Mahlke", "Trevor N. Mudge", "Chaitali Chakrabarti", "Krisztian Flautner"], "https://doi.org/10.1145/1555754.1555773", "isca", 2009]], "Scott A. Mahlke": [["AnySP: anytime anywhere anyway signal processing", ["Mark Woh", "Sangwon Seo", "Scott A. Mahlke", "Trevor N. Mudge", "Chaitali Chakrabarti", "Krisztian Flautner"], "https://doi.org/10.1145/1555754.1555773", "isca", 2009]], "Trevor N. Mudge": [["AnySP: anytime anywhere anyway signal processing", ["Mark Woh", "Sangwon Seo", "Scott A. Mahlke", "Trevor N. Mudge", "Chaitali Chakrabarti", "Krisztian Flautner"], "https://doi.org/10.1145/1555754.1555773", "isca", 2009], ["Disaggregated memory for expansion and sharing in blade servers", ["Kevin T. Lim", "Jichuan Chang", "Trevor N. Mudge", "Parthasarathy Ranganathan", "Steven K. Reinhardt", "Thomas F. Wenisch"], "https://doi.org/10.1145/1555754.1555789", "isca", 2009], ["End-to-end performance forecasting: finding bottlenecks before they happen", ["Ali G. Saidi", "Nathan L. Binkert", "Steven K. Reinhardt", "Trevor N. Mudge"], "https://doi.org/10.1145/1555754.1555800", "isca", 2009]], "Chaitali Chakrabarti": [["AnySP: anytime anywhere anyway signal processing", ["Mark Woh", "Sangwon Seo", "Scott A. Mahlke", "Trevor N. Mudge", "Chaitali Chakrabarti", "Krisztian Flautner"], "https://doi.org/10.1145/1555754.1555773", "isca", 2009]], "Krisztian Flautner": [["AnySP: anytime anywhere anyway signal processing", ["Mark Woh", "Sangwon Seo", "Scott A. Mahlke", "Trevor N. Mudge", "Chaitali Chakrabarti", "Krisztian Flautner"], "https://doi.org/10.1145/1555754.1555773", "isca", 2009]], "John H. Kelm": [["Rigel: an architecture and scalable programming interface for a 1000-core accelerator", ["John H. Kelm", "Daniel R. Johnson", "Matthew R. Johnson", "Neal Clayton Crago", "William Tuohy", "Aqeel Mahesri", "Steven S. Lumetta", "Matthew I. Frank", "Sanjay J. Patel"], "https://doi.org/10.1145/1555754.1555774", "isca", 2009]], "Daniel R. Johnson": [["Rigel: an architecture and scalable programming interface for a 1000-core accelerator", ["John H. Kelm", "Daniel R. Johnson", "Matthew R. Johnson", "Neal Clayton Crago", "William Tuohy", "Aqeel Mahesri", "Steven S. Lumetta", "Matthew I. Frank", "Sanjay J. Patel"], "https://doi.org/10.1145/1555754.1555774", "isca", 2009]], "Matthew R. Johnson": [["Rigel: an architecture and scalable programming interface for a 1000-core accelerator", ["John H. Kelm", "Daniel R. Johnson", "Matthew R. Johnson", "Neal Clayton Crago", "William Tuohy", "Aqeel Mahesri", "Steven S. Lumetta", "Matthew I. Frank", "Sanjay J. Patel"], "https://doi.org/10.1145/1555754.1555774", "isca", 2009]], "Neal Clayton Crago": [["Rigel: an architecture and scalable programming interface for a 1000-core accelerator", ["John H. Kelm", "Daniel R. Johnson", "Matthew R. Johnson", "Neal Clayton Crago", "William Tuohy", "Aqeel Mahesri", "Steven S. Lumetta", "Matthew I. Frank", "Sanjay J. Patel"], "https://doi.org/10.1145/1555754.1555774", "isca", 2009]], "William Tuohy": [["Rigel: an architecture and scalable programming interface for a 1000-core accelerator", ["John H. Kelm", "Daniel R. Johnson", "Matthew R. Johnson", "Neal Clayton Crago", "William Tuohy", "Aqeel Mahesri", "Steven S. Lumetta", "Matthew I. Frank", "Sanjay J. Patel"], "https://doi.org/10.1145/1555754.1555774", "isca", 2009]], "Aqeel Mahesri": [["Rigel: an architecture and scalable programming interface for a 1000-core accelerator", ["John H. Kelm", "Daniel R. Johnson", "Matthew R. Johnson", "Neal Clayton Crago", "William Tuohy", "Aqeel Mahesri", "Steven S. Lumetta", "Matthew I. Frank", "Sanjay J. Patel"], "https://doi.org/10.1145/1555754.1555774", "isca", 2009]], "Steven S. Lumetta": [["Rigel: an architecture and scalable programming interface for a 1000-core accelerator", ["John H. Kelm", "Daniel R. Johnson", "Matthew R. Johnson", "Neal Clayton Crago", "William Tuohy", "Aqeel Mahesri", "Steven S. Lumetta", "Matthew I. Frank", "Sanjay J. Patel"], "https://doi.org/10.1145/1555754.1555774", "isca", 2009]], "Matthew I. Frank": [["Rigel: an architecture and scalable programming interface for a 1000-core accelerator", ["John H. Kelm", "Daniel R. Johnson", "Matthew R. Johnson", "Neal Clayton Crago", "William Tuohy", "Aqeel Mahesri", "Steven S. Lumetta", "Matthew I. Frank", "Sanjay J. Patel"], "https://doi.org/10.1145/1555754.1555774", "isca", 2009]], "Sanjay J. Patel": [["Rigel: an architecture and scalable programming interface for a 1000-core accelerator", ["John H. Kelm", "Daniel R. Johnson", "Matthew R. Johnson", "Neal Clayton Crago", "William Tuohy", "Aqeel Mahesri", "Steven S. Lumetta", "Matthew I. Frank", "Sanjay J. Patel"], "https://doi.org/10.1145/1555754.1555774", "isca", 2009]], "Susmit Biswas": [["Multi-execution: multicore caching for data-similar executions", ["Susmit Biswas", "Diana Franklin", "Alan Savage", "Ryan Dixon", "Timothy Sherwood", "Frederic T. Chong"], "https://doi.org/10.1145/1555754.1555777", "isca", 2009]], "Diana Franklin": [["Multi-execution: multicore caching for data-similar executions", ["Susmit Biswas", "Diana Franklin", "Alan Savage", "Ryan Dixon", "Timothy Sherwood", "Frederic T. Chong"], "https://doi.org/10.1145/1555754.1555777", "isca", 2009]], "Alan Savage": [["Multi-execution: multicore caching for data-similar executions", ["Susmit Biswas", "Diana Franklin", "Alan Savage", "Ryan Dixon", "Timothy Sherwood", "Frederic T. Chong"], "https://doi.org/10.1145/1555754.1555777", "isca", 2009]], "Ryan Dixon": [["Multi-execution: multicore caching for data-similar executions", ["Susmit Biswas", "Diana Franklin", "Alan Savage", "Ryan Dixon", "Timothy Sherwood", "Frederic T. Chong"], "https://doi.org/10.1145/1555754.1555777", "isca", 2009]], "Timothy Sherwood": [["Multi-execution: multicore caching for data-similar executions", ["Susmit Biswas", "Diana Franklin", "Alan Savage", "Ryan Dixon", "Timothy Sherwood", "Frederic T. Chong"], "https://doi.org/10.1145/1555754.1555777", "isca", 2009]], "Frederic T. Chong": [["Multi-execution: multicore caching for data-similar executions", ["Susmit Biswas", "Diana Franklin", "Alan Savage", "Ryan Dixon", "Timothy Sherwood", "Frederic T. Chong"], "https://doi.org/10.1145/1555754.1555777", "isca", 2009]], "Yuejian Xie": [["PIPP: promotion/insertion pseudo-partitioning of multi-core shared caches", ["Yuejian Xie", "Gabriel H. Loh"], "https://doi.org/10.1145/1555754.1555778", "isca", 2009]], "Gabriel H. Loh": [["PIPP: promotion/insertion pseudo-partitioning of multi-core shared caches", ["Yuejian Xie", "Gabriel H. Loh"], "https://doi.org/10.1145/1555754.1555778", "isca", 2009]], "Nikos Hardavellas": [["Reactive NUCA: near-optimal block placement and replication in distributed caches", ["Nikos Hardavellas", "Michael Ferdman", "Babak Falsafi", "Anastasia Ailamaki"], "https://doi.org/10.1145/1555754.1555779", "isca", 2009]], "Michael Ferdman": [["Reactive NUCA: near-optimal block placement and replication in distributed caches", ["Nikos Hardavellas", "Michael Ferdman", "Babak Falsafi", "Anastasia Ailamaki"], "https://doi.org/10.1145/1555754.1555779", "isca", 2009]], "Thomas Moscibroda": [["A case for bufferless routing in on-chip networks", ["Thomas Moscibroda", "Onur Mutlu"], "https://doi.org/10.1145/1555754.1555781", "isca", 2009]], "Michel A. Kinsy": [["Application-aware deadlock-free oblivious routing", ["Michel A. Kinsy", "Myong Hyon Cho", "Tina Wen", "G. Edward Suh", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1145/1555754.1555782", "isca", 2009]], "Myong Hyon Cho": [["Application-aware deadlock-free oblivious routing", ["Michel A. Kinsy", "Myong Hyon Cho", "Tina Wen", "G. Edward Suh", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1145/1555754.1555782", "isca", 2009]], "Tina Wen": [["Application-aware deadlock-free oblivious routing", ["Michel A. Kinsy", "Myong Hyon Cho", "Tina Wen", "G. Edward Suh", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1145/1555754.1555782", "isca", 2009]], "G. Edward Suh": [["Application-aware deadlock-free oblivious routing", ["Michel A. Kinsy", "Myong Hyon Cho", "Tina Wen", "G. Edward Suh", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1145/1555754.1555782", "isca", 2009]], "Marten van Dijk": [["Application-aware deadlock-free oblivious routing", ["Michel A. Kinsy", "Myong Hyon Cho", "Tina Wen", "G. Edward Suh", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1145/1555754.1555782", "isca", 2009]], "Srinivas Devadas": [["Application-aware deadlock-free oblivious routing", ["Michel A. Kinsy", "Myong Hyon Cho", "Tina Wen", "G. Edward Suh", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1145/1555754.1555782", "isca", 2009]], "Nan Jiang": [["Indirect adaptive routing on large scale interconnection networks", ["Nan Jiang", "John Kim", "William J. Dally"], "https://doi.org/10.1145/1555754.1555783", "isca", 2009]], "William J. Dally": [["Indirect adaptive routing on large scale interconnection networks", ["Nan Jiang", "John Kim", "William J. Dally"], "https://doi.org/10.1145/1555754.1555783", "isca", 2009]], "James R. Hamilton": [["Internet-scale service infrastructure efficiency", ["James R. Hamilton"], "https://doi.org/10.1145/1555754.1555756", "isca", 2009]], "Colin Blundell": [["InvisiFence: performance-transparent memory ordering in conventional multiprocessors", ["Colin Blundell", "Milo M. K. Martin", "Thomas F. Wenisch"], "https://doi.org/10.1145/1555754.1555785", "isca", 2009]], "Milo M. K. Martin": [["InvisiFence: performance-transparent memory ordering in conventional multiprocessors", ["Colin Blundell", "Milo M. K. Martin", "Thomas F. Wenisch"], "https://doi.org/10.1145/1555754.1555785", "isca", 2009]], "Andrew D. Hilton": [["Decoupled store completion/silent deterministic replay: enabling scalable data memory for CPR/CFP processors", ["Andrew D. Hilton", "Amir Roth"], "https://doi.org/10.1145/1555754.1555786", "isca", 2009]], "Amir Roth": [["Decoupled store completion/silent deterministic replay: enabling scalable data memory for CPR/CFP processors", ["Andrew D. Hilton", "Amir Roth"], "https://doi.org/10.1145/1555754.1555786", "isca", 2009]], "Hongzhong Zheng": [["Decoupled DIMM: building high-bandwidth memory system using low-speed DRAM devices", ["Hongzhong Zheng", "Jiang Lin", "Zhao Zhang", "Zhichun Zhu"], "https://doi.org/10.1145/1555754.1555788", "isca", 2009]], "Jiang Lin": [["Decoupled DIMM: building high-bandwidth memory system using low-speed DRAM devices", ["Hongzhong Zheng", "Jiang Lin", "Zhao Zhang", "Zhichun Zhu"], "https://doi.org/10.1145/1555754.1555788", "isca", 2009]], "Zhao Zhang": [["Decoupled DIMM: building high-bandwidth memory system using low-speed DRAM devices", ["Hongzhong Zheng", "Jiang Lin", "Zhao Zhang", "Zhichun Zhu"], "https://doi.org/10.1145/1555754.1555788", "isca", 2009]], "Zhichun Zhu": [["Decoupled DIMM: building high-bandwidth memory system using low-speed DRAM devices", ["Hongzhong Zheng", "Jiang Lin", "Zhao Zhang", "Zhichun Zhu"], "https://doi.org/10.1145/1555754.1555788", "isca", 2009]], "Kevin T. Lim": [["Disaggregated memory for expansion and sharing in blade servers", ["Kevin T. Lim", "Jichuan Chang", "Trevor N. Mudge", "Parthasarathy Ranganathan", "Steven K. Reinhardt", "Thomas F. Wenisch"], "https://doi.org/10.1145/1555754.1555789", "isca", 2009]], "Jichuan Chang": [["Disaggregated memory for expansion and sharing in blade servers", ["Kevin T. Lim", "Jichuan Chang", "Trevor N. Mudge", "Parthasarathy Ranganathan", "Steven K. Reinhardt", "Thomas F. Wenisch"], "https://doi.org/10.1145/1555754.1555789", "isca", 2009]], "Parthasarathy Ranganathan": [["Disaggregated memory for expansion and sharing in blade servers", ["Kevin T. Lim", "Jichuan Chang", "Trevor N. Mudge", "Parthasarathy Ranganathan", "Steven K. Reinhardt", "Thomas F. Wenisch"], "https://doi.org/10.1145/1555754.1555789", "isca", 2009]], "Steven K. Reinhardt": [["Disaggregated memory for expansion and sharing in blade servers", ["Kevin T. Lim", "Jichuan Chang", "Trevor N. Mudge", "Parthasarathy Ranganathan", "Steven K. Reinhardt", "Thomas F. Wenisch"], "https://doi.org/10.1145/1555754.1555789", "isca", 2009], ["End-to-end performance forecasting: finding bottlenecks before they happen", ["Ali G. Saidi", "Nathan L. Binkert", "Steven K. Reinhardt", "Trevor N. Mudge"], "https://doi.org/10.1145/1555754.1555800", "isca", 2009]], "Cagdas Dirik": [["The performance of PC solid-state disks (SSDs) as a function of bandwidth, concurrency, device architecture, and system organization", ["Cagdas Dirik", "Bruce L. Jacob"], "https://doi.org/10.1145/1555754.1555790", "isca", 2009]], "Bruce L. Jacob": [["The performance of PC solid-state disks (SSDs) as a function of bandwidth, concurrency, device architecture, and system organization", ["Cagdas Dirik", "Bruce L. Jacob"], "https://doi.org/10.1145/1555754.1555790", "isca", 2009]], "Abhishek Bhattacharjee": [["Thread criticality predictors for dynamic performance, power, and resource management in chip multiprocessors", ["Abhishek Bhattacharjee", "Margaret Martonosi"], "https://doi.org/10.1145/1555754.1555792", "isca", 2009]], "Margaret Martonosi": [["Thread criticality predictors for dynamic performance, power, and resource management in chip multiprocessors", ["Abhishek Bhattacharjee", "Margaret Martonosi"], "https://doi.org/10.1145/1555754.1555792", "isca", 2009]], "Krishna K. Rangan": [["Thread motion: fine-grained power management for multi-core systems", ["Krishna K. Rangan", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1145/1555754.1555793", "isca", 2009]], "Gu-Yeon Wei": [["Thread motion: fine-grained power management for multi-core systems", ["Krishna K. Rangan", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1145/1555754.1555793", "isca", 2009]], "David M. Brooks": [["Thread motion: fine-grained power management for multi-core systems", ["Krishna K. Rangan", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1145/1555754.1555793", "isca", 2009]], "Yefu Wang": [["Temperature-constrained power control for chip multiprocessors with online model estimation", ["Yefu Wang", "Kai Ma", "Xiaorui Wang"], "https://doi.org/10.1145/1555754.1555794", "isca", 2009]], "Kai Ma": [["Temperature-constrained power control for chip multiprocessors with online model estimation", ["Yefu Wang", "Kai Ma", "Xiaorui Wang"], "https://doi.org/10.1145/1555754.1555794", "isca", 2009]], "Xiaorui Wang": [["Temperature-constrained power control for chip multiprocessors with online model estimation", ["Yefu Wang", "Kai Ma", "Xiaorui Wang"], "https://doi.org/10.1145/1555754.1555794", "isca", 2009]], "Jie Yu": [["A case for an interleaving constrained shared-memory multi-processor", ["Jie Yu", "Satish Narayanasamy"], "https://doi.org/10.1145/1555754.1555796", "isca", 2009]], "Satish Narayanasamy": [["A case for an interleaving constrained shared-memory multi-processor", ["Jie Yu", "Satish Narayanasamy"], "https://doi.org/10.1145/1555754.1555796", "isca", 2009]], "Abdullah Muzahid": [["SigRace: signature-based data race detection", ["Abdullah Muzahid", "Dario Suarez Gracia", "Shanxiang Qi", "Josep Torrellas"], "https://doi.org/10.1145/1555754.1555797", "isca", 2009]], "Dario Suarez Gracia": [["SigRace: signature-based data race detection", ["Abdullah Muzahid", "Dario Suarez Gracia", "Shanxiang Qi", "Josep Torrellas"], "https://doi.org/10.1145/1555754.1555797", "isca", 2009]], "Shanxiang Qi": [["SigRace: signature-based data race detection", ["Abdullah Muzahid", "Dario Suarez Gracia", "Shanxiang Qi", "Josep Torrellas"], "https://doi.org/10.1145/1555754.1555797", "isca", 2009]], "Josep Torrellas": [["SigRace: signature-based data race detection", ["Abdullah Muzahid", "Dario Suarez Gracia", "Shanxiang Qi", "Josep Torrellas"], "https://doi.org/10.1145/1555754.1555797", "isca", 2009]], "Vijay Nagarajan": [["ECMon: exposing cache events for monitoring", ["Vijay Nagarajan", "Rajiv Gupta"], "https://doi.org/10.1145/1555754.1555798", "isca", 2009]], "Rajiv Gupta": [["ECMon: exposing cache events for monitoring", ["Vijay Nagarajan", "Rajiv Gupta"], "https://doi.org/10.1145/1555754.1555798", "isca", 2009]], "Ali G. Saidi": [["End-to-end performance forecasting: finding bottlenecks before they happen", ["Ali G. Saidi", "Nathan L. Binkert", "Steven K. Reinhardt", "Trevor N. Mudge"], "https://doi.org/10.1145/1555754.1555800", "isca", 2009]], "Nathan L. Binkert": [["End-to-end performance forecasting: finding bottlenecks before they happen", ["Ali G. Saidi", "Nathan L. Binkert", "Steven K. Reinhardt", "Trevor N. Mudge"], "https://doi.org/10.1145/1555754.1555800", "isca", 2009]], "Brian M. Rogers": [["Scaling the bandwidth wall: challenges in and avenues for CMP scaling", ["Brian M. Rogers", "Anil Krishna", "Gordon B. Bell", "Ken V. Vu", "Xiaowei Jiang", "Yan Solihin"], "https://doi.org/10.1145/1555754.1555801", "isca", 2009]], "Anil Krishna": [["Scaling the bandwidth wall: challenges in and avenues for CMP scaling", ["Brian M. Rogers", "Anil Krishna", "Gordon B. Bell", "Ken V. Vu", "Xiaowei Jiang", "Yan Solihin"], "https://doi.org/10.1145/1555754.1555801", "isca", 2009]], "Gordon B. Bell": [["Scaling the bandwidth wall: challenges in and avenues for CMP scaling", ["Brian M. Rogers", "Anil Krishna", "Gordon B. Bell", "Ken V. Vu", "Xiaowei Jiang", "Yan Solihin"], "https://doi.org/10.1145/1555754.1555801", "isca", 2009]], "Ken V. Vu": [["Scaling the bandwidth wall: challenges in and avenues for CMP scaling", ["Brian M. Rogers", "Anil Krishna", "Gordon B. Bell", "Ken V. Vu", "Xiaowei Jiang", "Yan Solihin"], "https://doi.org/10.1145/1555754.1555801", "isca", 2009]], "Xiaowei Jiang": [["Scaling the bandwidth wall: challenges in and avenues for CMP scaling", ["Brian M. Rogers", "Anil Krishna", "Gordon B. Bell", "Ken V. Vu", "Xiaowei Jiang", "Yan Solihin"], "https://doi.org/10.1145/1555754.1555801", "isca", 2009]], "Yan Solihin": [["Scaling the bandwidth wall: challenges in and avenues for CMP scaling", ["Brian M. Rogers", "Anil Krishna", "Gordon B. Bell", "Ken V. Vu", "Xiaowei Jiang", "Yan Solihin"], "https://doi.org/10.1145/1555754.1555801", "isca", 2009]], "Mark Whitney": [["A fault tolerant, area efficient architecture for Shor's factoring algorithm", ["Mark Whitney", "Nemanja Isailovic", "Yatish Patel", "John Kubiatowicz"], "https://doi.org/10.1145/1555754.1555802", "isca", 2009]], "Nemanja Isailovic": [["A fault tolerant, area efficient architecture for Shor's factoring algorithm", ["Mark Whitney", "Nemanja Isailovic", "Yatish Patel", "John Kubiatowicz"], "https://doi.org/10.1145/1555754.1555802", "isca", 2009]], "Yatish Patel": [["A fault tolerant, area efficient architecture for Shor's factoring algorithm", ["Mark Whitney", "Nemanja Isailovic", "Yatish Patel", "John Kubiatowicz"], "https://doi.org/10.1145/1555754.1555802", "isca", 2009]], "John Kubiatowicz": [["A fault tolerant, area efficient architecture for Shor's factoring algorithm", ["Mark Whitney", "Nemanja Isailovic", "Yatish Patel", "John Kubiatowicz"], "https://doi.org/10.1145/1555754.1555802", "isca", 2009]], "Andrew Putnam": [["Performance and power of cache-based reconfigurable computing", ["Andrew Putnam", "Susan J. Eggers", "Dave Bennett", "Eric Dellinger", "Jeff Mason", "Henry Styles", "Prasanna Sundararajan", "Ralph Wittig"], "https://doi.org/10.1145/1555754.1555804", "isca", 2009]], "Susan J. Eggers": [["Performance and power of cache-based reconfigurable computing", ["Andrew Putnam", "Susan J. Eggers", "Dave Bennett", "Eric Dellinger", "Jeff Mason", "Henry Styles", "Prasanna Sundararajan", "Ralph Wittig"], "https://doi.org/10.1145/1555754.1555804", "isca", 2009]], "Dave Bennett": [["Performance and power of cache-based reconfigurable computing", ["Andrew Putnam", "Susan J. Eggers", "Dave Bennett", "Eric Dellinger", "Jeff Mason", "Henry Styles", "Prasanna Sundararajan", "Ralph Wittig"], "https://doi.org/10.1145/1555754.1555804", "isca", 2009]], "Eric Dellinger": [["Performance and power of cache-based reconfigurable computing", ["Andrew Putnam", "Susan J. Eggers", "Dave Bennett", "Eric Dellinger", "Jeff Mason", "Henry Styles", "Prasanna Sundararajan", "Ralph Wittig"], "https://doi.org/10.1145/1555754.1555804", "isca", 2009]], "Jeff Mason": [["Performance and power of cache-based reconfigurable computing", ["Andrew Putnam", "Susan J. Eggers", "Dave Bennett", "Eric Dellinger", "Jeff Mason", "Henry Styles", "Prasanna Sundararajan", "Ralph Wittig"], "https://doi.org/10.1145/1555754.1555804", "isca", 2009]], "Henry Styles": [["Performance and power of cache-based reconfigurable computing", ["Andrew Putnam", "Susan J. Eggers", "Dave Bennett", "Eric Dellinger", "Jeff Mason", "Henry Styles", "Prasanna Sundararajan", "Ralph Wittig"], "https://doi.org/10.1145/1555754.1555804", "isca", 2009]], "Prasanna Sundararajan": [["Performance and power of cache-based reconfigurable computing", ["Andrew Putnam", "Susan J. Eggers", "Dave Bennett", "Eric Dellinger", "Jeff Mason", "Henry Styles", "Prasanna Sundararajan", "Ralph Wittig"], "https://doi.org/10.1145/1555754.1555804", "isca", 2009]], "Ralph Wittig": [["Performance and power of cache-based reconfigurable computing", ["Andrew Putnam", "Susan J. Eggers", "Dave Bennett", "Eric Dellinger", "Jeff Mason", "Henry Styles", "Prasanna Sundararajan", "Ralph Wittig"], "https://doi.org/10.1145/1555754.1555804", "isca", 2009]], "Amin Firoozshahian": [["A memory system design framework: creating smart memories", ["Amin Firoozshahian", "Alex Solomatnikov", "Ofer Shacham", "Zain Asgar", "Stephen Richardson", "Christos Kozyrakis", "Mark Horowitz"], "https://doi.org/10.1145/1555754.1555805", "isca", 2009]], "Alex Solomatnikov": [["A memory system design framework: creating smart memories", ["Amin Firoozshahian", "Alex Solomatnikov", "Ofer Shacham", "Zain Asgar", "Stephen Richardson", "Christos Kozyrakis", "Mark Horowitz"], "https://doi.org/10.1145/1555754.1555805", "isca", 2009]], "Ofer Shacham": [["A memory system design framework: creating smart memories", ["Amin Firoozshahian", "Alex Solomatnikov", "Ofer Shacham", "Zain Asgar", "Stephen Richardson", "Christos Kozyrakis", "Mark Horowitz"], "https://doi.org/10.1145/1555754.1555805", "isca", 2009]], "Zain Asgar": [["A memory system design framework: creating smart memories", ["Amin Firoozshahian", "Alex Solomatnikov", "Ofer Shacham", "Zain Asgar", "Stephen Richardson", "Christos Kozyrakis", "Mark Horowitz"], "https://doi.org/10.1145/1555754.1555805", "isca", 2009]], "Stephen Richardson": [["A memory system design framework: creating smart memories", ["Amin Firoozshahian", "Alex Solomatnikov", "Ofer Shacham", "Zain Asgar", "Stephen Richardson", "Christos Kozyrakis", "Mark Horowitz"], "https://doi.org/10.1145/1555754.1555805", "isca", 2009]], "Christos Kozyrakis": [["A memory system design framework: creating smart memories", ["Amin Firoozshahian", "Alex Solomatnikov", "Ofer Shacham", "Zain Asgar", "Stephen Richardson", "Christos Kozyrakis", "Mark Horowitz"], "https://doi.org/10.1145/1555754.1555805", "isca", 2009]], "Mark Horowitz": [["A memory system design framework: creating smart memories", ["Amin Firoozshahian", "Alex Solomatnikov", "Ofer Shacham", "Zain Asgar", "Stephen Richardson", "Christos Kozyrakis", "Mark Horowitz"], "https://doi.org/10.1145/1555754.1555805", "isca", 2009]], "Jose A. Joao": [["Flexible reference-counting-based hardware acceleration for garbage collection", ["Jose A. Joao", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1145/1555754.1555806", "isca", 2009]], "Yale N. Patt": [["Flexible reference-counting-based hardware acceleration for garbage collection", ["Jose A. Joao", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1145/1555754.1555806", "isca", 2009]], "Yan Pan": [["Firefly: illuminating future network-on-chip with nanophotonics", ["Yan Pan", "Prabhat Kumar", "John Kim", "Gokhan Memik", "Yu Zhang", "Alok N. Choudhary"], "https://doi.org/10.1145/1555754.1555808", "isca", 2009]], "Prabhat Kumar": [["Firefly: illuminating future network-on-chip with nanophotonics", ["Yan Pan", "Prabhat Kumar", "John Kim", "Gokhan Memik", "Yu Zhang", "Alok N. Choudhary"], "https://doi.org/10.1145/1555754.1555808", "isca", 2009]], "Gokhan Memik": [["Firefly: illuminating future network-on-chip with nanophotonics", ["Yan Pan", "Prabhat Kumar", "John Kim", "Gokhan Memik", "Yu Zhang", "Alok N. Choudhary"], "https://doi.org/10.1145/1555754.1555808", "isca", 2009]], "Yu Zhang": [["Firefly: illuminating future network-on-chip with nanophotonics", ["Yan Pan", "Prabhat Kumar", "John Kim", "Gokhan Memik", "Yu Zhang", "Alok N. Choudhary"], "https://doi.org/10.1145/1555754.1555808", "isca", 2009]], "Alok N. Choudhary": [["Firefly: illuminating future network-on-chip with nanophotonics", ["Yan Pan", "Prabhat Kumar", "John Kim", "Gokhan Memik", "Yu Zhang", "Alok N. Choudhary"], "https://doi.org/10.1145/1555754.1555808", "isca", 2009]], "Mark J. Cianchetti": [["Phastlane: a rapid transit optical routing network", ["Mark J. Cianchetti", "Joseph C. Kerekes", "David H. Albonesi"], "https://doi.org/10.1145/1555754.1555809", "isca", 2009]], "Joseph C. Kerekes": [["Phastlane: a rapid transit optical routing network", ["Mark J. Cianchetti", "Joseph C. Kerekes", "David H. Albonesi"], "https://doi.org/10.1145/1555754.1555809", "isca", 2009]], "David H. Albonesi": [["Phastlane: a rapid transit optical routing network", ["Mark J. Cianchetti", "Joseph C. Kerekes", "David H. Albonesi"], "https://doi.org/10.1145/1555754.1555809", "isca", 2009]], "Dennis Abts": [["Achieving predictable performance through better memory controller placement in many-core CMPs", ["Dennis Abts", "Natalie D. Enright Jerger", "John Kim", "Dan Gibson", "Mikko H. Lipasti"], "https://doi.org/10.1145/1555754.1555810", "isca", 2009]], "Natalie D. Enright Jerger": [["Achieving predictable performance through better memory controller placement in many-core CMPs", ["Dennis Abts", "Natalie D. Enright Jerger", "John Kim", "Dan Gibson", "Mikko H. Lipasti"], "https://doi.org/10.1145/1555754.1555810", "isca", 2009]], "Dan Gibson": [["Achieving predictable performance through better memory controller placement in many-core CMPs", ["Dennis Abts", "Natalie D. Enright Jerger", "John Kim", "Dan Gibson", "Mikko H. Lipasti"], "https://doi.org/10.1145/1555754.1555810", "isca", 2009]], "Mikko H. Lipasti": [["Achieving predictable performance through better memory controller placement in many-core CMPs", ["Dennis Abts", "Natalie D. Enright Jerger", "John Kim", "Dan Gibson", "Mikko H. Lipasti"], "https://doi.org/10.1145/1555754.1555810", "isca", 2009]], "Yangchun Luo": [["Dynamic performance tuning for speculative threads", ["Yangchun Luo", "Venkatesan Packirisamy", "Wei-Chung Hsu", "Antonia Zhai", "Nikhil Mungre", "Ankit Tarkas"], "https://doi.org/10.1145/1555754.1555812", "isca", 2009]], "Venkatesan Packirisamy": [["Dynamic performance tuning for speculative threads", ["Yangchun Luo", "Venkatesan Packirisamy", "Wei-Chung Hsu", "Antonia Zhai", "Nikhil Mungre", "Ankit Tarkas"], "https://doi.org/10.1145/1555754.1555812", "isca", 2009]], "Wei-Chung Hsu": [["Dynamic performance tuning for speculative threads", ["Yangchun Luo", "Venkatesan Packirisamy", "Wei-Chung Hsu", "Antonia Zhai", "Nikhil Mungre", "Ankit Tarkas"], "https://doi.org/10.1145/1555754.1555812", "isca", 2009]], "Antonia Zhai": [["Dynamic performance tuning for speculative threads", ["Yangchun Luo", "Venkatesan Packirisamy", "Wei-Chung Hsu", "Antonia Zhai", "Nikhil Mungre", "Ankit Tarkas"], "https://doi.org/10.1145/1555754.1555812", "isca", 2009]], "Nikhil Mungre": [["Dynamic performance tuning for speculative threads", ["Yangchun Luo", "Venkatesan Packirisamy", "Wei-Chung Hsu", "Antonia Zhai", "Nikhil Mungre", "Ankit Tarkas"], "https://doi.org/10.1145/1555754.1555812", "isca", 2009]], "Ankit Tarkas": [["Dynamic performance tuning for speculative threads", ["Yangchun Luo", "Venkatesan Packirisamy", "Wei-Chung Hsu", "Antonia Zhai", "Nikhil Mungre", "Ankit Tarkas"], "https://doi.org/10.1145/1555754.1555812", "isca", 2009]], "Carlos Madriles": [["Boosting single-thread performance in multi-core systems through fine-grain multi-threading", ["Carlos Madriles", "Pedro Lopez", "Josep M. Codina", "Enric Gibert", "Fernando Latorre", "Alejandro Martinez", "Raul Martinez", "Antonio Gonzalez"], "https://doi.org/10.1145/1555754.1555813", "isca", 2009]], "Pedro Lopez": [["Boosting single-thread performance in multi-core systems through fine-grain multi-threading", ["Carlos Madriles", "Pedro Lopez", "Josep M. Codina", "Enric Gibert", "Fernando Latorre", "Alejandro Martinez", "Raul Martinez", "Antonio Gonzalez"], "https://doi.org/10.1145/1555754.1555813", "isca", 2009]], "Josep M. Codina": [["Boosting single-thread performance in multi-core systems through fine-grain multi-threading", ["Carlos Madriles", "Pedro Lopez", "Josep M. Codina", "Enric Gibert", "Fernando Latorre", "Alejandro Martinez", "Raul Martinez", "Antonio Gonzalez"], "https://doi.org/10.1145/1555754.1555813", "isca", 2009]], "Enric Gibert": [["Boosting single-thread performance in multi-core systems through fine-grain multi-threading", ["Carlos Madriles", "Pedro Lopez", "Josep M. Codina", "Enric Gibert", "Fernando Latorre", "Alejandro Martinez", "Raul Martinez", "Antonio Gonzalez"], "https://doi.org/10.1145/1555754.1555813", "isca", 2009]], "Fernando Latorre": [["Boosting single-thread performance in multi-core systems through fine-grain multi-threading", ["Carlos Madriles", "Pedro Lopez", "Josep M. Codina", "Enric Gibert", "Fernando Latorre", "Alejandro Martinez", "Raul Martinez", "Antonio Gonzalez"], "https://doi.org/10.1145/1555754.1555813", "isca", 2009]], "Alejandro Martinez": [["Boosting single-thread performance in multi-core systems through fine-grain multi-threading", ["Carlos Madriles", "Pedro Lopez", "Josep M. Codina", "Enric Gibert", "Fernando Latorre", "Alejandro Martinez", "Raul Martinez", "Antonio Gonzalez"], "https://doi.org/10.1145/1555754.1555813", "isca", 2009]], "Raul Martinez": [["Boosting single-thread performance in multi-core systems through fine-grain multi-threading", ["Carlos Madriles", "Pedro Lopez", "Josep M. Codina", "Enric Gibert", "Fernando Latorre", "Alejandro Martinez", "Raul Martinez", "Antonio Gonzalez"], "https://doi.org/10.1145/1555754.1555813", "isca", 2009]], "Shailender Chaudhry": [["Simultaneous speculative threading: a novel pipeline architecture implemented in sun's rock processor", ["Shailender Chaudhry", "Robert Cypher", "Magnus Ekman", "Martin Karlsson", "Anders Landin", "Sherman Yip", "Hakan Zeffer", "Marc Tremblay"], "https://doi.org/10.1145/1555754.1555814", "isca", 2009]], "Robert Cypher": [["Simultaneous speculative threading: a novel pipeline architecture implemented in sun's rock processor", ["Shailender Chaudhry", "Robert Cypher", "Magnus Ekman", "Martin Karlsson", "Anders Landin", "Sherman Yip", "Hakan Zeffer", "Marc Tremblay"], "https://doi.org/10.1145/1555754.1555814", "isca", 2009]], "Magnus Ekman": [["Simultaneous speculative threading: a novel pipeline architecture implemented in sun's rock processor", ["Shailender Chaudhry", "Robert Cypher", "Magnus Ekman", "Martin Karlsson", "Anders Landin", "Sherman Yip", "Hakan Zeffer", "Marc Tremblay"], "https://doi.org/10.1145/1555754.1555814", "isca", 2009]], "Martin Karlsson": [["Simultaneous speculative threading: a novel pipeline architecture implemented in sun's rock processor", ["Shailender Chaudhry", "Robert Cypher", "Magnus Ekman", "Martin Karlsson", "Anders Landin", "Sherman Yip", "Hakan Zeffer", "Marc Tremblay"], "https://doi.org/10.1145/1555754.1555814", "isca", 2009]], "Anders Landin": [["Simultaneous speculative threading: a novel pipeline architecture implemented in sun's rock processor", ["Shailender Chaudhry", "Robert Cypher", "Magnus Ekman", "Martin Karlsson", "Anders Landin", "Sherman Yip", "Hakan Zeffer", "Marc Tremblay"], "https://doi.org/10.1145/1555754.1555814", "isca", 2009]], "Sherman Yip": [["Simultaneous speculative threading: a novel pipeline architecture implemented in sun's rock processor", ["Shailender Chaudhry", "Robert Cypher", "Magnus Ekman", "Martin Karlsson", "Anders Landin", "Sherman Yip", "Hakan Zeffer", "Marc Tremblay"], "https://doi.org/10.1145/1555754.1555814", "isca", 2009]], "Hakan Zeffer": [["Simultaneous speculative threading: a novel pipeline architecture implemented in sun's rock processor", ["Shailender Chaudhry", "Robert Cypher", "Magnus Ekman", "Martin Karlsson", "Anders Landin", "Sherman Yip", "Hakan Zeffer", "Marc Tremblay"], "https://doi.org/10.1145/1555754.1555814", "isca", 2009]], "Marc Tremblay": [["Simultaneous speculative threading: a novel pipeline architecture implemented in sun's rock processor", ["Shailender Chaudhry", "Robert Cypher", "Magnus Ekman", "Martin Karlsson", "Anders Landin", "Sherman Yip", "Hakan Zeffer", "Marc Tremblay"], "https://doi.org/10.1145/1555754.1555814", "isca", 2009]]}