
uart.elf:     file format elf32-littlearm

Disassembly of section .text:

00000000 <_start>:
   0:	e3a00453 	mov	r0, #1392508928	; 0x53000000
   4:	e3a01000 	mov	r1, #0	; 0x0
   8:	e5801000 	str	r1, [r0]
   c:	e3a00313 	mov	r0, #1275068416	; 0x4c000000
  10:	e3e01000 	mvn	r1, #0	; 0x0
  14:	e5801000 	str	r1, [r0]
  18:	e59f0044 	ldr	r0, [pc, #68]	; 64 <.text+0x64>
  1c:	e3a01005 	mov	r1, #5	; 0x5
  20:	e5801000 	str	r1, [r0]
  24:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
  28:	e3800103 	orr	r0, r0, #-1073741824	; 0xc0000000
  2c:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
  30:	e59f0030 	ldr	r0, [pc, #48]	; 68 <.text+0x68>
  34:	e59f1030 	ldr	r1, [pc, #48]	; 6c <.text+0x6c>
  38:	e5801000 	str	r1, [r0]
  3c:	e3a01000 	mov	r1, #0	; 0x0
  40:	e5910000 	ldr	r0, [r1]
  44:	e5811000 	str	r1, [r1]
  48:	e5912000 	ldr	r2, [r1]
  4c:	e1510002 	cmp	r1, r2
  50:	e59fd018 	ldr	sp, [pc, #24]	; 70 <.text+0x70>
  54:	03a0da01 	moveq	sp, #4096	; 0x1000
  58:	05810000 	streq	r0, [r1]
  5c:	eb00005c 	bl	1d4 <main>

00000060 <halt>:
  60:	eafffffe 	b	60 <halt>
  64:	4c000014 	stcmi	0, cr0, [r0], {20}
  68:	4c000004 	stcmi	0, cr0, [r0], {4}
  6c:	0005c011 	andeq	ip, r5, r1, lsl r0
  70:	40001000 	andmi	r1, r0, r0

00000074 <uart0_init>:
  74:	e1a0c00d 	mov	ip, sp
  78:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
  7c:	e24cb004 	sub	fp, ip, #4	; 0x4
  80:	e3a02456 	mov	r2, #1442840576	; 0x56000000
  84:	e2822070 	add	r2, r2, #112	; 0x70
  88:	e3a03456 	mov	r3, #1442840576	; 0x56000000
  8c:	e2833070 	add	r3, r3, #112	; 0x70
  90:	e5933000 	ldr	r3, [r3]
  94:	e3c330f0 	bic	r3, r3, #240	; 0xf0
  98:	e5823000 	str	r3, [r2]
  9c:	e3a02456 	mov	r2, #1442840576	; 0x56000000
  a0:	e2822070 	add	r2, r2, #112	; 0x70
  a4:	e3a03456 	mov	r3, #1442840576	; 0x56000000
  a8:	e2833070 	add	r3, r3, #112	; 0x70
  ac:	e5933000 	ldr	r3, [r3]
  b0:	e38330a0 	orr	r3, r3, #160	; 0xa0
  b4:	e5823000 	str	r3, [r2]
  b8:	e3a02456 	mov	r2, #1442840576	; 0x56000000
  bc:	e2822078 	add	r2, r2, #120	; 0x78
  c0:	e3a03456 	mov	r3, #1442840576	; 0x56000000
  c4:	e2833078 	add	r3, r3, #120	; 0x78
  c8:	e5933000 	ldr	r3, [r3]
  cc:	e3c3300c 	bic	r3, r3, #12	; 0xc
  d0:	e5823000 	str	r3, [r2]
  d4:	e3a02245 	mov	r2, #1342177284	; 0x50000004
  d8:	e3a03005 	mov	r3, #5	; 0x5
  dc:	e5823000 	str	r3, [r2]
  e0:	e3a03205 	mov	r3, #1342177280	; 0x50000000
  e4:	e2833028 	add	r3, r3, #40	; 0x28
  e8:	e3a0201a 	mov	r2, #26	; 0x1a
  ec:	e5832000 	str	r2, [r3]
  f0:	e3a02205 	mov	r2, #1342177280	; 0x50000000
  f4:	e3a03003 	mov	r3, #3	; 0x3
  f8:	e5823000 	str	r3, [r2]
  fc:	e89da800 	ldmia	sp, {fp, sp, pc}

00000100 <putchar>:
 100:	e1a0c00d 	mov	ip, sp
 104:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
 108:	e24cb004 	sub	fp, ip, #4	; 0x4
 10c:	e24dd004 	sub	sp, sp, #4	; 0x4
 110:	e50b0010 	str	r0, [fp, #-16]
 114:	e3a03205 	mov	r3, #1342177280	; 0x50000000
 118:	e2833010 	add	r3, r3, #16	; 0x10
 11c:	e5933000 	ldr	r3, [r3]
 120:	e2033004 	and	r3, r3, #4	; 0x4
 124:	e3530000 	cmp	r3, #0	; 0x0
 128:	1a000000 	bne	130 <putchar+0x30>
 12c:	eafffff8 	b	114 <putchar+0x14>
 130:	e3a03205 	mov	r3, #1342177280	; 0x50000000
 134:	e2833020 	add	r3, r3, #32	; 0x20
 138:	e51b2010 	ldr	r2, [fp, #-16]
 13c:	e5c32000 	strb	r2, [r3]
 140:	e1a00003 	mov	r0, r3
 144:	e89da808 	ldmia	sp, {r3, fp, sp, pc}

00000148 <getchar>:
 148:	e1a0c00d 	mov	ip, sp
 14c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
 150:	e24cb004 	sub	fp, ip, #4	; 0x4
 154:	e3a03205 	mov	r3, #1342177280	; 0x50000000
 158:	e2833010 	add	r3, r3, #16	; 0x10
 15c:	e5933000 	ldr	r3, [r3]
 160:	e2033001 	and	r3, r3, #1	; 0x1
 164:	e3530000 	cmp	r3, #0	; 0x0
 168:	1a000000 	bne	170 <getchar+0x28>
 16c:	eafffff8 	b	154 <getchar+0xc>
 170:	e3a03205 	mov	r3, #1342177280	; 0x50000000
 174:	e2833024 	add	r3, r3, #36	; 0x24
 178:	e5d33000 	ldrb	r3, [r3]
 17c:	e20330ff 	and	r3, r3, #255	; 0xff
 180:	e1a00003 	mov	r0, r3
 184:	e89da800 	ldmia	sp, {fp, sp, pc}

00000188 <puts>:
 188:	e1a0c00d 	mov	ip, sp
 18c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
 190:	e24cb004 	sub	fp, ip, #4	; 0x4
 194:	e24dd004 	sub	sp, sp, #4	; 0x4
 198:	e50b0010 	str	r0, [fp, #-16]
 19c:	e51b3010 	ldr	r3, [fp, #-16]
 1a0:	e5d33000 	ldrb	r3, [r3]
 1a4:	e3530000 	cmp	r3, #0	; 0x0
 1a8:	0a000007 	beq	1cc <puts+0x44>
 1ac:	e51b3010 	ldr	r3, [fp, #-16]
 1b0:	e5d33000 	ldrb	r3, [r3]
 1b4:	e1a00003 	mov	r0, r3
 1b8:	ebffffd0 	bl	100 <putchar>
 1bc:	e51b3010 	ldr	r3, [fp, #-16]
 1c0:	e2833001 	add	r3, r3, #1	; 0x1
 1c4:	e50b3010 	str	r3, [fp, #-16]
 1c8:	eafffff3 	b	19c <puts+0x14>
 1cc:	e1a00003 	mov	r0, r3
 1d0:	e89da808 	ldmia	sp, {r3, fp, sp, pc}

000001d4 <main>:
 1d4:	e1a0c00d 	mov	ip, sp
 1d8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
 1dc:	e24cb004 	sub	fp, ip, #4	; 0x4
 1e0:	e24dd004 	sub	sp, sp, #4	; 0x4
 1e4:	ebffffa2 	bl	74 <uart0_init>
 1e8:	e59f0044 	ldr	r0, [pc, #68]	; 234 <.text+0x234>
 1ec:	ebffffe5 	bl	188 <puts>
 1f0:	ebffffd4 	bl	148 <getchar>
 1f4:	e1a03000 	mov	r3, r0
 1f8:	e54b300d 	strb	r3, [fp, #-13]
 1fc:	e55b300d 	ldrb	r3, [fp, #-13]
 200:	e353000d 	cmp	r3, #13	; 0xd
 204:	1a000001 	bne	210 <main+0x3c>
 208:	e3a0000a 	mov	r0, #10	; 0xa
 20c:	ebffffbb 	bl	100 <putchar>
 210:	e55b300d 	ldrb	r3, [fp, #-13]
 214:	e353000a 	cmp	r3, #10	; 0xa
 218:	1a000001 	bne	224 <main+0x50>
 21c:	e3a0000d 	mov	r0, #13	; 0xd
 220:	ebffffb6 	bl	100 <putchar>
 224:	e55b300d 	ldrb	r3, [fp, #-13]
 228:	e1a00003 	mov	r0, r3
 22c:	ebffffb3 	bl	100 <putchar>
 230:	eaffffee 	b	1f0 <main+0x1c>
 234:	00000344 	andeq	r0, r0, r4, asr #6

00000238 <delay>:
 238:	e1a0c00d 	mov	ip, sp
 23c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
 240:	e24cb004 	sub	fp, ip, #4	; 0x4
 244:	e24dd004 	sub	sp, sp, #4	; 0x4
 248:	e50b0010 	str	r0, [fp, #-16]
 24c:	e51b3010 	ldr	r3, [fp, #-16]
 250:	e2433001 	sub	r3, r3, #1	; 0x1
 254:	e50b3010 	str	r3, [fp, #-16]
 258:	e51b3010 	ldr	r3, [fp, #-16]
 25c:	e3730001 	cmn	r3, #1	; 0x1
 260:	0a000000 	beq	268 <delay+0x30>
 264:	eafffff8 	b	24c <delay+0x14>
 268:	e89da808 	ldmia	sp, {r3, fp, sp, pc}

0000026c <led_test>:
 26c:	e1a0c00d 	mov	ip, sp
 270:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
 274:	e24cb004 	sub	fp, ip, #4	; 0x4
 278:	e24dd008 	sub	sp, sp, #8	; 0x8
 27c:	e3a03000 	mov	r3, #0	; 0x0
 280:	e50b3010 	str	r3, [fp, #-16]
 284:	e3a02456 	mov	r2, #1442840576	; 0x56000000
 288:	e2822050 	add	r2, r2, #80	; 0x50
 28c:	e3a03456 	mov	r3, #1442840576	; 0x56000000
 290:	e2833050 	add	r3, r3, #80	; 0x50
 294:	e5933000 	ldr	r3, [r3]
 298:	e3c33c3f 	bic	r3, r3, #16128	; 0x3f00
 29c:	e5823000 	str	r3, [r2]
 2a0:	e3a02456 	mov	r2, #1442840576	; 0x56000000
 2a4:	e2822050 	add	r2, r2, #80	; 0x50
 2a8:	e3a03456 	mov	r3, #1442840576	; 0x56000000
 2ac:	e2833050 	add	r3, r3, #80	; 0x50
 2b0:	e5933000 	ldr	r3, [r3]
 2b4:	e3833c15 	orr	r3, r3, #5376	; 0x1500
 2b8:	e5823000 	str	r3, [r2]
 2bc:	e51b3010 	ldr	r3, [fp, #-16]
 2c0:	e1e03003 	mvn	r3, r3
 2c4:	e50b3014 	str	r3, [fp, #-20]
 2c8:	e51b3014 	ldr	r3, [fp, #-20]
 2cc:	e2033007 	and	r3, r3, #7	; 0x7
 2d0:	e50b3014 	str	r3, [fp, #-20]
 2d4:	e3a02456 	mov	r2, #1442840576	; 0x56000000
 2d8:	e2822054 	add	r2, r2, #84	; 0x54
 2dc:	e3a03456 	mov	r3, #1442840576	; 0x56000000
 2e0:	e2833054 	add	r3, r3, #84	; 0x54
 2e4:	e5933000 	ldr	r3, [r3]
 2e8:	e3c33070 	bic	r3, r3, #112	; 0x70
 2ec:	e5823000 	str	r3, [r2]
 2f0:	e3a01456 	mov	r1, #1442840576	; 0x56000000
 2f4:	e2811054 	add	r1, r1, #84	; 0x54
 2f8:	e3a03456 	mov	r3, #1442840576	; 0x56000000
 2fc:	e2833054 	add	r3, r3, #84	; 0x54
 300:	e51b2014 	ldr	r2, [fp, #-20]
 304:	e1a02202 	mov	r2, r2, lsl #4
 308:	e5933000 	ldr	r3, [r3]
 30c:	e1833002 	orr	r3, r3, r2
 310:	e5813000 	str	r3, [r1]
 314:	e3a00b61 	mov	r0, #99328	; 0x18400
 318:	e2800e2a 	add	r0, r0, #672	; 0x2a0
 31c:	ebffffc5 	bl	238 <delay>
 320:	e51b3010 	ldr	r3, [fp, #-16]
 324:	e2833001 	add	r3, r3, #1	; 0x1
 328:	e50b3010 	str	r3, [fp, #-16]
 32c:	e51b3010 	ldr	r3, [fp, #-16]
 330:	e3530008 	cmp	r3, #8	; 0x8
 334:	1affffe0 	bne	2bc <led_test+0x50>
 338:	e3a03000 	mov	r3, #0	; 0x0
 33c:	e50b3010 	str	r3, [fp, #-16]
 340:	eaffffdd 	b	2bc <led_test+0x50>
Disassembly of section .rodata:

00000344 <.rodata>:
 344:	6c6c6548 	cfstr64vs	mvdx6, [ip], #-288
 348:	77202c6f 	strvc	r2, [r0, -pc, ror #24]!
 34c:	646c726f 	strvsbt	r7, [ip], #-623
 350:	000d0a21 	andeq	r0, sp, r1, lsr #20
Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	cmpmi	r3, #0	; 0x0
   4:	4728203a 	undefined
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	2e342e33 	mrccs	14, 1, r2, cr4, cr3, {1}
  10:	47000035 	smladxmi	r0, r5, r0, r0
  14:	203a4343 	eorcss	r4, sl, r3, asr #6
  18:	554e4728 	strplb	r4, [lr, #-1832]
  1c:	2e332029 	cdpcs	0, 3, cr2, cr3, cr9, {1}
  20:	00352e34 	eoreqs	r2, r5, r4, lsr lr
  24:	43434700 	cmpmi	r3, #0	; 0x0
  28:	4728203a 	undefined
  2c:	2029554e 	eorcs	r5, r9, lr, asr #10
  30:	2e342e33 	mrccs	14, 1, r2, cr4, cr3, {1}
  34:	Address 0x34 is out of bounds.

