<stg><name>MatrixBackPropagatio.1</name>


<trans_list>

<trans id="51" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="11" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %lr_read = call float @_ssdm_op_Read.ap_auto.float(float %lr)

]]></Node>
<StgValue><ssdm name="lr_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln99"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.loopexit:0  %i_0 = phi i2 [ 0, %0 ], [ %i, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="2">
<![CDATA[
.loopexit:1  %i_0_cast1 = zext i2 %i_0 to i5

]]></Node>
<StgValue><ssdm name="i_0_cast1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:3  %icmp_ln99 = icmp eq i2 %i_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln99"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:4  %i = add i2 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %icmp_ln99, label %2, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader:0  %shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_0, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="4">
<![CDATA[
.preheader.preheader:1  %zext_ln101_4 = zext i4 %shl_ln to i5

]]></Node>
<StgValue><ssdm name="zext_ln101_4"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:2  %sub_ln101 = sub i5 %zext_ln101_4, %i_0_cast1

]]></Node>
<StgValue><ssdm name="sub_ln101"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:3  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln102"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:0  %j_0 = phi i2 [ %j, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="2">
<![CDATA[
.preheader:1  %j_0_cast = zext i2 %j_0 to i5

]]></Node>
<StgValue><ssdm name="j_0_cast"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_117 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:3  %icmp_ln100 = icmp eq i2 %j_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln100"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:4  %j = add i2 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln100, label %.loopexit.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %add_ln101 = add i5 %sub_ln101, %j_0_cast

]]></Node>
<StgValue><ssdm name="add_ln101"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="5">
<![CDATA[
:1  %sext_ln101 = sext i5 %add_ln101 to i32

]]></Node>
<StgValue><ssdm name="sext_ln101"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln101 = zext i32 %sext_ln101 to i64

]]></Node>
<StgValue><ssdm name="zext_ln101"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %output_matrix_addr = getelementptr [9 x float]* %output_matrix, i64 0, i64 %zext_ln101

]]></Node>
<StgValue><ssdm name="output_matrix_addr"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_matrix_addr = getelementptr [9 x float]* %input_matrix, i64 0, i64 %zext_ln101

]]></Node>
<StgValue><ssdm name="input_matrix_addr"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="4">
<![CDATA[
:5  %input_matrix_load = load float* %input_matrix_addr, align 4

]]></Node>
<StgValue><ssdm name="input_matrix_load"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="39" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="4">
<![CDATA[
:5  %input_matrix_load = load float* %input_matrix_addr, align 4

]]></Node>
<StgValue><ssdm name="input_matrix_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="40" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp = fmul float %input_matrix_load, %lr_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="41" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp = fmul float %input_matrix_load, %lr_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="42" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp = fmul float %input_matrix_load, %lr_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="43" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="4">
<![CDATA[
:7  %output_matrix_load = load float* %output_matrix_addr, align 4

]]></Node>
<StgValue><ssdm name="output_matrix_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="44" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="4">
<![CDATA[
:7  %output_matrix_load = load float* %output_matrix_addr, align 4

]]></Node>
<StgValue><ssdm name="output_matrix_load"/></StgValue>
</operation>

<operation id="45" st_id="8" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_s = fsub float %output_matrix_load, %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="46" st_id="9" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_s = fsub float %output_matrix_load, %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="47" st_id="10" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_s = fsub float %output_matrix_load, %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="48" st_id="11" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_s = fsub float %output_matrix_load, %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="49" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:9  store float %tmp_s, float* %output_matrix_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="50" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="64" name="input_matrix" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_matrix"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="65" name="output_matrix" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_matrix"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="66" name="lr" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="lr"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="68" from="_ssdm_op_Read.ap_auto.float" to="lr_read" fromId="67" toId="12">
</dataflow>
<dataflow id="69" from="lr" to="lr_read" fromId="66" toId="12">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecMemCore" to="specmemcore_ln99" fromId="70" toId="13">
</dataflow>
<dataflow id="73" from="fc_hidden_layer2" to="specmemcore_ln99" fromId="72" toId="13">
</dataflow>
<dataflow id="75" from="p_str" to="specmemcore_ln99" fromId="74" toId="13">
</dataflow>
<dataflow id="77" from="p_str1" to="specmemcore_ln99" fromId="76" toId="13">
</dataflow>
<dataflow id="78" from="p_str" to="specmemcore_ln99" fromId="74" toId="13">
</dataflow>
<dataflow id="80" from="StgValue_79" to="specmemcore_ln99" fromId="79" toId="13">
</dataflow>
<dataflow id="81" from="p_str" to="specmemcore_ln99" fromId="74" toId="13">
</dataflow>
<dataflow id="82" from="p_str" to="specmemcore_ln99" fromId="74" toId="13">
</dataflow>
<dataflow id="83" from="p_str" to="specmemcore_ln99" fromId="74" toId="13">
</dataflow>
<dataflow id="84" from="p_str" to="specmemcore_ln99" fromId="74" toId="13">
</dataflow>
<dataflow id="85" from="p_str" to="specmemcore_ln99" fromId="74" toId="13">
</dataflow>
<dataflow id="87" from="StgValue_86" to="i_0" fromId="86" toId="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="88" from="br_ln99" to="i_0" fromId="14" toId="15">
</dataflow>
<dataflow id="89" from="i" to="i_0" fromId="19" toId="15">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="90" from="br_ln0" to="i_0" fromId="38" toId="15">
<BackEdge/>
</dataflow>
<dataflow id="91" from="i_0" to="i_0_cast1" fromId="15" toId="16">
</dataflow>
<dataflow id="93" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="92" toId="17">
</dataflow>
<dataflow id="95" from="StgValue_94" to="empty" fromId="94" toId="17">
</dataflow>
<dataflow id="96" from="StgValue_94" to="empty" fromId="94" toId="17">
</dataflow>
<dataflow id="97" from="StgValue_94" to="empty" fromId="94" toId="17">
</dataflow>
<dataflow id="98" from="i_0" to="icmp_ln99" fromId="15" toId="18">
</dataflow>
<dataflow id="100" from="StgValue_99" to="icmp_ln99" fromId="99" toId="18">
</dataflow>
<dataflow id="101" from="i_0" to="i" fromId="15" toId="19">
</dataflow>
<dataflow id="103" from="StgValue_102" to="i" fromId="102" toId="19">
</dataflow>
<dataflow id="104" from="icmp_ln99" to="br_ln99" fromId="18" toId="20">
</dataflow>
<dataflow id="106" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="shl_ln" fromId="105" toId="21">
</dataflow>
<dataflow id="107" from="i_0" to="shl_ln" fromId="15" toId="21">
</dataflow>
<dataflow id="108" from="StgValue_86" to="shl_ln" fromId="86" toId="21">
</dataflow>
<dataflow id="109" from="shl_ln" to="zext_ln101_4" fromId="21" toId="22">
</dataflow>
<dataflow id="110" from="zext_ln101_4" to="sub_ln101" fromId="22" toId="23">
</dataflow>
<dataflow id="111" from="i_0_cast1" to="sub_ln101" fromId="16" toId="23">
</dataflow>
<dataflow id="112" from="j" to="j_0" fromId="30" toId="26">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="113" from="br_ln100" to="j_0" fromId="50" toId="26">
<BackEdge/>
</dataflow>
<dataflow id="114" from="StgValue_86" to="j_0" fromId="86" toId="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="115" from="br_ln100" to="j_0" fromId="24" toId="26">
</dataflow>
<dataflow id="116" from="j_0" to="j_0_cast" fromId="26" toId="27">
</dataflow>
<dataflow id="117" from="_ssdm_op_SpecLoopTripCount" to="empty_117" fromId="92" toId="28">
</dataflow>
<dataflow id="118" from="StgValue_94" to="empty_117" fromId="94" toId="28">
</dataflow>
<dataflow id="119" from="StgValue_94" to="empty_117" fromId="94" toId="28">
</dataflow>
<dataflow id="120" from="StgValue_94" to="empty_117" fromId="94" toId="28">
</dataflow>
<dataflow id="121" from="j_0" to="icmp_ln100" fromId="26" toId="29">
</dataflow>
<dataflow id="122" from="StgValue_99" to="icmp_ln100" fromId="99" toId="29">
</dataflow>
<dataflow id="123" from="j_0" to="j" fromId="26" toId="30">
</dataflow>
<dataflow id="124" from="StgValue_102" to="j" fromId="102" toId="30">
</dataflow>
<dataflow id="125" from="icmp_ln100" to="br_ln100" fromId="29" toId="31">
</dataflow>
<dataflow id="126" from="sub_ln101" to="add_ln101" fromId="23" toId="32">
</dataflow>
<dataflow id="127" from="j_0_cast" to="add_ln101" fromId="27" toId="32">
</dataflow>
<dataflow id="128" from="add_ln101" to="sext_ln101" fromId="32" toId="33">
</dataflow>
<dataflow id="129" from="sext_ln101" to="zext_ln101" fromId="33" toId="34">
</dataflow>
<dataflow id="130" from="output_matrix" to="output_matrix_addr" fromId="65" toId="35">
</dataflow>
<dataflow id="132" from="StgValue_131" to="output_matrix_addr" fromId="131" toId="35">
</dataflow>
<dataflow id="133" from="zext_ln101" to="output_matrix_addr" fromId="34" toId="35">
</dataflow>
<dataflow id="134" from="input_matrix" to="input_matrix_addr" fromId="64" toId="36">
</dataflow>
<dataflow id="135" from="StgValue_131" to="input_matrix_addr" fromId="131" toId="36">
</dataflow>
<dataflow id="136" from="zext_ln101" to="input_matrix_addr" fromId="34" toId="36">
</dataflow>
<dataflow id="137" from="input_matrix_addr" to="input_matrix_load" fromId="36" toId="37">
</dataflow>
<dataflow id="138" from="input_matrix_addr" to="input_matrix_load" fromId="36" toId="39">
</dataflow>
<dataflow id="139" from="input_matrix_load" to="tmp" fromId="39" toId="40">
</dataflow>
<dataflow id="140" from="lr_read" to="tmp" fromId="12" toId="40">
</dataflow>
<dataflow id="141" from="input_matrix_load" to="tmp" fromId="39" toId="41">
</dataflow>
<dataflow id="142" from="lr_read" to="tmp" fromId="12" toId="41">
</dataflow>
<dataflow id="143" from="input_matrix_load" to="tmp" fromId="39" toId="42">
</dataflow>
<dataflow id="144" from="lr_read" to="tmp" fromId="12" toId="42">
</dataflow>
<dataflow id="145" from="output_matrix_addr" to="output_matrix_load" fromId="35" toId="43">
</dataflow>
<dataflow id="146" from="output_matrix_addr" to="output_matrix_load" fromId="35" toId="44">
</dataflow>
<dataflow id="147" from="output_matrix_load" to="tmp_s" fromId="44" toId="45">
</dataflow>
<dataflow id="148" from="tmp" to="tmp_s" fromId="42" toId="45">
</dataflow>
<dataflow id="149" from="output_matrix_load" to="tmp_s" fromId="44" toId="46">
</dataflow>
<dataflow id="150" from="tmp" to="tmp_s" fromId="42" toId="46">
</dataflow>
<dataflow id="151" from="output_matrix_load" to="tmp_s" fromId="44" toId="47">
</dataflow>
<dataflow id="152" from="tmp" to="tmp_s" fromId="42" toId="47">
</dataflow>
<dataflow id="153" from="output_matrix_load" to="tmp_s" fromId="44" toId="48">
</dataflow>
<dataflow id="154" from="tmp" to="tmp_s" fromId="42" toId="48">
</dataflow>
<dataflow id="155" from="tmp_s" to="store_ln101" fromId="48" toId="49">
</dataflow>
<dataflow id="156" from="output_matrix_addr" to="store_ln101" fromId="35" toId="49">
</dataflow>
<dataflow id="157" from="icmp_ln99" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="158" from="icmp_ln100" to="StgValue_3" fromId="29" toId="3">
</dataflow>
</dataflows>


</stg>
