--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/DIST/it/sw/amd64/xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -filter
/DIST/home/peters/nadja_cam_repo/VFBC_old/iseconfig/filter.filter -intstyle ise
-v 3 -s 1 -n 3 -fastpaths -xml System_tl.twx System_tl.ncd -o System_tl.twr
System_tl.pcf -ucf System_dma_tl.ucf

Design file:              System_tl.ncd
Physical constraint file: System_tl.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-01-07, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr<2>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.533ns.
--------------------------------------------------------------------------------
Slack:                  1.467ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr<2>
Report:    0.533ns delay meets   2.000ns timing constraint by 1.467ns
From                              To                                Delay(ns)
SLICE_X81Y121.BQ                  SLICE_X80Y120.CX                      0.477  
SLICE_X81Y121.BQ                  SLICE_X82Y121.A4                      0.533  
SLICE_X81Y121.BQ                  SLICE_X83Y121.B4                      0.516  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr<3>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.758ns.
--------------------------------------------------------------------------------
Slack:                  1.242ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr<3>
Report:    0.758ns delay meets   2.000ns timing constraint by 1.242ns
From                              To                                Delay(ns)
SLICE_X81Y121.DQ                  SLICE_X80Y120.DX                      0.329  
SLICE_X81Y121.DQ                  SLICE_X82Y121.A5                      0.580  
SLICE_X81Y121.DQ                  SLICE_X83Y121.B2                      0.758  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr<2>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.566ns.
--------------------------------------------------------------------------------
Slack:                  1.434ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr<2>
Report:    0.566ns delay meets   2.000ns timing constraint by 1.434ns
From                              To                                Delay(ns)
SLICE_X83Y120.BQ                  SLICE_X82Y120.CX                      0.500  
SLICE_X83Y120.BQ                  SLICE_X82Y122.B5                      0.566  
SLICE_X83Y120.BQ                  SLICE_X83Y122.C5                      0.553  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr<3>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.432ns.
--------------------------------------------------------------------------------
Slack:                  1.568ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr<3>
Report:    0.432ns delay meets   2.000ns timing constraint by 1.568ns
From                              To                                Delay(ns)
SLICE_X83Y120.DQ                  SLICE_X82Y120.DX                      0.335  
SLICE_X83Y120.DQ                  SLICE_X82Y122.B6                      0.309  
SLICE_X83Y120.DQ                  SLICE_X83Y122.C6                      0.432  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr<1>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.590ns.
--------------------------------------------------------------------------------
Slack:                  1.410ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr<1>
Report:    0.590ns delay meets   2.000ns timing constraint by 1.410ns
From                              To                                Delay(ns)
SLICE_X44Y137.AQ                  SLICE_X47Y137.B3                      0.590  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr<6>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.856ns.
--------------------------------------------------------------------------------
Slack:                  1.144ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr<6>
Report:    0.856ns delay meets   2.000ns timing constraint by 1.144ns
From                              To                                Delay(ns)
SLICE_X45Y137.CQ                  SLICE_X47Y137.B1                      0.856  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr<3>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.737ns.
--------------------------------------------------------------------------------
Slack:                  1.263ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr<3>
Report:    0.737ns delay meets   2.000ns timing constraint by 1.263ns
From                              To                                Delay(ns)
SLICE_X44Y137.CQ                  SLICE_X47Y137.B2                      0.737  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr<2>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.512ns.
--------------------------------------------------------------------------------
Slack:                  1.488ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr<2>
Report:    0.512ns delay meets   2.000ns timing constraint by 1.488ns
From                              To                                Delay(ns)
SLICE_X44Y137.BQ                  SLICE_X47Y137.B4                      0.512  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr<0>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.371ns.
--------------------------------------------------------------------------------
Slack:                  1.629ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr<0>
Report:    0.371ns delay meets   2.000ns timing constraint by 1.629ns
From                              To                                Delay(ns)
SLICE_X44Y137.DQ                  SLICE_X47Y137.B5                      0.371  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr<6>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.855ns.
--------------------------------------------------------------------------------
Slack:                  1.145ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr<6>
Report:    0.855ns delay meets   2.000ns timing constraint by 1.145ns
From                              To                                Delay(ns)
SLICE_X28Y139.CQ                  SLICE_X31Y132.CX                      0.654  
SLICE_X28Y139.CQ                  SLICE_X31Y139.B1                      0.855  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr<7>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.766ns.
--------------------------------------------------------------------------------
Slack:                  1.234ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr<7>
Report:    0.766ns delay meets   2.000ns timing constraint by 1.234ns
From                              To                                Delay(ns)
SLICE_X28Y139.DQ                  SLICE_X31Y132.DX                      0.712  
SLICE_X28Y139.DQ                  SLICE_X31Y139.B3                      0.766  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ProdObjPtr<1>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.610ns.
--------------------------------------------------------------------------------
Slack:                  1.390ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ProdObjPtr<1>
Report:    0.610ns delay meets   2.000ns timing constraint by 1.390ns
From                              To                                Delay(ns)
SLICE_X28Y134.AQ                  SLICE_X28Y132.B6                      0.320  
SLICE_X28Y134.AQ                  SLICE_X28Y136.BX                      0.610  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ProdObjPtr<6>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.549ns.
--------------------------------------------------------------------------------
Slack:                  1.451ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ProdObjPtr<6>
Report:    0.549ns delay meets   2.000ns timing constraint by 1.451ns
From                              To                                Delay(ns)
SLICE_X29Y134.CQ                  SLICE_X28Y132.B5                      0.397  
SLICE_X29Y134.CQ                  SLICE_X29Y137.CX                      0.549  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr<4>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.499ns.
--------------------------------------------------------------------------------
Slack:                  1.501ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr<4>
Report:    0.499ns delay meets   2.000ns timing constraint by 1.501ns
From                              To                                Delay(ns)
SLICE_X45Y137.AQ                  SLICE_X47Y137.A4                      0.499  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr<5>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.553ns.
--------------------------------------------------------------------------------
Slack:                  1.447ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr<5>
Report:    0.553ns delay meets   2.000ns timing constraint by 1.447ns
From                              To                                Delay(ns)
SLICE_X45Y137.BQ                  SLICE_X47Y137.A5                      0.553  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr<7>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.428ns.
--------------------------------------------------------------------------------
Slack:                  1.572ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr<7>
Report:    0.428ns delay meets   2.000ns timing constraint by 1.572ns
From                              To                                Delay(ns)
SLICE_X45Y137.DQ                  SLICE_X47Y137.A6                      0.428  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr<3>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.641ns.
--------------------------------------------------------------------------------
Slack:                  1.359ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr<3>
Report:    0.641ns delay meets   2.000ns timing constraint by 1.359ns
From                              To                                Delay(ns)
SLICE_X31Y138.CQ                  SLICE_X30Y131.DX                      0.641  
SLICE_X31Y138.CQ                  SLICE_X31Y139.A3                      0.576  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr<2>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.807ns.
--------------------------------------------------------------------------------
Slack:                  1.193ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr<2>
Report:    0.807ns delay meets   2.000ns timing constraint by 1.193ns
From                              To                                Delay(ns)
SLICE_X31Y138.BQ                  SLICE_X30Y131.CX                      0.807  
SLICE_X31Y138.BQ                  SLICE_X31Y139.A4                      0.510  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr<0>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.867ns.
--------------------------------------------------------------------------------
Slack:                  1.133ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr<0>
Report:    0.867ns delay meets   2.000ns timing constraint by 1.133ns
From                              To                                Delay(ns)
SLICE_X31Y138.DQ                  SLICE_X30Y131.AX                      0.867  
SLICE_X31Y138.DQ                  SLICE_X31Y139.A1                      0.843  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr<4>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.833ns.
--------------------------------------------------------------------------------
Slack:                  1.167ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr<4>
Report:    0.833ns delay meets   2.000ns timing constraint by 1.167ns
From                              To                                Delay(ns)
SLICE_X28Y139.AQ                  SLICE_X30Y139.C5                      0.401  
SLICE_X28Y139.AQ                  SLICE_X31Y132.AX                      0.833  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr<5>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.749ns.
--------------------------------------------------------------------------------
Slack:                  1.251ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr<5>
Report:    0.749ns delay meets   2.000ns timing constraint by 1.251ns
From                              To                                Delay(ns)
SLICE_X28Y139.BQ                  SLICE_X30Y139.C4                      0.690  
SLICE_X28Y139.BQ                  SLICE_X31Y132.BX                      0.749  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr<1>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.635ns.
--------------------------------------------------------------------------------
Slack:                  1.365ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr<1>
Report:    0.635ns delay meets   2.000ns timing constraint by 1.365ns
From                              To                                Delay(ns)
SLICE_X31Y138.AQ                  SLICE_X30Y131.BX                      0.635  
SLICE_X31Y138.AQ                  SLICE_X30Y139.C3                      0.594  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ProdObjPtr<3>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.498ns.
--------------------------------------------------------------------------------
Slack:                  1.502ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ProdObjPtr<3>
Report:    0.498ns delay meets   2.000ns timing constraint by 1.502ns
From                              To                                Delay(ns)
SLICE_X28Y134.CQ                  SLICE_X28Y132.A6                      0.483  
SLICE_X28Y134.CQ                  SLICE_X28Y136.DX                      0.498  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ProdObjPtr<2>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.686ns.
--------------------------------------------------------------------------------
Slack:                  1.314ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ProdObjPtr<2>
Report:    0.686ns delay meets   2.000ns timing constraint by 1.314ns
From                              To                                Delay(ns)
SLICE_X28Y134.BQ                  SLICE_X28Y132.A4                      0.686  
SLICE_X28Y134.BQ                  SLICE_X28Y136.CX                      0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ProdObjPtr<0>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.692ns.
--------------------------------------------------------------------------------
Slack:                  1.308ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ProdObjPtr<0>
Report:    0.692ns delay meets   2.000ns timing constraint by 1.308ns
From                              To                                Delay(ns)
SLICE_X28Y134.DQ                  SLICE_X28Y132.A5                      0.692  
SLICE_X28Y134.DQ                  SLICE_X28Y136.AX                      0.497  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ProdObjPtr<4>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.672ns.
--------------------------------------------------------------------------------
Slack:                  1.328ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ProdObjPtr<4>
Report:    0.672ns delay meets   2.000ns timing constraint by 1.328ns
From                              To                                Delay(ns)
SLICE_X29Y134.AQ                  SLICE_X29Y132.A4                      0.672  
SLICE_X29Y134.AQ                  SLICE_X29Y137.AX                      0.463  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ProdObjPtr<5>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.578ns.
--------------------------------------------------------------------------------
Slack:                  1.422ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ProdObjPtr<5>
Report:    0.578ns delay meets   2.000ns timing constraint by 1.422ns
From                              To                                Delay(ns)
SLICE_X29Y134.BQ                  SLICE_X29Y132.A6                      0.578  
SLICE_X29Y134.BQ                  SLICE_X29Y137.BX                      0.526  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ProdObjPtr<7>"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.679ns.
--------------------------------------------------------------------------------
Slack:                  1.321ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ProdObjPtr<7>
Report:    0.679ns delay meets   2.000ns timing constraint by 1.321ns
From                              To                                Delay(ns)
SLICE_X29Y134.DQ                  SLICE_X29Y132.A5                      0.544  
SLICE_X29Y134.DQ                  SLICE_X29Y137.DX                      0.679  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr<0>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.493ns.
--------------------------------------------------------------------------------
Slack:                  1.507ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr<0>
Report:    0.493ns delay meets   2.000ns timing constraint by 1.507ns
From                              To                                Delay(ns)
SLICE_X81Y121.CQ                  SLICE_X80Y120.AX                      0.493  
SLICE_X81Y121.CQ                  SLICE_X83Y121.A6                      0.465  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr<1>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.516ns.
--------------------------------------------------------------------------------
Slack:                  1.484ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr<1>
Report:    0.516ns delay meets   2.000ns timing constraint by 1.484ns
From                              To                                Delay(ns)
SLICE_X81Y121.AQ                  SLICE_X80Y120.BX                      0.305  
SLICE_X81Y121.AQ                  SLICE_X83Y121.A4                      0.516  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr<0>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.520ns.
--------------------------------------------------------------------------------
Slack:                  1.480ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr<0>
Report:    0.520ns delay meets   2.000ns timing constraint by 1.480ns
From                              To                                Delay(ns)
SLICE_X83Y120.CQ                  SLICE_X82Y120.AX                      0.520  
SLICE_X83Y120.CQ                  SLICE_X83Y122.B6                      0.444  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr<1>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.505ns.
--------------------------------------------------------------------------------
Slack:                  1.495ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr<1>
Report:    0.505ns delay meets   2.000ns timing constraint by 1.495ns
From                              To                                Delay(ns)
SLICE_X83Y120.AQ                  SLICE_X82Y120.BX                      0.189  
SLICE_X83Y120.AQ                  SLICE_X83Y122.B5                      0.505  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
rdfifo_reset_or_flush<0>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.551ns.
--------------------------------------------------------------------------------
Slack:                  1.449ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/rdfifo_reset_or_flush<0>
Report:    0.551ns delay meets   2.000ns timing constraint by 1.449ns
From                              To                                Delay(ns)
SLICE_X50Y122.CQ                  SLICE_X50Y128.AX                      0.537  
SLICE_X50Y122.CQ                  SLICE_X51Y122.A5                      0.551  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
cmd_reset<0>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.891ns.
--------------------------------------------------------------------------------
Slack:                  1.109ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/cmd_reset<0>
Report:    0.891ns delay meets   2.000ns timing constraint by 1.109ns
From                              To                                Delay(ns)
SLICE_X75Y114.DQ                  SLICE_X74Y114.CX                      0.174  
SLICE_X75Y114.DQ                  SLICE_X83Y122.SR                      0.870  
SLICE_X75Y114.DQ                  SLICE_X83Y123.AX                      0.891  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/
wrfifo_reset_or_flush<1>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.461ns.
--------------------------------------------------------------------------------
Slack:                  1.539ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/wrfifo_reset_or_flush<1>
Report:    0.461ns delay meets   2.000ns timing constraint by 1.539ns
From                              To                                Delay(ns)
SLICE_X31Y130.AQ                  SLICE_X30Y133.AX                      0.461  
SLICE_X31Y130.AQ                  SLICE_X31Y129.AX                      0.308  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<7>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.521ns.
--------------------------------------------------------------------------------
Slack:                  0.079ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<7>
Report:    0.521ns delay meets   0.600ns timing constraint by 0.079ns
From                              To                                Delay(ns)
SLICE_X0Y131.AQ                   IODELAY_X0Y262.DATAIN                 0.521  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<6>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<6>
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y130.AQ                   IODELAY_X0Y260.DATAIN                 0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<5>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<5>
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y128.AQ                   IODELAY_X0Y256.DATAIN                 0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<4>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<4>
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y51.AQ                    IODELAY_X0Y102.DATAIN                 0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<3>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<3>
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y50.AQ                    IODELAY_X0Y100.DATAIN                 0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<2>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<2>
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y31.AQ                    IODELAY_X0Y62.DATAIN                  0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<1>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.528ns.
--------------------------------------------------------------------------------
Slack:                  0.072ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<1>
Report:    0.528ns delay meets   0.600ns timing constraint by 0.072ns
From                              To                                Delay(ns)
SLICE_X0Y29.AQ                    IODELAY_X0Y58.DATAIN                  0.528  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<0>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<0>
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y48.AQ                    IODELAY_X0Y96.DATAIN                  0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.838ns.
--------------------------------------------------------------------------------
Slack:                  0.012ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync
Report:    0.838ns delay meets   0.850ns timing constraint by 0.012ns
From                              To                                Delay(ns)
IODELAY_X0Y262.DATAOUT            ILOGIC_X0Y262.SR                      0.838  
IODELAY_X0Y262.DATAOUT            ILOGIC_X0Y262.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y260.DATAOUT            ILOGIC_X0Y260.SR                      0.803  
IODELAY_X0Y260.DATAOUT            ILOGIC_X0Y260.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.805ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync
Report:    0.805ns delay meets   0.850ns timing constraint by 0.045ns
From                              To                                Delay(ns)
IODELAY_X0Y256.DATAOUT            ILOGIC_X0Y256.SR                      0.805  
IODELAY_X0Y256.DATAOUT            ILOGIC_X0Y256.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y102.DATAOUT            ILOGIC_X0Y102.SR                      0.803  
IODELAY_X0Y102.DATAOUT            ILOGIC_X0Y102.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y100.DATAOUT            ILOGIC_X0Y100.SR                      0.803  
IODELAY_X0Y100.DATAOUT            ILOGIC_X0Y100.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y62.DATAOUT             ILOGIC_X0Y62.SR                       0.803  
IODELAY_X0Y62.DATAOUT             ILOGIC_X0Y62.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.835ns.
--------------------------------------------------------------------------------
Slack:                  0.015ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync
Report:    0.835ns delay meets   0.850ns timing constraint by 0.015ns
From                              To                                Delay(ns)
IODELAY_X0Y58.DATAOUT             ILOGIC_X0Y58.SR                       0.835  
IODELAY_X0Y58.DATAOUT             ILOGIC_X0Y58.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.805ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync
Report:    0.805ns delay meets   0.850ns timing constraint by 0.045ns
From                              To                                Delay(ns)
IODELAY_X0Y96.DATAOUT             ILOGIC_X0Y96.SR                       0.805  
IODELAY_X0Y96.DATAOUT             ILOGIC_X0Y96.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 414 paths analyzed, 128 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.664ns.
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod_0_0 (SLICE_X82Y120.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_0 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod_0_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.962ns (Levels of Logic = 0)
  Clock Path Skew:      -3.692ns (1.764 - 5.456)
  Source Clock:         Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.178ns

  Clock Uncertainty:          0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.101ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_0 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y120.CQ     Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_0
    SLICE_X82Y120.AX     net (fanout=2)        0.520   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr<0>
    SLICE_X82Y120.CLK    Tdick                -0.008   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod_0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.962ns (0.442ns logic, 0.520ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod_0_2 (SLICE_X82Y120.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_2 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod_0_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.954ns (Levels of Logic = 0)
  Clock Path Skew:      -3.692ns (1.764 - 5.456)
  Source Clock:         Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.178ns

  Clock Uncertainty:          0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.101ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_2 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y120.BQ     Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_2
    SLICE_X82Y120.CX     net (fanout=3)        0.500   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr<2>
    SLICE_X82Y120.CLK    Tdick                 0.004   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod_0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.954ns (0.454ns logic, 0.500ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod_0_3 (SLICE_X82Y120.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_3 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod_0_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.787ns (Levels of Logic = 0)
  Clock Path Skew:      -3.692ns (1.764 - 5.456)
  Source Clock:         Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.178ns

  Clock Uncertainty:          0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.101ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_3 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod_0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y120.DQ     Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_3
    SLICE_X82Y120.DX     net (fanout=3)        0.335   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr<3>
    SLICE_X82Y120.CLK    Tdick                 0.002   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod_0_3
    -------------------------------------------------  ---------------------------
    Total                                      0.787ns (0.452ns logic, 0.335ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_3 (SLICE_X81Y121.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.367ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/ObjPtr_e_3 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.377ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.152 - 0.142)
  Source Clock:         fpga_0_clk_1_sys_clk_pin_BUFGP rising at 10.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/ObjPtr_e_3 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y121.CQ     Tcko                  0.433   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/ObjPtr_e<1>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/ObjPtr_e_3
    SLICE_X81Y121.DX     net (fanout=3)        0.163   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/ObjPtr_e<3>
    SLICE_X81Y121.CLK    Tckdi       (-Th)     0.219   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.377ns (0.214ns logic, 0.163ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_edge_detector_write_enable/edge_f (SLICE_X42Y79.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.442ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_edge_detector_write_enable/signal_buffer (FF)
  Destination:          Inst_edge_detector_write_enable/edge_f (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.492ns (Levels of Logic = 1)
  Clock Path Skew:      0.050ns (0.563 - 0.513)
  Source Clock:         fpga_0_clk_1_sys_clk_pin_BUFGP rising at 10.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_edge_detector_write_enable/signal_buffer to Inst_edge_detector_write_enable/edge_f
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y79.AQ      Tcko                  0.414   Inst_edge_detector_write_enable/signal_buffer
                                                       Inst_edge_detector_write_enable/signal_buffer
    SLICE_X42Y79.A6      net (fanout=1)        0.275   Inst_edge_detector_write_enable/signal_buffer
    SLICE_X42Y79.CLK     Tah         (-Th)     0.197   Inst_edge_detector_write_enable/edge_f
                                                       Inst_edge_detector_write_enable/edge_f_and00001
                                                       Inst_edge_detector_write_enable/edge_f
    -------------------------------------------------  ---------------------------
    Total                                      0.492ns (0.217ns logic, 0.275ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod_1_1 (SLICE_X82Y119.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.445ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod_0_1 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod_1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (1.463 - 1.432)
  Source Clock:         fpga_0_clk_1_sys_clk_pin_BUFGP rising at 10.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod_0_1 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y120.BQ     Tcko                  0.414   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod_0_1
    SLICE_X82Y119.BX     net (fanout=1)        0.293   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><1>
    SLICE_X82Y119.CLK    Tckdi       (-Th)     0.231   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<1><3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod_1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.183ns logic, 0.293ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: Inst_MB/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT1
  Logical resource: Inst_MB/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: Inst_MB/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: Inst_MB/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT2
  Logical resource: Inst_MB/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT2
  Location pin: PLL_ADV_X0Y0.CLKOUT2
  Clock network: Inst_MB/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_MB/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Logical resource: Inst_MB/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: fpga_0_clk_1_sys_clk_pin_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP "TNM_RD_DATA_SEL" 
TO TIMEGRP "FFS"         TS_sys_clk_pin * 2;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 384 paths analyzed, 384 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.103ns.
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_40 (SLICE_X2Y104.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[5].u_ff_rd_data_sel (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_40 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.757ns (Levels of Logic = 1)
  Clock Path Skew:      -0.141ns (3.580 - 3.721)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[5].u_ff_rd_data_sel to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y89.BQ       Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<7>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[5].u_ff_rd_data_sel
    SLICE_X2Y111.C2      net (fanout=32)       1.947   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<5>
    SLICE_X2Y111.C       Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1<47>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/rd_data_rise1
    SLICE_X2Y104.AX      net (fanout=2)        1.274   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp<40>
    SLICE_X2Y104.CLK     Tdick                -0.008   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1<43>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_40
    -------------------------------------------------  ---------------------------
    Total                                      3.757ns (0.536ns logic, 3.221ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_51 (SLICE_X4Y103.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[6].u_ff_rd_data_sel (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_51 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.818ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (1.444 - 1.459)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[6].u_ff_rd_data_sel to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y89.CQ       Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<7>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[6].u_ff_rd_data_sel
    SLICE_X5Y116.D3      net (fanout=32)       2.385   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<6>
    SLICE_X5Y116.D       Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp<115>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/rd_data_fall1
    SLICE_X4Y103.DX      net (fanout=2)        0.894   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp<115>
    SLICE_X4Y103.CLK     Tdick                -0.005   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r<51>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_51
    -------------------------------------------------  ---------------------------
    Total                                      3.818ns (0.539ns logic, 3.279ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_114 (SLICE_X4Y110.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[6].u_ff_rd_data_sel (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_114 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.511ns (Levels of Logic = 1)
  Clock Path Skew:      -0.190ns (3.531 - 3.721)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[6].u_ff_rd_data_sel to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_114
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y89.CQ       Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<7>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[6].u_ff_rd_data_sel
    SLICE_X5Y116.B5      net (fanout=32)       2.169   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<6>
    SLICE_X5Y116.B       Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp<115>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[50].u_iob_dq/rd_data_fall1
    SLICE_X4Y110.CX      net (fanout=2)        0.803   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp<114>
    SLICE_X4Y110.CLK     Tdick                -0.005   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1<115>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_114
    -------------------------------------------------  ---------------------------
    Total                                      3.511ns (0.539ns logic, 2.972ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"         TS_sys_clk_pin * 2;
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_25 (SLICE_X5Y60.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.152ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.521ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.164ns (3.735 - 3.571)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y59.DQ       Tcko                  0.414   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel
    SLICE_X5Y60.B6       net (fanout=32)       0.303   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<3>
    SLICE_X5Y60.CLK      Tah         (-Th)     0.196   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r<27>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/Data_Out_25_mux00001
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_25
    -------------------------------------------------  ---------------------------
    Total                                      0.521ns (0.218ns logic, 0.303ns route)
                                                       (41.8% logic, 58.2% route)
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_66 (SLICE_X4Y60.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.214ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[0].u_ff_rd_data_sel (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_66 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.583ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.164ns (3.735 - 3.571)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[0].u_ff_rd_data_sel to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_66
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y59.AQ       Tcko                  0.414   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[0].u_ff_rd_data_sel
    SLICE_X4Y60.C5       net (fanout=32)       0.386   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<0>
    SLICE_X4Y60.CLK      Tah         (-Th)     0.217   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r<67>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/Data_Out_66_mux00001
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_66
    -------------------------------------------------  ---------------------------
    Total                                      0.583ns (0.197ns logic, 0.386ns route)
                                                       (33.8% logic, 66.2% route)
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_67 (SLICE_X4Y60.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.227ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[0].u_ff_rd_data_sel (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_67 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.164ns (3.735 - 3.571)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[0].u_ff_rd_data_sel to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_67
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y59.AQ       Tcko                  0.414   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[0].u_ff_rd_data_sel
    SLICE_X4Y60.D5       net (fanout=32)       0.398   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<0>
    SLICE_X4Y60.CLK      Tah         (-Th)     0.216   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r<67>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/Data_Out_67_mux00001
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_67
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.198ns logic, 0.398ns route)
                                                       (33.2% logic, 66.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "FFS" TS_sys_clk_pin * 2;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "FFS" TS_sys_clk_pin * 2;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 53 paths analyzed, 51 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.205ns.
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[1].gen_odt[0].u_ff_odt (OLOGIC_X0Y236.D1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[1].gen_odt[0].u_ff_odt (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.866ns (Levels of Logic = 2)
  Clock Path Skew:      -0.134ns (3.602 - 3.736)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[1].gen_odt[0].u_ff_odt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y98.AQ       Tcko                  0.471   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X3Y109.B2      net (fanout=27)       1.328   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X3Y109.B       Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r<104>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_01
    SLICE_X3Y109.D5      net (fanout=3)        0.383   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0
    SLICE_X3Y109.CMUX    Topdc                 0.389   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r<104>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and00002
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000_f7
    OLOGIC_X0Y236.D1     net (fanout=2)        0.767   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000
    OLOGIC_X0Y236.CLK    Todck                 0.434   fpga_0_DDR2_SDRAM_DDR2_ODT_pin_1_OBUF
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[1].gen_odt[0].u_ff_odt
    -------------------------------------------------  ---------------------------
    Total                                      3.866ns (1.388ns logic, 2.478ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[1].gen_odt[0].u_ff_odt (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.903ns (Levels of Logic = 1)
  Clock Path Skew:      -0.134ns (3.602 - 3.736)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[1].gen_odt[0].u_ff_odt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y98.AQ       Tcko                  0.471   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X3Y109.CX      net (fanout=27)       0.901   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X3Y109.CMUX    Taxc                  0.330   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r<104>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000_f7
    OLOGIC_X0Y236.D1     net (fanout=2)        0.767   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000
    OLOGIC_X0Y236.CLK    Todck                 0.434   fpga_0_DDR2_SDRAM_DDR2_ODT_pin_1_OBUF
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[1].gen_odt[0].u_ff_odt
    -------------------------------------------------  ---------------------------
    Total                                      2.903ns (1.235ns logic, 1.668ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[0].gen_odt[0].u_ff_odt (OLOGIC_X0Y233.D1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[0].gen_odt[0].u_ff_odt (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.858ns (Levels of Logic = 2)
  Clock Path Skew:      -0.137ns (3.599 - 3.736)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[0].gen_odt[0].u_ff_odt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y98.AQ       Tcko                  0.471   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X3Y109.B2      net (fanout=27)       1.328   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X3Y109.B       Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r<104>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_01
    SLICE_X3Y109.D5      net (fanout=3)        0.383   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0
    SLICE_X3Y109.CMUX    Topdc                 0.389   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r<104>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and00002
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000_f7
    OLOGIC_X0Y233.D1     net (fanout=2)        0.759   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000
    OLOGIC_X0Y233.CLK    Todck                 0.434   fpga_0_DDR2_SDRAM_DDR2_ODT_pin_0_OBUF
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[0].gen_odt[0].u_ff_odt
    -------------------------------------------------  ---------------------------
    Total                                      3.858ns (1.388ns logic, 2.470ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[0].gen_odt[0].u_ff_odt (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.895ns (Levels of Logic = 1)
  Clock Path Skew:      -0.137ns (3.599 - 3.736)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[0].gen_odt[0].u_ff_odt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y98.AQ       Tcko                  0.471   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X3Y109.CX      net (fanout=27)       0.901   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X3Y109.CMUX    Taxc                  0.330   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r<104>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000_f7
    OLOGIC_X0Y233.D1     net (fanout=2)        0.759   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000
    OLOGIC_X0Y233.CLK    Todck                 0.434   fpga_0_DDR2_SDRAM_DDR2_ODT_pin_0_OBUF
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[0].gen_odt[0].u_ff_odt
    -------------------------------------------------  ---------------------------
    Total                                      2.895ns (1.235ns logic, 1.660ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_4 (SLICE_X18Y69.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.287ns (Levels of Logic = 1)
  Clock Path Skew:      -0.313ns (3.423 - 3.736)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y98.AQ       Tcko                  0.471   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X13Y74.A5      net (fanout=27)       1.623   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X13Y74.A       Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00001
    SLICE_X18Y69.CE      net (fanout=35)       0.870   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0000
    SLICE_X18Y69.CLK     Tceck                 0.229   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr<7>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_4
    -------------------------------------------------  ---------------------------
    Total                                      3.287ns (0.794ns logic, 2.493ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "FFS" TS_sys_clk_pin * 2;
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1 (SLICE_X6Y99.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.485ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.968ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.278ns (3.752 - 3.474)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y98.AQ       Tcko                  0.433   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X6Y99.A3       net (fanout=27)       0.732   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X6Y99.CLK      Tah         (-Th)     0.197   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00041
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
    -------------------------------------------------  ---------------------------
    Total                                      0.968ns (0.236ns logic, 0.732ns route)
                                                       (24.4% logic, 75.6% route)
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/cs_n_mux_0 (SLICE_X5Y108.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.635ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/cs_n_mux_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.169ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.329ns (3.803 - 3.474)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/cs_n_mux_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y98.AQ       Tcko                  0.433   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X5Y108.A3      net (fanout=27)       0.933   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X5Y108.CLK     Tah         (-Th)     0.197   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/cs_n_mux<0>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/cs_n_mux_0_mux00001
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/cs_n_mux_0
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (0.236ns logic, 0.933ns route)
                                                       (20.2% logic, 79.8% route)
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_270 (SLICE_X1Y86.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.734ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_270 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.177ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.238ns (3.712 - 3.474)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHz90PLL0 falling at -1.250ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_270
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y98.AQ       Tcko                  0.433   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X1Y86.BX       net (fanout=27)       0.970   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X1Y86.CLK      Tckdi       (-Th)     0.226   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_270
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_270
    -------------------------------------------------  ---------------------------
    Total                                      1.177ns (0.207ns logic, 0.970ns route)
                                                       (17.6% logic, 82.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "TNM_GATE_DLY" TO 
TIMEGRP "FFS"         TS_sys_clk_pin * 2;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 40 paths analyzed, 40 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.542ns.
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_en_dqs_ff (SLICE_X0Y51.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[24].u_ff_gate_dly (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_en_dqs_ff (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.129ns (Levels of Logic = 1)
  Clock Path Skew:      -0.208ns (3.552 - 3.760)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[24].u_ff_gate_dly to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y95.AQ       Tcko                  0.471   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r<27>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[24].u_ff_gate_dly
    SLICE_X0Y51.A6       net (fanout=1)        2.651   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r<24>
    SLICE_X0Y51.CLK      Tas                   0.007   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<4>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_gate_srl
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      3.129ns (0.478ns logic, 2.651ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff (SLICE_X0Y128.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[25].u_ff_gate_dly (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.968ns (Levels of Logic = 1)
  Clock Path Skew:      -0.139ns (3.621 - 3.760)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[25].u_ff_gate_dly to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y95.BQ       Tcko                  0.471   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r<27>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[25].u_ff_gate_dly
    SLICE_X0Y128.A2      net (fanout=1)        2.490   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r<25>
    SLICE_X0Y128.CLK     Tas                   0.007   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<5>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_gate_srl
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      2.968ns (0.478ns logic, 2.490ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff (SLICE_X0Y128.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[26].u_ff_gate_dly (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.728ns (Levels of Logic = 1)
  Clock Path Skew:      -0.139ns (3.621 - 3.760)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[26].u_ff_gate_dly to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y95.CQ       Tcko                  0.471   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r<27>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[26].u_ff_gate_dly
    SLICE_X0Y128.A3      net (fanout=1)        2.250   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r<26>
    SLICE_X0Y128.CLK     Tas                   0.007   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<5>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_gate_srl
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      2.728ns (0.478ns logic, 2.250ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "TNM_GATE_DLY" TO TIMEGRP "FFS"         TS_sys_clk_pin * 2;
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_en_dqs_ff (SLICE_X0Y48.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.206ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[3].u_ff_gate_dly (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_en_dqs_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.688ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.277ns (3.819 - 3.542)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[3].u_ff_gate_dly to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y51.DQ       Tcko                  0.414   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[3].u_ff_gate_dly
    SLICE_X0Y48.A5       net (fanout=1)        0.493   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r<3>
    SLICE_X0Y48.CLK      Tah         (-Th)     0.219   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<0>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_gate_srl
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.688ns (0.195ns logic, 0.493ns route)
                                                       (28.3% logic, 71.7% route)
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_en_dqs_ff (SLICE_X0Y50.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.249ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[18].u_ff_gate_dly (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_en_dqs_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.701ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.247ns (3.810 - 3.563)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[18].u_ff_gate_dly to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y51.CQ       Tcko                  0.414   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r<19>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[18].u_ff_gate_dly
    SLICE_X0Y50.A5       net (fanout=1)        0.506   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r<18>
    SLICE_X0Y50.CLK      Tah         (-Th)     0.219   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_gate_srl
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.701ns (0.195ns logic, 0.506ns route)
                                                       (27.8% logic, 72.2% route)
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_en_dqs_ff (SLICE_X0Y50.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[17].u_ff_gate_dly (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_en_dqs_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.879ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.247ns (3.810 - 3.563)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[17].u_ff_gate_dly to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y51.BQ       Tcko                  0.414   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r<19>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[17].u_ff_gate_dly
    SLICE_X0Y50.A4       net (fanout=1)        0.684   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r<17>
    SLICE_X0Y50.CLK      Tah         (-Th)     0.219   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_gate_srl
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.879ns (0.195ns logic, 0.684ns route)
                                                       (22.2% logic, 77.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_RDEN_DLY" TO 
TIMEGRP "FFS"         TS_sys_clk_pin * 2;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (SLICE_X32Y95.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[4].u_ff_rden_dly (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.682ns (Levels of Logic = 1)
  Clock Path Skew:      -0.239ns (3.333 - 3.572)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[4].u_ff_rden_dly to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y95.AQ      Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r<4>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[4].u_ff_rden_dly
    SLICE_X32Y95.A6      net (fanout=1)        1.225   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r<4>
    SLICE_X32Y95.CLK     Tas                   0.007   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2<0>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.682ns (0.457ns logic, 1.225ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (SLICE_X32Y95.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[0].u_ff_rden_dly (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.425ns (Levels of Logic = 1)
  Clock Path Skew:      -0.243ns (3.333 - 3.576)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[0].u_ff_rden_dly to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y95.AQ      Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[0].u_ff_rden_dly
    SLICE_X32Y95.A2      net (fanout=1)        0.968   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r<0>
    SLICE_X32Y95.CLK     Tas                   0.007   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2<0>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.425ns (0.457ns logic, 0.968ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (SLICE_X32Y95.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[2].u_ff_rden_dly (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.151ns (Levels of Logic = 1)
  Clock Path Skew:      -0.243ns (3.333 - 3.576)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[2].u_ff_rden_dly to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y95.CQ      Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[2].u_ff_rden_dly
    SLICE_X32Y95.A4      net (fanout=1)        0.694   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r<2>
    SLICE_X32Y95.CLK     Tas                   0.007   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2<0>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.151ns (0.457ns logic, 0.694ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_RDEN_DLY" TO TIMEGRP "FFS"         TS_sys_clk_pin * 2;
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (SLICE_X32Y95.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.249ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[3].u_ff_rden_dly (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.711ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.257ns (3.583 - 3.326)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[3].u_ff_rden_dly to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y95.DQ      Tcko                  0.414   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[3].u_ff_rden_dly
    SLICE_X32Y95.A5      net (fanout=1)        0.516   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r<3>
    SLICE_X32Y95.CLK     Tah         (-Th)     0.219   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2<0>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.711ns (0.195ns logic, 0.516ns route)
                                                       (27.4% logic, 72.6% route)
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (SLICE_X32Y95.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.288ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[1].u_ff_rden_dly (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.750ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.257ns (3.583 - 3.326)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[1].u_ff_rden_dly to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y95.BQ      Tcko                  0.414   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[1].u_ff_rden_dly
    SLICE_X32Y95.A3      net (fanout=1)        0.555   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r<1>
    SLICE_X32Y95.CLK     Tah         (-Th)     0.219   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2<0>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.750ns (0.195ns logic, 0.555ns route)
                                                       (26.0% logic, 74.0% route)
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (SLICE_X32Y95.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.371ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[2].u_ff_rden_dly (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.833ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.257ns (3.583 - 3.326)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[2].u_ff_rden_dly to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y95.CQ      Tcko                  0.414   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[2].u_ff_rden_dly
    SLICE_X32Y95.A4      net (fanout=1)        0.638   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r<2>
    SLICE_X32Y95.CLK     Tah         (-Th)     0.219   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2<0>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.833ns (0.195ns logic, 0.638ns route)
                                                       (23.4% logic, 76.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP 
"TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"         TS_sys_clk_pin * 2;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.913ns.
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (SLICE_X0Y81.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[1].u_ff_cal_rden_dly (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.410ns (Levels of Logic = 1)
  Clock Path Skew:      -0.298ns (3.467 - 3.765)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[1].u_ff_cal_rden_dly to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y78.BQ       Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[1].u_ff_cal_rden_dly
    SLICE_X0Y81.A3       net (fanout=1)        0.953   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r<1>
    SLICE_X0Y81.CLK      Tas                   0.007   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (0.457ns logic, 0.953ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (SLICE_X0Y81.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[0].u_ff_cal_rden_dly (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.386ns (Levels of Logic = 1)
  Clock Path Skew:      -0.298ns (3.467 - 3.765)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[0].u_ff_cal_rden_dly to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y78.AQ       Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[0].u_ff_cal_rden_dly
    SLICE_X0Y81.A2       net (fanout=1)        0.929   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r<0>
    SLICE_X0Y81.CLK      Tas                   0.007   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.386ns (0.457ns logic, 0.929ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (SLICE_X0Y81.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[2].u_ff_cal_rden_dly (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.160ns (Levels of Logic = 1)
  Clock Path Skew:      -0.298ns (3.467 - 3.765)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[2].u_ff_cal_rden_dly to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y78.CQ       Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[2].u_ff_cal_rden_dly
    SLICE_X0Y81.A4       net (fanout=1)        0.703   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r<2>
    SLICE_X0Y81.CLK      Tas                   0.007   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.160ns (0.457ns logic, 0.703ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"         TS_sys_clk_pin * 2;
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (SLICE_X0Y81.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.154ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[4].u_ff_cal_rden_dly (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.612ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.253ns (3.727 - 3.474)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[4].u_ff_cal_rden_dly to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y80.AQ       Tcko                  0.414   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r<4>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[4].u_ff_cal_rden_dly
    SLICE_X0Y81.A6       net (fanout=1)        0.417   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r<4>
    SLICE_X0Y81.CLK      Tah         (-Th)     0.219   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.612ns (0.195ns logic, 0.417ns route)
                                                       (31.9% logic, 68.1% route)
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (SLICE_X0Y81.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.307ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[3].u_ff_cal_rden_dly (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.737ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.225ns (3.727 - 3.502)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[3].u_ff_cal_rden_dly to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y78.DQ       Tcko                  0.414   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[3].u_ff_cal_rden_dly
    SLICE_X0Y81.A5       net (fanout=1)        0.542   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r<3>
    SLICE_X0Y81.CLK      Tah         (-Th)     0.219   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.737ns (0.195ns logic, 0.542ns route)
                                                       (26.5% logic, 73.5% route)
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (SLICE_X0Y81.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[2].u_ff_cal_rden_dly (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.841ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.225ns (3.727 - 3.502)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[2].u_ff_cal_rden_dly to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y78.CQ       Tcko                  0.414   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[2].u_ff_cal_rden_dly
    SLICE_X0Y81.A4       net (fanout=1)        0.646   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r<2>
    SLICE_X0Y81.CLK      Tah         (-Th)     0.219   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.841ns (0.195ns logic, 0.646ns route)
                                                       (23.2% logic, 76.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP 
"TNM_DQS_FLOPS"         1.9 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 128 paths analyzed, 64 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   3.676ns.
 Maximum delay is   1.862ns.
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y241.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.905ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5> falling
  Destination Clock:    Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y256.Q1     Tickq                 0.517   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y241.CE1    net (fanout=8)        0.807   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>
    ILOGIC_X0Y241.CLK    Tice1ck               0.581   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/stg1_out_fall_sg1
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.905ns (1.098ns logic, 0.807ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.881ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5> falling
  Destination Clock:    Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y256.Q1     Tickq                 0.517   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y241.CE1    net (fanout=8)        0.807   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>
    ILOGIC_X0Y241.CLKB   Tice1ck               0.557   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/stg1_out_fall_sg1
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.881ns (1.074ns logic, 0.807ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y240.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.905ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5> falling
  Destination Clock:    Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y256.Q1     Tickq                 0.517   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y240.CE1    net (fanout=8)        0.807   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>
    ILOGIC_X0Y240.CLK    Tice1ck               0.581   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/stg1_out_fall_sg1
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.905ns (1.098ns logic, 0.807ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.881ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5> falling
  Destination Clock:    Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y256.Q1     Tickq                 0.517   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y240.CE1    net (fanout=8)        0.807   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>
    ILOGIC_X0Y240.CLKB   Tice1ck               0.557   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/stg1_out_fall_sg1
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.881ns (1.074ns logic, 0.807ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y117.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.885ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4> falling
  Destination Clock:    Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<4>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y117.CE1    net (fanout=8)        0.787   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<4>
    ILOGIC_X0Y117.CLK    Tice1ck               0.581   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/stg1_out_fall_sg1
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.885ns (1.098ns logic, 0.787ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.861ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4> falling
  Destination Clock:    Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<4>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y117.CE1    net (fanout=8)        0.787   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<4>
    ILOGIC_X0Y117.CLKB   Tice1ck               0.557   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/stg1_out_fall_sg1
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.861ns (1.074ns logic, 0.787ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"         1.9 ns;
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y107.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.998ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.079ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3> falling
  Destination Clock:    Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y107.CE1    net (fanout=8)        0.342   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<3>
    ILOGIC_X0Y107.CLKB   Tickce1     (-Th)    -0.261   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/stg1_out_fall_sg1
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.079ns (0.737ns logic, 0.342ns route)
                                                       (68.3% logic, 31.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.105ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3> falling
  Destination Clock:    Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y107.CE1    net (fanout=8)        0.342   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<3>
    ILOGIC_X0Y107.CLK    Tickce1     (-Th)    -0.287   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/stg1_out_fall_sg1
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.105ns (0.763ns logic, 0.342ns route)
                                                       (69.0% logic, 31.0% route)
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y267.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.085ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6> falling
  Destination Clock:    Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y267.CE1    net (fanout=8)        0.348   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>
    ILOGIC_X0Y267.CLKB   Tickce1     (-Th)    -0.261   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/stg1_out_fall_sg1
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.085ns (0.737ns logic, 0.348ns route)
                                                       (67.9% logic, 32.1% route)
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y267.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.111ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6> falling
  Destination Clock:    Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y267.CE1    net (fanout=8)        0.348   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>
    ILOGIC_X0Y267.CLK    Tickce1     (-Th)    -0.287   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/stg1_out_fall_sg1
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.111ns (0.763ns logic, 0.348ns route)
                                                       (68.7% logic, 31.3% route)
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y266.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.085ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6> falling
  Destination Clock:    Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y266.CE1    net (fanout=8)        0.348   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>
    ILOGIC_X0Y266.CLKB   Tickce1     (-Th)    -0.261   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/stg1_out_fall_sg1
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.085ns (0.737ns logic, 0.348ns route)
                                                       (67.9% logic, 32.1% route)
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y266.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.111ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6> falling
  Destination Clock:    Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y266.CE1    net (fanout=8)        0.348   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>
    ILOGIC_X0Y266.CLK    Tickce1     (-Th)    -0.287   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/stg1_out_fall_sg1
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.111ns (0.763ns logic, 0.348ns route)
                                                       (68.7% logic, 31.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_SPLB2MPLB_xps_tft_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/Mshreg_tft_on_reg_bram_d2 (SLICE_X64Y30.AI), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.164ns (data path - clock path skew + uncertainty)
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/SLAVE_REG_U6/TFT_on_reg (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/Mshreg_tft_on_reg_bram_d2 (FF)
  Data Path Delay:      2.568ns (Levels of Logic = 0)
  Clock Path Skew:      0.630ns (4.186 - 3.556)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 30.000ns
  Destination Clock:    Inst_MB/clock_generator_0_CLKOUT4 rising at 40.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/SLAVE_REG_U6/TFT_on_reg to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/Mshreg_tft_on_reg_bram_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y52.AQ      Tcko                  0.450   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/SLAVE_REG_U6/TFT_on_reg
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/SLAVE_REG_U6/TFT_on_reg
    SLICE_X64Y30.AI      net (fanout=3)        1.783   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/SLAVE_REG_U6/TFT_on_reg
    SLICE_X64Y30.CLK     Tds                   0.335   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_on_reg_bram_d2
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/Mshreg_tft_on_reg_bram_d2
    -------------------------------------------------  ---------------------------
    Total                                      2.568ns (0.785ns logic, 1.783ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_SPLB2MPLB_xps_tft_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/Mshreg_tft_on_reg_bram_d2 (SLICE_X64Y30.AI), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.518ns (datapath - clock path skew - uncertainty)
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/SLAVE_REG_U6/TFT_on_reg (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/Mshreg_tft_on_reg_bram_d2 (FF)
  Data Path Delay:      1.947ns (Levels of Logic = 0)
  Clock Path Skew:      1.203ns (4.510 - 3.307)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 40.000ns
  Destination Clock:    Inst_MB/clock_generator_0_CLKOUT4 rising at 40.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/SLAVE_REG_U6/TFT_on_reg to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/Mshreg_tft_on_reg_bram_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y52.AQ      Tcko                  0.414   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/SLAVE_REG_U6/TFT_on_reg
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/SLAVE_REG_U6/TFT_on_reg
    SLICE_X64Y30.AI      net (fanout=3)        1.641   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/SLAVE_REG_U6/TFT_on_reg
    SLICE_X64Y30.CLK     Tdh         (-Th)     0.108   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_on_reg_bram_d2
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/Mshreg_tft_on_reg_bram_d2
    -------------------------------------------------  ---------------------------
    Total                                      1.947ns (0.306ns logic, 1.641ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_MPLB2TFT_xps_tft_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1 (SLICE_X73Y35.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.011ns (data path - clock path skew + uncertainty)
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/FD_PLB_RST6 (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1 (FF)
  Data Path Delay:      1.302ns (Levels of Logic = 0)
  Clock Path Skew:      0.517ns (4.258 - 3.741)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 30.000ns
  Destination Clock:    Inst_MB/clock_generator_0_CLKOUT4 rising at 40.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/FD_PLB_RST6 to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y35.DQ      Tcko                  0.471   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/plb_rst_d6
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/FD_PLB_RST6
    SLICE_X73Y35.SR      net (fanout=1)        0.286   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/plb_rst_d6
    SLICE_X73Y35.CLK     Tsrck                 0.545   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1
    -------------------------------------------------  ---------------------------
    Total                                      1.302ns (1.016ns logic, 0.286ns route)
                                                       (78.0% logic, 22.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_MPLB2TFT_xps_tft_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1 (SLICE_X73Y35.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.431ns (datapath - clock path skew - uncertainty)
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/FD_PLB_RST6 (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1 (FF)
  Data Path Delay:      0.903ns (Levels of Logic = 0)
  Clock Path Skew:      1.108ns (4.588 - 3.480)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 40.000ns
  Destination Clock:    Inst_MB/clock_generator_0_CLKOUT4 rising at 40.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/FD_PLB_RST6 to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y35.DQ      Tcko                  0.433   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/plb_rst_d6
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/FD_PLB_RST6
    SLICE_X73Y35.SR      net (fanout=1)        0.263   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/plb_rst_d6
    SLICE_X73Y35.CLK     Tcksr       (-Th)    -0.207   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1
    -------------------------------------------------  ---------------------------
    Total                                      0.903ns (0.640ns logic, 0.263ns route)
                                                       (70.9% logic, 29.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TFT_MPLB_CLOCK_xps_tft_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/v_bp_cnt_tc_d1 (SLICE_X67Y43.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.468ns (data path - clock path skew + uncertainty)
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_bp_cnt_tc (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/v_bp_cnt_tc_d1 (FF)
  Data Path Delay:      1.986ns (Levels of Logic = 0)
  Clock Path Skew:      -1.256ns (3.366 - 4.622)
  Source Clock:         Inst_MB/clock_generator_0_CLKOUT4 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_bp_cnt_tc to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/v_bp_cnt_tc_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y32.DQ      Tcko                  0.450   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_bp_cnt_tc
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_bp_cnt_tc
    SLICE_X67Y43.AX      net (fanout=4)        1.544   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_bp_cnt_tc
    SLICE_X67Y43.CLK     Tdick                -0.008   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/v_bp_cnt_tc_d2
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/v_bp_cnt_tc_d1
    -------------------------------------------------  ---------------------------
    Total                                      1.986ns (0.442ns logic, 1.544ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/v_p_cnt_tc_d1 (SLICE_X69Y31.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.882ns (data path - clock path skew + uncertainty)
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/v_p_cnt_tc_d1 (FF)
  Data Path Delay:      1.443ns (Levels of Logic = 0)
  Clock Path Skew:      -1.213ns (3.425 - 4.638)
  Source Clock:         Inst_MB/clock_generator_0_CLKOUT4 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/v_p_cnt_tc_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y29.DQ      Tcko                  0.450   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc
    SLICE_X69Y31.AX      net (fanout=3)        1.001   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc
    SLICE_X69Y31.CLK     Tdick                -0.008   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/v_p_cnt_tc_d2
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/v_p_cnt_tc_d1
    -------------------------------------------------  ---------------------------
    Total                                      1.443ns (0.442ns logic, 1.001ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/get_line_start_d2 (SLICE_X74Y32.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.356ns (data path - clock path skew + uncertainty)
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/get_line_start_d1 (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/get_line_start_d2 (FF)
  Data Path Delay:      0.994ns (Levels of Logic = 0)
  Clock Path Skew:      -1.136ns (3.497 - 4.633)
  Source Clock:         Inst_MB/clock_generator_0_CLKOUT4 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/get_line_start_d1 to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/get_line_start_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y31.AQ      Tcko                  0.450   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/get_line_start_d1
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/get_line_start_d1
    SLICE_X74Y32.AX      net (fanout=1)        0.552   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/get_line_start_d1
    SLICE_X74Y32.CLK     Tdick                -0.008   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/get_line_start_d3
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/get_line_start_d2
    -------------------------------------------------  ---------------------------
    Total                                      0.994ns (0.442ns logic, 0.552ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TFT_MPLB_CLOCK_xps_tft_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/get_line_start_d2 (SLICE_X74Y32.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.006ns (datapath - clock path skew - uncertainty)
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/get_line_start_d1 (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/get_line_start_d2 (FF)
  Data Path Delay:      0.692ns (Levels of Logic = 0)
  Clock Path Skew:      -0.540ns (3.760 - 4.300)
  Source Clock:         Inst_MB/clock_generator_0_CLKOUT4 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/get_line_start_d1 to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/get_line_start_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y31.AQ      Tcko                  0.414   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/get_line_start_d1
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/get_line_start_d1
    SLICE_X74Y32.AX      net (fanout=1)        0.507   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/get_line_start_d1
    SLICE_X74Y32.CLK     Tckdi       (-Th)     0.229   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/get_line_start_d3
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/get_line_start_d2
    -------------------------------------------------  ---------------------------
    Total                                      0.692ns (0.185ns logic, 0.507ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/v_p_cnt_tc_d1 (SLICE_X69Y31.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.502ns (datapath - clock path skew - uncertainty)
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/v_p_cnt_tc_d1 (FF)
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.622ns (3.682 - 4.304)
  Source Clock:         Inst_MB/clock_generator_0_CLKOUT4 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/v_p_cnt_tc_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y29.DQ      Tcko                  0.414   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc
    SLICE_X69Y31.AX      net (fanout=3)        0.921   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc
    SLICE_X69Y31.CLK     Tckdi       (-Th)     0.229   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/v_p_cnt_tc_d2
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/v_p_cnt_tc_d1
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.185ns logic, 0.921ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/v_bp_cnt_tc_d1 (SLICE_X67Y43.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.051ns (datapath - clock path skew - uncertainty)
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_bp_cnt_tc (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/v_bp_cnt_tc_d1 (FF)
  Data Path Delay:      1.606ns (Levels of Logic = 0)
  Clock Path Skew:      -0.671ns (3.619 - 4.290)
  Source Clock:         Inst_MB/clock_generator_0_CLKOUT4 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_bp_cnt_tc to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/v_bp_cnt_tc_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y32.DQ      Tcko                  0.414   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_bp_cnt_tc
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_bp_cnt_tc
    SLICE_X67Y43.AX      net (fanout=4)        1.421   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_bp_cnt_tc
    SLICE_X67Y43.CLK     Tckdi       (-Th)     0.229   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/v_bp_cnt_tc_d2
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/v_bp_cnt_tc_d1
    -------------------------------------------------  ---------------------------
    Total                                      1.606ns (0.185ns logic, 1.421ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_MPLB2TFT1_xps_tft_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1 (SLICE_X73Y35.A1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.275ns (data path - clock path skew + uncertainty)
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.iic_init/Done (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1 (FF)
  Data Path Delay:      1.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.583ns (4.258 - 3.675)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 30.000ns
  Destination Clock:    Inst_MB/clock_generator_0_CLKOUT4 rising at 40.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.iic_init/Done to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y40.CQ      Tcko                  0.450   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.iic_init/Done
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.iic_init/Done
    SLICE_X73Y35.A1      net (fanout=1)        1.156   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.iic_init/Done
    SLICE_X73Y35.CLK     Tas                   0.026   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1_or000011_INV_0
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1
    -------------------------------------------------  ---------------------------
    Total                                      1.632ns (0.476ns logic, 1.156ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_MPLB2TFT1_xps_tft_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1 (SLICE_X73Y35.A1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.116ns (datapath - clock path skew - uncertainty)
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.iic_init/Done (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1 (FF)
  Data Path Delay:      1.280ns (Levels of Logic = 1)
  Clock Path Skew:      1.170ns (4.588 - 3.418)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 40.000ns
  Destination Clock:    Inst_MB/clock_generator_0_CLKOUT4 rising at 40.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.iic_init/Done to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y40.CQ      Tcko                  0.414   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.iic_init/Done
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.iic_init/Done
    SLICE_X73Y35.A1      net (fanout=1)        1.063   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.iic_init/Done
    SLICE_X73Y35.CLK     Tah         (-Th)     0.197   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1_or000011_INV_0
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1
    -------------------------------------------------  ---------------------------
    Total                                      1.280ns (0.217ns logic, 1.063ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD        
 TIMEGRP "Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0"         
TS_sys_clk_pin HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 537381 paths analyzed, 26749 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.792ns.
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_10 (SLICE_X35Y94.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.303ns (Levels of Logic = 0)
  Clock Path Skew:      -0.388ns (3.319 - 3.707)
  Source Clock:         Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Destination Clock:    Inst_MB/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y72.AQ       Tcko                  0.471   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X35Y94.SR      net (fanout=209)      3.285   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X35Y94.CLK     Tsrck                 0.547   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly<12>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_10
    -------------------------------------------------  ---------------------------
    Total                                      4.303ns (1.018ns logic, 3.285ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_11 (SLICE_X35Y94.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.303ns (Levels of Logic = 0)
  Clock Path Skew:      -0.388ns (3.319 - 3.707)
  Source Clock:         Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Destination Clock:    Inst_MB/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y72.AQ       Tcko                  0.471   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X35Y94.SR      net (fanout=209)      3.285   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X35Y94.CLK     Tsrck                 0.547   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly<12>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_11
    -------------------------------------------------  ---------------------------
    Total                                      4.303ns (1.018ns logic, 3.285ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_12 (SLICE_X35Y94.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.303ns (Levels of Logic = 0)
  Clock Path Skew:      -0.388ns (3.319 - 3.707)
  Source Clock:         Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Destination Clock:    Inst_MB/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y72.AQ       Tcko                  0.471   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X35Y94.SR      net (fanout=209)      3.285   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X35Y94.CLK     Tsrck                 0.547   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly<12>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_12
    -------------------------------------------------  ---------------------------
    Total                                      4.303ns (1.018ns logic, 3.285ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD
        TIMEGRP "Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0"
        TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd15 (SLICE_X44Y78.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Pi2ad_wrfifo_almostFull_reg (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.499ns (Levels of Logic = 1)
  Clock Path Skew:      0.289ns (3.569 - 3.280)
  Source Clock:         Inst_MB/clk_200_0000MHzPLL0 rising at 10.000ns
  Destination Clock:    Inst_MB/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Pi2ad_wrfifo_almostFull_reg to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y78.AQ      Tcko                  0.414   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Pi2ad_wrfifo_almostFull_reg
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Pi2ad_wrfifo_almostFull_reg
    SLICE_X44Y78.A6      net (fanout=7)        0.304   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Pi2ad_wrfifo_almostFull_reg
    SLICE_X44Y78.CLK     Tah         (-Th)     0.219   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd14
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd15-In2
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd15
    -------------------------------------------------  ---------------------------
    Total                                      0.499ns (0.195ns logic, 0.304ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_valid_stgd (SLICE_X5Y76.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r1 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_valid_stgd (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 0)
  Clock Path Skew:      0.244ns (3.734 - 3.490)
  Source Clock:         Inst_MB/clk_200_0000MHzPLL0 rising at 10.000ns
  Destination Clock:    Inst_MB/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r1 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_valid_stgd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y76.AQ       Tcko                  0.414   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r1
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r1
    SLICE_X5Y76.BX       net (fanout=1)        0.281   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r1
    SLICE_X5Y76.CLK      Tckdi       (-Th)     0.231   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_valid_stgd
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_valid_stgd
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.183ns logic, 0.281ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE_2 (SLICE_X34Y70.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.570ns (Levels of Logic = 1)
  Clock Path Skew:      0.275ns (3.581 - 3.306)
  Source Clock:         Inst_MB/clk_200_0000MHzPLL0 rising at 10.000ns
  Destination Clock:    Inst_MB/clk_100_0000MHzPLL0 rising at 10.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y70.DQ      Tcko                  0.433   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i
    SLICE_X34Y70.C6      net (fanout=20)       0.332   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i
    SLICE_X34Y70.CLK     Tah         (-Th)     0.195   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/wr2pi_wrfifo_be_cmb<2>1
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE_2
    -------------------------------------------------  ---------------------------
    Total                                      0.570ns (0.238ns logic, 0.332ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD
        TIMEGRP "Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0"
        TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Logical resource: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y275.C
  Clock network: Inst_MB/clk_100_0000MHzPLL0
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Logical resource: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Location pin: IODELAY_X0Y58.C
  Clock network: Inst_MB/clk_100_0000MHzPLL0
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/u_idelay_dq/C
  Logical resource: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y57.C
  Clock network: Inst_MB/clk_100_0000MHzPLL0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = PERIOD        
 TIMEGRP "Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1"         
TS_sys_clk_pin * 2 PHASE 1.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 898 paths analyzed, 764 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.616ns.
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_52 (SLICE_X8Y113.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_52 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.478ns (Levels of Logic = 1)
  Clock Path Skew:      -0.062ns (1.411 - 1.473)
  Source Clock:         Inst_MB/clk_200_0000MHz90PLL0 rising at 1.250ns
  Destination Clock:    Inst_MB/clk_200_0000MHz90PLL0 rising at 6.250ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y81.AQ       Tcko                  0.471   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0
    SLICE_X3Y81.B6       net (fanout=1)        0.460   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r<0>
    SLICE_X3Y81.B        Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_ctrl_gate_pulse_r
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X8Y113.SR      net (fanout=12)       2.909   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N3
    SLICE_X8Y113.CLK     Tsrck                 0.544   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r<52>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_52
    -------------------------------------------------  ---------------------------
    Total                                      4.478ns (1.109ns logic, 3.369ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_52 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.440ns (Levels of Logic = 1)
  Clock Path Skew:      -0.062ns (1.411 - 1.473)
  Source Clock:         Inst_MB/clk_200_0000MHz90PLL0 rising at 1.250ns
  Destination Clock:    Inst_MB/clk_200_0000MHz90PLL0 rising at 6.250ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y81.CQ       Tcko                  0.471   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
    SLICE_X3Y81.B5       net (fanout=135)      0.422   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
    SLICE_X3Y81.B        Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_ctrl_gate_pulse_r
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X8Y113.SR      net (fanout=12)       2.909   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N3
    SLICE_X8Y113.CLK     Tsrck                 0.544   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r<52>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_52
    -------------------------------------------------  ---------------------------
    Total                                      4.440ns (1.109ns logic, 3.331ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_48 (SLICE_X8Y113.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_48 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.475ns (Levels of Logic = 1)
  Clock Path Skew:      -0.062ns (1.411 - 1.473)
  Source Clock:         Inst_MB/clk_200_0000MHz90PLL0 rising at 1.250ns
  Destination Clock:    Inst_MB/clk_200_0000MHz90PLL0 rising at 6.250ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y81.AQ       Tcko                  0.471   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0
    SLICE_X3Y81.B6       net (fanout=1)        0.460   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r<0>
    SLICE_X3Y81.B        Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_ctrl_gate_pulse_r
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X8Y113.SR      net (fanout=12)       2.909   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N3
    SLICE_X8Y113.CLK     Tsrck                 0.541   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r<52>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_48
    -------------------------------------------------  ---------------------------
    Total                                      4.475ns (1.106ns logic, 3.369ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_48 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.437ns (Levels of Logic = 1)
  Clock Path Skew:      -0.062ns (1.411 - 1.473)
  Source Clock:         Inst_MB/clk_200_0000MHz90PLL0 rising at 1.250ns
  Destination Clock:    Inst_MB/clk_200_0000MHz90PLL0 rising at 6.250ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y81.CQ       Tcko                  0.471   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
    SLICE_X3Y81.B5       net (fanout=135)      0.422   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
    SLICE_X3Y81.B        Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_ctrl_gate_pulse_r
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X8Y113.SR      net (fanout=12)       2.909   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N3
    SLICE_X8Y113.CLK     Tsrck                 0.541   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r<52>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_48
    -------------------------------------------------  ---------------------------
    Total                                      4.437ns (1.106ns logic, 3.331ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1 (SLICE_X0Y93.AX), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.693ns (Levels of Logic = 1)
  Clock Path Skew:      -0.392ns (3.453 - 3.845)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHz90PLL0 falling at 3.750ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y101.AQ      Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren
    SLICE_X3Y109.B3      net (fanout=2)        1.026   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren
    SLICE_X3Y109.B       Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r<104>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_01
    SLICE_X0Y93.AX       net (fanout=3)        1.132   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0
    SLICE_X0Y93.CLK      Tdick                -0.009   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1
    -------------------------------------------------  ---------------------------
    Total                                      2.693ns (0.535ns logic, 2.158ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.728ns (Levels of Logic = 1)
  Clock Path Skew:      -0.297ns (3.453 - 3.750)
  Source Clock:         Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHz90PLL0 falling at 3.750ns
  Clock Uncertainty:    0.196ns

  Clock Uncertainty:          0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y98.AQ       Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
    SLICE_X3Y109.B4      net (fanout=5)        1.061   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
    SLICE_X3Y109.B       Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r<104>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_01
    SLICE_X0Y93.AX       net (fanout=3)        1.132   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0
    SLICE_X0Y93.CLK      Tdick                -0.009   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1
    -------------------------------------------------  ---------------------------
    Total                                      2.728ns (0.535ns logic, 2.193ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_1 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.645ns (Levels of Logic = 1)
  Clock Path Skew:      -0.258ns (3.453 - 3.711)
  Source Clock:         Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHz90PLL0 falling at 3.750ns
  Clock Uncertainty:    0.196ns

  Clock Uncertainty:          0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_1 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y95.AQ       Tcko                  0.471   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages<2>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_1
    SLICE_X3Y109.B5      net (fanout=3)        0.957   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages<1>
    SLICE_X3Y109.B       Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r<104>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_01
    SLICE_X0Y93.AX       net (fanout=3)        1.132   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0
    SLICE_X0Y93.CLK      Tdick                -0.009   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1
    -------------------------------------------------  ---------------------------
    Total                                      2.645ns (0.556ns logic, 2.089ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = PERIOD
        TIMEGRP "Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1"
        TS_sys_clk_pin * 2 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_1 (SLICE_X4Y84.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.474ns (Levels of Logic = 1)
  Clock Path Skew:      0.065ns (0.724 - 0.659)
  Source Clock:         Inst_MB/clk_200_0000MHz90PLL0 rising at 6.250ns
  Destination Clock:    Inst_MB/clk_200_0000MHz90PLL0 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y84.AQ       Tcko                  0.414   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1<1>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1
    SLICE_X4Y84.B6       net (fanout=2)        0.282   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1<1>
    SLICE_X4Y84.CLK      Tah         (-Th)     0.222   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n<1>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_mux0000<1>1
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_1
    -------------------------------------------------  ---------------------------
    Total                                      0.474ns (0.192ns logic, 0.282ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2 (SLICE_X0Y93.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.484ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.484ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_MB/clk_200_0000MHz90PLL0 falling at 8.750ns
  Destination Clock:    Inst_MB/clk_200_0000MHz90PLL0 falling at 8.750ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y93.AQ       Tcko                  0.430   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1
    SLICE_X0Y93.BX       net (fanout=2)        0.292   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1
    SLICE_X0Y93.CLK      Tckdi       (-Th)     0.238   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2
    -------------------------------------------------  ---------------------------
    Total                                      0.484ns (0.192ns logic, 0.292ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0 (SLICE_X4Y81.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.492ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_1 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.507ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.160 - 0.145)
  Source Clock:         Inst_MB/clk_200_0000MHz90PLL0 rising at 6.250ns
  Destination Clock:    Inst_MB/clk_200_0000MHz90PLL0 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_1 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y83.BQ       Tcko                  0.414   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_1
    SLICE_X4Y81.A6       net (fanout=7)        0.312   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r<1>
    SLICE_X4Y81.CLK      Tah         (-Th)     0.219   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_mux0000<11>1
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0
    -------------------------------------------------  ---------------------------
    Total                                      0.507ns (0.195ns logic, 0.312ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = PERIOD
        TIMEGRP "Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1"
        TS_sys_clk_pin * 2 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/dq_out/SR
  Logical resource: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y84.SR
  Clock network: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[1].u_iob_dq/dq_out/SR
  Logical resource: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[1].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y86.SR
  Clock network: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq/dq_out/SR
  Logical resource: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y91.SR
  Clock network: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD        
 TIMEGRP "Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2"         
TS_sys_clk_pin * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 31449 paths analyzed, 12607 endpoints analyzed, 4 failing endpoints
 4 timing errors detected. (0 setup errors, 4 hold errors, 0 component switching limit errors)
 Minimum period is   4.992ns.
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_gate_srl (SLICE_X0Y31.AX), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_rden (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.692ns (Levels of Logic = 2)
  Clock Path Skew:      -0.095ns (3.622 - 3.717)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_rden to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y87.AQ       Tcko                  0.471   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_rden
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_rden
    SLICE_X1Y81.B6       net (fanout=4)        0.632   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_rden
    SLICE_X1Y81.B        Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_init_rden_r
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_srl_in_SW0
    SLICE_X1Y81.A5       net (fanout=1)        0.224   Inst_MB/DDR2_SDRAM/N110
    SLICE_X1Y81.A        Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_init_rden_r
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_srl_in
    SLICE_X0Y31.AX       net (fanout=8)        2.809   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_srl_in
    SLICE_X0Y31.CLK      Tds                   0.368   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<2>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      4.692ns (1.027ns logic, 3.665ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_done_r_2 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.710ns (Levels of Logic = 2)
  Clock Path Skew:      0.024ns (1.518 - 1.494)
  Source Clock:         Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_done_r_2 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y81.DQ       Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_done_r<2>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_done_r_2
    SLICE_X1Y81.B4       net (fanout=3)        0.671   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_done_r<2>
    SLICE_X1Y81.B        Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_init_rden_r
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_srl_in_SW0
    SLICE_X1Y81.A5       net (fanout=1)        0.224   Inst_MB/DDR2_SDRAM/N110
    SLICE_X1Y81.A        Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_init_rden_r
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_srl_in
    SLICE_X0Y31.AX       net (fanout=8)        2.809   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_srl_in
    SLICE_X0Y31.CLK      Tds                   0.368   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<2>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      4.710ns (1.006ns logic, 3.704ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_init_gate_pulse_r (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.658ns (Levels of Logic = 1)
  Clock Path Skew:      0.051ns (1.518 - 1.467)
  Source Clock:         Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_init_gate_pulse_r to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y80.AQ       Tcko                  0.471   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_init_gate_pulse_r
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_init_gate_pulse_r
    SLICE_X1Y81.A2       net (fanout=2)        0.916   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_init_gate_pulse_r
    SLICE_X1Y81.A        Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_init_rden_r
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_srl_in
    SLICE_X0Y31.AX       net (fanout=8)        2.809   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_srl_in
    SLICE_X0Y31.CLK      Tds                   0.368   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<2>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      4.658ns (0.933ns logic, 3.725ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram (RAMB36_X1Y17.WEBU0), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.546ns (Levels of Logic = 1)
  Clock Path Skew:      -0.228ns (3.508 - 3.736)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X4Y98.AQ          Tcko                  0.471   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X13Y74.A5         net (fanout=27)       1.623   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X13Y74.A          Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00001
    RAMB36_X1Y17.WEBU0      net (fanout=35)       1.734   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0000
    RAMB36_X1Y17.CLKBWRCLKU Trcck_WEB             0.624   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram
                                                          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram
    ----------------------------------------------------  ---------------------------
    Total                                         4.546ns (1.189ns logic, 3.357ns route)
                                                          (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.464ns (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (0.715 - 0.747)
  Source Clock:         Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X6Y98.AQ          Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
                                                          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
    SLICE_X13Y74.A6         net (fanout=5)        1.562   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
    SLICE_X13Y74.A          Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00001
    RAMB36_X1Y17.WEBU0      net (fanout=35)       1.734   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0000
    RAMB36_X1Y17.CLKBWRCLKU Trcck_WEB             0.624   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram
                                                          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram
    ----------------------------------------------------  ---------------------------
    Total                                         4.464ns (1.168ns logic, 3.296ns route)
                                                          (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_0 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.044ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.715 - 0.707)
  Source Clock:         Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_0 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X13Y82.AQ         Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1<2>
                                                          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_0
    SLICE_X13Y74.A3         net (fanout=2)        1.142   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1<0>
    SLICE_X13Y74.A          Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00001
    RAMB36_X1Y17.WEBU0      net (fanout=35)       1.734   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0000
    RAMB36_X1Y17.CLKBWRCLKU Trcck_WEB             0.624   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram
                                                          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram
    ----------------------------------------------------  ---------------------------
    Total                                         4.044ns (1.168ns logic, 2.876ns route)
                                                          (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram (RAMB36_X1Y17.WEBU1), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.546ns (Levels of Logic = 1)
  Clock Path Skew:      -0.228ns (3.508 - 3.736)
  Source Clock:         Inst_MB/clk_100_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X4Y98.AQ          Tcko                  0.471   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X13Y74.A5         net (fanout=27)       1.623   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X13Y74.A          Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00001
    RAMB36_X1Y17.WEBU1      net (fanout=35)       1.734   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0000
    RAMB36_X1Y17.CLKBWRCLKU Trcck_WEB             0.624   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram
                                                          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram
    ----------------------------------------------------  ---------------------------
    Total                                         4.546ns (1.189ns logic, 3.357ns route)
                                                          (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.464ns (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (0.715 - 0.747)
  Source Clock:         Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X6Y98.AQ          Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
                                                          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
    SLICE_X13Y74.A6         net (fanout=5)        1.562   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
    SLICE_X13Y74.A          Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00001
    RAMB36_X1Y17.WEBU1      net (fanout=35)       1.734   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0000
    RAMB36_X1Y17.CLKBWRCLKU Trcck_WEB             0.624   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram
                                                          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram
    ----------------------------------------------------  ---------------------------
    Total                                         4.464ns (1.168ns logic, 3.296ns route)
                                                          (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_0 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.044ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.715 - 0.707)
  Source Clock:         Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 5.000ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_0 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X13Y82.AQ         Tcko                  0.450   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1<2>
                                                          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_0
    SLICE_X13Y74.A3         net (fanout=2)        1.142   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1<0>
    SLICE_X13Y74.A          Tilo                  0.094   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00001
    RAMB36_X1Y17.WEBU1      net (fanout=35)       1.734   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0000
    RAMB36_X1Y17.CLKBWRCLKU Trcck_WEB             0.624   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram
                                                          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[3].bram
    ----------------------------------------------------  ---------------------------
    Total                                         4.044ns (1.168ns logic, 2.876ns route)
                                                          (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
        TIMEGRP "Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2"
        TS_sys_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr_sync2cons_0_1 (SLICE_X80Y120.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -3.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_1 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr_sync2cons_0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.453ns (Levels of Logic = 0)
  Clock Path Skew:      3.712ns (5.445 - 1.733)
  Source Clock:         fpga_0_clk_1_sys_clk_pin_BUFGP rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.178ns

  Clock Uncertainty:          0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.101ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_1 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr_sync2cons_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y121.AQ     Tcko                  0.414   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_1
    SLICE_X80Y120.BX     net (fanout=2)        0.281   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr<1>
    SLICE_X80Y120.CLK    Tckdi       (-Th)     0.242   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr_sync2cons<0><3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr_sync2cons_0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.453ns (0.172ns logic, 0.281ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr_sync2cons_0_3 (SLICE_X80Y120.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -3.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_3 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr_sync2cons_0_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 0)
  Clock Path Skew:      3.712ns (5.445 - 1.733)
  Source Clock:         fpga_0_clk_1_sys_clk_pin_BUFGP rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.178ns

  Clock Uncertainty:          0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.101ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_3 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr_sync2cons_0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y121.DQ     Tcko                  0.414   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_3
    SLICE_X80Y120.DX     net (fanout=3)        0.303   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr<3>
    SLICE_X80Y120.CLK    Tckdi       (-Th)     0.230   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr_sync2cons<0><3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr_sync2cons_0_3
    -------------------------------------------------  ---------------------------
    Total                                      0.487ns (0.184ns logic, 0.303ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr_sync2cons_0_2 (SLICE_X80Y120.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -3.267ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_2 (FF)
  Destination:          Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr_sync2cons_0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 0)
  Clock Path Skew:      3.712ns (5.445 - 1.733)
  Source Clock:         fpga_0_clk_1_sys_clk_pin_BUFGP rising at 0.000ns
  Destination Clock:    Inst_MB/clk_200_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.178ns

  Clock Uncertainty:          0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.101ns

  Minimum Data Path: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_2 to Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr_sync2cons_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y121.BQ     Tcko                  0.414   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr<3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_2
    SLICE_X80Y120.CX     net (fanout=3)        0.439   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr<2>
    SLICE_X80Y120.CLK    Tckdi       (-Th)     0.230   Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr_sync2cons<0><3>
                                                       Inst_MB/DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ProdObjPtr_sync2cons_0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.184ns logic, 0.439ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
        TIMEGRP "Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2"
        TS_sys_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.450ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.275ns (Torpwh)
  Physical resource: fpga_0_DDR2_SDRAM_DDR2_CS_n_pin_0_OBUF/REV
  Logical resource: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cs_n[0].gen_cs_n[0]..u_ff_cs_n/REV
  Location pin: OLOGIC_X0Y231.REV
  Clock network: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
--------------------------------------------------------------------------------
Slack: 2.450ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.275ns (Torpwh)
  Physical resource: fpga_0_DDR2_SDRAM_DDR2_CS_n_pin_1_OBUF/REV
  Logical resource: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cs_n[1].gen_cs_n[0]..u_ff_cs_n/REV
  Location pin: OLOGIC_X0Y234.REV
  Clock network: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_oddr_dqs/N2/SR
  Logical resource: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/N0/SR
  Location pin: OLOGIC_X0Y96.SR
  Clock network: Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4 = PERIOD        
 TIMEGRP "Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4"         
TS_sys_clk_pin * 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1027 paths analyzed, 468 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.504ns.
--------------------------------------------------------------------------------

Paths for end point Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[4].ODDR_TFT_DATA (OLOGIC_X2Y72.SR), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_on_reg_bram_d2 (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[4].ODDR_TFT_DATA (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.857ns (Levels of Logic = 1)
  Clock Path Skew:      0.211ns (0.685 - 0.474)
  Source Clock:         Inst_MB/clock_generator_0_CLKOUT4 rising at 0.000ns
  Destination Clock:    Inst_MB/clock_generator_0_CLKOUT4 falling at 20.000ns
  Clock Uncertainty:    0.106ns

  Clock Uncertainty:          0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_on_reg_bram_d2 to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[4].ODDR_TFT_DATA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y30.AQ      Tcko                  0.471   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_on_reg_bram_d2
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_on_reg_bram_d2
    SLICE_X97Y32.B4      net (fanout=11)       2.190   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_on_reg_bram_d2
    SLICE_X97Y32.B       Tilo                  0.094   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or0000
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or00001
    OLOGIC_X2Y72.SR      net (fanout=12)       0.850   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or0000
    OLOGIC_X2Y72.CLK     Tosrck                1.252   xps_tft_0_TFT_DVI_DATA_pin_4_OBUF
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[4].ODDR_TFT_DATA
    -------------------------------------------------  ---------------------------
    Total                                      4.857ns (1.817ns logic, 3.040ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/HSYNC_U2/HSYNC_cs_FSM_FFd2 (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[4].ODDR_TFT_DATA (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.190ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.685 - 0.618)
  Source Clock:         Inst_MB/clock_generator_0_CLKOUT4 rising at 0.000ns
  Destination Clock:    Inst_MB/clock_generator_0_CLKOUT4 falling at 20.000ns
  Clock Uncertainty:    0.106ns

  Clock Uncertainty:          0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/HSYNC_U2/HSYNC_cs_FSM_FFd2 to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[4].ODDR_TFT_DATA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y29.BQ      Tcko                  0.450   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/HSYNC_U2/HSYNC_cs_FSM_FFd3
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/HSYNC_U2/HSYNC_cs_FSM_FFd2
    SLICE_X97Y32.B1      net (fanout=9)        1.544   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/HSYNC_U2/HSYNC_cs_FSM_FFd2
    SLICE_X97Y32.B       Tilo                  0.094   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or0000
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or00001
    OLOGIC_X2Y72.SR      net (fanout=12)       0.850   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or0000
    OLOGIC_X2Y72.CLK     Tosrck                1.252   xps_tft_0_TFT_DVI_DATA_pin_4_OBUF
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[4].ODDR_TFT_DATA
    -------------------------------------------------  ---------------------------
    Total                                      4.190ns (1.796ns logic, 2.394ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d2 (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[4].ODDR_TFT_DATA (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.948ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (0.685 - 0.578)
  Source Clock:         Inst_MB/clock_generator_0_CLKOUT4 rising at 0.000ns
  Destination Clock:    Inst_MB/clock_generator_0_CLKOUT4 falling at 20.000ns
  Clock Uncertainty:    0.106ns

  Clock Uncertainty:          0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d2 to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[4].ODDR_TFT_DATA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y35.AQ      Tcko                  0.450   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d2
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d2
    SLICE_X97Y32.B3      net (fanout=11)       1.302   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d2
    SLICE_X97Y32.B       Tilo                  0.094   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or0000
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or00001
    OLOGIC_X2Y72.SR      net (fanout=12)       0.850   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or0000
    OLOGIC_X2Y72.CLK     Tosrck                1.252   xps_tft_0_TFT_DVI_DATA_pin_4_OBUF
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[4].ODDR_TFT_DATA
    -------------------------------------------------  ---------------------------
    Total                                      3.948ns (1.796ns logic, 2.152ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[5].ODDR_TFT_DATA (OLOGIC_X2Y73.SR), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_on_reg_bram_d2 (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[5].ODDR_TFT_DATA (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.857ns (Levels of Logic = 1)
  Clock Path Skew:      0.211ns (0.685 - 0.474)
  Source Clock:         Inst_MB/clock_generator_0_CLKOUT4 rising at 0.000ns
  Destination Clock:    Inst_MB/clock_generator_0_CLKOUT4 falling at 20.000ns
  Clock Uncertainty:    0.106ns

  Clock Uncertainty:          0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_on_reg_bram_d2 to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[5].ODDR_TFT_DATA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y30.AQ      Tcko                  0.471   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_on_reg_bram_d2
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_on_reg_bram_d2
    SLICE_X97Y32.B4      net (fanout=11)       2.190   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_on_reg_bram_d2
    SLICE_X97Y32.B       Tilo                  0.094   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or0000
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or00001
    OLOGIC_X2Y73.SR      net (fanout=12)       0.850   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or0000
    OLOGIC_X2Y73.CLK     Tosrck                1.252   xps_tft_0_TFT_DVI_DATA_pin_5_OBUF
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[5].ODDR_TFT_DATA
    -------------------------------------------------  ---------------------------
    Total                                      4.857ns (1.817ns logic, 3.040ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/HSYNC_U2/HSYNC_cs_FSM_FFd2 (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[5].ODDR_TFT_DATA (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.190ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.685 - 0.618)
  Source Clock:         Inst_MB/clock_generator_0_CLKOUT4 rising at 0.000ns
  Destination Clock:    Inst_MB/clock_generator_0_CLKOUT4 falling at 20.000ns
  Clock Uncertainty:    0.106ns

  Clock Uncertainty:          0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/HSYNC_U2/HSYNC_cs_FSM_FFd2 to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[5].ODDR_TFT_DATA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y29.BQ      Tcko                  0.450   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/HSYNC_U2/HSYNC_cs_FSM_FFd3
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/HSYNC_U2/HSYNC_cs_FSM_FFd2
    SLICE_X97Y32.B1      net (fanout=9)        1.544   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/HSYNC_U2/HSYNC_cs_FSM_FFd2
    SLICE_X97Y32.B       Tilo                  0.094   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or0000
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or00001
    OLOGIC_X2Y73.SR      net (fanout=12)       0.850   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or0000
    OLOGIC_X2Y73.CLK     Tosrck                1.252   xps_tft_0_TFT_DVI_DATA_pin_5_OBUF
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[5].ODDR_TFT_DATA
    -------------------------------------------------  ---------------------------
    Total                                      4.190ns (1.796ns logic, 2.394ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d2 (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[5].ODDR_TFT_DATA (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.948ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (0.685 - 0.578)
  Source Clock:         Inst_MB/clock_generator_0_CLKOUT4 rising at 0.000ns
  Destination Clock:    Inst_MB/clock_generator_0_CLKOUT4 falling at 20.000ns
  Clock Uncertainty:    0.106ns

  Clock Uncertainty:          0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d2 to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[5].ODDR_TFT_DATA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y35.AQ      Tcko                  0.450   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d2
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d2
    SLICE_X97Y32.B3      net (fanout=11)       1.302   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d2
    SLICE_X97Y32.B       Tilo                  0.094   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or0000
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or00001
    OLOGIC_X2Y73.SR      net (fanout=12)       0.850   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or0000
    OLOGIC_X2Y73.CLK     Tosrck                1.252   xps_tft_0_TFT_DVI_DATA_pin_5_OBUF
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[5].ODDR_TFT_DATA
    -------------------------------------------------  ---------------------------
    Total                                      3.948ns (1.796ns logic, 2.152ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[10].ODDR_TFT_DATA (OLOGIC_X2Y78.SR), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_on_reg_bram_d2 (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[10].ODDR_TFT_DATA (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.829ns (Levels of Logic = 1)
  Clock Path Skew:      0.215ns (0.689 - 0.474)
  Source Clock:         Inst_MB/clock_generator_0_CLKOUT4 rising at 0.000ns
  Destination Clock:    Inst_MB/clock_generator_0_CLKOUT4 falling at 20.000ns
  Clock Uncertainty:    0.106ns

  Clock Uncertainty:          0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_on_reg_bram_d2 to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[10].ODDR_TFT_DATA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y30.AQ      Tcko                  0.471   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_on_reg_bram_d2
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_on_reg_bram_d2
    SLICE_X97Y32.B4      net (fanout=11)       2.190   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_on_reg_bram_d2
    SLICE_X97Y32.B       Tilo                  0.094   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or0000
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or00001
    OLOGIC_X2Y78.SR      net (fanout=12)       0.822   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or0000
    OLOGIC_X2Y78.CLK     Tosrck                1.252   xps_tft_0_TFT_DVI_DATA_pin_10_OBUF
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[10].ODDR_TFT_DATA
    -------------------------------------------------  ---------------------------
    Total                                      4.829ns (1.817ns logic, 3.012ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/HSYNC_U2/HSYNC_cs_FSM_FFd2 (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[10].ODDR_TFT_DATA (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.162ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (0.689 - 0.618)
  Source Clock:         Inst_MB/clock_generator_0_CLKOUT4 rising at 0.000ns
  Destination Clock:    Inst_MB/clock_generator_0_CLKOUT4 falling at 20.000ns
  Clock Uncertainty:    0.106ns

  Clock Uncertainty:          0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/HSYNC_U2/HSYNC_cs_FSM_FFd2 to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[10].ODDR_TFT_DATA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y29.BQ      Tcko                  0.450   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/HSYNC_U2/HSYNC_cs_FSM_FFd3
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/HSYNC_U2/HSYNC_cs_FSM_FFd2
    SLICE_X97Y32.B1      net (fanout=9)        1.544   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/HSYNC_U2/HSYNC_cs_FSM_FFd2
    SLICE_X97Y32.B       Tilo                  0.094   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or0000
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or00001
    OLOGIC_X2Y78.SR      net (fanout=12)       0.822   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or0000
    OLOGIC_X2Y78.CLK     Tosrck                1.252   xps_tft_0_TFT_DVI_DATA_pin_10_OBUF
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[10].ODDR_TFT_DATA
    -------------------------------------------------  ---------------------------
    Total                                      4.162ns (1.796ns logic, 2.366ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d2 (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[10].ODDR_TFT_DATA (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.920ns (Levels of Logic = 1)
  Clock Path Skew:      0.111ns (0.689 - 0.578)
  Source Clock:         Inst_MB/clock_generator_0_CLKOUT4 rising at 0.000ns
  Destination Clock:    Inst_MB/clock_generator_0_CLKOUT4 falling at 20.000ns
  Clock Uncertainty:    0.106ns

  Clock Uncertainty:          0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d2 to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[10].ODDR_TFT_DATA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y35.AQ      Tcko                  0.450   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d2
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d2
    SLICE_X97Y32.B3      net (fanout=11)       1.302   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d2
    SLICE_X97Y32.B       Tilo                  0.094   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or0000
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or00001
    OLOGIC_X2Y78.SR      net (fanout=12)       0.822   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or0000
    OLOGIC_X2Y78.CLK     Tosrck                1.252   xps_tft_0_TFT_DVI_DATA_pin_10_OBUF
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[10].ODDR_TFT_DATA
    -------------------------------------------------  ---------------------------
    Total                                      3.920ns (1.796ns logic, 2.124ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4 = PERIOD
        TIMEGRP "Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4"
        TS_sys_clk_pin * 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/HSYNC_U2/h_p_cnt_1 (SLICE_X90Y29.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/HSYNC_U2/h_p_cnt_6 (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/HSYNC_U2/h_p_cnt_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.532ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (0.631 - 0.555)
  Source Clock:         Inst_MB/clock_generator_0_CLKOUT4 rising at 40.000ns
  Destination Clock:    Inst_MB/clock_generator_0_CLKOUT4 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/HSYNC_U2/h_p_cnt_6 to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/HSYNC_U2/h_p_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y29.DQ      Tcko                  0.414   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/HSYNC_U2/h_p_cnt<6>
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/HSYNC_U2/h_p_cnt_6
    SLICE_X90Y29.C6      net (fanout=8)        0.313   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/HSYNC_U2/h_p_cnt<6>
    SLICE_X90Y29.CLK     Tah         (-Th)     0.195   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/HSYNC_U2/h_p_cnt<2>
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/HSYNC_U2/Mcount_h_p_cnt_xor<5>11
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/HSYNC_U2/h_p_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      0.532ns (0.219ns logic, 0.313ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/HSYNC_U2/h_p_cnt_2 (SLICE_X90Y29.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/HSYNC_U2/h_p_cnt_6 (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/HSYNC_U2/h_p_cnt_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.533ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (0.631 - 0.555)
  Source Clock:         Inst_MB/clock_generator_0_CLKOUT4 rising at 40.000ns
  Destination Clock:    Inst_MB/clock_generator_0_CLKOUT4 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/HSYNC_U2/h_p_cnt_6 to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/HSYNC_U2/h_p_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y29.DQ      Tcko                  0.414   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/HSYNC_U2/h_p_cnt<6>
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/HSYNC_U2/h_p_cnt_6
    SLICE_X90Y29.D6      net (fanout=8)        0.314   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/HSYNC_U2/h_p_cnt<6>
    SLICE_X90Y29.CLK     Tah         (-Th)     0.195   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/HSYNC_U2/h_p_cnt<2>
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/HSYNC_U2/Mcount_h_p_cnt_xor<4>11
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/HSYNC_U2/h_p_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      0.533ns (0.219ns logic, 0.314ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/clk_ce_neg (SLICE_X90Y27.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/clk_stb_d1 (FF)
  Destination:          Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/clk_ce_neg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.499ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.163 - 0.126)
  Source Clock:         Inst_MB/clock_generator_0_CLKOUT4 rising at 40.000ns
  Destination Clock:    Inst_MB/clock_generator_0_CLKOUT4 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/clk_stb_d1 to Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/clk_ce_neg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y27.AQ      Tcko                  0.414   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/clk_stb_d1
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/clk_stb_d1
    SLICE_X90Y27.AX      net (fanout=2)        0.314   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/clk_stb_d1
    SLICE_X90Y27.CLK     Tckdi       (-Th)     0.229   Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/clk_ce_neg
                                                       Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/clk_ce_neg
    -------------------------------------------------  ---------------------------
    Total                                      0.499ns (0.185ns logic, 0.314ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4 = PERIOD
        TIMEGRP "Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4"
        TS_sys_clk_pin * 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: xps_tft_0_TFT_DVI_DATA_pin_10_OBUF/SR
  Logical resource: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[10].ODDR_TFT_DATA/SR
  Location pin: OLOGIC_X2Y78.SR
  Clock network: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or0000
--------------------------------------------------------------------------------
Slack: 37.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: xps_tft_0_TFT_DVI_DATA_pin_11_OBUF/SR
  Logical resource: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[11].ODDR_TFT_DATA/SR
  Location pin: OLOGIC_X2Y79.SR
  Clock network: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or0000
--------------------------------------------------------------------------------
Slack: 37.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: xps_tft_0_TFT_DVI_DATA_pin_0_OBUF/SR
  Logical resource: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[0].ODDR_TFT_DATA/SR
  Location pin: OLOGIC_X2Y68.SR
  Clock network: Inst_MB/xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/_or0000
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      9.664ns|      9.984ns|            0|            4|          414|       571242|
| TS_MC_RD_DATA_SEL             |      5.000ns|      4.103ns|          N/A|            0|            0|          384|            0|
| TS_MC_PHY_INIT_DATA_SEL_0     |      5.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |      5.000ns|      4.205ns|          N/A|            0|            0|           53|            0|
| TS_MC_GATE_DLY                |      5.000ns|      3.542ns|          N/A|            0|            0|           40|            0|
| TS_MC_RDEN_DLY                |      5.000ns|      2.126ns|          N/A|            0|            0|            5|            0|
| TS_MC_CAL_RDEN_DLY            |      5.000ns|      1.913ns|          N/A|            0|            0|            5|            0|
| TS_Inst_MB_clock_generator_0_c|     10.000ns|      9.792ns|          N/A|            0|            0|       537381|            0|
| lock_generator_0_SIG_PLL0_CLKO|             |             |             |             |             |             |             |
| UT0                           |             |             |             |             |             |             |             |
| TS_Inst_MB_clock_generator_0_c|      5.000ns|      4.616ns|          N/A|            0|            0|          898|            0|
| lock_generator_0_SIG_PLL0_CLKO|             |             |             |             |             |             |             |
| UT1                           |             |             |             |             |             |             |             |
| TS_Inst_MB_clock_generator_0_c|      5.000ns|      4.992ns|          N/A|            4|            0|        31449|            0|
| lock_generator_0_SIG_PLL0_CLKO|             |             |             |             |             |             |             |
| UT2                           |             |             |             |             |             |             |             |
| TS_Inst_MB_clock_generator_0_c|     40.000ns|      9.504ns|          N/A|            0|            0|         1027|            0|
| lock_generator_0_SIG_PLL0_CLKO|             |             |             |             |             |             |             |
| UT4                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<0>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<0>|         |    1.802|         |    1.826|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<0>  |         |    1.802|         |    1.826|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<1>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<1>|         |    1.764|         |    1.788|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<1>  |         |    1.764|         |    1.788|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<2>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<2>|         |    1.822|         |    1.846|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<2>  |         |    1.822|         |    1.846|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<3>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<3>|         |    1.772|         |    1.796|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<3>  |         |    1.772|         |    1.796|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<4>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<4>|         |    1.823|         |    1.847|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<4>  |         |    1.823|         |    1.847|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<5>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<5>|         |    1.838|         |    1.862|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<5>  |         |    1.838|         |    1.862|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<6>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<6>|         |    1.792|         |    1.816|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<6>  |         |    1.792|         |    1.816|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<7>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<7>|         |    1.817|         |    1.841|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<7>  |         |    1.817|         |    1.841|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<0>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<0>|         |    1.802|         |    1.826|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<0>  |         |    1.802|         |    1.826|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<1>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<1>|         |    1.764|         |    1.788|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<1>  |         |    1.764|         |    1.788|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<2>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<2>|         |    1.822|         |    1.846|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<2>  |         |    1.822|         |    1.846|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<3>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<3>|         |    1.772|         |    1.796|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<3>  |         |    1.772|         |    1.796|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<4>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<4>|         |    1.823|         |    1.847|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<4>  |         |    1.823|         |    1.847|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<5>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<5>|         |    1.838|         |    1.862|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<5>  |         |    1.838|         |    1.862|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<6>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<6>|         |    1.792|         |    1.816|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<6>  |         |    1.792|         |    1.816|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<7>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<7>|         |    1.817|         |    1.841|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<7>  |         |    1.817|         |    1.841|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_clk_1_sys_clk_pin
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_pin|    8.999|    2.594|    4.752|    3.509|
------------------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 4  Score: 13366  (Setup/Max: 0, Hold: 13366)

Constraints cover 571790 paths, 51 nets, and 48900 connections

Design statistics:
   Minimum period:   9.792ns{1}   (Maximum frequency: 102.124MHz)
   Maximum path delay from/to any node:   4.205ns
   Maximum net delay:   0.891ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 23 12:35:49 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 818 MB



