|tpf_test_01
r <= display_updater:inst11.r
clk => pll_1:inst10.inclk0
clk => pll3:inst.inclk0
rst => reloj:inst1.rst
ss => reloj:inst1.ss
g <= display_updater:inst11.g
b <= display_updater:inst11.b
h_sync <= display_updater:inst11.h_sync
v_sync <= display_updater:inst11.v_sync


|tpf_test_01|display_updater:inst11
clk => b~reg0.CLK
clk => g~reg0.CLK
clk => r~reg0.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
clk => row[10].CLK
clk => col[0].CLK
clk => col[1].CLK
clk => col[2].CLK
clk => col[3].CLK
clk => col[4].CLK
clk => col[5].CLK
clk => col[6].CLK
clk => col[7].CLK
clk => col[8].CLK
clk => col[9].CLK
clk => col[10].CLK
num_data[0] => Mux0.IN66
num_data[0] => Mux5.IN66
num_data[0] => Mux10.IN66
num_data[1] => Mux1.IN66
num_data[1] => Mux6.IN66
num_data[1] => Mux11.IN66
num_data[2] => Mux2.IN66
num_data[2] => Mux7.IN66
num_data[2] => Mux12.IN66
num_data[3] => Mux3.IN66
num_data[3] => Mux8.IN66
num_data[3] => Mux13.IN66
num_data[4] => Mux0.IN62
num_data[4] => Mux5.IN62
num_data[4] => Mux10.IN62
num_data[5] => Mux1.IN62
num_data[5] => Mux6.IN62
num_data[5] => Mux11.IN62
num_data[6] => Mux2.IN62
num_data[6] => Mux7.IN62
num_data[6] => Mux12.IN62
num_data[7] => Mux3.IN62
num_data[7] => Mux8.IN62
num_data[7] => Mux13.IN62
num_data[8] => Mux0.IN58
num_data[8] => Mux5.IN58
num_data[8] => Mux10.IN58
num_data[9] => Mux1.IN58
num_data[9] => Mux6.IN58
num_data[9] => Mux11.IN58
num_data[10] => Mux2.IN58
num_data[10] => Mux7.IN58
num_data[10] => Mux12.IN58
num_data[11] => Mux3.IN58
num_data[11] => Mux8.IN58
num_data[11] => Mux13.IN58
num_data[12] => Mux0.IN54
num_data[12] => Mux5.IN54
num_data[12] => Mux10.IN54
num_data[13] => Mux1.IN54
num_data[13] => Mux6.IN54
num_data[13] => Mux11.IN54
num_data[14] => Mux2.IN54
num_data[14] => Mux7.IN54
num_data[14] => Mux12.IN54
num_data[15] => Mux3.IN54
num_data[15] => Mux8.IN54
num_data[15] => Mux13.IN54
num_data[16] => Mux0.IN50
num_data[16] => Mux5.IN50
num_data[16] => Mux10.IN50
num_data[17] => Mux1.IN50
num_data[17] => Mux6.IN50
num_data[17] => Mux11.IN50
num_data[18] => Mux2.IN50
num_data[18] => Mux7.IN50
num_data[18] => Mux12.IN50
num_data[19] => Mux3.IN50
num_data[19] => Mux8.IN50
num_data[19] => Mux13.IN50
num_data[20] => Mux0.IN46
num_data[20] => Mux5.IN46
num_data[20] => Mux10.IN46
num_data[21] => Mux1.IN46
num_data[21] => Mux6.IN46
num_data[21] => Mux11.IN46
num_data[22] => Mux2.IN46
num_data[22] => Mux7.IN46
num_data[22] => Mux12.IN46
num_data[23] => Mux3.IN46
num_data[23] => Mux8.IN46
num_data[23] => Mux13.IN46
num_data[24] => Mux0.IN42
num_data[24] => Mux5.IN42
num_data[24] => Mux10.IN42
num_data[25] => Mux1.IN42
num_data[25] => Mux6.IN42
num_data[25] => Mux11.IN42
num_data[26] => Mux2.IN42
num_data[26] => Mux7.IN42
num_data[26] => Mux12.IN42
num_data[27] => Mux3.IN42
num_data[27] => Mux8.IN42
num_data[27] => Mux13.IN42
num_data[28] => Mux0.IN38
num_data[28] => Mux5.IN38
num_data[28] => Mux10.IN38
num_data[29] => Mux1.IN38
num_data[29] => Mux6.IN38
num_data[29] => Mux11.IN38
num_data[30] => Mux2.IN38
num_data[30] => Mux7.IN38
num_data[30] => Mux12.IN38
num_data[31] => Mux3.IN38
num_data[31] => Mux8.IN38
num_data[31] => Mux13.IN38
num_data[32] => Mux0.IN34
num_data[32] => Mux5.IN34
num_data[32] => Mux10.IN34
num_data[33] => Mux1.IN34
num_data[33] => Mux6.IN34
num_data[33] => Mux11.IN34
num_data[34] => Mux2.IN34
num_data[34] => Mux7.IN34
num_data[34] => Mux12.IN34
num_data[35] => Mux3.IN34
num_data[35] => Mux8.IN34
num_data[35] => Mux13.IN34
num_data[36] => Mux0.IN30
num_data[36] => Mux5.IN30
num_data[36] => Mux10.IN30
num_data[37] => Mux1.IN30
num_data[37] => Mux6.IN30
num_data[37] => Mux11.IN30
num_data[38] => Mux2.IN30
num_data[38] => Mux7.IN30
num_data[38] => Mux12.IN30
num_data[39] => Mux3.IN30
num_data[39] => Mux8.IN30
num_data[39] => Mux13.IN30
num_data[40] => Mux0.IN26
num_data[40] => Mux5.IN26
num_data[40] => Mux10.IN26
num_data[41] => Mux1.IN22
num_data[41] => Mux6.IN22
num_data[41] => Mux11.IN22
num_data[42] => Mux2.IN22
num_data[42] => Mux7.IN22
num_data[42] => Mux12.IN22
num_data[43] => Mux3.IN22
num_data[43] => Mux8.IN22
num_data[43] => Mux13.IN22
r <= r~reg0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~reg0.DB_MAX_OUTPUT_PORT_TYPE
b <= b~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_sync <= h_sync.DB_MAX_OUTPUT_PORT_TYPE
v_sync <= v_sync.DB_MAX_OUTPUT_PORT_TYPE


|tpf_test_01|pll_1:inst10
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|tpf_test_01|pll_1:inst10|altpll:altpll_component
inclk[0] => pll_1_altpll:auto_generated.inclk[0]
inclk[1] => pll_1_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|tpf_test_01|pll_1:inst10|altpll:altpll_component|pll_1_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|tpf_test_01|reloj:inst1
rst => ~NO_FANOUT~
ss => ss_old.DATAIN
ss => always0.IN1
clk => ss_old.CLK
clk => hs[0].CLK
clk => hs[1].CLK
clk => hs[2].CLK
clk => hs[3].CLK
clk => hs[4].CLK
clk => hs[5].CLK
clk => hs[6].CLK
clk => min[0].CLK
clk => min[1].CLK
clk => min[2].CLK
clk => min[3].CLK
clk => min[4].CLK
clk => min[5].CLK
clk => min[6].CLK
clk => sec[0].CLK
clk => sec[1].CLK
clk => sec[2].CLK
clk => sec[3].CLK
clk => sec[4].CLK
clk => sec[5].CLK
clk => sec[6].CLK
clk => fms[0].CLK
clk => fms[1].CLK
clk => fms[2].CLK
clk => fms[3].CLK
clk => fms[4].CLK
clk => fms[5].CLK
clk => fms[6].CLK
clk => fms[7].CLK
clk => fms[8].CLK
clk => fms[9].CLK
clk => fms[10].CLK
clk => fms[11].CLK
clk => fms[12].CLK
clk => fms[13].CLK
clk => fms[14].CLK
clk => advance.CLK
num_data[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
num_data[1] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
num_data[2] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
num_data[3] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
num_data[4] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
num_data[5] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
num_data[6] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
num_data[7] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
num_data[8] <= <GND>
num_data[9] <= <VCC>
num_data[10] <= <GND>
num_data[11] <= <VCC>
num_data[12] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
num_data[13] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
num_data[14] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
num_data[15] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
num_data[16] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
num_data[17] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
num_data[18] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
num_data[19] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
num_data[20] <= <GND>
num_data[21] <= <VCC>
num_data[22] <= <GND>
num_data[23] <= <VCC>
num_data[24] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
num_data[25] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
num_data[26] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
num_data[27] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
num_data[28] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
num_data[29] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
num_data[30] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
num_data[31] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
num_data[32] <= <GND>
num_data[33] <= <VCC>
num_data[34] <= <GND>
num_data[35] <= <VCC>
num_data[36] <= Div3.DB_MAX_OUTPUT_PORT_TYPE
num_data[37] <= Div3.DB_MAX_OUTPUT_PORT_TYPE
num_data[38] <= Div3.DB_MAX_OUTPUT_PORT_TYPE
num_data[39] <= Div3.DB_MAX_OUTPUT_PORT_TYPE
num_data[40] <= Mod3.DB_MAX_OUTPUT_PORT_TYPE
num_data[41] <= Mod3.DB_MAX_OUTPUT_PORT_TYPE
num_data[42] <= Mod3.DB_MAX_OUTPUT_PORT_TYPE
num_data[43] <= Mod3.DB_MAX_OUTPUT_PORT_TYPE


|tpf_test_01|pll3:inst
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|tpf_test_01|pll3:inst|altpll:altpll_component
inclk[0] => pll3_altpll:auto_generated.inclk[0]
inclk[1] => pll3_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|tpf_test_01|pll3:inst|altpll:altpll_component|pll3_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


