-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLTx/full_tx_ip_src_fec_rate_to_number.vhd
-- Created: 2024-06-30 19:38:39
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: full_tx_ip_src_fec_rate_to_number
-- Source Path: HDLTx/full_tx/payload_full/fec_rate_to_number
-- Hierarchy Level: 2
-- Model version: 4.75
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY full_tx_ip_src_fec_rate_to_number IS
  PORT( Out1                              :   OUT   std_logic_vector(3 DOWNTO 0)  -- ufix4
        );
END full_tx_ip_src_fec_rate_to_number;


ARCHITECTURE rtl OF full_tx_ip_src_fec_rate_to_number IS

  -- Signals
  SIGNAL Constant_out1                    : unsigned(3 DOWNTO 0);  -- ufix4

BEGIN
  Constant_out1 <= to_unsigned(16#2#, 4);

  Out1 <= std_logic_vector(Constant_out1);

END rtl;

