 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -input_pins
        -nets
        -max_paths 500
        -transition_time
        -capacitance
Design : gcdGCDUnit_rtl
Version: F-2011.09-SP4
Date   : Mon Sep 10 10:59:17 2012
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ
Wire Load Model Mode: Inactive.

  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0674    0.0003 *   0.2107 f
  GCDdpath0/U90/QN (NOR2X1)                                       0.0824    0.0450     0.2557 r
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2557 r
  GCDdpath0/U82/INP (INVX0)                                       0.0824    0.0000 *   0.2557 r
  GCDdpath0/U82/ZN (INVX0)                                        0.0501    0.0366     0.2923 f
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2923 f
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0501    0.0000 *   0.2923 f
  GCDdpath0/U40/QN (NOR2X0)                                       0.0606    0.0316     0.3240 r
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3240 r
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0606    0.0000 *   0.3240 r
  GCDdpath0/U39/QN (NOR2X0)                                       0.0686    0.0371     0.3610 f
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3610 f
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0686    0.0000 *   0.3611 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0399     0.4009 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.4009 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.4009 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4260 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4260 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4260 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4526 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4526 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4527 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4796 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4796 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4796 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5182 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5182 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5182 r
  A_lt_B (net)                                         11.7920              0.0000     0.5182 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5182 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5182 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5182 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5412 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5412 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5412 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5655 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5655 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5655 r
  n3 (net)                                              6.7834              0.0000     0.5655 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5655 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6601 r
  n4 (net)                                     52     169.0744              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6601 r
  GCDdpath0/U181/IN1 (NOR2X0)                                     0.0626    0.0004 *   0.6605 r
  GCDdpath0/U181/QN (NOR2X0)                                      0.0411    0.0348     0.6953 f
  GCDdpath0/n109 (net)                          1       2.3905              0.0000     0.6953 f
  GCDdpath0/U180/IN1 (NOR2X0)                                     0.0411    0.0000 *   0.6953 f
  GCDdpath0/U180/QN (NOR2X0)                                      0.0603    0.0280     0.7233 r
  GCDdpath0/n112 (net)                          1       2.0017              0.0000     0.7233 r
  GCDdpath0/U65/IN1 (NAND2X0)                                     0.0603    0.0000 *   0.7233 r
  GCDdpath0/U65/QN (NAND2X0)                                      0.0519    0.0368     0.7601 f
  GCDdpath0/n126 (net)                          1       2.0199              0.0000     0.7601 f
  GCDdpath0/U66/IN1 (NAND2X0)                                     0.0519    0.0000 *   0.7601 f
  GCDdpath0/U66/QN (NAND2X0)                                      0.0557    0.0318     0.7919 r
  GCDdpath0/A_next[4] (net)                     1       1.7201              0.0000     0.7919 r
  GCDdpath0/A_reg_reg_4_/D (DFFARX1)                              0.0557    0.0000 *   0.7919 r
  data arrival time                                                                    0.7919

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_4_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0931     0.8069
  data required time                                                                   0.8069
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8069
  data arrival time                                                                   -0.7919
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0150


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0674    0.0003 *   0.2107 f
  GCDdpath0/U90/QN (NOR2X1)                                       0.0824    0.0450     0.2557 r
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2557 r
  GCDdpath0/U82/INP (INVX0)                                       0.0824    0.0000 *   0.2557 r
  GCDdpath0/U82/ZN (INVX0)                                        0.0501    0.0366     0.2923 f
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2923 f
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0501    0.0000 *   0.2923 f
  GCDdpath0/U40/QN (NOR2X0)                                       0.0606    0.0316     0.3240 r
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3240 r
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0606    0.0000 *   0.3240 r
  GCDdpath0/U39/QN (NOR2X0)                                       0.0686    0.0371     0.3610 f
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3610 f
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0686    0.0000 *   0.3611 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0399     0.4009 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.4009 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.4009 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4260 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4260 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4260 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4526 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4526 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4527 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4796 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4796 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4796 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5182 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5182 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5182 r
  A_lt_B (net)                                         11.7920              0.0000     0.5182 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5182 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5182 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5182 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5412 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5412 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5412 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5655 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5655 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5655 r
  n3 (net)                                              6.7834              0.0000     0.5655 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5655 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6601 r
  n4 (net)                                     52     169.0744              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6601 r
  GCDdpath0/U187/IN1 (NOR2X0)                                     0.0626    0.0009 *   0.6610 r
  GCDdpath0/U187/QN (NOR2X0)                                      0.0417    0.0350     0.6960 f
  GCDdpath0/n76 (net)                           1       2.4337              0.0000     0.6960 f
  GCDdpath0/U51/IN1 (NOR2X0)                                      0.0417    0.0000 *   0.6960 f
  GCDdpath0/U51/QN (NOR2X0)                                       0.0596    0.0277     0.7237 r
  GCDdpath0/n79 (net)                           1       1.9050              0.0000     0.7237 r
  GCDdpath0/U69/IN1 (NAND2X0)                                     0.0596    0.0000 *   0.7237 r
  GCDdpath0/U69/QN (NAND2X0)                                      0.0512    0.0363     0.7600 f
  GCDdpath0/n84 (net)                           1       1.9475              0.0000     0.7600 f
  GCDdpath0/U70/IN1 (NAND2X0)                                     0.0512    0.0000 *   0.7600 f
  GCDdpath0/U70/QN (NAND2X0)                                      0.0548    0.0316     0.7916 r
  GCDdpath0/A_next[1] (net)                     1       1.7150              0.0000     0.7916 r
  GCDdpath0/A_reg_reg_1_/D (DFFARX1)                              0.0548    0.0000 *   0.7916 r
  data arrival time                                                                    0.7916

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_1_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0928     0.8072
  data required time                                                                   0.8072
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8072
  data arrival time                                                                   -0.7916
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0156


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0735    0.0003 *   0.2146 f
  GCDdpath0/U159/QN (NAND2X1)                                     0.1121    0.0675     0.2820 r
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2820 r
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1121    0.0003 *   0.2824 r
  GCDdpath0/U322/Q (AND2X1)                                       0.0364    0.0663     0.3487 r
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3487 r
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0364    0.0000 *   0.3487 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0327     0.3814 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3814 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3815 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.4182 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.4182 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.4182 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4446 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4446 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4447 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4694 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4694 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4694 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5134 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5134 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5134 f
  A_lt_B (net)                                         11.7920              0.0000     0.5134 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5134 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5134 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.5134 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5452 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5452 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5452 r
  n2 (net)                                              2.3709              0.0000     0.5452 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5452 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5452 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5452 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6483 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6483 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6484 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6873 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6873 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6881 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7207 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7207 r
  GCDdpath0/U132/IN1 (NAND2X0)                                    0.0592    0.0001 *   0.7208 r
  GCDdpath0/U132/QN (NAND2X0)                                     0.0504    0.0358     0.7566 f
  GCDdpath0/n206 (net)                          1       1.8467              0.0000     0.7566 f
  GCDdpath0/U131/IN2 (NAND2X0)                                    0.0504    0.0000 *   0.7566 f
  GCDdpath0/U131/QN (NAND2X0)                                     0.0533    0.0355     0.7921 r
  GCDdpath0/A_next[9] (net)                     1       1.7521              0.0000     0.7921 r
  GCDdpath0/A_reg_reg_9_/D (DFFARX1)                              0.0533    0.0000 *   0.7921 r
  data arrival time                                                                    0.7921

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_9_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0922     0.8078
  data required time                                                                   0.8078
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8078
  data arrival time                                                                   -0.7921
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0157


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_11_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0735    0.0003 *   0.2146 f
  GCDdpath0/U159/QN (NAND2X1)                                     0.1121    0.0675     0.2820 r
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2820 r
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1121    0.0003 *   0.2824 r
  GCDdpath0/U322/Q (AND2X1)                                       0.0364    0.0663     0.3487 r
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3487 r
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0364    0.0000 *   0.3487 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0327     0.3814 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3814 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3815 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.4182 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.4182 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.4182 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4446 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4446 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4447 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4694 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4694 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4694 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5134 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5134 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5134 f
  A_lt_B (net)                                         11.7920              0.0000     0.5134 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5134 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5134 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.5134 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5452 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5452 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5452 r
  n2 (net)                                              2.3709              0.0000     0.5452 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5452 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5452 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5452 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6483 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6483 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6484 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6873 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6873 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6881 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7207 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7207 r
  GCDdpath0/U140/IN1 (NAND2X0)                                    0.0592    0.0000 *   0.7208 r
  GCDdpath0/U140/QN (NAND2X0)                                     0.0594    0.0417     0.7624 f
  GCDdpath0/n232 (net)                          1       3.0758              0.0000     0.7624 f
  GCDdpath0/U139/IN2 (NAND2X1)                                    0.0594    0.0000 *   0.7624 f
  GCDdpath0/U139/QN (NAND2X1)                                     0.0438    0.0292     0.7916 r
  GCDdpath0/A_next[11] (net)                    1       1.9196              0.0000     0.7916 r
  GCDdpath0/A_reg_reg_11_/D (DFFARX1)                             0.0438    0.0000 *   0.7916 r
  data arrival time                                                                    0.7916

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_11_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0884     0.8116
  data required time                                                                   0.8116
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8116
  data arrival time                                                                   -0.7916
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0200


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0674    0.0003 *   0.2107 f
  GCDdpath0/U90/QN (NOR2X1)                                       0.0824    0.0450     0.2557 r
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2557 r
  GCDdpath0/U82/INP (INVX0)                                       0.0824    0.0000 *   0.2557 r
  GCDdpath0/U82/ZN (INVX0)                                        0.0501    0.0366     0.2923 f
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2923 f
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0501    0.0000 *   0.2923 f
  GCDdpath0/U40/QN (NOR2X0)                                       0.0606    0.0316     0.3240 r
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3240 r
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0606    0.0000 *   0.3240 r
  GCDdpath0/U39/QN (NOR2X0)                                       0.0686    0.0371     0.3610 f
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3610 f
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0686    0.0000 *   0.3611 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0399     0.4009 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.4009 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.4009 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4260 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4260 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4260 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4526 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4526 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4527 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4796 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4796 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4796 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5182 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5182 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5182 r
  A_lt_B (net)                                         11.7920              0.0000     0.5182 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5182 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5182 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5182 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5412 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5412 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5412 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5655 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5655 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5655 r
  n3 (net)                                              6.7834              0.0000     0.5655 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5655 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6601 r
  n4 (net)                                     52     169.0744              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6601 r
  GCDdpath0/U195/IN1 (NOR2X0)                                     0.0626    0.0016 *   0.6617 r
  GCDdpath0/U195/QN (NOR2X0)                                      0.0410    0.0348     0.6965 f
  GCDdpath0/n137 (net)                          1       2.3906              0.0000     0.6965 f
  GCDdpath0/U53/IN1 (NOR2X0)                                      0.0410    0.0000 *   0.6965 f
  GCDdpath0/U53/QN (NOR2X0)                                       0.0599    0.0278     0.7243 r
  GCDdpath0/n140 (net)                          1       1.9483              0.0000     0.7243 r
  GCDdpath0/U73/IN1 (NAND2X0)                                     0.0599    0.0000 *   0.7243 r
  GCDdpath0/U73/QN (NAND2X0)                                      0.0585    0.0411     0.7654 f
  GCDdpath0/n153 (net)                          1       2.9251              0.0000     0.7654 f
  GCDdpath0/U74/IN1 (NAND2X1)                                     0.0585    0.0000 *   0.7654 f
  GCDdpath0/U74/QN (NAND2X1)                                      0.0438    0.0246     0.7900 r
  GCDdpath0/A_next[6] (net)                     1       1.7671              0.0000     0.7900 r
  GCDdpath0/A_reg_reg_6_/D (DFFARX1)                              0.0438    0.0000 *   0.7900 r
  data arrival time                                                                    0.7900

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_6_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0884     0.8116
  data required time                                                                   0.8116
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8116
  data arrival time                                                                   -0.7900
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0216


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/clk_gate_A_reg_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0735    0.0003 *   0.2146 f
  GCDdpath0/U159/QN (NAND2X1)                                     0.1121    0.0675     0.2820 r
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2820 r
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1121    0.0003 *   0.2824 r
  GCDdpath0/U322/Q (AND2X1)                                       0.0364    0.0663     0.3487 r
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3487 r
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0364    0.0000 *   0.3487 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0327     0.3814 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3814 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3815 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.4182 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.4182 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.4182 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4446 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4446 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4447 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4694 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4694 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4694 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5134 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5134 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5134 f
  A_lt_B (net)                                         11.7920              0.0000     0.5134 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5134 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5134 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5135 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5352 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5352 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5353 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5621 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5621 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5621 f
  n3 (net)                                              6.7834              0.0000     0.5621 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5621 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6556 f
  n4 (net)                                     52     169.0744              0.0000     0.6556 f
  U1/INP (INVX2)                                                  0.0574    0.0001 *   0.6557 f
  U1/ZN (INVX2)                                                   0.0655    0.0408     0.6965 r
  n5 (net)                                      8      30.4875              0.0000     0.6965 r
  GCDctrl0/A_mux_sel_0__hfs_netlink_0 (gcdGCDUnitCtrl)                      0.0000     0.6965 r
  GCDctrl0/A_mux_sel_0__hfs_netlink_0 (net)            30.4875              0.0000     0.6965 r
  GCDctrl0/U7/IN1 (NAND2X1)                                       0.0655    0.0004 *   0.6969 r
  GCDctrl0/U7/QN (NAND2X1)                                        0.0546    0.0384     0.7353 f
  GCDctrl0/B_en (net)                           2       6.0556              0.0000     0.7353 f
  GCDctrl0/U23/IN1 (OR2X1)                                        0.0546    0.0001 *   0.7354 f
  GCDctrl0/U23/Q (OR2X1)                                          0.0257    0.0511     0.7864 f
  GCDctrl0/A_en (net)                           1       1.7522              0.0000     0.7864 f
  GCDctrl0/A_en (gcdGCDUnitCtrl)                                            0.0000     0.7864 f
  A_en (net)                                            1.7522              0.0000     0.7864 f
  GCDdpath0/A_en (gcdGCDUnitDpath_W16)                                      0.0000     0.7864 f
  GCDdpath0/A_en (net)                                  1.7522              0.0000     0.7864 f
  GCDdpath0/clk_gate_A_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_gcdGCDUnitDpath_W16_1)   0.0000   0.7864 f
  GCDdpath0/clk_gate_A_reg_reg/EN (net)                 1.7522              0.0000     0.7864 f
  GCDdpath0/clk_gate_A_reg_reg/latch/EN (CGLPPRX2)                0.0257    0.0000 *   0.7864 f
  data arrival time                                                                    0.7864

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/clk_gate_A_reg_reg/latch/CLK (CGLPPRX2)                         0.0000     0.9000 r
  clock gating setup time                                                  -0.0912     0.8088
  data required time                                                                   0.8088
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8088
  data arrival time                                                                   -0.7864
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0224


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0725    0.2136     0.2136 f
  GCDdpath0/B_reg[0] (net)                      3      17.2614              0.0000     0.2136 f
  GCDdpath0/U324/IN1 (NAND2X2)                                    0.0725    0.0002 *   0.2138 f
  GCDdpath0/U324/QN (NAND2X2)                                     0.0483    0.0285     0.2424 r
  GCDdpath0/n91 (net)                           2       8.6358              0.0000     0.2424 r
  GCDdpath0/U89/INP (INVX1)                                       0.0483    0.0001 *   0.2425 r
  GCDdpath0/U89/ZN (INVX1)                                        0.0344    0.0264     0.2689 f
  GCDdpath0/n80 (net)                           2       6.8627              0.0000     0.2689 f
  GCDdpath0/U43/IN1 (NAND2X1)                                     0.0344    0.0000 *   0.2689 f
  GCDdpath0/U43/QN (NAND2X1)                                      0.0502    0.0243     0.2932 r
  GCDdpath0/n43 (net)                           1       3.1645              0.0000     0.2932 r
  GCDdpath0/U42/IN1 (NAND2X1)                                     0.0502    0.0000 *   0.2932 r
  GCDdpath0/U42/QN (NAND2X1)                                      0.0457    0.0322     0.3254 f
  GCDdpath0/n42 (net)                           1       4.6977              0.0000     0.3254 f
  GCDdpath0/U41/IN2 (NAND2X1)                                     0.0457    0.0001 *   0.3254 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0296     0.3550 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3550 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3550 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3892 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3892 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3892 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4112 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4112 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4113 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4367 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4367 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4368 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4615 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4615 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4615 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5055 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5055 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5055 f
  A_lt_B (net)                                         11.7920              0.0000     0.5055 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5055 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5055 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.5055 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5373 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5373 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5373 r
  n2 (net)                                              2.3709              0.0000     0.5373 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5373 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5373 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5373 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6404 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6404 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6405 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6794 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6794 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6801 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7128 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7128 r
  GCDdpath0/U132/IN1 (NAND2X0)                                    0.0592    0.0001 *   0.7129 r
  GCDdpath0/U132/QN (NAND2X0)                                     0.0504    0.0358     0.7487 f
  GCDdpath0/n206 (net)                          1       1.8467              0.0000     0.7487 f
  GCDdpath0/U131/IN2 (NAND2X0)                                    0.0504    0.0000 *   0.7487 f
  GCDdpath0/U131/QN (NAND2X0)                                     0.0533    0.0355     0.7842 r
  GCDdpath0/A_next[9] (net)                     1       1.7521              0.0000     0.7842 r
  GCDdpath0/A_reg_reg_9_/D (DFFARX1)                              0.0533    0.0000 *   0.7842 r
  data arrival time                                                                    0.7842

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_9_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0922     0.8078
  data required time                                                                   0.8078
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8078
  data arrival time                                                                   -0.7842
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0236


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0674    0.0003 *   0.2107 f
  GCDdpath0/U90/QN (NOR2X1)                                       0.0824    0.0450     0.2557 r
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2557 r
  GCDdpath0/U82/INP (INVX0)                                       0.0824    0.0000 *   0.2557 r
  GCDdpath0/U82/ZN (INVX0)                                        0.0501    0.0366     0.2923 f
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2923 f
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0501    0.0000 *   0.2923 f
  GCDdpath0/U40/QN (NOR2X0)                                       0.0606    0.0316     0.3240 r
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3240 r
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0606    0.0000 *   0.3240 r
  GCDdpath0/U39/QN (NOR2X0)                                       0.0686    0.0371     0.3610 f
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3610 f
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0686    0.0000 *   0.3611 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0399     0.4009 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.4009 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.4009 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4260 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4260 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4260 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4526 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4526 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4527 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4796 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4796 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4796 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5182 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5182 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5182 r
  A_lt_B (net)                                         11.7920              0.0000     0.5182 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5182 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5182 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5182 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5412 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5412 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5412 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5655 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5655 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5655 r
  n3 (net)                                              6.7834              0.0000     0.5655 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5655 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6601 r
  n4 (net)                                     52     169.0744              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6601 r
  GCDdpath0/U200/IN1 (NOR2X0)                                     0.0626    0.0025 *   0.6626 r
  GCDdpath0/U200/QN (NOR2X0)                                      0.0407    0.0348     0.6973 f
  GCDdpath0/n85 (net)                           1       2.3857              0.0000     0.6973 f
  GCDdpath0/U55/IN1 (NOR2X0)                                      0.0407    0.0000 *   0.6973 f
  GCDdpath0/U55/QN (NOR2X0)                                       0.0687    0.0325     0.7299 r
  GCDdpath0/n88 (net)                           1       3.1640              0.0000     0.7299 r
  GCDdpath0/U77/IN1 (NAND2X1)                                     0.0687    0.0000 *   0.7299 r
  GCDdpath0/U77/QN (NAND2X1)                                      0.0465    0.0326     0.7624 f
  GCDdpath0/n97 (net)                           1       3.6720              0.0000     0.7624 f
  GCDdpath0/U78/IN1 (NAND2X1)                                     0.0465    0.0000 *   0.7625 f
  GCDdpath0/U78/QN (NAND2X1)                                      0.0469    0.0232     0.7857 r
  GCDdpath0/A_next[2] (net)                     1       1.8571              0.0000     0.7857 r
  GCDdpath0/A_reg_reg_2_/D (DFFARX1)                              0.0469    0.0000 *   0.7857 r
  data arrival time                                                                    0.7857

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0896     0.8104
  data required time                                                                   0.8104
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8104
  data arrival time                                                                   -0.7857
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0247


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0674    0.0003 *   0.2107 f
  GCDdpath0/U90/QN (NOR2X1)                                       0.0824    0.0450     0.2557 r
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2557 r
  GCDdpath0/U82/INP (INVX0)                                       0.0824    0.0000 *   0.2557 r
  GCDdpath0/U82/ZN (INVX0)                                        0.0501    0.0366     0.2923 f
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2923 f
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0501    0.0000 *   0.2923 f
  GCDdpath0/U40/QN (NOR2X0)                                       0.0606    0.0316     0.3240 r
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3240 r
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0606    0.0000 *   0.3240 r
  GCDdpath0/U39/QN (NOR2X0)                                       0.0686    0.0371     0.3610 f
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3610 f
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0686    0.0000 *   0.3611 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0399     0.4009 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.4009 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.4009 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4260 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4260 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4260 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4526 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4526 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4527 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4796 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4796 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4796 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5182 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5182 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5182 r
  A_lt_B (net)                                         11.7920              0.0000     0.5182 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5182 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5182 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5182 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5412 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5412 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5412 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5655 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5655 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5655 r
  n3 (net)                                              6.7834              0.0000     0.5655 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5655 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6601 r
  n4 (net)                                     52     169.0744              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6601 r
  GCDdpath0/U190/IN1 (NOR2X0)                                     0.0626    0.0019 *   0.6620 r
  GCDdpath0/U190/QN (NOR2X0)                                      0.0416    0.0353     0.6973 f
  GCDdpath0/n127 (net)                          1       2.5269              0.0000     0.6973 f
  GCDdpath0/U52/IN1 (NOR2X0)                                      0.0416    0.0000 *   0.6974 f
  GCDdpath0/U52/QN (NOR2X0)                                       0.0706    0.0337     0.7311 r
  GCDdpath0/n130 (net)                          1       3.4287              0.0000     0.7311 r
  GCDdpath0/U71/IN1 (NAND2X1)                                     0.0706    0.0000 *   0.7311 r
  GCDdpath0/U71/QN (NAND2X1)                                      0.0442    0.0309     0.7620 f
  GCDdpath0/n136 (net)                          1       2.9565              0.0000     0.7620 f
  GCDdpath0/U72/IN1 (NAND2X1)                                     0.0442    0.0000 *   0.7620 f
  GCDdpath0/U72/QN (NAND2X1)                                      0.0463    0.0235     0.7855 r
  GCDdpath0/A_next[5] (net)                     1       2.1165              0.0000     0.7855 r
  GCDdpath0/A_reg_reg_5_/D (DFFARX1)                              0.0463    0.0000 *   0.7855 r
  data arrival time                                                                    0.7855

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_5_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0894     0.8106
  data required time                                                                   0.8106
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8106
  data arrival time                                                                   -0.7855
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0252


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0750    0.1920     0.1920 r
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.1920 r
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0750    0.0003 *   0.1923 r
  GCDdpath0/U90/QN (NOR2X1)                                       0.0714    0.0558     0.2482 f
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2482 f
  GCDdpath0/U82/INP (INVX0)                                       0.0714    0.0000 *   0.2482 f
  GCDdpath0/U82/ZN (INVX0)                                        0.0550    0.0342     0.2824 r
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2824 r
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0550    0.0000 *   0.2824 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0340     0.3164 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3164 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3164 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3524 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3524 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3524 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3875 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3875 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3875 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4096 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4096 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4096 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4351 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4351 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4351 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4598 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4598 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4598 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5038 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5038 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5038 f
  A_lt_B (net)                                         11.7920              0.0000     0.5038 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5038 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5038 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.5039 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5356 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5356 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5356 r
  n2 (net)                                              2.3709              0.0000     0.5356 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5356 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5356 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5356 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6388 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6388 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6388 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6777 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6777 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6785 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7111 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7111 r
  GCDdpath0/U132/IN1 (NAND2X0)                                    0.0592    0.0001 *   0.7112 r
  GCDdpath0/U132/QN (NAND2X0)                                     0.0504    0.0358     0.7470 f
  GCDdpath0/n206 (net)                          1       1.8467              0.0000     0.7470 f
  GCDdpath0/U131/IN2 (NAND2X0)                                    0.0504    0.0000 *   0.7470 f
  GCDdpath0/U131/QN (NAND2X0)                                     0.0533    0.0355     0.7825 r
  GCDdpath0/A_next[9] (net)                     1       1.7521              0.0000     0.7825 r
  GCDdpath0/A_reg_reg_9_/D (DFFARX1)                              0.0533    0.0000 *   0.7825 r
  data arrival time                                                                    0.7825

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_9_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0922     0.8078
  data required time                                                                   0.8078
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8078
  data arrival time                                                                   -0.7825
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0253


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_8_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0674    0.0003 *   0.2107 f
  GCDdpath0/U90/QN (NOR2X1)                                       0.0824    0.0450     0.2557 r
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2557 r
  GCDdpath0/U82/INP (INVX0)                                       0.0824    0.0000 *   0.2557 r
  GCDdpath0/U82/ZN (INVX0)                                        0.0501    0.0366     0.2923 f
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2923 f
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0501    0.0000 *   0.2923 f
  GCDdpath0/U40/QN (NOR2X0)                                       0.0606    0.0316     0.3240 r
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3240 r
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0606    0.0000 *   0.3240 r
  GCDdpath0/U39/QN (NOR2X0)                                       0.0686    0.0371     0.3610 f
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3610 f
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0686    0.0000 *   0.3611 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0399     0.4009 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.4009 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.4009 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4260 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4260 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4260 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4526 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4526 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4527 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4796 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4796 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4796 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5182 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5182 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5182 r
  A_lt_B (net)                                         11.7920              0.0000     0.5182 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5182 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5182 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5182 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5412 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5412 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5412 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5655 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5655 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5655 r
  n3 (net)                                              6.7834              0.0000     0.5655 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5655 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6601 r
  n4 (net)                                     52     169.0744              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6601 r
  GCDdpath0/U185/IN1 (NOR2X0)                                     0.0626    0.0018 *   0.6618 r
  GCDdpath0/U185/QN (NOR2X0)                                      0.0419    0.0355     0.6973 f
  GCDdpath0/n174 (net)                          1       2.5680              0.0000     0.6973 f
  GCDdpath0/U50/IN1 (NOR2X0)                                      0.0419    0.0000 *   0.6973 f
  GCDdpath0/U50/QN (NOR2X0)                                       0.0701    0.0335     0.7309 r
  GCDdpath0/n177 (net)                          1       3.3610              0.0000     0.7309 r
  GCDdpath0/U67/IN1 (NAND2X1)                                     0.0701    0.0000 *   0.7309 r
  GCDdpath0/U67/QN (NAND2X1)                                      0.0442    0.0308     0.7617 f
  GCDdpath0/n197 (net)                          1       2.9671              0.0000     0.7617 f
  GCDdpath0/U68/IN1 (NAND2X1)                                     0.0442    0.0000 *   0.7617 f
  GCDdpath0/U68/QN (NAND2X1)                                      0.0449    0.0229     0.7846 r
  GCDdpath0/A_next[8] (net)                     1       1.8378              0.0000     0.7846 r
  GCDdpath0/A_reg_reg_8_/D (DFFARX1)                              0.0449    0.0000 *   0.7846 r
  data arrival time                                                                    0.7846

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0888     0.8112
  data required time                                                                   0.8112
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8112
  data arrival time                                                                   -0.7846
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0266


  Startpoint: GCDdpath0/B_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_5_/Q (DFFARX1)                              0.0654    0.2091     0.2091 f
  GCDdpath0/B_reg[5] (net)                      3      14.4834              0.0000     0.2091 f
  GCDdpath0/U83/IN2 (NOR2X1)                                      0.0654    0.0003 *   0.2093 f
  GCDdpath0/U83/QN (NOR2X1)                                       0.1022    0.0555     0.2648 r
  GCDdpath0/n146 (net)                          4      11.8342              0.0000     0.2648 r
  GCDdpath0/U12/INP (INVX0)                                       0.1022    0.0001 *   0.2649 r
  GCDdpath0/U12/ZN (INVX0)                                        0.0508    0.0355     0.3004 f
  GCDdpath0/n12 (net)                           1       3.5179              0.0000     0.3004 f
  GCDdpath0/U11/IN2 (NAND2X1)                                     0.0508    0.0000 *   0.3005 f
  GCDdpath0/U11/QN (NAND2X1)                                      0.0474    0.0313     0.3318 r
  GCDdpath0/n10 (net)                           1       3.5561              0.0000     0.3318 r
  GCDdpath0/U10/IN2 (NOR2X1)                                      0.0474    0.0000 *   0.3318 r
  GCDdpath0/U10/QN (NOR2X1)                                       0.0607    0.0467     0.3785 f
  GCDdpath0/n9 (net)                            1       6.8068              0.0000     0.3785 f
  GCDdpath0/U9/IN2 (NAND2X2)                                      0.0607    0.0001 *   0.3786 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0293     0.4079 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4079 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4080 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4334 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4334 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4335 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4582 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4582 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4582 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5022 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5022 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5022 f
  A_lt_B (net)                                         11.7920              0.0000     0.5022 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5022 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5022 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.5022 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5340 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5340 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5340 r
  n2 (net)                                              2.3709              0.0000     0.5340 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5340 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5340 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5340 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6371 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6371 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6372 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6761 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6761 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6768 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7095 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7095 r
  GCDdpath0/U132/IN1 (NAND2X0)                                    0.0592    0.0001 *   0.7096 r
  GCDdpath0/U132/QN (NAND2X0)                                     0.0504    0.0358     0.7454 f
  GCDdpath0/n206 (net)                          1       1.8467              0.0000     0.7454 f
  GCDdpath0/U131/IN2 (NAND2X0)                                    0.0504    0.0000 *   0.7454 f
  GCDdpath0/U131/QN (NAND2X0)                                     0.0533    0.0355     0.7809 r
  GCDdpath0/A_next[9] (net)                     1       1.7521              0.0000     0.7809 r
  GCDdpath0/A_reg_reg_9_/D (DFFARX1)                              0.0533    0.0000 *   0.7809 r
  data arrival time                                                                    0.7809

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_9_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0922     0.8078
  data required time                                                                   0.8078
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8078
  data arrival time                                                                   -0.7809
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0269


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0674    0.0003 *   0.2107 f
  GCDdpath0/U90/QN (NOR2X1)                                       0.0824    0.0450     0.2557 r
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2557 r
  GCDdpath0/U82/INP (INVX0)                                       0.0824    0.0000 *   0.2557 r
  GCDdpath0/U82/ZN (INVX0)                                        0.0501    0.0366     0.2923 f
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2923 f
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0501    0.0000 *   0.2923 f
  GCDdpath0/U40/QN (NOR2X0)                                       0.0606    0.0316     0.3240 r
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3240 r
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0606    0.0000 *   0.3240 r
  GCDdpath0/U39/QN (NOR2X0)                                       0.0686    0.0371     0.3610 f
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3610 f
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0686    0.0000 *   0.3611 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0399     0.4009 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.4009 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.4009 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4260 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4260 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4260 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4526 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4526 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4527 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4796 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4796 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4796 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5182 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5182 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5182 r
  A_lt_B (net)                                         11.7920              0.0000     0.5182 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5182 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5182 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5182 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5412 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5412 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5412 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5655 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5655 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5655 r
  n3 (net)                                              6.7834              0.0000     0.5655 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5655 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6601 r
  n4 (net)                                     52     169.0744              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6601 r
  GCDdpath0/U203/IN1 (NOR2X0)                                     0.0626    0.0011 *   0.6612 r
  GCDdpath0/U203/QN (NOR2X0)                                      0.0416    0.0351     0.6963 f
  GCDdpath0/n98 (net)                           1       2.4738              0.0000     0.6963 f
  GCDdpath0/U56/IN1 (NOR2X0)                                      0.0416    0.0000 *   0.6963 f
  GCDdpath0/U56/QN (NOR2X0)                                       0.0678    0.0322     0.7285 r
  GCDdpath0/n101 (net)                          1       3.0439              0.0000     0.7285 r
  GCDdpath0/U79/IN1 (NAND2X1)                                     0.0678    0.0000 *   0.7286 r
  GCDdpath0/U79/QN (NAND2X1)                                      0.0450    0.0316     0.7601 f
  GCDdpath0/n108 (net)                          1       3.3404              0.0000     0.7601 f
  GCDdpath0/U80/IN1 (NAND2X1)                                     0.0450    0.0000 *   0.7601 f
  GCDdpath0/U80/QN (NAND2X1)                                      0.0467    0.0230     0.7832 r
  GCDdpath0/A_next[3] (net)                     1       1.8493              0.0000     0.7832 r
  GCDdpath0/A_reg_reg_3_/D (DFFARX1)                              0.0467    0.0000 *   0.7832 r
  data arrival time                                                                    0.7832

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_3_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0895     0.8105
  data required time                                                                   0.8105
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8105
  data arrival time                                                                   -0.7832
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0273


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0674    0.0003 *   0.2107 f
  GCDdpath0/U90/QN (NOR2X1)                                       0.0824    0.0450     0.2557 r
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2557 r
  GCDdpath0/U82/INP (INVX0)                                       0.0824    0.0000 *   0.2557 r
  GCDdpath0/U82/ZN (INVX0)                                        0.0501    0.0366     0.2923 f
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2923 f
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0501    0.0000 *   0.2923 f
  GCDdpath0/U40/QN (NOR2X0)                                       0.0606    0.0316     0.3240 r
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3240 r
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0606    0.0000 *   0.3240 r
  GCDdpath0/U39/QN (NOR2X0)                                       0.0686    0.0371     0.3610 f
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3610 f
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0686    0.0000 *   0.3611 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0399     0.4009 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.4009 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.4009 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4260 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4260 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4260 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4526 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4526 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4527 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4796 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4796 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4796 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5182 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5182 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5182 r
  A_lt_B (net)                                         11.7920              0.0000     0.5182 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5182 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5182 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5182 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5412 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5412 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5412 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5655 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5655 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5655 r
  n3 (net)                                              6.7834              0.0000     0.5655 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5655 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6601 r
  n4 (net)                                     52     169.0744              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6601 r
  GCDdpath0/U177/IN1 (NOR2X0)                                     0.0626    0.0008 *   0.6608 r
  GCDdpath0/U177/QN (NOR2X0)                                      0.0415    0.0348     0.6957 f
  GCDdpath0/n154 (net)                          1       2.4073              0.0000     0.6957 f
  GCDdpath0/U176/IN1 (NOR2X0)                                     0.0415    0.0000 *   0.6957 f
  GCDdpath0/U176/QN (NOR2X0)                                      0.0681    0.0324     0.7281 r
  GCDdpath0/n157 (net)                          1       3.0869              0.0000     0.7281 r
  GCDdpath0/U63/IN1 (NAND2X1)                                     0.0681    0.0000 *   0.7281 r
  GCDdpath0/U63/QN (NAND2X1)                                      0.0441    0.0309     0.7590 f
  GCDdpath0/n173 (net)                          1       3.0783              0.0000     0.7590 f
  GCDdpath0/U64/IN1 (NAND2X1)                                     0.0441    0.0000 *   0.7590 f
  GCDdpath0/U64/QN (NAND2X1)                                      0.0494    0.0226     0.7816 r
  GCDdpath0/A_next[7] (net)                     1       1.7009              0.0000     0.7816 r
  GCDdpath0/A_reg_reg_7_/D (DFFARX1)                              0.0494    0.0000 *   0.7816 r
  data arrival time                                                                    0.7816

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_7_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0906     0.8094
  data required time                                                                   0.8094
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8094
  data arrival time                                                                   -0.7816
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0278


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_11_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0725    0.2136     0.2136 f
  GCDdpath0/B_reg[0] (net)                      3      17.2614              0.0000     0.2136 f
  GCDdpath0/U324/IN1 (NAND2X2)                                    0.0725    0.0002 *   0.2138 f
  GCDdpath0/U324/QN (NAND2X2)                                     0.0483    0.0285     0.2424 r
  GCDdpath0/n91 (net)                           2       8.6358              0.0000     0.2424 r
  GCDdpath0/U89/INP (INVX1)                                       0.0483    0.0001 *   0.2425 r
  GCDdpath0/U89/ZN (INVX1)                                        0.0344    0.0264     0.2689 f
  GCDdpath0/n80 (net)                           2       6.8627              0.0000     0.2689 f
  GCDdpath0/U43/IN1 (NAND2X1)                                     0.0344    0.0000 *   0.2689 f
  GCDdpath0/U43/QN (NAND2X1)                                      0.0502    0.0243     0.2932 r
  GCDdpath0/n43 (net)                           1       3.1645              0.0000     0.2932 r
  GCDdpath0/U42/IN1 (NAND2X1)                                     0.0502    0.0000 *   0.2932 r
  GCDdpath0/U42/QN (NAND2X1)                                      0.0457    0.0322     0.3254 f
  GCDdpath0/n42 (net)                           1       4.6977              0.0000     0.3254 f
  GCDdpath0/U41/IN2 (NAND2X1)                                     0.0457    0.0001 *   0.3254 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0296     0.3550 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3550 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3550 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3892 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3892 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3892 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4112 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4112 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4113 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4367 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4367 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4368 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4615 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4615 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4615 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5055 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5055 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5055 f
  A_lt_B (net)                                         11.7920              0.0000     0.5055 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5055 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5055 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.5055 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5373 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5373 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5373 r
  n2 (net)                                              2.3709              0.0000     0.5373 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5373 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5373 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5373 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6404 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6404 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6405 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6794 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6794 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6801 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7128 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7128 r
  GCDdpath0/U140/IN1 (NAND2X0)                                    0.0592    0.0000 *   0.7128 r
  GCDdpath0/U140/QN (NAND2X0)                                     0.0594    0.0417     0.7545 f
  GCDdpath0/n232 (net)                          1       3.0758              0.0000     0.7545 f
  GCDdpath0/U139/IN2 (NAND2X1)                                    0.0594    0.0000 *   0.7545 f
  GCDdpath0/U139/QN (NAND2X1)                                     0.0438    0.0292     0.7837 r
  GCDdpath0/A_next[11] (net)                    1       1.9196              0.0000     0.7837 r
  GCDdpath0/A_reg_reg_11_/D (DFFARX1)                             0.0438    0.0000 *   0.7837 r
  data arrival time                                                                    0.7837

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_11_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0884     0.8116
  data required time                                                                   0.8116
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8116
  data arrival time                                                                   -0.7837
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0279


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U40/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0502     0.3130 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3130 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3130 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3490 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3490 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3490 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3841 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3841 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3841 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4061 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4061 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4062 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4316 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4316 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4317 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4564 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4564 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4564 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5004 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5004 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5004 f
  A_lt_B (net)                                         11.7920              0.0000     0.5004 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5004 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5004 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.5004 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5322 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5322 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5322 r
  n2 (net)                                              2.3709              0.0000     0.5322 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5322 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5322 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5322 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6353 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6353 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6354 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6743 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6743 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6751 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7077 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7077 r
  GCDdpath0/U132/IN1 (NAND2X0)                                    0.0592    0.0001 *   0.7078 r
  GCDdpath0/U132/QN (NAND2X0)                                     0.0504    0.0358     0.7436 f
  GCDdpath0/n206 (net)                          1       1.8467              0.0000     0.7436 f
  GCDdpath0/U131/IN2 (NAND2X0)                                    0.0504    0.0000 *   0.7436 f
  GCDdpath0/U131/QN (NAND2X0)                                     0.0533    0.0355     0.7791 r
  GCDdpath0/A_next[9] (net)                     1       1.7521              0.0000     0.7791 r
  GCDdpath0/A_reg_reg_9_/D (DFFARX1)                              0.0533    0.0000 *   0.7791 r
  data arrival time                                                                    0.7791

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_9_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0922     0.8078
  data required time                                                                   0.8078
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8078
  data arrival time                                                                   -0.7791
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0287


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0735    0.0003 *   0.2146 f
  GCDdpath0/U159/QN (NAND2X1)                                     0.1121    0.0675     0.2820 r
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2820 r
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1121    0.0003 *   0.2824 r
  GCDdpath0/U322/Q (AND2X1)                                       0.0364    0.0663     0.3487 r
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3487 r
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0364    0.0000 *   0.3487 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0327     0.3814 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3814 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3815 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.4182 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.4182 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.4182 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4446 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4446 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4447 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4694 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4694 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4694 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5134 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5134 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5134 f
  A_lt_B (net)                                         11.7920              0.0000     0.5134 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5134 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5134 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.5134 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5452 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5452 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5452 r
  n2 (net)                                              2.3709              0.0000     0.5452 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5452 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5452 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5452 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6483 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6483 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6484 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6873 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6873 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6881 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7207 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7207 r
  GCDdpath0/U130/IN1 (NAND2X1)                                    0.0592    0.0001 *   0.7208 r
  GCDdpath0/U130/QN (NAND2X1)                                     0.0371    0.0265     0.7473 f
  GCDdpath0/n284 (net)                          1       1.7978              0.0000     0.7473 f
  GCDdpath0/U129/IN2 (NAND2X0)                                    0.0371    0.0000 *   0.7473 f
  GCDdpath0/U129/QN (NAND2X0)                                     0.0502    0.0329     0.7802 r
  GCDdpath0/A_next[14] (net)                    1       1.8350              0.0000     0.7802 r
  GCDdpath0/A_reg_reg_14_/D (DFFARX1)                             0.0502    0.0000 *   0.7802 r
  data arrival time                                                                    0.7802

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_14_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0909     0.8091
  data required time                                                                   0.8091
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8091
  data arrival time                                                                   -0.7802
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0289


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_11_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0750    0.1920     0.1920 r
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.1920 r
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0750    0.0003 *   0.1923 r
  GCDdpath0/U90/QN (NOR2X1)                                       0.0714    0.0558     0.2482 f
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2482 f
  GCDdpath0/U82/INP (INVX0)                                       0.0714    0.0000 *   0.2482 f
  GCDdpath0/U82/ZN (INVX0)                                        0.0550    0.0342     0.2824 r
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2824 r
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0550    0.0000 *   0.2824 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0340     0.3164 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3164 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3164 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3524 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3524 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3524 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3875 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3875 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3875 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4096 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4096 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4096 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4351 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4351 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4351 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4598 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4598 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4598 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5038 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5038 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5038 f
  A_lt_B (net)                                         11.7920              0.0000     0.5038 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5038 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5038 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.5039 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5356 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5356 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5356 r
  n2 (net)                                              2.3709              0.0000     0.5356 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5356 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5356 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5356 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6388 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6388 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6388 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6777 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6777 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6785 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7111 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7111 r
  GCDdpath0/U140/IN1 (NAND2X0)                                    0.0592    0.0000 *   0.7112 r
  GCDdpath0/U140/QN (NAND2X0)                                     0.0594    0.0417     0.7528 f
  GCDdpath0/n232 (net)                          1       3.0758              0.0000     0.7528 f
  GCDdpath0/U139/IN2 (NAND2X1)                                    0.0594    0.0000 *   0.7528 f
  GCDdpath0/U139/QN (NAND2X1)                                     0.0438    0.0292     0.7820 r
  GCDdpath0/A_next[11] (net)                    1       1.9196              0.0000     0.7820 r
  GCDdpath0/A_reg_reg_11_/D (DFFARX1)                             0.0438    0.0000 *   0.7820 r
  data arrival time                                                                    0.7820

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_11_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0884     0.8116
  data required time                                                                   0.8116
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8116
  data arrival time                                                                   -0.7820
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0296


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0674    0.0003 *   0.2107 f
  GCDdpath0/U90/QN (NOR2X1)                                       0.0824    0.0450     0.2557 r
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2557 r
  GCDdpath0/U82/INP (INVX0)                                       0.0824    0.0000 *   0.2557 r
  GCDdpath0/U82/ZN (INVX0)                                        0.0501    0.0366     0.2923 f
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2923 f
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0501    0.0000 *   0.2923 f
  GCDdpath0/U40/QN (NOR2X0)                                       0.0606    0.0316     0.3240 r
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3240 r
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0606    0.0000 *   0.3240 r
  GCDdpath0/U39/QN (NOR2X0)                                       0.0686    0.0371     0.3610 f
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3610 f
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0686    0.0000 *   0.3611 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0399     0.4009 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.4009 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.4009 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4260 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4260 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4260 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4526 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4526 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4527 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4796 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4796 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4796 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5182 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5182 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5182 r
  A_lt_B (net)                                         11.7920              0.0000     0.5182 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5182 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5182 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5182 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5412 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5412 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5412 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5655 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5655 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5655 r
  n3 (net)                                              6.7834              0.0000     0.5655 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5655 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6601 r
  n4 (net)                                     52     169.0744              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6601 r
  GCDdpath0/U197/IN1 (NOR2X0)                                     0.0626    0.0003 *   0.6604 r
  GCDdpath0/U197/QN (NOR2X0)                                      0.0414    0.0350     0.6953 f
  GCDdpath0/n69 (net)                           1       2.4388              0.0000     0.6953 f
  GCDdpath0/U54/IN1 (NOR2X0)                                      0.0414    0.0000 *   0.6953 f
  GCDdpath0/U54/QN (NOR2X0)                                       0.0672    0.0318     0.7272 r
  GCDdpath0/n72 (net)                           1       2.9587              0.0000     0.7272 r
  GCDdpath0/U75/IN1 (NAND2X1)                                     0.0672    0.0000 *   0.7272 r
  GCDdpath0/U75/QN (NAND2X1)                                      0.0443    0.0311     0.7583 f
  GCDdpath0/n75 (net)                           1       3.1879              0.0000     0.7583 f
  GCDdpath0/U76/IN1 (NAND2X1)                                     0.0443    0.0000 *   0.7583 f
  GCDdpath0/U76/QN (NAND2X1)                                      0.0454    0.0229     0.7813 r
  GCDdpath0/A_next[0] (net)                     1       1.8621              0.0000     0.7813 r
  GCDdpath0/A_reg_reg_0_/D (DFFARX1)                              0.0454    0.0000 *   0.7813 r
  data arrival time                                                                    0.7813

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_0_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0890     0.8110
  data required time                                                                   0.8110
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8110
  data arrival time                                                                   -0.7813
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0298


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/clk_gate_A_reg_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0725    0.2136     0.2136 f
  GCDdpath0/B_reg[0] (net)                      3      17.2614              0.0000     0.2136 f
  GCDdpath0/U324/IN1 (NAND2X2)                                    0.0725    0.0002 *   0.2138 f
  GCDdpath0/U324/QN (NAND2X2)                                     0.0483    0.0285     0.2424 r
  GCDdpath0/n91 (net)                           2       8.6358              0.0000     0.2424 r
  GCDdpath0/U89/INP (INVX1)                                       0.0483    0.0001 *   0.2425 r
  GCDdpath0/U89/ZN (INVX1)                                        0.0344    0.0264     0.2689 f
  GCDdpath0/n80 (net)                           2       6.8627              0.0000     0.2689 f
  GCDdpath0/U43/IN1 (NAND2X1)                                     0.0344    0.0000 *   0.2689 f
  GCDdpath0/U43/QN (NAND2X1)                                      0.0502    0.0243     0.2932 r
  GCDdpath0/n43 (net)                           1       3.1645              0.0000     0.2932 r
  GCDdpath0/U42/IN1 (NAND2X1)                                     0.0502    0.0000 *   0.2932 r
  GCDdpath0/U42/QN (NAND2X1)                                      0.0457    0.0322     0.3254 f
  GCDdpath0/n42 (net)                           1       4.6977              0.0000     0.3254 f
  GCDdpath0/U41/IN2 (NAND2X1)                                     0.0457    0.0001 *   0.3254 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0296     0.3550 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3550 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3550 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3892 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3892 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3892 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4112 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4112 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4113 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4367 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4367 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4368 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4615 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4615 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4615 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5055 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5055 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5055 f
  A_lt_B (net)                                         11.7920              0.0000     0.5055 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5055 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5055 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5055 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5273 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5273 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5273 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5541 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5541 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5541 f
  n3 (net)                                              6.7834              0.0000     0.5541 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5542 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6476 f
  n4 (net)                                     52     169.0744              0.0000     0.6476 f
  U1/INP (INVX2)                                                  0.0574    0.0001 *   0.6478 f
  U1/ZN (INVX2)                                                   0.0655    0.0408     0.6886 r
  n5 (net)                                      8      30.4875              0.0000     0.6886 r
  GCDctrl0/A_mux_sel_0__hfs_netlink_0 (gcdGCDUnitCtrl)                      0.0000     0.6886 r
  GCDctrl0/A_mux_sel_0__hfs_netlink_0 (net)            30.4875              0.0000     0.6886 r
  GCDctrl0/U7/IN1 (NAND2X1)                                       0.0655    0.0004 *   0.6889 r
  GCDctrl0/U7/QN (NAND2X1)                                        0.0546    0.0384     0.7274 f
  GCDctrl0/B_en (net)                           2       6.0556              0.0000     0.7274 f
  GCDctrl0/U23/IN1 (OR2X1)                                        0.0546    0.0001 *   0.7274 f
  GCDctrl0/U23/Q (OR2X1)                                          0.0257    0.0511     0.7785 f
  GCDctrl0/A_en (net)                           1       1.7522              0.0000     0.7785 f
  GCDctrl0/A_en (gcdGCDUnitCtrl)                                            0.0000     0.7785 f
  A_en (net)                                            1.7522              0.0000     0.7785 f
  GCDdpath0/A_en (gcdGCDUnitDpath_W16)                                      0.0000     0.7785 f
  GCDdpath0/A_en (net)                                  1.7522              0.0000     0.7785 f
  GCDdpath0/clk_gate_A_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_gcdGCDUnitDpath_W16_1)   0.0000   0.7785 f
  GCDdpath0/clk_gate_A_reg_reg/EN (net)                 1.7522              0.0000     0.7785 f
  GCDdpath0/clk_gate_A_reg_reg/latch/EN (CGLPPRX2)                0.0257    0.0000 *   0.7785 f
  data arrival time                                                                    0.7785

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/clk_gate_A_reg_reg/latch/CLK (CGLPPRX2)                         0.0000     0.9000 r
  clock gating setup time                                                  -0.0912     0.8088
  data required time                                                                   0.8088
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8088
  data arrival time                                                                   -0.7785
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0303


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U167/IN2 (NAND2X1)                                    0.0674    0.0003 *   0.2107 f
  GCDdpath0/U167/QN (NAND2X1)                                     0.0629    0.0413     0.2520 r
  GCDdpath0/n116 (net)                          3       6.4950              0.0000     0.2520 r
  GCDdpath0/U85/INP (INVX0)                                       0.0629    0.0000 *   0.2520 r
  GCDdpath0/U85/ZN (INVX0)                                        0.0485    0.0366     0.2886 f
  GCDdpath0/n89 (net)                           2       5.2016              0.0000     0.2886 f
  GCDdpath0/U44/IN1 (NOR2X0)                                      0.0485    0.0000 *   0.2886 f
  GCDdpath0/U44/QN (NOR2X0)                                       0.0650    0.0339     0.3226 r
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3226 r
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0650    0.0000 *   0.3226 r
  GCDdpath0/U41/QN (NAND2X1)                                      0.0438    0.0309     0.3535 f
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3535 f
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0438    0.0000 *   0.3535 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0316     0.3851 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3851 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.3852 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4102 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4102 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4102 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4368 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4368 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4369 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4638 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4638 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4638 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5024 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5024 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5024 r
  A_lt_B (net)                                         11.7920              0.0000     0.5024 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5024 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5024 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5024 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5254 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5254 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5254 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5497 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5497 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5497 r
  n3 (net)                                              6.7834              0.0000     0.5497 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5498 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6443 r
  n4 (net)                                     52     169.0744              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6443 r
  GCDdpath0/U181/IN1 (NOR2X0)                                     0.0626    0.0004 *   0.6447 r
  GCDdpath0/U181/QN (NOR2X0)                                      0.0411    0.0348     0.6795 f
  GCDdpath0/n109 (net)                          1       2.3905              0.0000     0.6795 f
  GCDdpath0/U180/IN1 (NOR2X0)                                     0.0411    0.0000 *   0.6795 f
  GCDdpath0/U180/QN (NOR2X0)                                      0.0603    0.0280     0.7075 r
  GCDdpath0/n112 (net)                          1       2.0017              0.0000     0.7075 r
  GCDdpath0/U65/IN1 (NAND2X0)                                     0.0603    0.0000 *   0.7075 r
  GCDdpath0/U65/QN (NAND2X0)                                      0.0519    0.0368     0.7443 f
  GCDdpath0/n126 (net)                          1       2.0199              0.0000     0.7443 f
  GCDdpath0/U66/IN1 (NAND2X0)                                     0.0519    0.0000 *   0.7443 f
  GCDdpath0/U66/QN (NAND2X0)                                      0.0557    0.0318     0.7761 r
  GCDdpath0/A_next[4] (net)                     1       1.7201              0.0000     0.7761 r
  GCDdpath0/A_reg_reg_4_/D (DFFARX1)                              0.0557    0.0000 *   0.7761 r
  data arrival time                                                                    0.7761

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_4_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0931     0.8069
  data required time                                                                   0.8069
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8069
  data arrival time                                                                   -0.7761
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0307


  Startpoint: GCDdpath0/B_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_11_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_5_/Q (DFFARX1)                              0.0654    0.2091     0.2091 f
  GCDdpath0/B_reg[5] (net)                      3      14.4834              0.0000     0.2091 f
  GCDdpath0/U83/IN2 (NOR2X1)                                      0.0654    0.0003 *   0.2093 f
  GCDdpath0/U83/QN (NOR2X1)                                       0.1022    0.0555     0.2648 r
  GCDdpath0/n146 (net)                          4      11.8342              0.0000     0.2648 r
  GCDdpath0/U12/INP (INVX0)                                       0.1022    0.0001 *   0.2649 r
  GCDdpath0/U12/ZN (INVX0)                                        0.0508    0.0355     0.3004 f
  GCDdpath0/n12 (net)                           1       3.5179              0.0000     0.3004 f
  GCDdpath0/U11/IN2 (NAND2X1)                                     0.0508    0.0000 *   0.3005 f
  GCDdpath0/U11/QN (NAND2X1)                                      0.0474    0.0313     0.3318 r
  GCDdpath0/n10 (net)                           1       3.5561              0.0000     0.3318 r
  GCDdpath0/U10/IN2 (NOR2X1)                                      0.0474    0.0000 *   0.3318 r
  GCDdpath0/U10/QN (NOR2X1)                                       0.0607    0.0467     0.3785 f
  GCDdpath0/n9 (net)                            1       6.8068              0.0000     0.3785 f
  GCDdpath0/U9/IN2 (NAND2X2)                                      0.0607    0.0001 *   0.3786 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0293     0.4079 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4079 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4080 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4334 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4334 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4335 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4582 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4582 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4582 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5022 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5022 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5022 f
  A_lt_B (net)                                         11.7920              0.0000     0.5022 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5022 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5022 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.5022 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5340 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5340 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5340 r
  n2 (net)                                              2.3709              0.0000     0.5340 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5340 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5340 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5340 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6371 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6371 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6372 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6761 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6761 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6768 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7095 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7095 r
  GCDdpath0/U140/IN1 (NAND2X0)                                    0.0592    0.0000 *   0.7095 r
  GCDdpath0/U140/QN (NAND2X0)                                     0.0594    0.0417     0.7512 f
  GCDdpath0/n232 (net)                          1       3.0758              0.0000     0.7512 f
  GCDdpath0/U139/IN2 (NAND2X1)                                    0.0594    0.0000 *   0.7512 f
  GCDdpath0/U139/QN (NAND2X1)                                     0.0438    0.0292     0.7804 r
  GCDdpath0/A_next[11] (net)                    1       1.9196              0.0000     0.7804 r
  GCDdpath0/A_reg_reg_11_/D (DFFARX1)                             0.0438    0.0000 *   0.7804 r
  data arrival time                                                                    0.7804

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_11_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0884     0.8116
  data required time                                                                   0.8116
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8116
  data arrival time                                                                   -0.7804
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0312


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U167/IN2 (NAND2X1)                                    0.0674    0.0003 *   0.2107 f
  GCDdpath0/U167/QN (NAND2X1)                                     0.0629    0.0413     0.2520 r
  GCDdpath0/n116 (net)                          3       6.4950              0.0000     0.2520 r
  GCDdpath0/U85/INP (INVX0)                                       0.0629    0.0000 *   0.2520 r
  GCDdpath0/U85/ZN (INVX0)                                        0.0485    0.0366     0.2886 f
  GCDdpath0/n89 (net)                           2       5.2016              0.0000     0.2886 f
  GCDdpath0/U44/IN1 (NOR2X0)                                      0.0485    0.0000 *   0.2886 f
  GCDdpath0/U44/QN (NOR2X0)                                       0.0650    0.0339     0.3226 r
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3226 r
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0650    0.0000 *   0.3226 r
  GCDdpath0/U41/QN (NAND2X1)                                      0.0438    0.0309     0.3535 f
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3535 f
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0438    0.0000 *   0.3535 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0316     0.3851 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3851 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.3852 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4102 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4102 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4102 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4368 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4368 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4369 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4638 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4638 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4638 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5024 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5024 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5024 r
  A_lt_B (net)                                         11.7920              0.0000     0.5024 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5024 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5024 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5024 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5254 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5254 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5254 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5497 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5497 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5497 r
  n3 (net)                                              6.7834              0.0000     0.5497 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5498 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6443 r
  n4 (net)                                     52     169.0744              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6443 r
  GCDdpath0/U187/IN1 (NOR2X0)                                     0.0626    0.0009 *   0.6452 r
  GCDdpath0/U187/QN (NOR2X0)                                      0.0417    0.0350     0.6802 f
  GCDdpath0/n76 (net)                           1       2.4337              0.0000     0.6802 f
  GCDdpath0/U51/IN1 (NOR2X0)                                      0.0417    0.0000 *   0.6802 f
  GCDdpath0/U51/QN (NOR2X0)                                       0.0596    0.0277     0.7079 r
  GCDdpath0/n79 (net)                           1       1.9050              0.0000     0.7079 r
  GCDdpath0/U69/IN1 (NAND2X0)                                     0.0596    0.0000 *   0.7079 r
  GCDdpath0/U69/QN (NAND2X0)                                      0.0512    0.0363     0.7442 f
  GCDdpath0/n84 (net)                           1       1.9475              0.0000     0.7442 f
  GCDdpath0/U70/IN1 (NAND2X0)                                     0.0512    0.0000 *   0.7442 f
  GCDdpath0/U70/QN (NAND2X0)                                      0.0548    0.0316     0.7758 r
  GCDdpath0/A_next[1] (net)                     1       1.7150              0.0000     0.7758 r
  GCDdpath0/A_reg_reg_1_/D (DFFARX1)                              0.0548    0.0000 *   0.7758 r
  data arrival time                                                                    0.7758

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_1_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0928     0.8072
  data required time                                                                   0.8072
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8072
  data arrival time                                                                   -0.7758
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0314


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/clk_gate_A_reg_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0750    0.1920     0.1920 r
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.1920 r
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0750    0.0003 *   0.1923 r
  GCDdpath0/U90/QN (NOR2X1)                                       0.0714    0.0558     0.2482 f
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2482 f
  GCDdpath0/U82/INP (INVX0)                                       0.0714    0.0000 *   0.2482 f
  GCDdpath0/U82/ZN (INVX0)                                        0.0550    0.0342     0.2824 r
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2824 r
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0550    0.0000 *   0.2824 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0340     0.3164 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3164 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3164 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3524 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3524 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3524 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3875 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3875 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3875 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4096 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4096 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4096 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4351 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4351 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4351 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4598 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4598 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4598 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5038 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5038 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5038 f
  A_lt_B (net)                                         11.7920              0.0000     0.5038 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5038 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5038 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5039 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5256 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5256 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5257 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5525 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5525 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5525 f
  n3 (net)                                              6.7834              0.0000     0.5525 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5525 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6460 f
  n4 (net)                                     52     169.0744              0.0000     0.6460 f
  U1/INP (INVX2)                                                  0.0574    0.0001 *   0.6461 f
  U1/ZN (INVX2)                                                   0.0655    0.0408     0.6869 r
  n5 (net)                                      8      30.4875              0.0000     0.6869 r
  GCDctrl0/A_mux_sel_0__hfs_netlink_0 (gcdGCDUnitCtrl)                      0.0000     0.6869 r
  GCDctrl0/A_mux_sel_0__hfs_netlink_0 (net)            30.4875              0.0000     0.6869 r
  GCDctrl0/U7/IN1 (NAND2X1)                                       0.0655    0.0004 *   0.6873 r
  GCDctrl0/U7/QN (NAND2X1)                                        0.0546    0.0384     0.7257 f
  GCDctrl0/B_en (net)                           2       6.0556              0.0000     0.7257 f
  GCDctrl0/U23/IN1 (OR2X1)                                        0.0546    0.0001 *   0.7258 f
  GCDctrl0/U23/Q (OR2X1)                                          0.0257    0.0511     0.7768 f
  GCDctrl0/A_en (net)                           1       1.7522              0.0000     0.7768 f
  GCDctrl0/A_en (gcdGCDUnitCtrl)                                            0.0000     0.7768 f
  A_en (net)                                            1.7522              0.0000     0.7768 f
  GCDdpath0/A_en (gcdGCDUnitDpath_W16)                                      0.0000     0.7768 f
  GCDdpath0/A_en (net)                                  1.7522              0.0000     0.7768 f
  GCDdpath0/clk_gate_A_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_gcdGCDUnitDpath_W16_1)   0.0000   0.7768 f
  GCDdpath0/clk_gate_A_reg_reg/EN (net)                 1.7522              0.0000     0.7768 f
  GCDdpath0/clk_gate_A_reg_reg/latch/EN (CGLPPRX2)                0.0257    0.0000 *   0.7768 f
  data arrival time                                                                    0.7768

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/clk_gate_A_reg_reg/latch/CLK (CGLPPRX2)                         0.0000     0.9000 r
  clock gating setup time                                                  -0.0912     0.8088
  data required time                                                                   0.8088
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8088
  data arrival time                                                                   -0.7768
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0320


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_13_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0735    0.0003 *   0.2146 f
  GCDdpath0/U159/QN (NAND2X1)                                     0.1121    0.0675     0.2820 r
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2820 r
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1121    0.0003 *   0.2824 r
  GCDdpath0/U322/Q (AND2X1)                                       0.0364    0.0663     0.3487 r
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3487 r
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0364    0.0000 *   0.3487 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0327     0.3814 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3814 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3815 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.4182 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.4182 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.4182 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4446 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4446 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4447 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4694 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4694 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4694 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5134 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5134 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5134 f
  A_lt_B (net)                                         11.7920              0.0000     0.5134 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5134 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5134 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.5134 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5452 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5452 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5452 r
  n2 (net)                                              2.3709              0.0000     0.5452 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5452 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5452 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5452 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6483 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6483 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6484 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6873 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6873 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6881 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7207 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7207 r
  GCDdpath0/U126/IN1 (NAND2X1)                                    0.0592    0.0000 *   0.7208 r
  GCDdpath0/U126/QN (NAND2X1)                                     0.0435    0.0308     0.7516 f
  GCDdpath0/n267 (net)                          1       3.5072              0.0000     0.7516 f
  GCDdpath0/U125/IN2 (NAND2X1)                                    0.0435    0.0000 *   0.7516 f
  GCDdpath0/U125/QN (NAND2X1)                                     0.0425    0.0284     0.7800 r
  GCDdpath0/A_next[13] (net)                    1       2.8266              0.0000     0.7800 r
  GCDdpath0/A_reg_reg_13_/D (DFFARX1)                             0.0425    0.0000 *   0.7800 r
  data arrival time                                                                    0.7800

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_13_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0879     0.8121
  data required time                                                                   0.8121
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8121
  data arrival time                                                                   -0.7800
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0321


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_11_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U40/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0502     0.3130 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3130 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3130 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3490 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3490 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3490 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3841 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3841 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3841 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4061 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4061 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4062 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4316 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4316 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4317 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4564 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4564 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4564 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5004 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5004 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5004 f
  A_lt_B (net)                                         11.7920              0.0000     0.5004 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5004 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5004 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.5004 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5322 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5322 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5322 r
  n2 (net)                                              2.3709              0.0000     0.5322 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5322 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5322 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5322 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6353 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6353 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6354 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6743 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6743 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6751 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7077 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7077 r
  GCDdpath0/U140/IN1 (NAND2X0)                                    0.0592    0.0000 *   0.7078 r
  GCDdpath0/U140/QN (NAND2X0)                                     0.0594    0.0417     0.7494 f
  GCDdpath0/n232 (net)                          1       3.0758              0.0000     0.7494 f
  GCDdpath0/U139/IN2 (NAND2X1)                                    0.0594    0.0000 *   0.7494 f
  GCDdpath0/U139/QN (NAND2X1)                                     0.0438    0.0292     0.7786 r
  GCDdpath0/A_next[11] (net)                    1       1.9196              0.0000     0.7786 r
  GCDdpath0/A_reg_reg_11_/D (DFFARX1)                             0.0438    0.0000 *   0.7786 r
  data arrival time                                                                    0.7786

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_11_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0884     0.8116
  data required time                                                                   0.8116
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8116
  data arrival time                                                                   -0.7786
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0330


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0735    0.0003 *   0.2146 f
  GCDdpath0/U159/QN (NAND2X1)                                     0.1121    0.0675     0.2820 r
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2820 r
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1121    0.0003 *   0.2824 r
  GCDdpath0/U322/Q (AND2X1)                                       0.0364    0.0663     0.3487 r
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3487 r
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0364    0.0000 *   0.3487 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0327     0.3814 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3814 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3815 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.4182 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.4182 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.4182 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4446 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4446 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4447 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4694 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4694 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4694 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5134 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5134 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5134 f
  A_lt_B (net)                                         11.7920              0.0000     0.5134 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5134 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5134 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.5134 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5452 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5452 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5452 r
  n2 (net)                                              2.3709              0.0000     0.5452 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5452 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5452 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5452 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6483 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6483 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6484 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6873 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6873 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6881 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7207 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7207 r
  GCDdpath0/U313/IN1 (NAND3X0)                                    0.0592    0.0000 *   0.7207 r
  GCDdpath0/U313/QN (NAND3X0)                                     0.0544    0.0352     0.7559 f
  GCDdpath0/n313 (net)                          1       3.4522              0.0000     0.7559 f
  GCDdpath0/U142/IN1 (NAND2X1)                                    0.0544    0.0000 *   0.7559 f
  GCDdpath0/U142/QN (NAND2X1)                                     0.0401    0.0239     0.7799 r
  GCDdpath0/A_next[15] (net)                    1       1.6968              0.0000     0.7799 r
  GCDdpath0/A_reg_reg_15_/D (DFFARX1)                             0.0401    0.0000 *   0.7799 r
  data arrival time                                                                    0.7799

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_15_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0869     0.8131
  data required time                                                                   0.8131
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8131
  data arrival time                                                                   -0.7799
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0332


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0735    0.0003 *   0.2146 f
  GCDdpath0/U159/QN (NAND2X1)                                     0.1121    0.0675     0.2820 r
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2820 r
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1121    0.0003 *   0.2824 r
  GCDdpath0/U322/Q (AND2X1)                                       0.0364    0.0663     0.3487 r
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3487 r
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0364    0.0000 *   0.3487 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0327     0.3814 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3814 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3815 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.4182 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.4182 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.4182 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4446 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4446 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4447 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4694 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4694 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4694 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5134 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5134 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5134 f
  A_lt_B (net)                                         11.7920              0.0000     0.5134 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5134 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5134 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.5134 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5452 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5452 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5452 r
  n2 (net)                                              2.3709              0.0000     0.5452 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5452 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5452 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5452 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6483 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6483 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6484 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6873 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6873 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6881 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7207 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7207 r
  GCDdpath0/U122/IN1 (NAND2X1)                                    0.0592    0.0000 *   0.7208 r
  GCDdpath0/U122/QN (NAND2X1)                                     0.0431    0.0305     0.7513 f
  GCDdpath0/n254 (net)                          1       3.3814              0.0000     0.7513 f
  GCDdpath0/U121/IN2 (NAND2X1)                                    0.0431    0.0000 *   0.7513 f
  GCDdpath0/U121/QN (NAND2X1)                                     0.0415    0.0278     0.7791 r
  GCDdpath0/A_next[12] (net)                    1       2.5807              0.0000     0.7791 r
  GCDdpath0/A_reg_reg_12_/D (DFFARX1)                             0.0415    0.0000 *   0.7791 r
  data arrival time                                                                    0.7791

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0874     0.8126
  data required time                                                                   0.8126
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8126
  data arrival time                                                                   -0.7791
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0335


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0674    0.0003 *   0.2107 f
  GCDdpath0/U90/QN (NOR2X1)                                       0.0824    0.0450     0.2557 r
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2557 r
  GCDdpath0/U82/INP (INVX0)                                       0.0824    0.0000 *   0.2557 r
  GCDdpath0/U82/ZN (INVX0)                                        0.0501    0.0366     0.2923 f
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2923 f
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0501    0.0000 *   0.2923 f
  GCDdpath0/U40/QN (NOR2X0)                                       0.0606    0.0316     0.3240 r
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3240 r
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0606    0.0000 *   0.3240 r
  GCDdpath0/U39/QN (NOR2X0)                                       0.0686    0.0371     0.3610 f
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3610 f
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0686    0.0000 *   0.3611 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0399     0.4009 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.4009 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.4009 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4260 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4260 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4260 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4526 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4526 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4527 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4796 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4796 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4796 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5182 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5182 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5182 r
  A_lt_B (net)                                         11.7920              0.0000     0.5182 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5182 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5182 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5182 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5412 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5412 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5412 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5655 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5655 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5655 r
  n3 (net)                                              6.7834              0.0000     0.5655 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5655 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6601 r
  n4 (net)                                     52     169.0744              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6601 r
  GCDdpath0/U283/IN1 (OR2X1)                                      0.0626    0.0024 *   0.6625 r
  GCDdpath0/U283/Q (OR2X1)                                        0.0307    0.0553     0.7179 r
  GCDdpath0/n200 (net)                          1       2.9210              0.0000     0.7179 r
  GCDdpath0/U284/IN1 (NAND3X0)                                    0.0307    0.0000 *   0.7179 r
  GCDdpath0/U284/QN (NAND3X0)                                     0.0446    0.0258     0.7436 f
  GCDdpath0/n207 (net)                          1       2.0080              0.0000     0.7436 f
  GCDdpath0/U131/IN1 (NAND2X0)                                    0.0446    0.0000 *   0.7436 f
  GCDdpath0/U131/QN (NAND2X0)                                     0.0533    0.0306     0.7742 r
  GCDdpath0/A_next[9] (net)                     1       1.7521              0.0000     0.7742 r
  GCDdpath0/A_reg_reg_9_/D (DFFARX1)                              0.0533    0.0000 *   0.7742 r
  data arrival time                                                                    0.7742

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_9_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0922     0.8078
  data required time                                                                   0.8078
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8078
  data arrival time                                                                   -0.7742
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0336


  Startpoint: GCDdpath0/B_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/clk_gate_A_reg_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_5_/Q (DFFARX1)                              0.0654    0.2091     0.2091 f
  GCDdpath0/B_reg[5] (net)                      3      14.4834              0.0000     0.2091 f
  GCDdpath0/U83/IN2 (NOR2X1)                                      0.0654    0.0003 *   0.2093 f
  GCDdpath0/U83/QN (NOR2X1)                                       0.1022    0.0555     0.2648 r
  GCDdpath0/n146 (net)                          4      11.8342              0.0000     0.2648 r
  GCDdpath0/U12/INP (INVX0)                                       0.1022    0.0001 *   0.2649 r
  GCDdpath0/U12/ZN (INVX0)                                        0.0508    0.0355     0.3004 f
  GCDdpath0/n12 (net)                           1       3.5179              0.0000     0.3004 f
  GCDdpath0/U11/IN2 (NAND2X1)                                     0.0508    0.0000 *   0.3005 f
  GCDdpath0/U11/QN (NAND2X1)                                      0.0474    0.0313     0.3318 r
  GCDdpath0/n10 (net)                           1       3.5561              0.0000     0.3318 r
  GCDdpath0/U10/IN2 (NOR2X1)                                      0.0474    0.0000 *   0.3318 r
  GCDdpath0/U10/QN (NOR2X1)                                       0.0607    0.0467     0.3785 f
  GCDdpath0/n9 (net)                            1       6.8068              0.0000     0.3785 f
  GCDdpath0/U9/IN2 (NAND2X2)                                      0.0607    0.0001 *   0.3786 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0293     0.4079 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4079 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4080 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4334 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4334 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4335 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4582 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4582 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4582 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5022 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5022 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5022 f
  A_lt_B (net)                                         11.7920              0.0000     0.5022 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5022 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5022 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5022 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5240 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5240 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5240 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5508 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5508 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5508 f
  n3 (net)                                              6.7834              0.0000     0.5508 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5509 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6443 f
  n4 (net)                                     52     169.0744              0.0000     0.6443 f
  U1/INP (INVX2)                                                  0.0574    0.0001 *   0.6445 f
  U1/ZN (INVX2)                                                   0.0655    0.0408     0.6853 r
  n5 (net)                                      8      30.4875              0.0000     0.6853 r
  GCDctrl0/A_mux_sel_0__hfs_netlink_0 (gcdGCDUnitCtrl)                      0.0000     0.6853 r
  GCDctrl0/A_mux_sel_0__hfs_netlink_0 (net)            30.4875              0.0000     0.6853 r
  GCDctrl0/U7/IN1 (NAND2X1)                                       0.0655    0.0004 *   0.6856 r
  GCDctrl0/U7/QN (NAND2X1)                                        0.0546    0.0384     0.7241 f
  GCDctrl0/B_en (net)                           2       6.0556              0.0000     0.7241 f
  GCDctrl0/U23/IN1 (OR2X1)                                        0.0546    0.0001 *   0.7241 f
  GCDctrl0/U23/Q (OR2X1)                                          0.0257    0.0511     0.7752 f
  GCDctrl0/A_en (net)                           1       1.7522              0.0000     0.7752 f
  GCDctrl0/A_en (gcdGCDUnitCtrl)                                            0.0000     0.7752 f
  A_en (net)                                            1.7522              0.0000     0.7752 f
  GCDdpath0/A_en (gcdGCDUnitDpath_W16)                                      0.0000     0.7752 f
  GCDdpath0/A_en (net)                                  1.7522              0.0000     0.7752 f
  GCDdpath0/clk_gate_A_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_gcdGCDUnitDpath_W16_1)   0.0000   0.7752 f
  GCDdpath0/clk_gate_A_reg_reg/EN (net)                 1.7522              0.0000     0.7752 f
  GCDdpath0/clk_gate_A_reg_reg/latch/EN (CGLPPRX2)                0.0257    0.0000 *   0.7752 f
  data arrival time                                                                    0.7752

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/clk_gate_A_reg_reg/latch/CLK (CGLPPRX2)                         0.0000     0.9000 r
  clock gating setup time                                                  -0.0912     0.8088
  data required time                                                                   0.8088
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8088
  data arrival time                                                                   -0.7752
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0336


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U44/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U44/QN (NOR2X0)                                       0.0677    0.0528     0.3156 f
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3156 f
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0677    0.0000 *   0.3156 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0294     0.3449 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3449 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3450 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3791 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3791 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3791 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4011 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4011 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4012 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4266 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4266 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4267 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4514 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4514 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4514 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.4954 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.7920              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4954 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.4954 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5272 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5272 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5272 r
  n2 (net)                                              2.3709              0.0000     0.5272 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5272 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5272 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5272 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6303 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6303 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6304 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6693 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6693 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6701 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7027 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7027 r
  GCDdpath0/U132/IN1 (NAND2X0)                                    0.0592    0.0001 *   0.7028 r
  GCDdpath0/U132/QN (NAND2X0)                                     0.0504    0.0358     0.7386 f
  GCDdpath0/n206 (net)                          1       1.8467              0.0000     0.7386 f
  GCDdpath0/U131/IN2 (NAND2X0)                                    0.0504    0.0000 *   0.7386 f
  GCDdpath0/U131/QN (NAND2X0)                                     0.0533    0.0355     0.7741 r
  GCDdpath0/A_next[9] (net)                     1       1.7521              0.0000     0.7741 r
  GCDdpath0/A_reg_reg_9_/D (DFFARX1)                              0.0533    0.0000 *   0.7741 r
  data arrival time                                                                    0.7741

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_9_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0922     0.8078
  data required time                                                                   0.8078
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8078
  data arrival time                                                                   -0.7741
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0337


  Startpoint: GCDdpath0/B_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_5_/Q (DFFARX1)                              0.0654    0.2091     0.2091 f
  GCDdpath0/B_reg[5] (net)                      3      14.4834              0.0000     0.2091 f
  GCDdpath0/U83/IN2 (NOR2X1)                                      0.0654    0.0003 *   0.2093 f
  GCDdpath0/U83/QN (NOR2X1)                                       0.1022    0.0555     0.2648 r
  GCDdpath0/n146 (net)                          4      11.8342              0.0000     0.2648 r
  GCDdpath0/U33/INP (INVX0)                                       0.1022    0.0000 *   0.2649 r
  GCDdpath0/U33/ZN (INVX0)                                        0.0516    0.0362     0.3010 f
  GCDdpath0/n32 (net)                           1       3.6567              0.0000     0.3010 f
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0516    0.0000 *   0.3011 f
  GCDdpath0/U31/QN (NAND2X1)                                      0.0445    0.0278     0.3289 r
  GCDdpath0/n30 (net)                           1       3.5304              0.0000     0.3289 r
  GCDdpath0/U16/IN2 (NAND2X1)                                     0.0445    0.0000 *   0.3289 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0333     0.3621 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3621 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3623 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.3989 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.3989 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.3989 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4254 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4254 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4255 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4501 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4501 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4501 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.4942 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4942 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4942 f
  A_lt_B (net)                                         11.7920              0.0000     0.4942 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4942 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4942 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.4942 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5259 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5259 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5259 r
  n2 (net)                                              2.3709              0.0000     0.5259 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5259 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5259 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5259 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6291 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6291 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6291 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6680 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6680 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6688 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7015 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7015 r
  GCDdpath0/U132/IN1 (NAND2X0)                                    0.0592    0.0001 *   0.7015 r
  GCDdpath0/U132/QN (NAND2X0)                                     0.0504    0.0358     0.7373 f
  GCDdpath0/n206 (net)                          1       1.8467              0.0000     0.7373 f
  GCDdpath0/U131/IN2 (NAND2X0)                                    0.0504    0.0000 *   0.7373 f
  GCDdpath0/U131/QN (NAND2X0)                                     0.0533    0.0355     0.7728 r
  GCDdpath0/A_next[9] (net)                     1       1.7521              0.0000     0.7728 r
  GCDdpath0/A_reg_reg_9_/D (DFFARX1)                              0.0533    0.0000 *   0.7728 r
  data arrival time                                                                    0.7728

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_9_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0922     0.8078
  data required time                                                                   0.8078
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8078
  data arrival time                                                                   -0.7728
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0350


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0735    0.0003 *   0.2146 f
  GCDdpath0/U159/QN (NAND2X1)                                     0.1121    0.0675     0.2820 r
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2820 r
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1121    0.0003 *   0.2824 r
  GCDdpath0/U322/Q (AND2X1)                                       0.0364    0.0663     0.3487 r
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3487 r
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0364    0.0000 *   0.3487 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0327     0.3814 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3814 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3815 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.4182 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.4182 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.4182 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4446 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4446 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4447 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4694 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4694 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4694 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5134 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5134 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5134 f
  A_lt_B (net)                                         11.7920              0.0000     0.5134 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5134 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5134 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.5134 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5452 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5452 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5452 r
  n2 (net)                                              2.3709              0.0000     0.5452 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5452 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5452 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5452 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6483 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6483 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6484 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6873 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6873 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6881 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7207 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7207 r
  GCDdpath0/U136/IN1 (NAND2X1)                                    0.0592    0.0000 *   0.7208 r
  GCDdpath0/U136/QN (NAND2X1)                                     0.0435    0.0308     0.7515 f
  GCDdpath0/n220 (net)                          1       3.4916              0.0000     0.7515 f
  GCDdpath0/U135/IN2 (NAND2X1)                                    0.0435    0.0000 *   0.7516 f
  GCDdpath0/U135/QN (NAND2X1)                                     0.0392    0.0265     0.7781 r
  GCDdpath0/A_next[10] (net)                    1       1.9330              0.0000     0.7781 r
  GCDdpath0/A_reg_reg_10_/D (DFFARX1)                             0.0392    0.0000 *   0.7781 r
  data arrival time                                                                    0.7781

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_10_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0865     0.8135
  data required time                                                                   0.8135
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8135
  data arrival time                                                                   -0.7781
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0354


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/clk_gate_A_reg_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U40/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0502     0.3130 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3130 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3130 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3490 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3490 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3490 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3841 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3841 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3841 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4061 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4061 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4062 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4316 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4316 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4317 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4564 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4564 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4564 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5004 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5004 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5004 f
  A_lt_B (net)                                         11.7920              0.0000     0.5004 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5004 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5004 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5005 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5222 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5222 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5222 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5491 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5491 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5491 f
  n3 (net)                                              6.7834              0.0000     0.5491 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5491 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6426 f
  n4 (net)                                     52     169.0744              0.0000     0.6426 f
  U1/INP (INVX2)                                                  0.0574    0.0001 *   0.6427 f
  U1/ZN (INVX2)                                                   0.0655    0.0408     0.6835 r
  n5 (net)                                      8      30.4875              0.0000     0.6835 r
  GCDctrl0/A_mux_sel_0__hfs_netlink_0 (gcdGCDUnitCtrl)                      0.0000     0.6835 r
  GCDctrl0/A_mux_sel_0__hfs_netlink_0 (net)            30.4875              0.0000     0.6835 r
  GCDctrl0/U7/IN1 (NAND2X1)                                       0.0655    0.0004 *   0.6839 r
  GCDctrl0/U7/QN (NAND2X1)                                        0.0546    0.0384     0.7223 f
  GCDctrl0/B_en (net)                           2       6.0556              0.0000     0.7223 f
  GCDctrl0/U23/IN1 (OR2X1)                                        0.0546    0.0001 *   0.7223 f
  GCDctrl0/U23/Q (OR2X1)                                          0.0257    0.0511     0.7734 f
  GCDctrl0/A_en (net)                           1       1.7522              0.0000     0.7734 f
  GCDctrl0/A_en (gcdGCDUnitCtrl)                                            0.0000     0.7734 f
  A_en (net)                                            1.7522              0.0000     0.7734 f
  GCDdpath0/A_en (gcdGCDUnitDpath_W16)                                      0.0000     0.7734 f
  GCDdpath0/A_en (net)                                  1.7522              0.0000     0.7734 f
  GCDdpath0/clk_gate_A_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_gcdGCDUnitDpath_W16_1)   0.0000   0.7734 f
  GCDdpath0/clk_gate_A_reg_reg/EN (net)                 1.7522              0.0000     0.7734 f
  GCDdpath0/clk_gate_A_reg_reg/latch/EN (CGLPPRX2)                0.0257    0.0000 *   0.7734 f
  data arrival time                                                                    0.7734

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/clk_gate_A_reg_reg/latch/CLK (CGLPPRX2)                         0.0000     0.9000 r
  clock gating setup time                                                  -0.0912     0.8088
  data required time                                                                   0.8088
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8088
  data arrival time                                                                   -0.7734
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0354


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0674    0.0003 *   0.2107 f
  GCDdpath0/U90/QN (NOR2X1)                                       0.0824    0.0450     0.2557 r
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2557 r
  GCDdpath0/U82/INP (INVX0)                                       0.0824    0.0000 *   0.2557 r
  GCDdpath0/U82/ZN (INVX0)                                        0.0501    0.0366     0.2923 f
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2923 f
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0501    0.0000 *   0.2923 f
  GCDdpath0/U40/QN (NOR2X0)                                       0.0606    0.0316     0.3240 r
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3240 r
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0606    0.0000 *   0.3240 r
  GCDdpath0/U39/QN (NOR2X0)                                       0.0686    0.0371     0.3610 f
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3610 f
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0686    0.0000 *   0.3611 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0399     0.4009 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.4009 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.4009 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4260 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4260 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4260 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4526 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4526 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4527 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4796 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4796 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4796 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5182 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5182 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5182 r
  A_lt_B (net)                                         11.7920              0.0000     0.5182 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5182 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5182 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5182 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5412 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5412 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5412 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5655 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5655 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5655 r
  n3 (net)                                              6.7834              0.0000     0.5655 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5655 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6601 r
  n4 (net)                                     52     169.0744              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6601 r
  GCDdpath0/U304/IN1 (OR2X1)                                      0.0626    0.0016 *   0.6616 r
  GCDdpath0/U304/Q (OR2X1)                                        0.0300    0.0549     0.7166 r
  GCDdpath0/n271 (net)                          1       2.6644              0.0000     0.7166 r
  GCDdpath0/U305/IN1 (NAND3X0)                                    0.0300    0.0000 *   0.7166 r
  GCDdpath0/U305/QN (NAND3X0)                                     0.0441    0.0253     0.7419 f
  GCDdpath0/n285 (net)                          1       1.9027              0.0000     0.7419 f
  GCDdpath0/U129/IN1 (NAND2X0)                                    0.0441    0.0000 *   0.7419 f
  GCDdpath0/U129/QN (NAND2X0)                                     0.0502    0.0308     0.7727 r
  GCDdpath0/A_next[14] (net)                    1       1.8350              0.0000     0.7727 r
  GCDdpath0/A_reg_reg_14_/D (DFFARX1)                             0.0502    0.0000 *   0.7727 r
  data arrival time                                                                    0.7727

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_14_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0909     0.8091
  data required time                                                                   0.8091
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8091
  data arrival time                                                                   -0.7727
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0364


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0735    0.0003 *   0.2146 f
  GCDdpath0/U159/QN (NAND2X1)                                     0.1121    0.0675     0.2820 r
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2820 r
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1121    0.0003 *   0.2824 r
  GCDdpath0/U322/Q (AND2X1)                                       0.0364    0.0663     0.3487 r
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3487 r
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0364    0.0000 *   0.3487 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0327     0.3814 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3814 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3815 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.4182 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.4182 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.4182 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4446 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4446 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4447 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4694 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4694 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4694 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5134 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5134 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5134 f
  A_lt_B (net)                                         11.7920              0.0000     0.5134 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5134 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5134 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5135 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5352 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5352 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5353 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5621 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5621 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5621 f
  n3 (net)                                              6.7834              0.0000     0.5621 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5621 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6556 f
  n4 (net)                                     52     169.0744              0.0000     0.6556 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6556 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6556 f
  GCDdpath0/U170/IN1 (NOR2X0)                                     0.0574    0.0012 *   0.6567 f
  GCDdpath0/U170/QN (NOR2X0)                                      0.0568    0.0315     0.6883 r
  GCDdpath0/n171 (net)                          1       2.3007              0.0000     0.6883 r
  GCDdpath0/U109/IN1 (NAND2X0)                                    0.0568    0.0000 *   0.6883 r
  GCDdpath0/U109/QN (NAND2X0)                                     0.0855    0.0524     0.7407 f
  GCDdpath0/n172 (net)                          1       5.6647              0.0000     0.7407 f
  GCDdpath0/U64/IN2 (NAND2X1)                                     0.0855    0.0001 *   0.7408 f
  GCDdpath0/U64/QN (NAND2X1)                                      0.0494    0.0321     0.7729 r
  GCDdpath0/A_next[7] (net)                     1       1.7009              0.0000     0.7729 r
  GCDdpath0/A_reg_reg_7_/D (DFFARX1)                              0.0494    0.0000 *   0.7729 r
  data arrival time                                                                    0.7729

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_7_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0906     0.8094
  data required time                                                                   0.8094
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8094
  data arrival time                                                                   -0.7729
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0365


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0725    0.2136     0.2136 f
  GCDdpath0/B_reg[0] (net)                      3      17.2614              0.0000     0.2136 f
  GCDdpath0/U324/IN1 (NAND2X2)                                    0.0725    0.0002 *   0.2138 f
  GCDdpath0/U324/QN (NAND2X2)                                     0.0483    0.0285     0.2424 r
  GCDdpath0/n91 (net)                           2       8.6358              0.0000     0.2424 r
  GCDdpath0/U89/INP (INVX1)                                       0.0483    0.0001 *   0.2425 r
  GCDdpath0/U89/ZN (INVX1)                                        0.0344    0.0264     0.2689 f
  GCDdpath0/n80 (net)                           2       6.8627              0.0000     0.2689 f
  GCDdpath0/U43/IN1 (NAND2X1)                                     0.0344    0.0000 *   0.2689 f
  GCDdpath0/U43/QN (NAND2X1)                                      0.0502    0.0243     0.2932 r
  GCDdpath0/n43 (net)                           1       3.1645              0.0000     0.2932 r
  GCDdpath0/U42/IN1 (NAND2X1)                                     0.0502    0.0000 *   0.2932 r
  GCDdpath0/U42/QN (NAND2X1)                                      0.0457    0.0322     0.3254 f
  GCDdpath0/n42 (net)                           1       4.6977              0.0000     0.3254 f
  GCDdpath0/U41/IN2 (NAND2X1)                                     0.0457    0.0001 *   0.3254 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0296     0.3550 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3550 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3550 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3892 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3892 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3892 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4112 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4112 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4113 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4367 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4367 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4368 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4615 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4615 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4615 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5055 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5055 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5055 f
  A_lt_B (net)                                         11.7920              0.0000     0.5055 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5055 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5055 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.5055 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5373 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5373 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5373 r
  n2 (net)                                              2.3709              0.0000     0.5373 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5373 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5373 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5373 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6404 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6404 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6405 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6794 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6794 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6801 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7128 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7128 r
  GCDdpath0/U130/IN1 (NAND2X1)                                    0.0592    0.0001 *   0.7129 r
  GCDdpath0/U130/QN (NAND2X1)                                     0.0371    0.0265     0.7394 f
  GCDdpath0/n284 (net)                          1       1.7978              0.0000     0.7394 f
  GCDdpath0/U129/IN2 (NAND2X0)                                    0.0371    0.0000 *   0.7394 f
  GCDdpath0/U129/QN (NAND2X0)                                     0.0502    0.0329     0.7723 r
  GCDdpath0/A_next[14] (net)                    1       1.8350              0.0000     0.7723 r
  GCDdpath0/A_reg_reg_14_/D (DFFARX1)                             0.0502    0.0000 *   0.7723 r
  data arrival time                                                                    0.7723

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_14_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0909     0.8091
  data required time                                                                   0.8091
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8091
  data arrival time                                                                   -0.7723
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0368


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U167/IN2 (NAND2X1)                                    0.0674    0.0003 *   0.2107 f
  GCDdpath0/U167/QN (NAND2X1)                                     0.0629    0.0413     0.2520 r
  GCDdpath0/n116 (net)                          3       6.4950              0.0000     0.2520 r
  GCDdpath0/U85/INP (INVX0)                                       0.0629    0.0000 *   0.2520 r
  GCDdpath0/U85/ZN (INVX0)                                        0.0485    0.0366     0.2886 f
  GCDdpath0/n89 (net)                           2       5.2016              0.0000     0.2886 f
  GCDdpath0/U44/IN1 (NOR2X0)                                      0.0485    0.0000 *   0.2886 f
  GCDdpath0/U44/QN (NOR2X0)                                       0.0650    0.0339     0.3226 r
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3226 r
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0650    0.0000 *   0.3226 r
  GCDdpath0/U41/QN (NAND2X1)                                      0.0438    0.0309     0.3535 f
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3535 f
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0438    0.0000 *   0.3535 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0316     0.3851 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3851 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.3852 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4102 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4102 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4102 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4368 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4368 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4369 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4638 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4638 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4638 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5024 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5024 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5024 r
  A_lt_B (net)                                         11.7920              0.0000     0.5024 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5024 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5024 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5024 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5254 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5254 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5254 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5497 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5497 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5497 r
  n3 (net)                                              6.7834              0.0000     0.5497 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5498 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6443 r
  n4 (net)                                     52     169.0744              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6443 r
  GCDdpath0/U195/IN1 (NOR2X0)                                     0.0626    0.0016 *   0.6459 r
  GCDdpath0/U195/QN (NOR2X0)                                      0.0410    0.0348     0.6807 f
  GCDdpath0/n137 (net)                          1       2.3906              0.0000     0.6807 f
  GCDdpath0/U53/IN1 (NOR2X0)                                      0.0410    0.0000 *   0.6807 f
  GCDdpath0/U53/QN (NOR2X0)                                       0.0599    0.0278     0.7085 r
  GCDdpath0/n140 (net)                          1       1.9483              0.0000     0.7085 r
  GCDdpath0/U73/IN1 (NAND2X0)                                     0.0599    0.0000 *   0.7085 r
  GCDdpath0/U73/QN (NAND2X0)                                      0.0585    0.0411     0.7496 f
  GCDdpath0/n153 (net)                          1       2.9251              0.0000     0.7496 f
  GCDdpath0/U74/IN1 (NAND2X1)                                     0.0585    0.0000 *   0.7496 f
  GCDdpath0/U74/QN (NAND2X1)                                      0.0438    0.0246     0.7742 r
  GCDdpath0/A_next[6] (net)                     1       1.7671              0.0000     0.7742 r
  GCDdpath0/A_reg_reg_6_/D (DFFARX1)                              0.0438    0.0000 *   0.7742 r
  data arrival time                                                                    0.7742

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_6_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0884     0.8116
  data required time                                                                   0.8116
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8116
  data arrival time                                                                   -0.7742
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0374


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_11_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U44/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U44/QN (NOR2X0)                                       0.0677    0.0528     0.3156 f
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3156 f
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0677    0.0000 *   0.3156 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0294     0.3449 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3449 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3450 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3791 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3791 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3791 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4011 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4011 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4012 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4266 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4266 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4267 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4514 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4514 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4514 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.4954 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.7920              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4954 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.4954 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5272 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5272 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5272 r
  n2 (net)                                              2.3709              0.0000     0.5272 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5272 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5272 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5272 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6303 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6303 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6304 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6693 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6693 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6701 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7027 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7027 r
  GCDdpath0/U140/IN1 (NAND2X0)                                    0.0592    0.0000 *   0.7028 r
  GCDdpath0/U140/QN (NAND2X0)                                     0.0594    0.0417     0.7444 f
  GCDdpath0/n232 (net)                          1       3.0758              0.0000     0.7444 f
  GCDdpath0/U139/IN2 (NAND2X1)                                    0.0594    0.0000 *   0.7444 f
  GCDdpath0/U139/QN (NAND2X1)                                     0.0438    0.0292     0.7736 r
  GCDdpath0/A_next[11] (net)                    1       1.9196              0.0000     0.7736 r
  GCDdpath0/A_reg_reg_11_/D (DFFARX1)                             0.0438    0.0000 *   0.7736 r
  data arrival time                                                                    0.7736

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_11_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0884     0.8116
  data required time                                                                   0.8116
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8116
  data arrival time                                                                   -0.7736
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0380


  Startpoint: GCDdpath0/B_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_12_/Q (DFFARX1)                             0.0514    0.1994     0.1994 f
  GCDdpath0/B_reg[12] (net)                     2       9.0195              0.0000     0.1994 f
  GCDdpath0/U250/IN2 (NOR2X1)                                     0.0514    0.0001 *   0.1995 f
  GCDdpath0/U250/QN (NOR2X1)                                      0.0947    0.0530     0.2525 r
  GCDdpath0/n273 (net)                          4      11.4452              0.0000     0.2525 r
  GCDdpath0/U35/IN2 (NOR2X0)                                      0.0947    0.0000 *   0.2525 r
  GCDdpath0/U35/QN (NOR2X0)                                       0.0619    0.0487     0.3012 f
  GCDdpath0/n35 (net)                           1       2.6699              0.0000     0.3012 f
  GCDdpath0/U25/IN1 (NOR2X0)                                      0.0619    0.0000 *   0.3012 f
  GCDdpath0/U25/QN (NOR2X0)                                       0.0851    0.0479     0.3492 r
  GCDdpath0/n24 (net)                           1       6.1388              0.0000     0.3492 r
  GCDdpath0/U24/IN1 (NAND2X1)                                     0.0851    0.0001 *   0.3493 r
  GCDdpath0/U24/QN (NAND2X1)                                      0.0479    0.0325     0.3818 f
  GCDdpath0/n23 (net)                           1       3.0149              0.0000     0.3818 f
  GCDdpath0/U18/IN1 (NAND2X1)                                     0.0479    0.0000 *   0.3818 f
  GCDdpath0/U18/QN (NAND2X1)                                      0.0487    0.0286     0.4104 r
  GCDdpath0/n18 (net)                           1       4.1332              0.0000     0.4104 r
  GCDdpath0/U8/INP (INVX1)                                        0.0487    0.0000 *   0.4104 r
  GCDdpath0/U8/ZN (INVX1)                                         0.0321    0.0246     0.4350 f
  GCDdpath0/n7 (net)                            1       5.8516              0.0000     0.4350 f
  GCDdpath0/U6/IN1 (NAND2X2)                                      0.0321    0.0000 *   0.4350 f
  GCDdpath0/U6/QN (NAND2X2)                                       0.0428    0.0210     0.4560 r
  GCDdpath0/n5 (net)                            1       6.9756              0.0000     0.4560 r
  GCDdpath0/U2/IN1 (NOR2X2)                                       0.0428    0.0001 *   0.4560 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0350     0.4910 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4910 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4910 f
  A_lt_B (net)                                         11.7920              0.0000     0.4910 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4910 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4910 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.4911 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5228 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5228 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5228 r
  n2 (net)                                              2.3709              0.0000     0.5228 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5228 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5228 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5228 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6260 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6260 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6260 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6649 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6649 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6657 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.6983 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.6983 r
  GCDdpath0/U132/IN1 (NAND2X0)                                    0.0592    0.0001 *   0.6984 r
  GCDdpath0/U132/QN (NAND2X0)                                     0.0504    0.0358     0.7342 f
  GCDdpath0/n206 (net)                          1       1.8467              0.0000     0.7342 f
  GCDdpath0/U131/IN2 (NAND2X0)                                    0.0504    0.0000 *   0.7342 f
  GCDdpath0/U131/QN (NAND2X0)                                     0.0533    0.0355     0.7697 r
  GCDdpath0/A_next[9] (net)                     1       1.7521              0.0000     0.7697 r
  GCDdpath0/A_reg_reg_9_/D (DFFARX1)                              0.0533    0.0000 *   0.7697 r
  data arrival time                                                                    0.7697

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_9_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0922     0.8078
  data required time                                                                   0.8078
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8078
  data arrival time                                                                   -0.7697
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0381


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0750    0.1920     0.1920 r
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.1920 r
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0750    0.0003 *   0.1923 r
  GCDdpath0/U90/QN (NOR2X1)                                       0.0714    0.0558     0.2482 f
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2482 f
  GCDdpath0/U82/INP (INVX0)                                       0.0714    0.0000 *   0.2482 f
  GCDdpath0/U82/ZN (INVX0)                                        0.0550    0.0342     0.2824 r
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2824 r
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0550    0.0000 *   0.2824 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0340     0.3164 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3164 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3164 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3524 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3524 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3524 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3875 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3875 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3875 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4096 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4096 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4096 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4351 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4351 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4351 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4598 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4598 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4598 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5038 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5038 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5038 f
  A_lt_B (net)                                         11.7920              0.0000     0.5038 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5038 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5038 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.5039 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5356 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5356 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5356 r
  n2 (net)                                              2.3709              0.0000     0.5356 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5356 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5356 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5356 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6388 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6388 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6388 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6777 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6777 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6785 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7111 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7111 r
  GCDdpath0/U130/IN1 (NAND2X1)                                    0.0592    0.0001 *   0.7112 r
  GCDdpath0/U130/QN (NAND2X1)                                     0.0371    0.0265     0.7377 f
  GCDdpath0/n284 (net)                          1       1.7978              0.0000     0.7377 f
  GCDdpath0/U129/IN2 (NAND2X0)                                    0.0371    0.0000 *   0.7377 f
  GCDdpath0/U129/QN (NAND2X0)                                     0.0502    0.0329     0.7706 r
  GCDdpath0/A_next[14] (net)                    1       1.8350              0.0000     0.7706 r
  GCDdpath0/A_reg_reg_14_/D (DFFARX1)                             0.0502    0.0000 *   0.7706 r
  data arrival time                                                                    0.7706

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_14_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0909     0.8091
  data required time                                                                   0.8091
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8091
  data arrival time                                                                   -0.7706
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0385


  Startpoint: GCDdpath0/A_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_12_/Q (DFFARX1)                             0.0459    0.1955     0.1955 f
  GCDdpath0/result_bits_data[12] (net)          3       6.8933              0.0000     0.1955 f
  GCDdpath0/U84/IN2 (NOR2X1)                                      0.0459    0.0000 *   0.1955 f
  GCDdpath0/U84/QN (NOR2X1)                                       0.1071    0.0572     0.2527 r
  GCDdpath0/n260 (net)                          4      13.3526              0.0000     0.2527 r
  GCDdpath0/U95/IN1 (NOR2X2)                                      0.1071    0.0000 *   0.2527 r
  GCDdpath0/U95/QN (NOR2X2)                                       0.0673    0.0495     0.3022 f
  GCDdpath0/n287 (net)                          5      13.6094              0.0000     0.3022 f
  GCDdpath0/U37/IN1 (NAND4X0)                                     0.0673    0.0001 *   0.3023 f
  GCDdpath0/U37/QN (NAND4X0)                                      0.0793    0.0401     0.3425 r
  GCDdpath0/n37 (net)                           1       2.5849              0.0000     0.3425 r
  GCDdpath0/U26/IN1 (NOR2X0)                                      0.0793    0.0000 *   0.3425 r
  GCDdpath0/U26/QN (NOR2X0)                                       0.0505    0.0399     0.3823 f
  GCDdpath0/n25 (net)                           1       3.0538              0.0000     0.3823 f
  GCDdpath0/U4/IN1 (NAND2X1)                                      0.0505    0.0000 *   0.3823 f
  GCDdpath0/U4/QN (NAND2X1)                                       0.0554    0.0342     0.4166 r
  GCDdpath0/n3 (net)                            1       6.3940              0.0000     0.4166 r
  GCDdpath0/U3/IN2 (NOR2X2)                                       0.0554    0.0000 *   0.4166 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0388     0.4555 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4555 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4555 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.4941 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4941 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4941 r
  A_lt_B (net)                                         11.7920              0.0000     0.4941 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4941 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4941 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4941 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5171 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5171 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5171 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5414 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5414 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5414 r
  n3 (net)                                              6.7834              0.0000     0.5414 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6360 r
  n4 (net)                                     52     169.0744              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6360 r
  GCDdpath0/U181/IN1 (NOR2X0)                                     0.0626    0.0004 *   0.6364 r
  GCDdpath0/U181/QN (NOR2X0)                                      0.0411    0.0348     0.6712 f
  GCDdpath0/n109 (net)                          1       2.3905              0.0000     0.6712 f
  GCDdpath0/U180/IN1 (NOR2X0)                                     0.0411    0.0000 *   0.6712 f
  GCDdpath0/U180/QN (NOR2X0)                                      0.0603    0.0280     0.6992 r
  GCDdpath0/n112 (net)                          1       2.0017              0.0000     0.6992 r
  GCDdpath0/U65/IN1 (NAND2X0)                                     0.0603    0.0000 *   0.6992 r
  GCDdpath0/U65/QN (NAND2X0)                                      0.0519    0.0368     0.7360 f
  GCDdpath0/n126 (net)                          1       2.0199              0.0000     0.7360 f
  GCDdpath0/U66/IN1 (NAND2X0)                                     0.0519    0.0000 *   0.7360 f
  GCDdpath0/U66/QN (NAND2X0)                                      0.0557    0.0318     0.7678 r
  GCDdpath0/A_next[4] (net)                     1       1.7201              0.0000     0.7678 r
  GCDdpath0/A_reg_reg_4_/D (DFFARX1)                              0.0557    0.0000 *   0.7678 r
  data arrival time                                                                    0.7678

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_4_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0931     0.8069
  data required time                                                                   0.8069
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8069
  data arrival time                                                                   -0.7678
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0391


  Startpoint: GCDdpath0/A_reg_reg_8_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_8_/Q (DFFARX1)                              0.0467    0.1962     0.1962 f
  GCDdpath0/result_bits_data[8] (net)           3       7.2202              0.0000     0.1962 f
  GCDdpath0/U157/IN2 (NAND2X1)                                    0.0467    0.0000 *   0.1962 f
  GCDdpath0/U157/QN (NAND2X1)                                     0.0622    0.0396     0.2358 r
  GCDdpath0/n213 (net)                          3       7.8500              0.0000     0.2358 r
  GCDdpath0/U183/INP (INVX0)                                      0.0622    0.0000 *   0.2358 r
  GCDdpath0/U183/ZN (INVX0)                                       0.0482    0.0365     0.2723 f
  GCDdpath0/n192 (net)                          2       5.1934              0.0000     0.2723 f
  GCDdpath0/U48/IN1 (NOR2X0)                                      0.0482    0.0000 *   0.2723 f
  GCDdpath0/U48/QN (NOR2X0)                                       0.0651    0.0354     0.3077 r
  GCDdpath0/n48 (net)                           1       3.5505              0.0000     0.3077 r
  GCDdpath0/U47/IN2 (NOR2X1)                                      0.0651    0.0000 *   0.3077 r
  GCDdpath0/U47/QN (NOR2X1)                                       0.0535    0.0433     0.3510 f
  GCDdpath0/n47 (net)                           1       3.8117              0.0000     0.3510 f
  GCDdpath0/U46/INP (INVX1)                                       0.0535    0.0000 *   0.3510 f
  GCDdpath0/U46/ZN (INVX1)                                        0.0320    0.0196     0.3706 r
  GCDdpath0/n46 (net)                           1       3.2868              0.0000     0.3706 r
  GCDdpath0/U19/IN1 (NAND2X1)                                     0.0320    0.0000 *   0.3706 r
  GCDdpath0/U19/QN (NAND2X1)                                      0.0482    0.0300     0.4005 f
  GCDdpath0/n19 (net)                           1       5.2087              0.0000     0.4005 f
  GCDdpath0/U7/IN2 (NAND2X1)                                      0.0482    0.0001 *   0.4006 f
  GCDdpath0/U7/QN (NAND2X1)                                       0.0550    0.0357     0.4363 r
  GCDdpath0/n6 (net)                            1       5.8121              0.0000     0.4363 r
  GCDdpath0/U6/IN2 (NAND2X2)                                      0.0550    0.0000 *   0.4363 r
  GCDdpath0/U6/QN (NAND2X2)                                       0.0332    0.0260     0.4623 f
  GCDdpath0/n5 (net)                            1       6.9756              0.0000     0.4623 f
  GCDdpath0/U2/IN1 (NOR2X2)                                       0.0332    0.0001 *   0.4624 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0316     0.4940 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4940 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4940 r
  A_lt_B (net)                                         11.7920              0.0000     0.4940 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4940 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4940 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4940 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5170 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5170 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5170 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5413 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5413 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5413 r
  n3 (net)                                              6.7834              0.0000     0.5413 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6359 r
  n4 (net)                                     52     169.0744              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6359 r
  GCDdpath0/U181/IN1 (NOR2X0)                                     0.0626    0.0004 *   0.6363 r
  GCDdpath0/U181/QN (NOR2X0)                                      0.0411    0.0348     0.6711 f
  GCDdpath0/n109 (net)                          1       2.3905              0.0000     0.6711 f
  GCDdpath0/U180/IN1 (NOR2X0)                                     0.0411    0.0000 *   0.6711 f
  GCDdpath0/U180/QN (NOR2X0)                                      0.0603    0.0280     0.6991 r
  GCDdpath0/n112 (net)                          1       2.0017              0.0000     0.6991 r
  GCDdpath0/U65/IN1 (NAND2X0)                                     0.0603    0.0000 *   0.6991 r
  GCDdpath0/U65/QN (NAND2X0)                                      0.0519    0.0368     0.7359 f
  GCDdpath0/n126 (net)                          1       2.0199              0.0000     0.7359 f
  GCDdpath0/U66/IN1 (NAND2X0)                                     0.0519    0.0000 *   0.7359 f
  GCDdpath0/U66/QN (NAND2X0)                                      0.0557    0.0318     0.7677 r
  GCDdpath0/A_next[4] (net)                     1       1.7201              0.0000     0.7677 r
  GCDdpath0/A_reg_reg_4_/D (DFFARX1)                              0.0557    0.0000 *   0.7677 r
  data arrival time                                                                    0.7677

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_4_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0931     0.8069
  data required time                                                                   0.8069
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8069
  data arrival time                                                                   -0.7677
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0391


  Startpoint: GCDdpath0/B_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_11_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_5_/Q (DFFARX1)                              0.0654    0.2091     0.2091 f
  GCDdpath0/B_reg[5] (net)                      3      14.4834              0.0000     0.2091 f
  GCDdpath0/U83/IN2 (NOR2X1)                                      0.0654    0.0003 *   0.2093 f
  GCDdpath0/U83/QN (NOR2X1)                                       0.1022    0.0555     0.2648 r
  GCDdpath0/n146 (net)                          4      11.8342              0.0000     0.2648 r
  GCDdpath0/U33/INP (INVX0)                                       0.1022    0.0000 *   0.2649 r
  GCDdpath0/U33/ZN (INVX0)                                        0.0516    0.0362     0.3010 f
  GCDdpath0/n32 (net)                           1       3.6567              0.0000     0.3010 f
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0516    0.0000 *   0.3011 f
  GCDdpath0/U31/QN (NAND2X1)                                      0.0445    0.0278     0.3289 r
  GCDdpath0/n30 (net)                           1       3.5304              0.0000     0.3289 r
  GCDdpath0/U16/IN2 (NAND2X1)                                     0.0445    0.0000 *   0.3289 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0333     0.3621 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3621 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3623 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.3989 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.3989 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.3989 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4254 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4254 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4255 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4501 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4501 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4501 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.4942 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4942 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4942 f
  A_lt_B (net)                                         11.7920              0.0000     0.4942 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4942 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4942 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.4942 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5259 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5259 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5259 r
  n2 (net)                                              2.3709              0.0000     0.5259 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5259 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5259 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5259 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6291 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6291 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6291 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6680 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6680 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6688 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7015 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7015 r
  GCDdpath0/U140/IN1 (NAND2X0)                                    0.0592    0.0000 *   0.7015 r
  GCDdpath0/U140/QN (NAND2X0)                                     0.0594    0.0417     0.7431 f
  GCDdpath0/n232 (net)                          1       3.0758              0.0000     0.7431 f
  GCDdpath0/U139/IN2 (NAND2X1)                                    0.0594    0.0000 *   0.7432 f
  GCDdpath0/U139/QN (NAND2X1)                                     0.0438    0.0292     0.7724 r
  GCDdpath0/A_next[11] (net)                    1       1.9196              0.0000     0.7724 r
  GCDdpath0/A_reg_reg_11_/D (DFFARX1)                             0.0438    0.0000 *   0.7724 r
  data arrival time                                                                    0.7724

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_11_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0884     0.8116
  data required time                                                                   0.8116
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8116
  data arrival time                                                                   -0.7724
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0393


  Startpoint: GCDdpath0/A_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_12_/Q (DFFARX1)                             0.0459    0.1955     0.1955 f
  GCDdpath0/result_bits_data[12] (net)          3       6.8933              0.0000     0.1955 f
  GCDdpath0/U84/IN2 (NOR2X1)                                      0.0459    0.0000 *   0.1955 f
  GCDdpath0/U84/QN (NOR2X1)                                       0.1071    0.0572     0.2527 r
  GCDdpath0/n260 (net)                          4      13.3526              0.0000     0.2527 r
  GCDdpath0/U95/IN1 (NOR2X2)                                      0.1071    0.0000 *   0.2527 r
  GCDdpath0/U95/QN (NOR2X2)                                       0.0673    0.0495     0.3022 f
  GCDdpath0/n287 (net)                          5      13.6094              0.0000     0.3022 f
  GCDdpath0/U37/IN1 (NAND4X0)                                     0.0673    0.0001 *   0.3023 f
  GCDdpath0/U37/QN (NAND4X0)                                      0.0793    0.0401     0.3425 r
  GCDdpath0/n37 (net)                           1       2.5849              0.0000     0.3425 r
  GCDdpath0/U26/IN1 (NOR2X0)                                      0.0793    0.0000 *   0.3425 r
  GCDdpath0/U26/QN (NOR2X0)                                       0.0505    0.0399     0.3823 f
  GCDdpath0/n25 (net)                           1       3.0538              0.0000     0.3823 f
  GCDdpath0/U4/IN1 (NAND2X1)                                      0.0505    0.0000 *   0.3823 f
  GCDdpath0/U4/QN (NAND2X1)                                       0.0554    0.0342     0.4166 r
  GCDdpath0/n3 (net)                            1       6.3940              0.0000     0.4166 r
  GCDdpath0/U3/IN2 (NOR2X2)                                       0.0554    0.0000 *   0.4166 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0388     0.4555 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4555 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4555 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.4941 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4941 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4941 r
  A_lt_B (net)                                         11.7920              0.0000     0.4941 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4941 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4941 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4941 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5171 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5171 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5171 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5414 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5414 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5414 r
  n3 (net)                                              6.7834              0.0000     0.5414 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6360 r
  n4 (net)                                     52     169.0744              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6360 r
  GCDdpath0/U187/IN1 (NOR2X0)                                     0.0626    0.0009 *   0.6369 r
  GCDdpath0/U187/QN (NOR2X0)                                      0.0417    0.0350     0.6718 f
  GCDdpath0/n76 (net)                           1       2.4337              0.0000     0.6718 f
  GCDdpath0/U51/IN1 (NOR2X0)                                      0.0417    0.0000 *   0.6718 f
  GCDdpath0/U51/QN (NOR2X0)                                       0.0596    0.0277     0.6995 r
  GCDdpath0/n79 (net)                           1       1.9050              0.0000     0.6995 r
  GCDdpath0/U69/IN1 (NAND2X0)                                     0.0596    0.0000 *   0.6995 r
  GCDdpath0/U69/QN (NAND2X0)                                      0.0512    0.0363     0.7359 f
  GCDdpath0/n84 (net)                           1       1.9475              0.0000     0.7359 f
  GCDdpath0/U70/IN1 (NAND2X0)                                     0.0512    0.0000 *   0.7359 f
  GCDdpath0/U70/QN (NAND2X0)                                      0.0548    0.0316     0.7675 r
  GCDdpath0/A_next[1] (net)                     1       1.7150              0.0000     0.7675 r
  GCDdpath0/A_reg_reg_1_/D (DFFARX1)                              0.0548    0.0000 *   0.7675 r
  data arrival time                                                                    0.7675

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_1_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0928     0.8072
  data required time                                                                   0.8072
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8072
  data arrival time                                                                   -0.7675
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0397


  Startpoint: GCDdpath0/A_reg_reg_8_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_8_/Q (DFFARX1)                              0.0467    0.1962     0.1962 f
  GCDdpath0/result_bits_data[8] (net)           3       7.2202              0.0000     0.1962 f
  GCDdpath0/U157/IN2 (NAND2X1)                                    0.0467    0.0000 *   0.1962 f
  GCDdpath0/U157/QN (NAND2X1)                                     0.0622    0.0396     0.2358 r
  GCDdpath0/n213 (net)                          3       7.8500              0.0000     0.2358 r
  GCDdpath0/U183/INP (INVX0)                                      0.0622    0.0000 *   0.2358 r
  GCDdpath0/U183/ZN (INVX0)                                       0.0482    0.0365     0.2723 f
  GCDdpath0/n192 (net)                          2       5.1934              0.0000     0.2723 f
  GCDdpath0/U48/IN1 (NOR2X0)                                      0.0482    0.0000 *   0.2723 f
  GCDdpath0/U48/QN (NOR2X0)                                       0.0651    0.0354     0.3077 r
  GCDdpath0/n48 (net)                           1       3.5505              0.0000     0.3077 r
  GCDdpath0/U47/IN2 (NOR2X1)                                      0.0651    0.0000 *   0.3077 r
  GCDdpath0/U47/QN (NOR2X1)                                       0.0535    0.0433     0.3510 f
  GCDdpath0/n47 (net)                           1       3.8117              0.0000     0.3510 f
  GCDdpath0/U46/INP (INVX1)                                       0.0535    0.0000 *   0.3510 f
  GCDdpath0/U46/ZN (INVX1)                                        0.0320    0.0196     0.3706 r
  GCDdpath0/n46 (net)                           1       3.2868              0.0000     0.3706 r
  GCDdpath0/U19/IN1 (NAND2X1)                                     0.0320    0.0000 *   0.3706 r
  GCDdpath0/U19/QN (NAND2X1)                                      0.0482    0.0300     0.4005 f
  GCDdpath0/n19 (net)                           1       5.2087              0.0000     0.4005 f
  GCDdpath0/U7/IN2 (NAND2X1)                                      0.0482    0.0001 *   0.4006 f
  GCDdpath0/U7/QN (NAND2X1)                                       0.0550    0.0357     0.4363 r
  GCDdpath0/n6 (net)                            1       5.8121              0.0000     0.4363 r
  GCDdpath0/U6/IN2 (NAND2X2)                                      0.0550    0.0000 *   0.4363 r
  GCDdpath0/U6/QN (NAND2X2)                                       0.0332    0.0260     0.4623 f
  GCDdpath0/n5 (net)                            1       6.9756              0.0000     0.4623 f
  GCDdpath0/U2/IN1 (NOR2X2)                                       0.0332    0.0001 *   0.4624 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0316     0.4940 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4940 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4940 r
  A_lt_B (net)                                         11.7920              0.0000     0.4940 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4940 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4940 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4940 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5170 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5170 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5170 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5413 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5413 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5413 r
  n3 (net)                                              6.7834              0.0000     0.5413 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6359 r
  n4 (net)                                     52     169.0744              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6359 r
  GCDdpath0/U187/IN1 (NOR2X0)                                     0.0626    0.0009 *   0.6368 r
  GCDdpath0/U187/QN (NOR2X0)                                      0.0417    0.0350     0.6718 f
  GCDdpath0/n76 (net)                           1       2.4337              0.0000     0.6718 f
  GCDdpath0/U51/IN1 (NOR2X0)                                      0.0417    0.0000 *   0.6718 f
  GCDdpath0/U51/QN (NOR2X0)                                       0.0596    0.0277     0.6995 r
  GCDdpath0/n79 (net)                           1       1.9050              0.0000     0.6995 r
  GCDdpath0/U69/IN1 (NAND2X0)                                     0.0596    0.0000 *   0.6995 r
  GCDdpath0/U69/QN (NAND2X0)                                      0.0512    0.0363     0.7358 f
  GCDdpath0/n84 (net)                           1       1.9475              0.0000     0.7358 f
  GCDdpath0/U70/IN1 (NAND2X0)                                     0.0512    0.0000 *   0.7358 f
  GCDdpath0/U70/QN (NAND2X0)                                      0.0548    0.0316     0.7674 r
  GCDdpath0/A_next[1] (net)                     1       1.7150              0.0000     0.7674 r
  GCDdpath0/A_reg_reg_1_/D (DFFARX1)                              0.0548    0.0000 *   0.7674 r
  data arrival time                                                                    0.7674

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_1_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0928     0.8072
  data required time                                                                   0.8072
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8072
  data arrival time                                                                   -0.7674
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0398


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0674    0.0003 *   0.2107 f
  GCDdpath0/U90/QN (NOR2X1)                                       0.0824    0.0450     0.2557 r
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2557 r
  GCDdpath0/U82/INP (INVX0)                                       0.0824    0.0000 *   0.2557 r
  GCDdpath0/U82/ZN (INVX0)                                        0.0501    0.0366     0.2923 f
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2923 f
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0501    0.0000 *   0.2923 f
  GCDdpath0/U40/QN (NOR2X0)                                       0.0606    0.0316     0.3240 r
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3240 r
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0606    0.0000 *   0.3240 r
  GCDdpath0/U39/QN (NOR2X0)                                       0.0686    0.0371     0.3610 f
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3610 f
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0686    0.0000 *   0.3611 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0399     0.4009 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.4009 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.4009 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4260 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4260 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4260 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4526 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4526 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4527 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4796 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4796 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4796 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5182 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5182 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5182 r
  A_lt_B (net)                                         11.7920              0.0000     0.5182 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5182 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5182 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5182 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5412 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5412 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5412 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5655 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5655 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5655 r
  n3 (net)                                              6.7834              0.0000     0.5655 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5655 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6601 r
  n4 (net)                                     52     169.0744              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6601 r
  GCDdpath0/U314/IN1 (OR2X1)                                      0.0626    0.0027 *   0.6627 r
  GCDdpath0/U314/Q (OR2X1)                                        0.0301    0.0549     0.7177 r
  GCDdpath0/n311 (net)                          1       2.6762              0.0000     0.7177 r
  GCDdpath0/U315/IN1 (NAND3X0)                                    0.0301    0.0000 *   0.7177 r
  GCDdpath0/U315/QN (NAND3X0)                                     0.0497    0.0285     0.7461 f
  GCDdpath0/n312 (net)                          1       3.0310              0.0000     0.7461 f
  GCDdpath0/U142/IN2 (NAND2X1)                                    0.0497    0.0000 *   0.7461 f
  GCDdpath0/U142/QN (NAND2X1)                                     0.0401    0.0271     0.7732 r
  GCDdpath0/A_next[15] (net)                    1       1.6968              0.0000     0.7732 r
  GCDdpath0/A_reg_reg_15_/D (DFFARX1)                             0.0401    0.0000 *   0.7732 r
  data arrival time                                                                    0.7732

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_15_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0869     0.8131
  data required time                                                                   0.8131
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8131
  data arrival time                                                                   -0.7732
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0399


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_13_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0674    0.0003 *   0.2107 f
  GCDdpath0/U90/QN (NOR2X1)                                       0.0824    0.0450     0.2557 r
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2557 r
  GCDdpath0/U82/INP (INVX0)                                       0.0824    0.0000 *   0.2557 r
  GCDdpath0/U82/ZN (INVX0)                                        0.0501    0.0366     0.2923 f
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2923 f
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0501    0.0000 *   0.2923 f
  GCDdpath0/U40/QN (NOR2X0)                                       0.0606    0.0316     0.3240 r
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3240 r
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0606    0.0000 *   0.3240 r
  GCDdpath0/U39/QN (NOR2X0)                                       0.0686    0.0371     0.3610 f
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3610 f
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0686    0.0000 *   0.3611 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0399     0.4009 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.4009 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.4009 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4260 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4260 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4260 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4526 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4526 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4527 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4796 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4796 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4796 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5182 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5182 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5182 r
  A_lt_B (net)                                         11.7920              0.0000     0.5182 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5182 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5182 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5182 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5412 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5412 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5412 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5655 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5655 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5655 r
  n3 (net)                                              6.7834              0.0000     0.5655 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5655 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6601 r
  n4 (net)                                     52     169.0744              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6601 r
  GCDdpath0/U300/IN1 (OR2X1)                                      0.0626    0.0020 *   0.6621 r
  GCDdpath0/U300/Q (OR2X1)                                        0.0302    0.0550     0.7171 r
  GCDdpath0/n258 (net)                          1       2.7377              0.0000     0.7171 r
  GCDdpath0/U301/IN1 (NAND3X0)                                    0.0302    0.0000 *   0.7171 r
  GCDdpath0/U301/QN (NAND3X0)                                     0.0505    0.0290     0.7461 f
  GCDdpath0/n268 (net)                          1       3.2047              0.0000     0.7461 f
  GCDdpath0/U125/IN1 (NAND2X1)                                    0.0505    0.0000 *   0.7461 f
  GCDdpath0/U125/QN (NAND2X1)                                     0.0425    0.0260     0.7721 r
  GCDdpath0/A_next[13] (net)                    1       2.8266              0.0000     0.7721 r
  GCDdpath0/A_reg_reg_13_/D (DFFARX1)                             0.0425    0.0000 *   0.7721 r
  data arrival time                                                                    0.7721

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_13_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0879     0.8121
  data required time                                                                   0.8121
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8121
  data arrival time                                                                   -0.7721
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0400


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_13_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0725    0.2136     0.2136 f
  GCDdpath0/B_reg[0] (net)                      3      17.2614              0.0000     0.2136 f
  GCDdpath0/U324/IN1 (NAND2X2)                                    0.0725    0.0002 *   0.2138 f
  GCDdpath0/U324/QN (NAND2X2)                                     0.0483    0.0285     0.2424 r
  GCDdpath0/n91 (net)                           2       8.6358              0.0000     0.2424 r
  GCDdpath0/U89/INP (INVX1)                                       0.0483    0.0001 *   0.2425 r
  GCDdpath0/U89/ZN (INVX1)                                        0.0344    0.0264     0.2689 f
  GCDdpath0/n80 (net)                           2       6.8627              0.0000     0.2689 f
  GCDdpath0/U43/IN1 (NAND2X1)                                     0.0344    0.0000 *   0.2689 f
  GCDdpath0/U43/QN (NAND2X1)                                      0.0502    0.0243     0.2932 r
  GCDdpath0/n43 (net)                           1       3.1645              0.0000     0.2932 r
  GCDdpath0/U42/IN1 (NAND2X1)                                     0.0502    0.0000 *   0.2932 r
  GCDdpath0/U42/QN (NAND2X1)                                      0.0457    0.0322     0.3254 f
  GCDdpath0/n42 (net)                           1       4.6977              0.0000     0.3254 f
  GCDdpath0/U41/IN2 (NAND2X1)                                     0.0457    0.0001 *   0.3254 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0296     0.3550 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3550 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3550 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3892 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3892 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3892 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4112 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4112 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4113 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4367 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4367 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4368 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4615 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4615 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4615 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5055 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5055 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5055 f
  A_lt_B (net)                                         11.7920              0.0000     0.5055 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5055 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5055 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.5055 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5373 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5373 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5373 r
  n2 (net)                                              2.3709              0.0000     0.5373 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5373 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5373 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5373 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6404 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6404 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6405 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6794 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6794 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6801 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7128 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7128 r
  GCDdpath0/U126/IN1 (NAND2X1)                                    0.0592    0.0000 *   0.7128 r
  GCDdpath0/U126/QN (NAND2X1)                                     0.0435    0.0308     0.7437 f
  GCDdpath0/n267 (net)                          1       3.5072              0.0000     0.7437 f
  GCDdpath0/U125/IN2 (NAND2X1)                                    0.0435    0.0000 *   0.7437 f
  GCDdpath0/U125/QN (NAND2X1)                                     0.0425    0.0284     0.7721 r
  GCDdpath0/A_next[13] (net)                    1       2.8266              0.0000     0.7721 r
  GCDdpath0/A_reg_reg_13_/D (DFFARX1)                             0.0425    0.0000 *   0.7721 r
  data arrival time                                                                    0.7721

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_13_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0879     0.8121
  data required time                                                                   0.8121
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8121
  data arrival time                                                                   -0.7721
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0400


  Startpoint: GCDdpath0/B_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_5_/Q (DFFARX1)                              0.0654    0.2091     0.2091 f
  GCDdpath0/B_reg[5] (net)                      3      14.4834              0.0000     0.2091 f
  GCDdpath0/U83/IN2 (NOR2X1)                                      0.0654    0.0003 *   0.2093 f
  GCDdpath0/U83/QN (NOR2X1)                                       0.1022    0.0555     0.2648 r
  GCDdpath0/n146 (net)                          4      11.8342              0.0000     0.2648 r
  GCDdpath0/U12/INP (INVX0)                                       0.1022    0.0001 *   0.2649 r
  GCDdpath0/U12/ZN (INVX0)                                        0.0508    0.0355     0.3004 f
  GCDdpath0/n12 (net)                           1       3.5179              0.0000     0.3004 f
  GCDdpath0/U11/IN2 (NAND2X1)                                     0.0508    0.0000 *   0.3005 f
  GCDdpath0/U11/QN (NAND2X1)                                      0.0474    0.0313     0.3318 r
  GCDdpath0/n10 (net)                           1       3.5561              0.0000     0.3318 r
  GCDdpath0/U10/IN2 (NOR2X1)                                      0.0474    0.0000 *   0.3318 r
  GCDdpath0/U10/QN (NOR2X1)                                       0.0607    0.0467     0.3785 f
  GCDdpath0/n9 (net)                            1       6.8068              0.0000     0.3785 f
  GCDdpath0/U9/IN2 (NAND2X2)                                      0.0607    0.0001 *   0.3786 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0293     0.4079 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4079 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4080 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4334 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4334 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4335 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4582 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4582 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4582 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5022 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5022 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5022 f
  A_lt_B (net)                                         11.7920              0.0000     0.5022 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5022 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5022 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.5022 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5340 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5340 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5340 r
  n2 (net)                                              2.3709              0.0000     0.5340 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5340 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5340 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5340 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6371 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6371 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6372 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6761 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6761 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6768 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7095 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7095 r
  GCDdpath0/U130/IN1 (NAND2X1)                                    0.0592    0.0001 *   0.7096 r
  GCDdpath0/U130/QN (NAND2X1)                                     0.0371    0.0265     0.7361 f
  GCDdpath0/n284 (net)                          1       1.7978              0.0000     0.7361 f
  GCDdpath0/U129/IN2 (NAND2X0)                                    0.0371    0.0000 *   0.7361 f
  GCDdpath0/U129/QN (NAND2X0)                                     0.0502    0.0329     0.7690 r
  GCDdpath0/A_next[14] (net)                    1       1.8350              0.0000     0.7690 r
  GCDdpath0/A_reg_reg_14_/D (DFFARX1)                             0.0502    0.0000 *   0.7690 r
  data arrival time                                                                    0.7690

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_14_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0909     0.8091
  data required time                                                                   0.8091
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8091
  data arrival time                                                                   -0.7690
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0401


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0735    0.0003 *   0.2146 f
  GCDdpath0/U159/QN (NAND2X1)                                     0.1121    0.0675     0.2820 r
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2820 r
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1121    0.0003 *   0.2824 r
  GCDdpath0/U322/Q (AND2X1)                                       0.0364    0.0663     0.3487 r
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3487 r
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0364    0.0000 *   0.3487 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0327     0.3814 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3814 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3815 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.4182 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.4182 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.4182 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4446 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4446 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4447 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4694 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4694 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4694 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5134 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5134 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5134 f
  A_lt_B (net)                                         11.7920              0.0000     0.5134 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5134 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5134 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5135 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5352 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5352 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5353 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5621 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5621 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5621 f
  n3 (net)                                              6.7834              0.0000     0.5621 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5621 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6556 f
  n4 (net)                                     52     169.0744              0.0000     0.6556 f
  U1/INP (INVX2)                                                  0.0574    0.0001 *   0.6557 f
  U1/ZN (INVX2)                                                   0.0655    0.0408     0.6965 r
  n5 (net)                                      8      30.4875              0.0000     0.6965 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (gcdGCDUnitDpath_W16)                0.0000     0.6965 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (net)           30.4875              0.0000     0.6965 r
  GCDdpath0/U262/IN1 (NAND3X0)                                    0.0655    0.0003 *   0.6968 r
  GCDdpath0/U262/QN (NAND3X0)                                     0.0725    0.0423     0.7391 f
  GCDdpath0/n96 (net)                           1       5.4317              0.0000     0.7391 f
  GCDdpath0/U78/IN2 (NAND2X1)                                     0.0725    0.0001 *   0.7392 f
  GCDdpath0/U78/QN (NAND2X1)                                      0.0469    0.0309     0.7700 r
  GCDdpath0/A_next[2] (net)                     1       1.8571              0.0000     0.7700 r
  GCDdpath0/A_reg_reg_2_/D (DFFARX1)                              0.0469    0.0000 *   0.7701 r
  data arrival time                                                                    0.7701

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0896     0.8104
  data required time                                                                   0.8104
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8104
  data arrival time                                                                   -0.7701
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0403


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/clk_gate_A_reg_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U44/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U44/QN (NOR2X0)                                       0.0677    0.0528     0.3156 f
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3156 f
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0677    0.0000 *   0.3156 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0294     0.3449 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3449 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3450 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3791 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3791 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3791 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4011 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4011 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4012 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4266 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4266 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4267 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4514 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4514 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4514 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.4954 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.7920              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4954 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.4955 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5172 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5172 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5173 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5441 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5441 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5441 f
  n3 (net)                                              6.7834              0.0000     0.5441 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5441 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6376 f
  n4 (net)                                     52     169.0744              0.0000     0.6376 f
  U1/INP (INVX2)                                                  0.0574    0.0001 *   0.6377 f
  U1/ZN (INVX2)                                                   0.0655    0.0408     0.6785 r
  n5 (net)                                      8      30.4875              0.0000     0.6785 r
  GCDctrl0/A_mux_sel_0__hfs_netlink_0 (gcdGCDUnitCtrl)                      0.0000     0.6785 r
  GCDctrl0/A_mux_sel_0__hfs_netlink_0 (net)            30.4875              0.0000     0.6785 r
  GCDctrl0/U7/IN1 (NAND2X1)                                       0.0655    0.0004 *   0.6789 r
  GCDctrl0/U7/QN (NAND2X1)                                        0.0546    0.0384     0.7173 f
  GCDctrl0/B_en (net)                           2       6.0556              0.0000     0.7173 f
  GCDctrl0/U23/IN1 (OR2X1)                                        0.0546    0.0001 *   0.7174 f
  GCDctrl0/U23/Q (OR2X1)                                          0.0257    0.0511     0.7684 f
  GCDctrl0/A_en (net)                           1       1.7522              0.0000     0.7684 f
  GCDctrl0/A_en (gcdGCDUnitCtrl)                                            0.0000     0.7684 f
  A_en (net)                                            1.7522              0.0000     0.7684 f
  GCDdpath0/A_en (gcdGCDUnitDpath_W16)                                      0.0000     0.7684 f
  GCDdpath0/A_en (net)                                  1.7522              0.0000     0.7684 f
  GCDdpath0/clk_gate_A_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_gcdGCDUnitDpath_W16_1)   0.0000   0.7684 f
  GCDdpath0/clk_gate_A_reg_reg/EN (net)                 1.7522              0.0000     0.7684 f
  GCDdpath0/clk_gate_A_reg_reg/latch/EN (CGLPPRX2)                0.0257    0.0000 *   0.7684 f
  data arrival time                                                                    0.7684

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/clk_gate_A_reg_reg/latch/CLK (CGLPPRX2)                         0.0000     0.9000 r
  clock gating setup time                                                  -0.0912     0.8088
  data required time                                                                   0.8088
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8088
  data arrival time                                                                   -0.7684
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0404


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U167/IN2 (NAND2X1)                                    0.0674    0.0003 *   0.2107 f
  GCDdpath0/U167/QN (NAND2X1)                                     0.0629    0.0413     0.2520 r
  GCDdpath0/n116 (net)                          3       6.4950              0.0000     0.2520 r
  GCDdpath0/U85/INP (INVX0)                                       0.0629    0.0000 *   0.2520 r
  GCDdpath0/U85/ZN (INVX0)                                        0.0485    0.0366     0.2886 f
  GCDdpath0/n89 (net)                           2       5.2016              0.0000     0.2886 f
  GCDdpath0/U44/IN1 (NOR2X0)                                      0.0485    0.0000 *   0.2886 f
  GCDdpath0/U44/QN (NOR2X0)                                       0.0650    0.0339     0.3226 r
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3226 r
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0650    0.0000 *   0.3226 r
  GCDdpath0/U41/QN (NAND2X1)                                      0.0438    0.0309     0.3535 f
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3535 f
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0438    0.0000 *   0.3535 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0316     0.3851 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3851 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.3852 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4102 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4102 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4102 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4368 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4368 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4369 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4638 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4638 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4638 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5024 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5024 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5024 r
  A_lt_B (net)                                         11.7920              0.0000     0.5024 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5024 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5024 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5024 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5254 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5254 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5254 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5497 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5497 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5497 r
  n3 (net)                                              6.7834              0.0000     0.5497 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5498 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6443 r
  n4 (net)                                     52     169.0744              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6443 r
  GCDdpath0/U200/IN1 (NOR2X0)                                     0.0626    0.0025 *   0.6468 r
  GCDdpath0/U200/QN (NOR2X0)                                      0.0407    0.0348     0.6816 f
  GCDdpath0/n85 (net)                           1       2.3857              0.0000     0.6816 f
  GCDdpath0/U55/IN1 (NOR2X0)                                      0.0407    0.0000 *   0.6816 f
  GCDdpath0/U55/QN (NOR2X0)                                       0.0687    0.0325     0.7141 r
  GCDdpath0/n88 (net)                           1       3.1640              0.0000     0.7141 r
  GCDdpath0/U77/IN1 (NAND2X1)                                     0.0687    0.0000 *   0.7141 r
  GCDdpath0/U77/QN (NAND2X1)                                      0.0465    0.0326     0.7467 f
  GCDdpath0/n97 (net)                           1       3.6720              0.0000     0.7467 f
  GCDdpath0/U78/IN1 (NAND2X1)                                     0.0465    0.0000 *   0.7467 f
  GCDdpath0/U78/QN (NAND2X1)                                      0.0469    0.0232     0.7699 r
  GCDdpath0/A_next[2] (net)                     1       1.8571              0.0000     0.7699 r
  GCDdpath0/A_reg_reg_2_/D (DFFARX1)                              0.0469    0.0000 *   0.7699 r
  data arrival time                                                                    0.7699

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0896     0.8104
  data required time                                                                   0.8104
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8104
  data arrival time                                                                   -0.7699
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0405


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U167/IN2 (NAND2X1)                                    0.0674    0.0003 *   0.2107 f
  GCDdpath0/U167/QN (NAND2X1)                                     0.0629    0.0413     0.2520 r
  GCDdpath0/n116 (net)                          3       6.4950              0.0000     0.2520 r
  GCDdpath0/U85/INP (INVX0)                                       0.0629    0.0000 *   0.2520 r
  GCDdpath0/U85/ZN (INVX0)                                        0.0485    0.0366     0.2886 f
  GCDdpath0/n89 (net)                           2       5.2016              0.0000     0.2886 f
  GCDdpath0/U44/IN1 (NOR2X0)                                      0.0485    0.0000 *   0.2886 f
  GCDdpath0/U44/QN (NOR2X0)                                       0.0650    0.0339     0.3226 r
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3226 r
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0650    0.0000 *   0.3226 r
  GCDdpath0/U41/QN (NAND2X1)                                      0.0438    0.0309     0.3535 f
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3535 f
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0438    0.0000 *   0.3535 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0316     0.3851 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3851 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.3852 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4102 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4102 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4102 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4368 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4368 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4369 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4638 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4638 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4638 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5024 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5024 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5024 r
  A_lt_B (net)                                         11.7920              0.0000     0.5024 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5024 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5024 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5024 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5254 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5254 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5254 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5497 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5497 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5497 r
  n3 (net)                                              6.7834              0.0000     0.5497 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5498 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6443 r
  n4 (net)                                     52     169.0744              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6443 r
  GCDdpath0/U190/IN1 (NOR2X0)                                     0.0626    0.0019 *   0.6462 r
  GCDdpath0/U190/QN (NOR2X0)                                      0.0416    0.0353     0.6816 f
  GCDdpath0/n127 (net)                          1       2.5269              0.0000     0.6816 f
  GCDdpath0/U52/IN1 (NOR2X0)                                      0.0416    0.0000 *   0.6816 f
  GCDdpath0/U52/QN (NOR2X0)                                       0.0706    0.0337     0.7153 r
  GCDdpath0/n130 (net)                          1       3.4287              0.0000     0.7153 r
  GCDdpath0/U71/IN1 (NAND2X1)                                     0.0706    0.0000 *   0.7153 r
  GCDdpath0/U71/QN (NAND2X1)                                      0.0442    0.0309     0.7462 f
  GCDdpath0/n136 (net)                          1       2.9565              0.0000     0.7462 f
  GCDdpath0/U72/IN1 (NAND2X1)                                     0.0442    0.0000 *   0.7462 f
  GCDdpath0/U72/QN (NAND2X1)                                      0.0463    0.0235     0.7697 r
  GCDdpath0/A_next[5] (net)                     1       2.1165              0.0000     0.7697 r
  GCDdpath0/A_reg_reg_5_/D (DFFARX1)                              0.0463    0.0000 *   0.7697 r
  data arrival time                                                                    0.7697

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_5_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0894     0.8106
  data required time                                                                   0.8106
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8106
  data arrival time                                                                   -0.7697
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0410


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0674    0.0003 *   0.2107 f
  GCDdpath0/U90/QN (NOR2X1)                                       0.0824    0.0450     0.2557 r
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2557 r
  GCDdpath0/U82/INP (INVX0)                                       0.0824    0.0000 *   0.2557 r
  GCDdpath0/U82/ZN (INVX0)                                        0.0501    0.0366     0.2923 f
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2923 f
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0501    0.0000 *   0.2923 f
  GCDdpath0/U40/QN (NOR2X0)                                       0.0606    0.0316     0.3240 r
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3240 r
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0606    0.0000 *   0.3240 r
  GCDdpath0/U39/QN (NOR2X0)                                       0.0686    0.0371     0.3610 f
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3610 f
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0686    0.0000 *   0.3611 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0399     0.4009 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.4009 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.4009 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4260 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4260 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4260 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4526 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4526 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4527 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4796 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4796 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4796 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5182 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5182 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5182 r
  A_lt_B (net)                                         11.7920              0.0000     0.5182 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5182 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5182 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5182 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5412 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5412 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5412 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5655 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5655 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5655 r
  n3 (net)                                              6.7834              0.0000     0.5655 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5655 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6601 r
  n4 (net)                                     52     169.0744              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6601 r
  GCDdpath0/U296/IN1 (OR2X1)                                      0.0626    0.0023 *   0.6624 r
  GCDdpath0/U296/Q (OR2X1)                                        0.0301    0.0549     0.7173 r
  GCDdpath0/n236 (net)                          1       2.6779              0.0000     0.7173 r
  GCDdpath0/U297/IN1 (NAND3X0)                                    0.0301    0.0000 *   0.7173 r
  GCDdpath0/U297/QN (NAND3X0)                                     0.0502    0.0287     0.7460 f
  GCDdpath0/n255 (net)                          1       3.1370              0.0000     0.7460 f
  GCDdpath0/U121/IN1 (NAND2X1)                                    0.0502    0.0000 *   0.7461 f
  GCDdpath0/U121/QN (NAND2X1)                                     0.0415    0.0254     0.7715 r
  GCDdpath0/A_next[12] (net)                    1       2.5807              0.0000     0.7715 r
  GCDdpath0/A_reg_reg_12_/D (DFFARX1)                             0.0415    0.0000 *   0.7715 r
  data arrival time                                                                    0.7715

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0874     0.8126
  data required time                                                                   0.8126
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8126
  data arrival time                                                                   -0.7715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0411


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0725    0.2136     0.2136 f
  GCDdpath0/B_reg[0] (net)                      3      17.2614              0.0000     0.2136 f
  GCDdpath0/U324/IN1 (NAND2X2)                                    0.0725    0.0002 *   0.2138 f
  GCDdpath0/U324/QN (NAND2X2)                                     0.0483    0.0285     0.2424 r
  GCDdpath0/n91 (net)                           2       8.6358              0.0000     0.2424 r
  GCDdpath0/U89/INP (INVX1)                                       0.0483    0.0001 *   0.2425 r
  GCDdpath0/U89/ZN (INVX1)                                        0.0344    0.0264     0.2689 f
  GCDdpath0/n80 (net)                           2       6.8627              0.0000     0.2689 f
  GCDdpath0/U43/IN1 (NAND2X1)                                     0.0344    0.0000 *   0.2689 f
  GCDdpath0/U43/QN (NAND2X1)                                      0.0502    0.0243     0.2932 r
  GCDdpath0/n43 (net)                           1       3.1645              0.0000     0.2932 r
  GCDdpath0/U42/IN1 (NAND2X1)                                     0.0502    0.0000 *   0.2932 r
  GCDdpath0/U42/QN (NAND2X1)                                      0.0457    0.0322     0.3254 f
  GCDdpath0/n42 (net)                           1       4.6977              0.0000     0.3254 f
  GCDdpath0/U41/IN2 (NAND2X1)                                     0.0457    0.0001 *   0.3254 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0296     0.3550 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3550 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3550 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3892 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3892 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3892 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4112 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4112 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4113 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4367 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4367 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4368 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4615 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4615 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4615 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5055 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5055 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5055 f
  A_lt_B (net)                                         11.7920              0.0000     0.5055 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5055 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5055 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.5055 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5373 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5373 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5373 r
  n2 (net)                                              2.3709              0.0000     0.5373 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5373 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5373 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5373 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6404 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6404 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6405 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6794 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6794 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6801 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7128 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7128 r
  GCDdpath0/U313/IN1 (NAND3X0)                                    0.0592    0.0000 *   0.7128 r
  GCDdpath0/U313/QN (NAND3X0)                                     0.0544    0.0352     0.7480 f
  GCDdpath0/n313 (net)                          1       3.4522              0.0000     0.7480 f
  GCDdpath0/U142/IN1 (NAND2X1)                                    0.0544    0.0000 *   0.7480 f
  GCDdpath0/U142/QN (NAND2X1)                                     0.0401    0.0239     0.7719 r
  GCDdpath0/A_next[15] (net)                    1       1.6968              0.0000     0.7719 r
  GCDdpath0/A_reg_reg_15_/D (DFFARX1)                             0.0401    0.0000 *   0.7719 r
  data arrival time                                                                    0.7719

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_15_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0869     0.8131
  data required time                                                                   0.8131
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8131
  data arrival time                                                                   -0.7719
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0412


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0735    0.0003 *   0.2146 f
  GCDdpath0/U159/QN (NAND2X1)                                     0.1121    0.0675     0.2820 r
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2820 r
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1121    0.0003 *   0.2824 r
  GCDdpath0/U322/Q (AND2X1)                                       0.0364    0.0663     0.3487 r
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3487 r
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0364    0.0000 *   0.3487 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0327     0.3814 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3814 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3815 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.4182 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.4182 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.4182 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4446 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4446 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4447 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4694 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4694 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4694 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5134 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5134 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5134 f
  A_lt_B (net)                                         11.7920              0.0000     0.5134 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5134 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5134 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5135 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5352 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5352 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5353 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5621 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5621 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5621 f
  n3 (net)                                              6.7834              0.0000     0.5621 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5621 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6556 f
  n4 (net)                                     52     169.0744              0.0000     0.6556 f
  U1/INP (INVX2)                                                  0.0574    0.0001 *   0.6557 f
  U1/ZN (INVX2)                                                   0.0655    0.0408     0.6965 r
  n5 (net)                                      8      30.4875              0.0000     0.6965 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (gcdGCDUnitDpath_W16)                0.0000     0.6965 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (net)           30.4875              0.0000     0.6965 r
  GCDdpath0/U265/IN1 (NAND3X0)                                    0.0655    0.0002 *   0.6967 r
  GCDdpath0/U265/QN (NAND3X0)                                     0.0715    0.0417     0.7384 f
  GCDdpath0/n107 (net)                          1       5.2433              0.0000     0.7384 f
  GCDdpath0/U80/IN2 (NAND2X1)                                     0.0715    0.0001 *   0.7385 f
  GCDdpath0/U80/QN (NAND2X1)                                      0.0467    0.0307     0.7692 r
  GCDdpath0/A_next[3] (net)                     1       1.8493              0.0000     0.7692 r
  GCDdpath0/A_reg_reg_3_/D (DFFARX1)                              0.0467    0.0000 *   0.7692 r
  data arrival time                                                                    0.7692

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_3_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0895     0.8105
  data required time                                                                   0.8105
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8105
  data arrival time                                                                   -0.7692
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0412


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0725    0.2136     0.2136 f
  GCDdpath0/B_reg[0] (net)                      3      17.2614              0.0000     0.2136 f
  GCDdpath0/U324/IN1 (NAND2X2)                                    0.0725    0.0002 *   0.2138 f
  GCDdpath0/U324/QN (NAND2X2)                                     0.0483    0.0285     0.2424 r
  GCDdpath0/n91 (net)                           2       8.6358              0.0000     0.2424 r
  GCDdpath0/U89/INP (INVX1)                                       0.0483    0.0001 *   0.2425 r
  GCDdpath0/U89/ZN (INVX1)                                        0.0344    0.0264     0.2689 f
  GCDdpath0/n80 (net)                           2       6.8627              0.0000     0.2689 f
  GCDdpath0/U43/IN1 (NAND2X1)                                     0.0344    0.0000 *   0.2689 f
  GCDdpath0/U43/QN (NAND2X1)                                      0.0502    0.0243     0.2932 r
  GCDdpath0/n43 (net)                           1       3.1645              0.0000     0.2932 r
  GCDdpath0/U42/IN1 (NAND2X1)                                     0.0502    0.0000 *   0.2932 r
  GCDdpath0/U42/QN (NAND2X1)                                      0.0457    0.0322     0.3254 f
  GCDdpath0/n42 (net)                           1       4.6977              0.0000     0.3254 f
  GCDdpath0/U41/IN2 (NAND2X1)                                     0.0457    0.0001 *   0.3254 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0296     0.3550 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3550 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3550 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3892 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3892 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3892 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4112 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4112 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4113 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4367 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4367 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4368 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4615 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4615 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4615 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5055 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5055 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5055 f
  A_lt_B (net)                                         11.7920              0.0000     0.5055 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5055 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5055 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.5055 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5373 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5373 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5373 r
  n2 (net)                                              2.3709              0.0000     0.5373 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5373 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5373 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5373 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6404 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6404 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6405 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6794 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6794 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6801 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7128 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7128 r
  GCDdpath0/U122/IN1 (NAND2X1)                                    0.0592    0.0000 *   0.7128 r
  GCDdpath0/U122/QN (NAND2X1)                                     0.0431    0.0305     0.7433 f
  GCDdpath0/n254 (net)                          1       3.3814              0.0000     0.7433 f
  GCDdpath0/U121/IN2 (NAND2X1)                                    0.0431    0.0000 *   0.7433 f
  GCDdpath0/U121/QN (NAND2X1)                                     0.0415    0.0278     0.7712 r
  GCDdpath0/A_next[12] (net)                    1       2.5807              0.0000     0.7712 r
  GCDdpath0/A_reg_reg_12_/D (DFFARX1)                             0.0415    0.0000 *   0.7712 r
  data arrival time                                                                    0.7712

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0874     0.8126
  data required time                                                                   0.8126
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8126
  data arrival time                                                                   -0.7712
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0414


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_11_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0674    0.0003 *   0.2107 f
  GCDdpath0/U90/QN (NOR2X1)                                       0.0824    0.0450     0.2557 r
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2557 r
  GCDdpath0/U82/INP (INVX0)                                       0.0824    0.0000 *   0.2557 r
  GCDdpath0/U82/ZN (INVX0)                                        0.0501    0.0366     0.2923 f
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2923 f
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0501    0.0000 *   0.2923 f
  GCDdpath0/U40/QN (NOR2X0)                                       0.0606    0.0316     0.3240 r
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3240 r
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0606    0.0000 *   0.3240 r
  GCDdpath0/U39/QN (NOR2X0)                                       0.0686    0.0371     0.3610 f
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3610 f
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0686    0.0000 *   0.3611 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0399     0.4009 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.4009 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.4009 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4260 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4260 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4260 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4526 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4526 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4527 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4796 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4796 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4796 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5182 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5182 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5182 r
  A_lt_B (net)                                         11.7920              0.0000     0.5182 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5182 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5182 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5182 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5412 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5412 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5412 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5655 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5655 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5655 r
  n3 (net)                                              6.7834              0.0000     0.5655 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5655 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6601 r
  n4 (net)                                     52     169.0744              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6601 r
  GCDdpath0/U291/IN1 (OR2X1)                                      0.0626    0.0020 *   0.6621 r
  GCDdpath0/U291/Q (OR2X1)                                        0.0304    0.0552     0.7173 r
  GCDdpath0/n224 (net)                          1       2.8232              0.0000     0.7173 r
  GCDdpath0/U292/IN1 (NAND3X0)                                    0.0304    0.0000 *   0.7173 r
  GCDdpath0/U292/QN (NAND3X0)                                     0.0503    0.0289     0.7462 f
  GCDdpath0/n233 (net)                          1       3.1568              0.0000     0.7462 f
  GCDdpath0/U139/IN1 (NAND2X1)                                    0.0503    0.0000 *   0.7462 f
  GCDdpath0/U139/QN (NAND2X1)                                     0.0438    0.0239     0.7701 r
  GCDdpath0/A_next[11] (net)                    1       1.9196              0.0000     0.7701 r
  GCDdpath0/A_reg_reg_11_/D (DFFARX1)                             0.0438    0.0000 *   0.7701 r
  data arrival time                                                                    0.7701

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_11_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0884     0.8116
  data required time                                                                   0.8116
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8116
  data arrival time                                                                   -0.7701
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0415


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U98/IN2 (NOR2X2)                                      0.0735    0.0004 *   0.2147 f
  GCDdpath0/U98/QN (NOR2X2)                                       0.0716    0.0426     0.2573 r
  GCDdpath0/n184 (net)                          4      13.1386              0.0000     0.2573 r
  GCDdpath0/U13/INP (INVX1)                                       0.0716    0.0000 *   0.2573 r
  GCDdpath0/U13/ZN (INVX1)                                        0.0447    0.0329     0.2902 f
  GCDdpath0/n13 (net)                           2       8.5720              0.0000     0.2902 f
  GCDdpath0/U11/IN1 (NAND2X1)                                     0.0447    0.0001 *   0.2904 f
  GCDdpath0/U11/QN (NAND2X1)                                      0.0474    0.0268     0.3171 r
  GCDdpath0/n10 (net)                           1       3.5561              0.0000     0.3171 r
  GCDdpath0/U10/IN2 (NOR2X1)                                      0.0474    0.0000 *   0.3171 r
  GCDdpath0/U10/QN (NOR2X1)                                       0.0607    0.0467     0.3638 f
  GCDdpath0/n9 (net)                            1       6.8068              0.0000     0.3638 f
  GCDdpath0/U9/IN2 (NAND2X2)                                      0.0607    0.0001 *   0.3639 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0293     0.3933 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.3933 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.3933 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4187 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4187 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4188 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4435 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4435 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4435 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.4875 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4875 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4875 f
  A_lt_B (net)                                         11.7920              0.0000     0.4875 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4875 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4875 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.4875 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5193 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5193 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5193 r
  n2 (net)                                              2.3709              0.0000     0.5193 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5193 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5193 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5193 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6224 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6224 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6225 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6614 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6614 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6622 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.6948 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.6948 r
  GCDdpath0/U132/IN1 (NAND2X0)                                    0.0592    0.0001 *   0.6949 r
  GCDdpath0/U132/QN (NAND2X0)                                     0.0504    0.0358     0.7307 f
  GCDdpath0/n206 (net)                          1       1.8467              0.0000     0.7307 f
  GCDdpath0/U131/IN2 (NAND2X0)                                    0.0504    0.0000 *   0.7307 f
  GCDdpath0/U131/QN (NAND2X0)                                     0.0533    0.0355     0.7662 r
  GCDdpath0/A_next[9] (net)                     1       1.7521              0.0000     0.7662 r
  GCDdpath0/A_reg_reg_9_/D (DFFARX1)                              0.0533    0.0000 *   0.7662 r
  data arrival time                                                                    0.7662

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_9_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0922     0.8078
  data required time                                                                   0.8078
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8078
  data arrival time                                                                   -0.7662
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0416


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0735    0.0003 *   0.2146 f
  GCDdpath0/U159/QN (NAND2X1)                                     0.1121    0.0675     0.2820 r
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2820 r
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1121    0.0003 *   0.2824 r
  GCDdpath0/U322/Q (AND2X1)                                       0.0364    0.0663     0.3487 r
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3487 r
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0364    0.0000 *   0.3487 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0327     0.3814 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3814 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3815 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.4182 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.4182 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.4182 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4446 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4446 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4447 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4694 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4694 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4694 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5134 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5134 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5134 f
  A_lt_B (net)                                         11.7920              0.0000     0.5134 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5134 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5134 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5135 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5352 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5352 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5353 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5621 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5621 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5621 f
  n3 (net)                                              6.7834              0.0000     0.5621 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5621 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6556 f
  n4 (net)                                     52     169.0744              0.0000     0.6556 f
  U1/INP (INVX2)                                                  0.0574    0.0001 *   0.6557 f
  U1/ZN (INVX2)                                                   0.0655    0.0408     0.6965 r
  n5 (net)                                      8      30.4875              0.0000     0.6965 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (gcdGCDUnitDpath_W16)                0.0000     0.6965 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (net)           30.4875              0.0000     0.6965 r
  GCDdpath0/U259/IN1 (NAND3X0)                                    0.0655    0.0002 *   0.6968 r
  GCDdpath0/U259/QN (NAND3X0)                                     0.0564    0.0322     0.7289 f
  GCDdpath0/n83 (net)                           1       2.2578              0.0000     0.7289 f
  GCDdpath0/U70/IN2 (NAND2X0)                                     0.0564    0.0000 *   0.7289 f
  GCDdpath0/U70/QN (NAND2X0)                                      0.0548    0.0367     0.7656 r
  GCDdpath0/A_next[1] (net)                     1       1.7150              0.0000     0.7656 r
  GCDdpath0/A_reg_reg_1_/D (DFFARX1)                              0.0548    0.0000 *   0.7656 r
  data arrival time                                                                    0.7656

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_1_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0928     0.8072
  data required time                                                                   0.8072
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8072
  data arrival time                                                                   -0.7656
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0417


  Startpoint: GCDdpath0/B_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/clk_gate_A_reg_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_5_/Q (DFFARX1)                              0.0654    0.2091     0.2091 f
  GCDdpath0/B_reg[5] (net)                      3      14.4834              0.0000     0.2091 f
  GCDdpath0/U83/IN2 (NOR2X1)                                      0.0654    0.0003 *   0.2093 f
  GCDdpath0/U83/QN (NOR2X1)                                       0.1022    0.0555     0.2648 r
  GCDdpath0/n146 (net)                          4      11.8342              0.0000     0.2648 r
  GCDdpath0/U33/INP (INVX0)                                       0.1022    0.0000 *   0.2649 r
  GCDdpath0/U33/ZN (INVX0)                                        0.0516    0.0362     0.3010 f
  GCDdpath0/n32 (net)                           1       3.6567              0.0000     0.3010 f
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0516    0.0000 *   0.3011 f
  GCDdpath0/U31/QN (NAND2X1)                                      0.0445    0.0278     0.3289 r
  GCDdpath0/n30 (net)                           1       3.5304              0.0000     0.3289 r
  GCDdpath0/U16/IN2 (NAND2X1)                                     0.0445    0.0000 *   0.3289 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0333     0.3621 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3621 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3623 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.3989 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.3989 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.3989 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4254 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4254 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4255 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4501 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4501 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4501 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.4942 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4942 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4942 f
  A_lt_B (net)                                         11.7920              0.0000     0.4942 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4942 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4942 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.4942 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5160 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5160 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5160 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5428 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5428 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5428 f
  n3 (net)                                              6.7834              0.0000     0.5428 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5428 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6363 f
  n4 (net)                                     52     169.0744              0.0000     0.6363 f
  U1/INP (INVX2)                                                  0.0574    0.0001 *   0.6364 f
  U1/ZN (INVX2)                                                   0.0655    0.0408     0.6772 r
  n5 (net)                                      8      30.4875              0.0000     0.6772 r
  GCDctrl0/A_mux_sel_0__hfs_netlink_0 (gcdGCDUnitCtrl)                      0.0000     0.6772 r
  GCDctrl0/A_mux_sel_0__hfs_netlink_0 (net)            30.4875              0.0000     0.6772 r
  GCDctrl0/U7/IN1 (NAND2X1)                                       0.0655    0.0004 *   0.6776 r
  GCDctrl0/U7/QN (NAND2X1)                                        0.0546    0.0384     0.7160 f
  GCDctrl0/B_en (net)                           2       6.0556              0.0000     0.7160 f
  GCDctrl0/U23/IN1 (OR2X1)                                        0.0546    0.0001 *   0.7161 f
  GCDctrl0/U23/Q (OR2X1)                                          0.0257    0.0511     0.7671 f
  GCDctrl0/A_en (net)                           1       1.7522              0.0000     0.7671 f
  GCDctrl0/A_en (gcdGCDUnitCtrl)                                            0.0000     0.7671 f
  A_en (net)                                            1.7522              0.0000     0.7671 f
  GCDdpath0/A_en (gcdGCDUnitDpath_W16)                                      0.0000     0.7671 f
  GCDdpath0/A_en (net)                                  1.7522              0.0000     0.7671 f
  GCDdpath0/clk_gate_A_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_gcdGCDUnitDpath_W16_1)   0.0000   0.7671 f
  GCDdpath0/clk_gate_A_reg_reg/EN (net)                 1.7522              0.0000     0.7671 f
  GCDdpath0/clk_gate_A_reg_reg/latch/EN (CGLPPRX2)                0.0257    0.0000 *   0.7671 f
  data arrival time                                                                    0.7671

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/clk_gate_A_reg_reg/latch/CLK (CGLPPRX2)                         0.0000     0.9000 r
  clock gating setup time                                                  -0.0912     0.8088
  data required time                                                                   0.8088
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8088
  data arrival time                                                                   -0.7671
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0417


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_13_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0750    0.1920     0.1920 r
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.1920 r
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0750    0.0003 *   0.1923 r
  GCDdpath0/U90/QN (NOR2X1)                                       0.0714    0.0558     0.2482 f
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2482 f
  GCDdpath0/U82/INP (INVX0)                                       0.0714    0.0000 *   0.2482 f
  GCDdpath0/U82/ZN (INVX0)                                        0.0550    0.0342     0.2824 r
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2824 r
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0550    0.0000 *   0.2824 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0340     0.3164 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3164 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3164 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3524 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3524 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3524 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3875 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3875 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3875 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4096 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4096 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4096 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4351 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4351 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4351 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4598 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4598 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4598 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5038 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5038 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5038 f
  A_lt_B (net)                                         11.7920              0.0000     0.5038 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5038 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5038 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.5039 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5356 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5356 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5356 r
  n2 (net)                                              2.3709              0.0000     0.5356 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5356 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5356 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5356 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6388 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6388 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6388 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6777 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6777 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6785 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7111 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7111 r
  GCDdpath0/U126/IN1 (NAND2X1)                                    0.0592    0.0000 *   0.7112 r
  GCDdpath0/U126/QN (NAND2X1)                                     0.0435    0.0308     0.7420 f
  GCDdpath0/n267 (net)                          1       3.5072              0.0000     0.7420 f
  GCDdpath0/U125/IN2 (NAND2X1)                                    0.0435    0.0000 *   0.7420 f
  GCDdpath0/U125/QN (NAND2X1)                                     0.0425    0.0284     0.7704 r
  GCDdpath0/A_next[13] (net)                    1       2.8266              0.0000     0.7704 r
  GCDdpath0/A_reg_reg_13_/D (DFFARX1)                             0.0425    0.0000 *   0.7704 r
  data arrival time                                                                    0.7704

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_13_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0879     0.8121
  data required time                                                                   0.8121
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8121
  data arrival time                                                                   -0.7704
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0417


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U40/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0502     0.3130 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3130 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3130 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3490 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3490 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3490 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3841 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3841 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3841 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4061 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4061 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4062 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4316 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4316 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4317 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4564 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4564 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4564 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5004 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5004 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5004 f
  A_lt_B (net)                                         11.7920              0.0000     0.5004 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5004 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5004 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.5004 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5322 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5322 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5322 r
  n2 (net)                                              2.3709              0.0000     0.5322 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5322 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5322 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5322 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6353 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6353 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6354 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6743 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6743 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6751 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7077 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7077 r
  GCDdpath0/U130/IN1 (NAND2X1)                                    0.0592    0.0001 *   0.7078 r
  GCDdpath0/U130/QN (NAND2X1)                                     0.0371    0.0265     0.7343 f
  GCDdpath0/n284 (net)                          1       1.7978              0.0000     0.7343 f
  GCDdpath0/U129/IN2 (NAND2X0)                                    0.0371    0.0000 *   0.7343 f
  GCDdpath0/U129/QN (NAND2X0)                                     0.0502    0.0329     0.7672 r
  GCDdpath0/A_next[14] (net)                    1       1.8350              0.0000     0.7672 r
  GCDdpath0/A_reg_reg_14_/D (DFFARX1)                             0.0502    0.0000 *   0.7672 r
  data arrival time                                                                    0.7672

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_14_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0909     0.8091
  data required time                                                                   0.8091
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8091
  data arrival time                                                                   -0.7672
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0419


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_8_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U167/IN2 (NAND2X1)                                    0.0674    0.0003 *   0.2107 f
  GCDdpath0/U167/QN (NAND2X1)                                     0.0629    0.0413     0.2520 r
  GCDdpath0/n116 (net)                          3       6.4950              0.0000     0.2520 r
  GCDdpath0/U85/INP (INVX0)                                       0.0629    0.0000 *   0.2520 r
  GCDdpath0/U85/ZN (INVX0)                                        0.0485    0.0366     0.2886 f
  GCDdpath0/n89 (net)                           2       5.2016              0.0000     0.2886 f
  GCDdpath0/U44/IN1 (NOR2X0)                                      0.0485    0.0000 *   0.2886 f
  GCDdpath0/U44/QN (NOR2X0)                                       0.0650    0.0339     0.3226 r
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3226 r
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0650    0.0000 *   0.3226 r
  GCDdpath0/U41/QN (NAND2X1)                                      0.0438    0.0309     0.3535 f
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3535 f
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0438    0.0000 *   0.3535 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0316     0.3851 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3851 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.3852 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4102 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4102 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4102 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4368 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4368 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4369 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4638 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4638 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4638 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5024 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5024 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5024 r
  A_lt_B (net)                                         11.7920              0.0000     0.5024 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5024 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5024 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5024 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5254 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5254 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5254 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5497 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5497 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5497 r
  n3 (net)                                              6.7834              0.0000     0.5497 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5498 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6443 r
  n4 (net)                                     52     169.0744              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6443 r
  GCDdpath0/U185/IN1 (NOR2X0)                                     0.0626    0.0018 *   0.6461 r
  GCDdpath0/U185/QN (NOR2X0)                                      0.0419    0.0355     0.6816 f
  GCDdpath0/n174 (net)                          1       2.5680              0.0000     0.6816 f
  GCDdpath0/U50/IN1 (NOR2X0)                                      0.0419    0.0000 *   0.6816 f
  GCDdpath0/U50/QN (NOR2X0)                                       0.0701    0.0335     0.7151 r
  GCDdpath0/n177 (net)                          1       3.3610              0.0000     0.7151 r
  GCDdpath0/U67/IN1 (NAND2X1)                                     0.0701    0.0000 *   0.7151 r
  GCDdpath0/U67/QN (NAND2X1)                                      0.0442    0.0308     0.7459 f
  GCDdpath0/n197 (net)                          1       2.9671              0.0000     0.7459 f
  GCDdpath0/U68/IN1 (NAND2X1)                                     0.0442    0.0000 *   0.7459 f
  GCDdpath0/U68/QN (NAND2X1)                                      0.0449    0.0229     0.7688 r
  GCDdpath0/A_next[8] (net)                     1       1.8378              0.0000     0.7688 r
  GCDdpath0/A_reg_reg_8_/D (DFFARX1)                              0.0449    0.0000 *   0.7688 r
  data arrival time                                                                    0.7688

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0888     0.8112
  data required time                                                                   0.8112
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8112
  data arrival time                                                                   -0.7688
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0424


  Startpoint: GCDdpath0/B_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_11_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_12_/Q (DFFARX1)                             0.0514    0.1994     0.1994 f
  GCDdpath0/B_reg[12] (net)                     2       9.0195              0.0000     0.1994 f
  GCDdpath0/U250/IN2 (NOR2X1)                                     0.0514    0.0001 *   0.1995 f
  GCDdpath0/U250/QN (NOR2X1)                                      0.0947    0.0530     0.2525 r
  GCDdpath0/n273 (net)                          4      11.4452              0.0000     0.2525 r
  GCDdpath0/U35/IN2 (NOR2X0)                                      0.0947    0.0000 *   0.2525 r
  GCDdpath0/U35/QN (NOR2X0)                                       0.0619    0.0487     0.3012 f
  GCDdpath0/n35 (net)                           1       2.6699              0.0000     0.3012 f
  GCDdpath0/U25/IN1 (NOR2X0)                                      0.0619    0.0000 *   0.3012 f
  GCDdpath0/U25/QN (NOR2X0)                                       0.0851    0.0479     0.3492 r
  GCDdpath0/n24 (net)                           1       6.1388              0.0000     0.3492 r
  GCDdpath0/U24/IN1 (NAND2X1)                                     0.0851    0.0001 *   0.3493 r
  GCDdpath0/U24/QN (NAND2X1)                                      0.0479    0.0325     0.3818 f
  GCDdpath0/n23 (net)                           1       3.0149              0.0000     0.3818 f
  GCDdpath0/U18/IN1 (NAND2X1)                                     0.0479    0.0000 *   0.3818 f
  GCDdpath0/U18/QN (NAND2X1)                                      0.0487    0.0286     0.4104 r
  GCDdpath0/n18 (net)                           1       4.1332              0.0000     0.4104 r
  GCDdpath0/U8/INP (INVX1)                                        0.0487    0.0000 *   0.4104 r
  GCDdpath0/U8/ZN (INVX1)                                         0.0321    0.0246     0.4350 f
  GCDdpath0/n7 (net)                            1       5.8516              0.0000     0.4350 f
  GCDdpath0/U6/IN1 (NAND2X2)                                      0.0321    0.0000 *   0.4350 f
  GCDdpath0/U6/QN (NAND2X2)                                       0.0428    0.0210     0.4560 r
  GCDdpath0/n5 (net)                            1       6.9756              0.0000     0.4560 r
  GCDdpath0/U2/IN1 (NOR2X2)                                       0.0428    0.0001 *   0.4560 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0350     0.4910 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4910 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4910 f
  A_lt_B (net)                                         11.7920              0.0000     0.4910 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4910 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4910 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.4911 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5228 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5228 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5228 r
  n2 (net)                                              2.3709              0.0000     0.5228 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5228 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5228 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5228 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6260 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6260 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6260 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6649 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6649 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6657 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.6983 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.6983 r
  GCDdpath0/U140/IN1 (NAND2X0)                                    0.0592    0.0000 *   0.6984 r
  GCDdpath0/U140/QN (NAND2X0)                                     0.0594    0.0417     0.7400 f
  GCDdpath0/n232 (net)                          1       3.0758              0.0000     0.7400 f
  GCDdpath0/U139/IN2 (NAND2X1)                                    0.0594    0.0000 *   0.7400 f
  GCDdpath0/U139/QN (NAND2X1)                                     0.0438    0.0292     0.7693 r
  GCDdpath0/A_next[11] (net)                    1       1.9196              0.0000     0.7693 r
  GCDdpath0/A_reg_reg_11_/D (DFFARX1)                             0.0438    0.0000 *   0.7693 r
  data arrival time                                                                    0.7693

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_11_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0884     0.8116
  data required time                                                                   0.8116
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8116
  data arrival time                                                                   -0.7693
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0424


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0750    0.1920     0.1920 r
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.1920 r
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0750    0.0003 *   0.1923 r
  GCDdpath0/U90/QN (NOR2X1)                                       0.0714    0.0558     0.2482 f
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2482 f
  GCDdpath0/U82/INP (INVX0)                                       0.0714    0.0000 *   0.2482 f
  GCDdpath0/U82/ZN (INVX0)                                        0.0550    0.0342     0.2824 r
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2824 r
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0550    0.0000 *   0.2824 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0340     0.3164 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3164 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3164 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3524 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3524 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3524 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3875 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3875 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3875 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4096 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4096 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4096 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4351 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4351 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4351 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4598 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4598 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4598 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5038 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5038 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5038 f
  A_lt_B (net)                                         11.7920              0.0000     0.5038 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5038 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5038 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.5039 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5356 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5356 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5356 r
  n2 (net)                                              2.3709              0.0000     0.5356 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5356 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5356 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5356 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6388 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6388 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6388 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6777 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6777 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6785 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7111 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7111 r
  GCDdpath0/U313/IN1 (NAND3X0)                                    0.0592    0.0000 *   0.7111 r
  GCDdpath0/U313/QN (NAND3X0)                                     0.0544    0.0352     0.7463 f
  GCDdpath0/n313 (net)                          1       3.4522              0.0000     0.7463 f
  GCDdpath0/U142/IN1 (NAND2X1)                                    0.0544    0.0000 *   0.7463 f
  GCDdpath0/U142/QN (NAND2X1)                                     0.0401    0.0239     0.7703 r
  GCDdpath0/A_next[15] (net)                    1       1.6968              0.0000     0.7703 r
  GCDdpath0/A_reg_reg_15_/D (DFFARX1)                             0.0401    0.0000 *   0.7703 r
  data arrival time                                                                    0.7703

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_15_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0869     0.8131
  data required time                                                                   0.8131
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8131
  data arrival time                                                                   -0.7703
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0428


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0750    0.1920     0.1920 r
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.1920 r
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0750    0.0003 *   0.1923 r
  GCDdpath0/U90/QN (NOR2X1)                                       0.0714    0.0558     0.2482 f
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2482 f
  GCDdpath0/U82/INP (INVX0)                                       0.0714    0.0000 *   0.2482 f
  GCDdpath0/U82/ZN (INVX0)                                        0.0550    0.0342     0.2824 r
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2824 r
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0550    0.0000 *   0.2824 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0340     0.3164 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3164 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3164 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3524 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3524 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3524 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3875 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3875 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3875 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4096 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4096 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4096 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4351 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4351 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4351 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4598 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4598 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4598 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5038 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5038 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5038 f
  A_lt_B (net)                                         11.7920              0.0000     0.5038 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5038 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5038 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.5039 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5356 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5356 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5356 r
  n2 (net)                                              2.3709              0.0000     0.5356 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5356 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5356 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5356 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6388 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6388 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6388 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6777 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6777 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6785 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7111 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7111 r
  GCDdpath0/U122/IN1 (NAND2X1)                                    0.0592    0.0000 *   0.7112 r
  GCDdpath0/U122/QN (NAND2X1)                                     0.0431    0.0305     0.7417 f
  GCDdpath0/n254 (net)                          1       3.3814              0.0000     0.7417 f
  GCDdpath0/U121/IN2 (NAND2X1)                                    0.0431    0.0000 *   0.7417 f
  GCDdpath0/U121/QN (NAND2X1)                                     0.0415    0.0278     0.7695 r
  GCDdpath0/A_next[12] (net)                    1       2.5807              0.0000     0.7695 r
  GCDdpath0/A_reg_reg_12_/D (DFFARX1)                             0.0415    0.0000 *   0.7695 r
  data arrival time                                                                    0.7695

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0874     0.8126
  data required time                                                                   0.8126
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8126
  data arrival time                                                                   -0.7695
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0431


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U167/IN2 (NAND2X1)                                    0.0674    0.0003 *   0.2107 f
  GCDdpath0/U167/QN (NAND2X1)                                     0.0629    0.0413     0.2520 r
  GCDdpath0/n116 (net)                          3       6.4950              0.0000     0.2520 r
  GCDdpath0/U85/INP (INVX0)                                       0.0629    0.0000 *   0.2520 r
  GCDdpath0/U85/ZN (INVX0)                                        0.0485    0.0366     0.2886 f
  GCDdpath0/n89 (net)                           2       5.2016              0.0000     0.2886 f
  GCDdpath0/U44/IN1 (NOR2X0)                                      0.0485    0.0000 *   0.2886 f
  GCDdpath0/U44/QN (NOR2X0)                                       0.0650    0.0339     0.3226 r
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3226 r
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0650    0.0000 *   0.3226 r
  GCDdpath0/U41/QN (NAND2X1)                                      0.0438    0.0309     0.3535 f
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3535 f
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0438    0.0000 *   0.3535 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0316     0.3851 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3851 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.3852 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4102 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4102 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4102 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4368 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4368 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4369 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4638 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4638 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4638 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5024 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5024 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5024 r
  A_lt_B (net)                                         11.7920              0.0000     0.5024 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5024 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5024 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5024 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5254 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5254 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5254 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5497 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5497 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5497 r
  n3 (net)                                              6.7834              0.0000     0.5497 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5498 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6443 r
  n4 (net)                                     52     169.0744              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6443 r
  GCDdpath0/U203/IN1 (NOR2X0)                                     0.0626    0.0011 *   0.6454 r
  GCDdpath0/U203/QN (NOR2X0)                                      0.0416    0.0351     0.6805 f
  GCDdpath0/n98 (net)                           1       2.4738              0.0000     0.6805 f
  GCDdpath0/U56/IN1 (NOR2X0)                                      0.0416    0.0000 *   0.6806 f
  GCDdpath0/U56/QN (NOR2X0)                                       0.0678    0.0322     0.7128 r
  GCDdpath0/n101 (net)                          1       3.0439              0.0000     0.7128 r
  GCDdpath0/U79/IN1 (NAND2X1)                                     0.0678    0.0000 *   0.7128 r
  GCDdpath0/U79/QN (NAND2X1)                                      0.0450    0.0316     0.7443 f
  GCDdpath0/n108 (net)                          1       3.3404              0.0000     0.7443 f
  GCDdpath0/U80/IN1 (NAND2X1)                                     0.0450    0.0000 *   0.7444 f
  GCDdpath0/U80/QN (NAND2X1)                                      0.0467    0.0230     0.7674 r
  GCDdpath0/A_next[3] (net)                     1       1.8493              0.0000     0.7674 r
  GCDdpath0/A_reg_reg_3_/D (DFFARX1)                              0.0467    0.0000 *   0.7674 r
  data arrival time                                                                    0.7674

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_3_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0895     0.8105
  data required time                                                                   0.8105
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8105
  data arrival time                                                                   -0.7674
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0431


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0725    0.2136     0.2136 f
  GCDdpath0/B_reg[0] (net)                      3      17.2614              0.0000     0.2136 f
  GCDdpath0/U324/IN1 (NAND2X2)                                    0.0725    0.0002 *   0.2138 f
  GCDdpath0/U324/QN (NAND2X2)                                     0.0483    0.0285     0.2424 r
  GCDdpath0/n91 (net)                           2       8.6358              0.0000     0.2424 r
  GCDdpath0/U89/INP (INVX1)                                       0.0483    0.0001 *   0.2425 r
  GCDdpath0/U89/ZN (INVX1)                                        0.0344    0.0264     0.2689 f
  GCDdpath0/n80 (net)                           2       6.8627              0.0000     0.2689 f
  GCDdpath0/U43/IN1 (NAND2X1)                                     0.0344    0.0000 *   0.2689 f
  GCDdpath0/U43/QN (NAND2X1)                                      0.0502    0.0243     0.2932 r
  GCDdpath0/n43 (net)                           1       3.1645              0.0000     0.2932 r
  GCDdpath0/U42/IN1 (NAND2X1)                                     0.0502    0.0000 *   0.2932 r
  GCDdpath0/U42/QN (NAND2X1)                                      0.0457    0.0322     0.3254 f
  GCDdpath0/n42 (net)                           1       4.6977              0.0000     0.3254 f
  GCDdpath0/U41/IN2 (NAND2X1)                                     0.0457    0.0001 *   0.3254 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0296     0.3550 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3550 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3550 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3892 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3892 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3892 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4112 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4112 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4113 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4367 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4367 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4368 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4615 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4615 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4615 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5055 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5055 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5055 f
  A_lt_B (net)                                         11.7920              0.0000     0.5055 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5055 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5055 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.5055 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5373 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5373 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5373 r
  n2 (net)                                              2.3709              0.0000     0.5373 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5373 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5373 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5373 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6404 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6404 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6405 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6794 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6794 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6801 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7128 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7128 r
  GCDdpath0/U136/IN1 (NAND2X1)                                    0.0592    0.0000 *   0.7129 r
  GCDdpath0/U136/QN (NAND2X1)                                     0.0435    0.0308     0.7436 f
  GCDdpath0/n220 (net)                          1       3.4916              0.0000     0.7436 f
  GCDdpath0/U135/IN2 (NAND2X1)                                    0.0435    0.0000 *   0.7436 f
  GCDdpath0/U135/QN (NAND2X1)                                     0.0392    0.0265     0.7702 r
  GCDdpath0/A_next[10] (net)                    1       1.9330              0.0000     0.7702 r
  GCDdpath0/A_reg_reg_10_/D (DFFARX1)                             0.0392    0.0000 *   0.7702 r
  data arrival time                                                                    0.7702

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_10_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0865     0.8135
  data required time                                                                   0.8135
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8135
  data arrival time                                                                   -0.7702
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0433


  Startpoint: GCDdpath0/B_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_13_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_5_/Q (DFFARX1)                              0.0654    0.2091     0.2091 f
  GCDdpath0/B_reg[5] (net)                      3      14.4834              0.0000     0.2091 f
  GCDdpath0/U83/IN2 (NOR2X1)                                      0.0654    0.0003 *   0.2093 f
  GCDdpath0/U83/QN (NOR2X1)                                       0.1022    0.0555     0.2648 r
  GCDdpath0/n146 (net)                          4      11.8342              0.0000     0.2648 r
  GCDdpath0/U12/INP (INVX0)                                       0.1022    0.0001 *   0.2649 r
  GCDdpath0/U12/ZN (INVX0)                                        0.0508    0.0355     0.3004 f
  GCDdpath0/n12 (net)                           1       3.5179              0.0000     0.3004 f
  GCDdpath0/U11/IN2 (NAND2X1)                                     0.0508    0.0000 *   0.3005 f
  GCDdpath0/U11/QN (NAND2X1)                                      0.0474    0.0313     0.3318 r
  GCDdpath0/n10 (net)                           1       3.5561              0.0000     0.3318 r
  GCDdpath0/U10/IN2 (NOR2X1)                                      0.0474    0.0000 *   0.3318 r
  GCDdpath0/U10/QN (NOR2X1)                                       0.0607    0.0467     0.3785 f
  GCDdpath0/n9 (net)                            1       6.8068              0.0000     0.3785 f
  GCDdpath0/U9/IN2 (NAND2X2)                                      0.0607    0.0001 *   0.3786 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0293     0.4079 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4079 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4080 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4334 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4334 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4335 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4582 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4582 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4582 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5022 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5022 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5022 f
  A_lt_B (net)                                         11.7920              0.0000     0.5022 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5022 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5022 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.5022 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5340 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5340 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5340 r
  n2 (net)                                              2.3709              0.0000     0.5340 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5340 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5340 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5340 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6371 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6371 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6372 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6761 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6761 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6768 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7095 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7095 r
  GCDdpath0/U126/IN1 (NAND2X1)                                    0.0592    0.0000 *   0.7095 r
  GCDdpath0/U126/QN (NAND2X1)                                     0.0435    0.0308     0.7404 f
  GCDdpath0/n267 (net)                          1       3.5072              0.0000     0.7404 f
  GCDdpath0/U125/IN2 (NAND2X1)                                    0.0435    0.0000 *   0.7404 f
  GCDdpath0/U125/QN (NAND2X1)                                     0.0425    0.0284     0.7688 r
  GCDdpath0/A_next[13] (net)                    1       2.8266              0.0000     0.7688 r
  GCDdpath0/A_reg_reg_13_/D (DFFARX1)                             0.0425    0.0000 *   0.7688 r
  data arrival time                                                                    0.7688

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_13_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0879     0.8121
  data required time                                                                   0.8121
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8121
  data arrival time                                                                   -0.7688
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0433


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U167/IN2 (NAND2X1)                                    0.0674    0.0003 *   0.2107 f
  GCDdpath0/U167/QN (NAND2X1)                                     0.0629    0.0413     0.2520 r
  GCDdpath0/n116 (net)                          3       6.4950              0.0000     0.2520 r
  GCDdpath0/U85/INP (INVX0)                                       0.0629    0.0000 *   0.2520 r
  GCDdpath0/U85/ZN (INVX0)                                        0.0485    0.0366     0.2886 f
  GCDdpath0/n89 (net)                           2       5.2016              0.0000     0.2886 f
  GCDdpath0/U44/IN1 (NOR2X0)                                      0.0485    0.0000 *   0.2886 f
  GCDdpath0/U44/QN (NOR2X0)                                       0.0650    0.0339     0.3226 r
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3226 r
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0650    0.0000 *   0.3226 r
  GCDdpath0/U41/QN (NAND2X1)                                      0.0438    0.0309     0.3535 f
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3535 f
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0438    0.0000 *   0.3535 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0316     0.3851 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3851 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.3852 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4102 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4102 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4102 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4368 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4368 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4369 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4638 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4638 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4638 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5024 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5024 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5024 r
  A_lt_B (net)                                         11.7920              0.0000     0.5024 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5024 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5024 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5024 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5254 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5254 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5254 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5497 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5497 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5497 r
  n3 (net)                                              6.7834              0.0000     0.5497 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5498 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6443 r
  n4 (net)                                     52     169.0744              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6443 r
  GCDdpath0/U177/IN1 (NOR2X0)                                     0.0626    0.0008 *   0.6450 r
  GCDdpath0/U177/QN (NOR2X0)                                      0.0415    0.0348     0.6799 f
  GCDdpath0/n154 (net)                          1       2.4073              0.0000     0.6799 f
  GCDdpath0/U176/IN1 (NOR2X0)                                     0.0415    0.0000 *   0.6799 f
  GCDdpath0/U176/QN (NOR2X0)                                      0.0681    0.0324     0.7123 r
  GCDdpath0/n157 (net)                          1       3.0869              0.0000     0.7123 r
  GCDdpath0/U63/IN1 (NAND2X1)                                     0.0681    0.0000 *   0.7123 r
  GCDdpath0/U63/QN (NAND2X1)                                      0.0441    0.0309     0.7432 f
  GCDdpath0/n173 (net)                          1       3.0783              0.0000     0.7432 f
  GCDdpath0/U64/IN1 (NAND2X1)                                     0.0441    0.0000 *   0.7432 f
  GCDdpath0/U64/QN (NAND2X1)                                      0.0494    0.0226     0.7658 r
  GCDdpath0/A_next[7] (net)                     1       1.7009              0.0000     0.7658 r
  GCDdpath0/A_reg_reg_7_/D (DFFARX1)                              0.0494    0.0000 *   0.7658 r
  data arrival time                                                                    0.7658

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_7_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0906     0.8094
  data required time                                                                   0.8094
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8094
  data arrival time                                                                   -0.7658
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0436


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0815    0.1957     0.1957 r
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.1957 r
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0815    0.0003 *   0.1960 r
  GCDdpath0/U159/QN (NAND2X1)                                     0.1044    0.0659     0.2620 f
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2620 f
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1044    0.0003 *   0.2623 f
  GCDdpath0/U322/Q (AND2X1)                                       0.0344    0.0716     0.3339 f
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3339 f
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0344    0.0000 *   0.3340 f
  GCDdpath0/U16/QN (NAND2X1)                                      0.0543    0.0303     0.3642 r
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3642 r
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0543    0.0001 *   0.3643 r
  GCDdpath0/U15/QN (NAND2X1)                                      0.0494    0.0351     0.3995 f
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.3995 f
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0494    0.0000 *   0.3995 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0239     0.4234 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4234 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4235 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4504 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4504 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4504 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.4890 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4890 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4890 r
  A_lt_B (net)                                         11.7920              0.0000     0.4890 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4890 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4890 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4890 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5120 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5120 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5120 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5363 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5363 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5363 r
  n3 (net)                                              6.7834              0.0000     0.5363 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5364 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6309 r
  n4 (net)                                     52     169.0744              0.0000     0.6309 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6309 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6309 r
  GCDdpath0/U181/IN1 (NOR2X0)                                     0.0626    0.0004 *   0.6313 r
  GCDdpath0/U181/QN (NOR2X0)                                      0.0411    0.0348     0.6661 f
  GCDdpath0/n109 (net)                          1       2.3905              0.0000     0.6661 f
  GCDdpath0/U180/IN1 (NOR2X0)                                     0.0411    0.0000 *   0.6661 f
  GCDdpath0/U180/QN (NOR2X0)                                      0.0603    0.0280     0.6941 r
  GCDdpath0/n112 (net)                          1       2.0017              0.0000     0.6941 r
  GCDdpath0/U65/IN1 (NAND2X0)                                     0.0603    0.0000 *   0.6941 r
  GCDdpath0/U65/QN (NAND2X0)                                      0.0519    0.0368     0.7309 f
  GCDdpath0/n126 (net)                          1       2.0199              0.0000     0.7309 f
  GCDdpath0/U66/IN1 (NAND2X0)                                     0.0519    0.0000 *   0.7309 f
  GCDdpath0/U66/QN (NAND2X0)                                      0.0557    0.0318     0.7627 r
  GCDdpath0/A_next[4] (net)                     1       1.7201              0.0000     0.7627 r
  GCDdpath0/A_reg_reg_4_/D (DFFARX1)                              0.0557    0.0000 *   0.7627 r
  data arrival time                                                                    0.7627

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_4_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0931     0.8069
  data required time                                                                   0.8069
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8069
  data arrival time                                                                   -0.7627
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0442


  Startpoint: GCDdpath0/A_reg_reg_10_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_10_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_10_/Q (DFFARX1)                             0.0595    0.2050     0.2050 f
  GCDdpath0/result_bits_data[10] (net)          3      12.2033              0.0000     0.2050 f
  GCDdpath0/U88/IN2 (NOR2X2)                                      0.0595    0.0000 *   0.2051 f
  GCDdpath0/U88/QN (NOR2X2)                                       0.0756    0.0437     0.2488 r
  GCDdpath0/n237 (net)                          4      14.4843              0.0000     0.2488 r
  GCDdpath0/U103/INP (INVX1)                                      0.0756    0.0002 *   0.2490 r
  GCDdpath0/U103/ZN (INVX1)                                       0.0464    0.0340     0.2829 f
  GCDdpath0/n225 (net)                          2       8.9032              0.0000     0.2829 f
  GCDdpath0/U60/IN2 (NAND2X2)                                     0.0464    0.0000 *   0.2829 f
  GCDdpath0/U60/QN (NAND2X2)                                      0.0459    0.0309     0.3138 r
  GCDdpath0/n61 (net)                           2       9.5565              0.0000     0.3138 r
  GCDdpath0/U47/IN1 (NOR2X1)                                      0.0459    0.0001 *   0.3139 r
  GCDdpath0/U47/QN (NOR2X1)                                       0.0535    0.0320     0.3458 f
  GCDdpath0/n47 (net)                           1       3.8117              0.0000     0.3458 f
  GCDdpath0/U46/INP (INVX1)                                       0.0535    0.0000 *   0.3458 f
  GCDdpath0/U46/ZN (INVX1)                                        0.0320    0.0196     0.3654 r
  GCDdpath0/n46 (net)                           1       3.2868              0.0000     0.3654 r
  GCDdpath0/U19/IN1 (NAND2X1)                                     0.0320    0.0000 *   0.3654 r
  GCDdpath0/U19/QN (NAND2X1)                                      0.0482    0.0300     0.3954 f
  GCDdpath0/n19 (net)                           1       5.2087              0.0000     0.3954 f
  GCDdpath0/U7/IN2 (NAND2X1)                                      0.0482    0.0001 *   0.3954 f
  GCDdpath0/U7/QN (NAND2X1)                                       0.0550    0.0357     0.4311 r
  GCDdpath0/n6 (net)                            1       5.8121              0.0000     0.4311 r
  GCDdpath0/U6/IN2 (NAND2X2)                                      0.0550    0.0000 *   0.4311 r
  GCDdpath0/U6/QN (NAND2X2)                                       0.0332    0.0260     0.4572 f
  GCDdpath0/n5 (net)                            1       6.9756              0.0000     0.4572 f
  GCDdpath0/U2/IN1 (NOR2X2)                                       0.0332    0.0001 *   0.4572 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0316     0.4888 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4888 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4888 r
  A_lt_B (net)                                         11.7920              0.0000     0.4888 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4888 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4888 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4889 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5119 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5119 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5119 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5362 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5362 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5362 r
  n3 (net)                                              6.7834              0.0000     0.5362 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5362 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6307 r
  n4 (net)                                     52     169.0744              0.0000     0.6307 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6307 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6307 r
  GCDdpath0/U181/IN1 (NOR2X0)                                     0.0626    0.0004 *   0.6312 r
  GCDdpath0/U181/QN (NOR2X0)                                      0.0411    0.0348     0.6659 f
  GCDdpath0/n109 (net)                          1       2.3905              0.0000     0.6659 f
  GCDdpath0/U180/IN1 (NOR2X0)                                     0.0411    0.0000 *   0.6659 f
  GCDdpath0/U180/QN (NOR2X0)                                      0.0603    0.0280     0.6940 r
  GCDdpath0/n112 (net)                          1       2.0017              0.0000     0.6940 r
  GCDdpath0/U65/IN1 (NAND2X0)                                     0.0603    0.0000 *   0.6940 r
  GCDdpath0/U65/QN (NAND2X0)                                      0.0519    0.0368     0.7308 f
  GCDdpath0/n126 (net)                          1       2.0199              0.0000     0.7308 f
  GCDdpath0/U66/IN1 (NAND2X0)                                     0.0519    0.0000 *   0.7308 f
  GCDdpath0/U66/QN (NAND2X0)                                      0.0557    0.0318     0.7625 r
  GCDdpath0/A_next[4] (net)                     1       1.7201              0.0000     0.7625 r
  GCDdpath0/A_reg_reg_4_/D (DFFARX1)                              0.0557    0.0000 *   0.7626 r
  data arrival time                                                                    0.7626

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_4_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0931     0.8069
  data required time                                                                   0.8069
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8069
  data arrival time                                                                   -0.7626
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0443


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0725    0.2136     0.2136 f
  GCDdpath0/B_reg[0] (net)                      3      17.2614              0.0000     0.2136 f
  GCDdpath0/U324/IN1 (NAND2X2)                                    0.0725    0.0002 *   0.2138 f
  GCDdpath0/U324/QN (NAND2X2)                                     0.0483    0.0285     0.2424 r
  GCDdpath0/n91 (net)                           2       8.6358              0.0000     0.2424 r
  GCDdpath0/U89/INP (INVX1)                                       0.0483    0.0001 *   0.2425 r
  GCDdpath0/U89/ZN (INVX1)                                        0.0344    0.0264     0.2689 f
  GCDdpath0/n80 (net)                           2       6.8627              0.0000     0.2689 f
  GCDdpath0/U43/IN1 (NAND2X1)                                     0.0344    0.0000 *   0.2689 f
  GCDdpath0/U43/QN (NAND2X1)                                      0.0502    0.0243     0.2932 r
  GCDdpath0/n43 (net)                           1       3.1645              0.0000     0.2932 r
  GCDdpath0/U42/IN1 (NAND2X1)                                     0.0502    0.0000 *   0.2932 r
  GCDdpath0/U42/QN (NAND2X1)                                      0.0457    0.0322     0.3254 f
  GCDdpath0/n42 (net)                           1       4.6977              0.0000     0.3254 f
  GCDdpath0/U41/IN2 (NAND2X1)                                     0.0457    0.0001 *   0.3254 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0296     0.3550 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3550 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3550 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3892 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3892 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3892 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4112 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4112 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4113 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4367 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4367 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4368 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4615 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4615 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4615 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5055 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5055 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5055 f
  A_lt_B (net)                                         11.7920              0.0000     0.5055 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5055 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5055 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5055 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5273 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5273 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5273 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5541 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5541 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5541 f
  n3 (net)                                              6.7834              0.0000     0.5541 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5542 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6476 f
  n4 (net)                                     52     169.0744              0.0000     0.6476 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6476 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6476 f
  GCDdpath0/U170/IN1 (NOR2X0)                                     0.0574    0.0012 *   0.6488 f
  GCDdpath0/U170/QN (NOR2X0)                                      0.0568    0.0315     0.6804 r
  GCDdpath0/n171 (net)                          1       2.3007              0.0000     0.6804 r
  GCDdpath0/U109/IN1 (NAND2X0)                                    0.0568    0.0000 *   0.6804 r
  GCDdpath0/U109/QN (NAND2X0)                                     0.0855    0.0524     0.7328 f
  GCDdpath0/n172 (net)                          1       5.6647              0.0000     0.7328 f
  GCDdpath0/U64/IN2 (NAND2X1)                                     0.0855    0.0001 *   0.7329 f
  GCDdpath0/U64/QN (NAND2X1)                                      0.0494    0.0321     0.7650 r
  GCDdpath0/A_next[7] (net)                     1       1.7009              0.0000     0.7650 r
  GCDdpath0/A_reg_reg_7_/D (DFFARX1)                              0.0494    0.0000 *   0.7650 r
  data arrival time                                                                    0.7650

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_7_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0906     0.8094
  data required time                                                                   0.8094
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8094
  data arrival time                                                                   -0.7650
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0444


  Startpoint: GCDdpath0/B_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_5_/Q (DFFARX1)                              0.0654    0.2091     0.2091 f
  GCDdpath0/B_reg[5] (net)                      3      14.4834              0.0000     0.2091 f
  GCDdpath0/U83/IN2 (NOR2X1)                                      0.0654    0.0003 *   0.2093 f
  GCDdpath0/U83/QN (NOR2X1)                                       0.1022    0.0555     0.2648 r
  GCDdpath0/n146 (net)                          4      11.8342              0.0000     0.2648 r
  GCDdpath0/U12/INP (INVX0)                                       0.1022    0.0001 *   0.2649 r
  GCDdpath0/U12/ZN (INVX0)                                        0.0508    0.0355     0.3004 f
  GCDdpath0/n12 (net)                           1       3.5179              0.0000     0.3004 f
  GCDdpath0/U11/IN2 (NAND2X1)                                     0.0508    0.0000 *   0.3005 f
  GCDdpath0/U11/QN (NAND2X1)                                      0.0474    0.0313     0.3318 r
  GCDdpath0/n10 (net)                           1       3.5561              0.0000     0.3318 r
  GCDdpath0/U10/IN2 (NOR2X1)                                      0.0474    0.0000 *   0.3318 r
  GCDdpath0/U10/QN (NOR2X1)                                       0.0607    0.0467     0.3785 f
  GCDdpath0/n9 (net)                            1       6.8068              0.0000     0.3785 f
  GCDdpath0/U9/IN2 (NAND2X2)                                      0.0607    0.0001 *   0.3786 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0293     0.4079 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4079 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4080 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4334 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4334 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4335 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4582 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4582 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4582 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5022 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5022 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5022 f
  A_lt_B (net)                                         11.7920              0.0000     0.5022 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5022 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5022 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.5022 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5340 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5340 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5340 r
  n2 (net)                                              2.3709              0.0000     0.5340 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5340 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5340 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5340 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6371 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6371 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6372 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6761 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6761 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6768 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7095 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7095 r
  GCDdpath0/U313/IN1 (NAND3X0)                                    0.0592    0.0000 *   0.7095 r
  GCDdpath0/U313/QN (NAND3X0)                                     0.0544    0.0352     0.7447 f
  GCDdpath0/n313 (net)                          1       3.4522              0.0000     0.7447 f
  GCDdpath0/U142/IN1 (NAND2X1)                                    0.0544    0.0000 *   0.7447 f
  GCDdpath0/U142/QN (NAND2X1)                                     0.0401    0.0239     0.7686 r
  GCDdpath0/A_next[15] (net)                    1       1.6968              0.0000     0.7686 r
  GCDdpath0/A_reg_reg_15_/D (DFFARX1)                             0.0401    0.0000 *   0.7686 r
  data arrival time                                                                    0.7686

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_15_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0869     0.8131
  data required time                                                                   0.8131
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8131
  data arrival time                                                                   -0.7686
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0445


  Startpoint: GCDdpath0/B_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_5_/Q (DFFARX1)                              0.0654    0.2091     0.2091 f
  GCDdpath0/B_reg[5] (net)                      3      14.4834              0.0000     0.2091 f
  GCDdpath0/U83/IN2 (NOR2X1)                                      0.0654    0.0003 *   0.2093 f
  GCDdpath0/U83/QN (NOR2X1)                                       0.1022    0.0555     0.2648 r
  GCDdpath0/n146 (net)                          4      11.8342              0.0000     0.2648 r
  GCDdpath0/U12/INP (INVX0)                                       0.1022    0.0001 *   0.2649 r
  GCDdpath0/U12/ZN (INVX0)                                        0.0508    0.0355     0.3004 f
  GCDdpath0/n12 (net)                           1       3.5179              0.0000     0.3004 f
  GCDdpath0/U11/IN2 (NAND2X1)                                     0.0508    0.0000 *   0.3005 f
  GCDdpath0/U11/QN (NAND2X1)                                      0.0474    0.0313     0.3318 r
  GCDdpath0/n10 (net)                           1       3.5561              0.0000     0.3318 r
  GCDdpath0/U10/IN2 (NOR2X1)                                      0.0474    0.0000 *   0.3318 r
  GCDdpath0/U10/QN (NOR2X1)                                       0.0607    0.0467     0.3785 f
  GCDdpath0/n9 (net)                            1       6.8068              0.0000     0.3785 f
  GCDdpath0/U9/IN2 (NAND2X2)                                      0.0607    0.0001 *   0.3786 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0293     0.4079 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4079 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4080 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4334 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4334 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4335 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4582 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4582 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4582 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5022 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5022 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5022 f
  A_lt_B (net)                                         11.7920              0.0000     0.5022 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5022 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5022 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.5022 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5340 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5340 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5340 r
  n2 (net)                                              2.3709              0.0000     0.5340 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5340 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5340 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5340 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6371 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6371 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6372 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6761 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6761 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6768 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7095 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7095 r
  GCDdpath0/U122/IN1 (NAND2X1)                                    0.0592    0.0000 *   0.7095 r
  GCDdpath0/U122/QN (NAND2X1)                                     0.0431    0.0305     0.7400 f
  GCDdpath0/n254 (net)                          1       3.3814              0.0000     0.7400 f
  GCDdpath0/U121/IN2 (NAND2X1)                                    0.0431    0.0000 *   0.7400 f
  GCDdpath0/U121/QN (NAND2X1)                                     0.0415    0.0278     0.7679 r
  GCDdpath0/A_next[12] (net)                    1       2.5807              0.0000     0.7679 r
  GCDdpath0/A_reg_reg_12_/D (DFFARX1)                             0.0415    0.0000 *   0.7679 r
  data arrival time                                                                    0.7679

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0874     0.8126
  data required time                                                                   0.8126
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8126
  data arrival time                                                                   -0.7679
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0447


  Startpoint: GCDdpath0/B_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/clk_gate_A_reg_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_12_/Q (DFFARX1)                             0.0514    0.1994     0.1994 f
  GCDdpath0/B_reg[12] (net)                     2       9.0195              0.0000     0.1994 f
  GCDdpath0/U250/IN2 (NOR2X1)                                     0.0514    0.0001 *   0.1995 f
  GCDdpath0/U250/QN (NOR2X1)                                      0.0947    0.0530     0.2525 r
  GCDdpath0/n273 (net)                          4      11.4452              0.0000     0.2525 r
  GCDdpath0/U35/IN2 (NOR2X0)                                      0.0947    0.0000 *   0.2525 r
  GCDdpath0/U35/QN (NOR2X0)                                       0.0619    0.0487     0.3012 f
  GCDdpath0/n35 (net)                           1       2.6699              0.0000     0.3012 f
  GCDdpath0/U25/IN1 (NOR2X0)                                      0.0619    0.0000 *   0.3012 f
  GCDdpath0/U25/QN (NOR2X0)                                       0.0851    0.0479     0.3492 r
  GCDdpath0/n24 (net)                           1       6.1388              0.0000     0.3492 r
  GCDdpath0/U24/IN1 (NAND2X1)                                     0.0851    0.0001 *   0.3493 r
  GCDdpath0/U24/QN (NAND2X1)                                      0.0479    0.0325     0.3818 f
  GCDdpath0/n23 (net)                           1       3.0149              0.0000     0.3818 f
  GCDdpath0/U18/IN1 (NAND2X1)                                     0.0479    0.0000 *   0.3818 f
  GCDdpath0/U18/QN (NAND2X1)                                      0.0487    0.0286     0.4104 r
  GCDdpath0/n18 (net)                           1       4.1332              0.0000     0.4104 r
  GCDdpath0/U8/INP (INVX1)                                        0.0487    0.0000 *   0.4104 r
  GCDdpath0/U8/ZN (INVX1)                                         0.0321    0.0246     0.4350 f
  GCDdpath0/n7 (net)                            1       5.8516              0.0000     0.4350 f
  GCDdpath0/U6/IN1 (NAND2X2)                                      0.0321    0.0000 *   0.4350 f
  GCDdpath0/U6/QN (NAND2X2)                                       0.0428    0.0210     0.4560 r
  GCDdpath0/n5 (net)                            1       6.9756              0.0000     0.4560 r
  GCDdpath0/U2/IN1 (NOR2X2)                                       0.0428    0.0001 *   0.4560 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0350     0.4910 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4910 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4910 f
  A_lt_B (net)                                         11.7920              0.0000     0.4910 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4910 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4910 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.4911 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5129 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5129 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5129 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5397 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5397 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5397 f
  n3 (net)                                              6.7834              0.0000     0.5397 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5397 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6332 f
  n4 (net)                                     52     169.0744              0.0000     0.6332 f
  U1/INP (INVX2)                                                  0.0574    0.0001 *   0.6333 f
  U1/ZN (INVX2)                                                   0.0655    0.0408     0.6741 r
  n5 (net)                                      8      30.4875              0.0000     0.6741 r
  GCDctrl0/A_mux_sel_0__hfs_netlink_0 (gcdGCDUnitCtrl)                      0.0000     0.6741 r
  GCDctrl0/A_mux_sel_0__hfs_netlink_0 (net)            30.4875              0.0000     0.6741 r
  GCDctrl0/U7/IN1 (NAND2X1)                                       0.0655    0.0004 *   0.6745 r
  GCDctrl0/U7/QN (NAND2X1)                                        0.0546    0.0384     0.7129 f
  GCDctrl0/B_en (net)                           2       6.0556              0.0000     0.7129 f
  GCDctrl0/U23/IN1 (OR2X1)                                        0.0546    0.0001 *   0.7130 f
  GCDctrl0/U23/Q (OR2X1)                                          0.0257    0.0511     0.7640 f
  GCDctrl0/A_en (net)                           1       1.7522              0.0000     0.7640 f
  GCDctrl0/A_en (gcdGCDUnitCtrl)                                            0.0000     0.7640 f
  A_en (net)                                            1.7522              0.0000     0.7640 f
  GCDdpath0/A_en (gcdGCDUnitDpath_W16)                                      0.0000     0.7640 f
  GCDdpath0/A_en (net)                                  1.7522              0.0000     0.7640 f
  GCDdpath0/clk_gate_A_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_gcdGCDUnitDpath_W16_1)   0.0000   0.7640 f
  GCDdpath0/clk_gate_A_reg_reg/EN (net)                 1.7522              0.0000     0.7640 f
  GCDdpath0/clk_gate_A_reg_reg/latch/EN (CGLPPRX2)                0.0257    0.0000 *   0.7640 f
  data arrival time                                                                    0.7640

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/clk_gate_A_reg_reg/latch/CLK (CGLPPRX2)                         0.0000     0.9000 r
  clock gating setup time                                                  -0.0912     0.8088
  data required time                                                                   0.8088
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8088
  data arrival time                                                                   -0.7640
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0448


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0815    0.1957     0.1957 r
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.1957 r
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0815    0.0003 *   0.1960 r
  GCDdpath0/U159/QN (NAND2X1)                                     0.1044    0.0659     0.2620 f
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2620 f
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1044    0.0003 *   0.2623 f
  GCDdpath0/U322/Q (AND2X1)                                       0.0344    0.0716     0.3339 f
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3339 f
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0344    0.0000 *   0.3340 f
  GCDdpath0/U16/QN (NAND2X1)                                      0.0543    0.0303     0.3642 r
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3642 r
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0543    0.0001 *   0.3643 r
  GCDdpath0/U15/QN (NAND2X1)                                      0.0494    0.0351     0.3995 f
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.3995 f
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0494    0.0000 *   0.3995 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0239     0.4234 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4234 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4235 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4504 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4504 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4504 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.4890 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4890 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4890 r
  A_lt_B (net)                                         11.7920              0.0000     0.4890 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4890 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4890 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4890 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5120 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5120 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5120 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5363 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5363 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5363 r
  n3 (net)                                              6.7834              0.0000     0.5363 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5364 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6309 r
  n4 (net)                                     52     169.0744              0.0000     0.6309 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6309 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6309 r
  GCDdpath0/U187/IN1 (NOR2X0)                                     0.0626    0.0009 *   0.6318 r
  GCDdpath0/U187/QN (NOR2X0)                                      0.0417    0.0350     0.6668 f
  GCDdpath0/n76 (net)                           1       2.4337              0.0000     0.6668 f
  GCDdpath0/U51/IN1 (NOR2X0)                                      0.0417    0.0000 *   0.6668 f
  GCDdpath0/U51/QN (NOR2X0)                                       0.0596    0.0277     0.6945 r
  GCDdpath0/n79 (net)                           1       1.9050              0.0000     0.6945 r
  GCDdpath0/U69/IN1 (NAND2X0)                                     0.0596    0.0000 *   0.6945 r
  GCDdpath0/U69/QN (NAND2X0)                                      0.0512    0.0363     0.7308 f
  GCDdpath0/n84 (net)                           1       1.9475              0.0000     0.7308 f
  GCDdpath0/U70/IN1 (NAND2X0)                                     0.0512    0.0000 *   0.7308 f
  GCDdpath0/U70/QN (NAND2X0)                                      0.0548    0.0316     0.7624 r
  GCDdpath0/A_next[1] (net)                     1       1.7150              0.0000     0.7624 r
  GCDdpath0/A_reg_reg_1_/D (DFFARX1)                              0.0548    0.0000 *   0.7624 r
  data arrival time                                                                    0.7624

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_1_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0928     0.8072
  data required time                                                                   0.8072
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8072
  data arrival time                                                                   -0.7624
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0448


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0735    0.0003 *   0.2146 f
  GCDdpath0/U159/QN (NAND2X1)                                     0.1121    0.0675     0.2820 r
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2820 r
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1121    0.0003 *   0.2824 r
  GCDdpath0/U322/Q (AND2X1)                                       0.0364    0.0663     0.3487 r
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3487 r
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0364    0.0000 *   0.3487 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0327     0.3814 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3814 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3815 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.4182 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.4182 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.4182 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4446 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4446 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4447 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4694 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4694 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4694 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5134 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5134 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5134 f
  A_lt_B (net)                                         11.7920              0.0000     0.5134 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5134 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5134 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5135 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5352 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5352 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5353 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5621 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5621 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5621 f
  n3 (net)                                              6.7834              0.0000     0.5621 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5621 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6556 f
  n4 (net)                                     52     169.0744              0.0000     0.6556 f
  U1/INP (INVX2)                                                  0.0574    0.0001 *   0.6557 f
  U1/ZN (INVX2)                                                   0.0655    0.0408     0.6965 r
  n5 (net)                                      8      30.4875              0.0000     0.6965 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (gcdGCDUnitDpath_W16)                0.0000     0.6965 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (net)           30.4875              0.0000     0.6965 r
  GCDdpath0/U270/IN1 (NAND3X0)                                    0.0655    0.0003 *   0.6968 r
  GCDdpath0/U270/QN (NAND3X0)                                     0.0656    0.0383     0.7351 f
  GCDdpath0/n135 (net)                          1       4.0931              0.0000     0.7351 f
  GCDdpath0/U72/IN2 (NAND2X1)                                     0.0656    0.0000 *   0.7352 f
  GCDdpath0/U72/QN (NAND2X1)                                      0.0463    0.0306     0.7658 r
  GCDdpath0/A_next[5] (net)                     1       2.1165              0.0000     0.7658 r
  GCDdpath0/A_reg_reg_5_/D (DFFARX1)                              0.0463    0.0000 *   0.7658 r
  data arrival time                                                                    0.7658

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_5_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0894     0.8106
  data required time                                                                   0.8106
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8106
  data arrival time                                                                   -0.7658
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0448


  Startpoint: GCDdpath0/A_reg_reg_13_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_13_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_13_/Q (DFFARX1)                             0.0531    0.2006     0.2006 f
  GCDdpath0/result_bits_data[13] (net)          3       9.7064              0.0000     0.2006 f
  GCDdpath0/U59/IN2 (NOR2X2)                                      0.0531    0.0000 *   0.2007 f
  GCDdpath0/U59/QN (NOR2X2)                                       0.0746    0.0427     0.2434 r
  GCDdpath0/n274 (net)                          4      14.2661              0.0000     0.2434 r
  GCDdpath0/U95/IN2 (NOR2X2)                                      0.0746    0.0001 *   0.2434 r
  GCDdpath0/U95/QN (NOR2X2)                                       0.0673    0.0531     0.2965 f
  GCDdpath0/n287 (net)                          5      13.6094              0.0000     0.2965 f
  GCDdpath0/U37/IN1 (NAND4X0)                                     0.0673    0.0001 *   0.2966 f
  GCDdpath0/U37/QN (NAND4X0)                                      0.0793    0.0401     0.3367 r
  GCDdpath0/n37 (net)                           1       2.5849              0.0000     0.3367 r
  GCDdpath0/U26/IN1 (NOR2X0)                                      0.0793    0.0000 *   0.3367 r
  GCDdpath0/U26/QN (NOR2X0)                                       0.0505    0.0399     0.3766 f
  GCDdpath0/n25 (net)                           1       3.0538              0.0000     0.3766 f
  GCDdpath0/U4/IN1 (NAND2X1)                                      0.0505    0.0000 *   0.3766 f
  GCDdpath0/U4/QN (NAND2X1)                                       0.0554    0.0342     0.4109 r
  GCDdpath0/n3 (net)                            1       6.3940              0.0000     0.4109 r
  GCDdpath0/U3/IN2 (NOR2X2)                                       0.0554    0.0000 *   0.4109 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0388     0.4497 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4497 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4497 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.4883 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4883 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4883 r
  A_lt_B (net)                                         11.7920              0.0000     0.4883 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4883 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4883 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4884 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5113 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5113 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5114 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5357 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5357 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5357 r
  n3 (net)                                              6.7834              0.0000     0.5357 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5357 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6302 r
  n4 (net)                                     52     169.0744              0.0000     0.6302 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6302 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6302 r
  GCDdpath0/U181/IN1 (NOR2X0)                                     0.0626    0.0004 *   0.6306 r
  GCDdpath0/U181/QN (NOR2X0)                                      0.0411    0.0348     0.6654 f
  GCDdpath0/n109 (net)                          1       2.3905              0.0000     0.6654 f
  GCDdpath0/U180/IN1 (NOR2X0)                                     0.0411    0.0000 *   0.6654 f
  GCDdpath0/U180/QN (NOR2X0)                                      0.0603    0.0280     0.6934 r
  GCDdpath0/n112 (net)                          1       2.0017              0.0000     0.6934 r
  GCDdpath0/U65/IN1 (NAND2X0)                                     0.0603    0.0000 *   0.6934 r
  GCDdpath0/U65/QN (NAND2X0)                                      0.0519    0.0368     0.7303 f
  GCDdpath0/n126 (net)                          1       2.0199              0.0000     0.7303 f
  GCDdpath0/U66/IN1 (NAND2X0)                                     0.0519    0.0000 *   0.7303 f
  GCDdpath0/U66/QN (NAND2X0)                                      0.0557    0.0318     0.7620 r
  GCDdpath0/A_next[4] (net)                     1       1.7201              0.0000     0.7620 r
  GCDdpath0/A_reg_reg_4_/D (DFFARX1)                              0.0557    0.0000 *   0.7620 r
  data arrival time                                                                    0.7620

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_4_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0931     0.8069
  data required time                                                                   0.8069
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8069
  data arrival time                                                                   -0.7620
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0448


  Startpoint: GCDdpath0/A_reg_reg_10_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_10_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_10_/Q (DFFARX1)                             0.0595    0.2050     0.2050 f
  GCDdpath0/result_bits_data[10] (net)          3      12.2033              0.0000     0.2050 f
  GCDdpath0/U88/IN2 (NOR2X2)                                      0.0595    0.0000 *   0.2051 f
  GCDdpath0/U88/QN (NOR2X2)                                       0.0756    0.0437     0.2488 r
  GCDdpath0/n237 (net)                          4      14.4843              0.0000     0.2488 r
  GCDdpath0/U103/INP (INVX1)                                      0.0756    0.0002 *   0.2490 r
  GCDdpath0/U103/ZN (INVX1)                                       0.0464    0.0340     0.2829 f
  GCDdpath0/n225 (net)                          2       8.9032              0.0000     0.2829 f
  GCDdpath0/U60/IN2 (NAND2X2)                                     0.0464    0.0000 *   0.2829 f
  GCDdpath0/U60/QN (NAND2X2)                                      0.0459    0.0309     0.3138 r
  GCDdpath0/n61 (net)                           2       9.5565              0.0000     0.3138 r
  GCDdpath0/U47/IN1 (NOR2X1)                                      0.0459    0.0001 *   0.3139 r
  GCDdpath0/U47/QN (NOR2X1)                                       0.0535    0.0320     0.3458 f
  GCDdpath0/n47 (net)                           1       3.8117              0.0000     0.3458 f
  GCDdpath0/U46/INP (INVX1)                                       0.0535    0.0000 *   0.3458 f
  GCDdpath0/U46/ZN (INVX1)                                        0.0320    0.0196     0.3654 r
  GCDdpath0/n46 (net)                           1       3.2868              0.0000     0.3654 r
  GCDdpath0/U19/IN1 (NAND2X1)                                     0.0320    0.0000 *   0.3654 r
  GCDdpath0/U19/QN (NAND2X1)                                      0.0482    0.0300     0.3954 f
  GCDdpath0/n19 (net)                           1       5.2087              0.0000     0.3954 f
  GCDdpath0/U7/IN2 (NAND2X1)                                      0.0482    0.0001 *   0.3954 f
  GCDdpath0/U7/QN (NAND2X1)                                       0.0550    0.0357     0.4311 r
  GCDdpath0/n6 (net)                            1       5.8121              0.0000     0.4311 r
  GCDdpath0/U6/IN2 (NAND2X2)                                      0.0550    0.0000 *   0.4311 r
  GCDdpath0/U6/QN (NAND2X2)                                       0.0332    0.0260     0.4572 f
  GCDdpath0/n5 (net)                            1       6.9756              0.0000     0.4572 f
  GCDdpath0/U2/IN1 (NOR2X2)                                       0.0332    0.0001 *   0.4572 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0316     0.4888 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4888 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4888 r
  A_lt_B (net)                                         11.7920              0.0000     0.4888 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4888 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4888 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4889 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5119 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5119 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5119 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5362 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5362 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5362 r
  n3 (net)                                              6.7834              0.0000     0.5362 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5362 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6307 r
  n4 (net)                                     52     169.0744              0.0000     0.6307 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6307 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6307 r
  GCDdpath0/U187/IN1 (NOR2X0)                                     0.0626    0.0009 *   0.6317 r
  GCDdpath0/U187/QN (NOR2X0)                                      0.0417    0.0350     0.6666 f
  GCDdpath0/n76 (net)                           1       2.4337              0.0000     0.6666 f
  GCDdpath0/U51/IN1 (NOR2X0)                                      0.0417    0.0000 *   0.6666 f
  GCDdpath0/U51/QN (NOR2X0)                                       0.0596    0.0277     0.6943 r
  GCDdpath0/n79 (net)                           1       1.9050              0.0000     0.6943 r
  GCDdpath0/U69/IN1 (NAND2X0)                                     0.0596    0.0000 *   0.6943 r
  GCDdpath0/U69/QN (NAND2X0)                                      0.0512    0.0363     0.7307 f
  GCDdpath0/n84 (net)                           1       1.9475              0.0000     0.7307 f
  GCDdpath0/U70/IN1 (NAND2X0)                                     0.0512    0.0000 *   0.7307 f
  GCDdpath0/U70/QN (NAND2X0)                                      0.0548    0.0316     0.7623 r
  GCDdpath0/A_next[1] (net)                     1       1.7150              0.0000     0.7623 r
  GCDdpath0/A_reg_reg_1_/D (DFFARX1)                              0.0548    0.0000 *   0.7623 r
  data arrival time                                                                    0.7623

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_1_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0928     0.8072
  data required time                                                                   0.8072
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8072
  data arrival time                                                                   -0.7623
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0450


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0750    0.1920     0.1920 r
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.1920 r
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0750    0.0003 *   0.1923 r
  GCDdpath0/U90/QN (NOR2X1)                                       0.0714    0.0558     0.2482 f
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2482 f
  GCDdpath0/U82/INP (INVX0)                                       0.0714    0.0000 *   0.2482 f
  GCDdpath0/U82/ZN (INVX0)                                        0.0550    0.0342     0.2824 r
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2824 r
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0550    0.0000 *   0.2824 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0340     0.3164 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3164 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3164 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3524 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3524 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3524 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3875 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3875 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3875 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4096 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4096 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4096 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4351 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4351 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4351 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4598 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4598 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4598 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5038 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5038 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5038 f
  A_lt_B (net)                                         11.7920              0.0000     0.5038 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5038 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5038 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.5039 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5356 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5356 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5356 r
  n2 (net)                                              2.3709              0.0000     0.5356 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5356 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5356 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5356 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6388 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6388 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6388 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6777 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6777 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6785 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7111 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7111 r
  GCDdpath0/U136/IN1 (NAND2X1)                                    0.0592    0.0000 *   0.7112 r
  GCDdpath0/U136/QN (NAND2X1)                                     0.0435    0.0308     0.7420 f
  GCDdpath0/n220 (net)                          1       3.4916              0.0000     0.7420 f
  GCDdpath0/U135/IN2 (NAND2X1)                                    0.0435    0.0000 *   0.7420 f
  GCDdpath0/U135/QN (NAND2X1)                                     0.0392    0.0265     0.7685 r
  GCDdpath0/A_next[10] (net)                    1       1.9330              0.0000     0.7685 r
  GCDdpath0/A_reg_reg_10_/D (DFFARX1)                             0.0392    0.0000 *   0.7685 r
  data arrival time                                                                    0.7685

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_10_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0865     0.8135
  data required time                                                                   0.8135
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8135
  data arrival time                                                                   -0.7685
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0450


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_13_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U40/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0502     0.3130 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3130 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3130 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3490 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3490 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3490 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3841 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3841 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3841 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4061 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4061 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4062 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4316 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4316 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4317 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4564 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4564 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4564 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5004 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5004 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5004 f
  A_lt_B (net)                                         11.7920              0.0000     0.5004 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5004 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5004 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.5004 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5322 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5322 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5322 r
  n2 (net)                                              2.3709              0.0000     0.5322 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5322 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5322 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5322 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6353 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6353 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6354 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6743 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6743 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6751 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7077 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7077 r
  GCDdpath0/U126/IN1 (NAND2X1)                                    0.0592    0.0000 *   0.7078 r
  GCDdpath0/U126/QN (NAND2X1)                                     0.0435    0.0308     0.7386 f
  GCDdpath0/n267 (net)                          1       3.5072              0.0000     0.7386 f
  GCDdpath0/U125/IN2 (NAND2X1)                                    0.0435    0.0000 *   0.7386 f
  GCDdpath0/U125/QN (NAND2X1)                                     0.0425    0.0284     0.7670 r
  GCDdpath0/A_next[13] (net)                    1       2.8266              0.0000     0.7670 r
  GCDdpath0/A_reg_reg_13_/D (DFFARX1)                             0.0425    0.0000 *   0.7670 r
  data arrival time                                                                    0.7670

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_13_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0879     0.8121
  data required time                                                                   0.8121
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8121
  data arrival time                                                                   -0.7670
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0451


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0735    0.0003 *   0.2146 f
  GCDdpath0/U159/QN (NAND2X1)                                     0.1121    0.0675     0.2820 r
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2820 r
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1121    0.0003 *   0.2824 r
  GCDdpath0/U322/Q (AND2X1)                                       0.0364    0.0663     0.3487 r
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3487 r
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0364    0.0000 *   0.3487 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0327     0.3814 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3814 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3815 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.4182 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.4182 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.4182 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4446 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4446 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4447 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4694 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4694 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4694 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5134 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5134 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5134 f
  A_lt_B (net)                                         11.7920              0.0000     0.5134 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5134 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5134 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5135 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5352 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5352 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5353 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5621 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5621 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5621 f
  n3 (net)                                              6.7834              0.0000     0.5621 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5621 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6556 f
  n4 (net)                                     52     169.0744              0.0000     0.6556 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6556 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6556 f
  GCDdpath0/U178/IN1 (NOR2X0)                                     0.0574    0.0007 *   0.6562 f
  GCDdpath0/U178/QN (NOR2X0)                                      0.0562    0.0311     0.6874 r
  GCDdpath0/n124 (net)                          1       2.2106              0.0000     0.6874 r
  GCDdpath0/U113/IN1 (NAND2X0)                                    0.0562    0.0000 *   0.6874 r
  GCDdpath0/U113/QN (NAND2X0)                                     0.0596    0.0370     0.7243 f
  GCDdpath0/n125 (net)                          1       2.2124              0.0000     0.7243 f
  GCDdpath0/U66/IN2 (NAND2X0)                                     0.0596    0.0000 *   0.7243 f
  GCDdpath0/U66/QN (NAND2X0)                                      0.0557    0.0374     0.7617 r
  GCDdpath0/A_next[4] (net)                     1       1.7201              0.0000     0.7617 r
  GCDdpath0/A_reg_reg_4_/D (DFFARX1)                              0.0557    0.0000 *   0.7617 r
  data arrival time                                                                    0.7617

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_4_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0931     0.8069
  data required time                                                                   0.8069
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8069
  data arrival time                                                                   -0.7617
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0451


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0674    0.0003 *   0.2107 f
  GCDdpath0/U90/QN (NOR2X1)                                       0.0824    0.0450     0.2557 r
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2557 r
  GCDdpath0/U82/INP (INVX0)                                       0.0824    0.0000 *   0.2557 r
  GCDdpath0/U82/ZN (INVX0)                                        0.0501    0.0366     0.2923 f
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2923 f
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0501    0.0000 *   0.2923 f
  GCDdpath0/U40/QN (NOR2X0)                                       0.0606    0.0316     0.3240 r
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3240 r
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0606    0.0000 *   0.3240 r
  GCDdpath0/U39/QN (NOR2X0)                                       0.0686    0.0371     0.3610 f
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3610 f
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0686    0.0000 *   0.3611 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0399     0.4009 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.4009 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.4009 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4260 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4260 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4260 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4526 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4526 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4527 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4796 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4796 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4796 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5182 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5182 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5182 r
  A_lt_B (net)                                         11.7920              0.0000     0.5182 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5182 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5182 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5182 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5412 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5412 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5412 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5655 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5655 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5655 r
  n3 (net)                                              6.7834              0.0000     0.5655 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5655 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6601 r
  n4 (net)                                     52     169.0744              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6601 r
  GCDdpath0/U287/IN1 (OR2X1)                                      0.0626    0.0015 *   0.6615 r
  GCDdpath0/U287/Q (OR2X1)                                        0.0300    0.0549     0.7165 r
  GCDdpath0/n210 (net)                          1       2.6664              0.0000     0.7165 r
  GCDdpath0/U288/IN1 (NAND3X0)                                    0.0300    0.0000 *   0.7165 r
  GCDdpath0/U288/QN (NAND3X0)                                     0.0488    0.0280     0.7444 f
  GCDdpath0/n221 (net)                          1       2.8536              0.0000     0.7444 f
  GCDdpath0/U135/IN1 (NAND2X1)                                    0.0488    0.0000 *   0.7444 f
  GCDdpath0/U135/QN (NAND2X1)                                     0.0392    0.0237     0.7681 r
  GCDdpath0/A_next[10] (net)                    1       1.9330              0.0000     0.7681 r
  GCDdpath0/A_reg_reg_10_/D (DFFARX1)                             0.0392    0.0000 *   0.7681 r
  data arrival time                                                                    0.7681

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_10_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0865     0.8135
  data required time                                                                   0.8135
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8135
  data arrival time                                                                   -0.7681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0453


  Startpoint: GCDdpath0/A_reg_reg_13_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_13_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_13_/Q (DFFARX1)                             0.0531    0.2006     0.2006 f
  GCDdpath0/result_bits_data[13] (net)          3       9.7064              0.0000     0.2006 f
  GCDdpath0/U59/IN2 (NOR2X2)                                      0.0531    0.0000 *   0.2007 f
  GCDdpath0/U59/QN (NOR2X2)                                       0.0746    0.0427     0.2434 r
  GCDdpath0/n274 (net)                          4      14.2661              0.0000     0.2434 r
  GCDdpath0/U95/IN2 (NOR2X2)                                      0.0746    0.0001 *   0.2434 r
  GCDdpath0/U95/QN (NOR2X2)                                       0.0673    0.0531     0.2965 f
  GCDdpath0/n287 (net)                          5      13.6094              0.0000     0.2965 f
  GCDdpath0/U37/IN1 (NAND4X0)                                     0.0673    0.0001 *   0.2966 f
  GCDdpath0/U37/QN (NAND4X0)                                      0.0793    0.0401     0.3367 r
  GCDdpath0/n37 (net)                           1       2.5849              0.0000     0.3367 r
  GCDdpath0/U26/IN1 (NOR2X0)                                      0.0793    0.0000 *   0.3367 r
  GCDdpath0/U26/QN (NOR2X0)                                       0.0505    0.0399     0.3766 f
  GCDdpath0/n25 (net)                           1       3.0538              0.0000     0.3766 f
  GCDdpath0/U4/IN1 (NAND2X1)                                      0.0505    0.0000 *   0.3766 f
  GCDdpath0/U4/QN (NAND2X1)                                       0.0554    0.0342     0.4109 r
  GCDdpath0/n3 (net)                            1       6.3940              0.0000     0.4109 r
  GCDdpath0/U3/IN2 (NOR2X2)                                       0.0554    0.0000 *   0.4109 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0388     0.4497 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4497 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4497 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.4883 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4883 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4883 r
  A_lt_B (net)                                         11.7920              0.0000     0.4883 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4883 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4883 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4884 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5113 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5113 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5114 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5357 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5357 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5357 r
  n3 (net)                                              6.7834              0.0000     0.5357 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5357 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6302 r
  n4 (net)                                     52     169.0744              0.0000     0.6302 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6302 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6302 r
  GCDdpath0/U187/IN1 (NOR2X0)                                     0.0626    0.0009 *   0.6311 r
  GCDdpath0/U187/QN (NOR2X0)                                      0.0417    0.0350     0.6661 f
  GCDdpath0/n76 (net)                           1       2.4337              0.0000     0.6661 f
  GCDdpath0/U51/IN1 (NOR2X0)                                      0.0417    0.0000 *   0.6661 f
  GCDdpath0/U51/QN (NOR2X0)                                       0.0596    0.0277     0.6938 r
  GCDdpath0/n79 (net)                           1       1.9050              0.0000     0.6938 r
  GCDdpath0/U69/IN1 (NAND2X0)                                     0.0596    0.0000 *   0.6938 r
  GCDdpath0/U69/QN (NAND2X0)                                      0.0512    0.0363     0.7301 f
  GCDdpath0/n84 (net)                           1       1.9475              0.0000     0.7301 f
  GCDdpath0/U70/IN1 (NAND2X0)                                     0.0512    0.0000 *   0.7301 f
  GCDdpath0/U70/QN (NAND2X0)                                      0.0548    0.0316     0.7618 r
  GCDdpath0/A_next[1] (net)                     1       1.7150              0.0000     0.7618 r
  GCDdpath0/A_reg_reg_1_/D (DFFARX1)                              0.0548    0.0000 *   0.7618 r
  data arrival time                                                                    0.7618

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_1_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0928     0.8072
  data required time                                                                   0.8072
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8072
  data arrival time                                                                   -0.7618
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0455


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U167/IN2 (NAND2X1)                                    0.0674    0.0003 *   0.2107 f
  GCDdpath0/U167/QN (NAND2X1)                                     0.0629    0.0413     0.2520 r
  GCDdpath0/n116 (net)                          3       6.4950              0.0000     0.2520 r
  GCDdpath0/U85/INP (INVX0)                                       0.0629    0.0000 *   0.2520 r
  GCDdpath0/U85/ZN (INVX0)                                        0.0485    0.0366     0.2886 f
  GCDdpath0/n89 (net)                           2       5.2016              0.0000     0.2886 f
  GCDdpath0/U44/IN1 (NOR2X0)                                      0.0485    0.0000 *   0.2886 f
  GCDdpath0/U44/QN (NOR2X0)                                       0.0650    0.0339     0.3226 r
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3226 r
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0650    0.0000 *   0.3226 r
  GCDdpath0/U41/QN (NAND2X1)                                      0.0438    0.0309     0.3535 f
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3535 f
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0438    0.0000 *   0.3535 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0316     0.3851 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3851 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.3852 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4102 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4102 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4102 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4368 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4368 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4369 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4638 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4638 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4638 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5024 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5024 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5024 r
  A_lt_B (net)                                         11.7920              0.0000     0.5024 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5024 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5024 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5024 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5254 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5254 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5254 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5497 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5497 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5497 r
  n3 (net)                                              6.7834              0.0000     0.5497 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5498 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6443 r
  n4 (net)                                     52     169.0744              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6443 r
  GCDdpath0/U197/IN1 (NOR2X0)                                     0.0626    0.0003 *   0.6446 r
  GCDdpath0/U197/QN (NOR2X0)                                      0.0414    0.0350     0.6796 f
  GCDdpath0/n69 (net)                           1       2.4388              0.0000     0.6796 f
  GCDdpath0/U54/IN1 (NOR2X0)                                      0.0414    0.0000 *   0.6796 f
  GCDdpath0/U54/QN (NOR2X0)                                       0.0672    0.0318     0.7114 r
  GCDdpath0/n72 (net)                           1       2.9587              0.0000     0.7114 r
  GCDdpath0/U75/IN1 (NAND2X1)                                     0.0672    0.0000 *   0.7114 r
  GCDdpath0/U75/QN (NAND2X1)                                      0.0443    0.0311     0.7425 f
  GCDdpath0/n75 (net)                           1       3.1879              0.0000     0.7425 f
  GCDdpath0/U76/IN1 (NAND2X1)                                     0.0443    0.0000 *   0.7425 f
  GCDdpath0/U76/QN (NAND2X1)                                      0.0454    0.0229     0.7655 r
  GCDdpath0/A_next[0] (net)                     1       1.8621              0.0000     0.7655 r
  GCDdpath0/A_reg_reg_0_/D (DFFARX1)                              0.0454    0.0000 *   0.7655 r
  data arrival time                                                                    0.7655

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_0_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0890     0.8110
  data required time                                                                   0.8110
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8110
  data arrival time                                                                   -0.7655
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0455


  Startpoint: GCDdpath0/A_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_12_/Q (DFFARX1)                             0.0459    0.1955     0.1955 f
  GCDdpath0/result_bits_data[12] (net)          3       6.8933              0.0000     0.1955 f
  GCDdpath0/U84/IN2 (NOR2X1)                                      0.0459    0.0000 *   0.1955 f
  GCDdpath0/U84/QN (NOR2X1)                                       0.1071    0.0572     0.2527 r
  GCDdpath0/n260 (net)                          4      13.3526              0.0000     0.2527 r
  GCDdpath0/U95/IN1 (NOR2X2)                                      0.1071    0.0000 *   0.2527 r
  GCDdpath0/U95/QN (NOR2X2)                                       0.0673    0.0495     0.3022 f
  GCDdpath0/n287 (net)                          5      13.6094              0.0000     0.3022 f
  GCDdpath0/U37/IN1 (NAND4X0)                                     0.0673    0.0001 *   0.3023 f
  GCDdpath0/U37/QN (NAND4X0)                                      0.0793    0.0401     0.3425 r
  GCDdpath0/n37 (net)                           1       2.5849              0.0000     0.3425 r
  GCDdpath0/U26/IN1 (NOR2X0)                                      0.0793    0.0000 *   0.3425 r
  GCDdpath0/U26/QN (NOR2X0)                                       0.0505    0.0399     0.3823 f
  GCDdpath0/n25 (net)                           1       3.0538              0.0000     0.3823 f
  GCDdpath0/U4/IN1 (NAND2X1)                                      0.0505    0.0000 *   0.3823 f
  GCDdpath0/U4/QN (NAND2X1)                                       0.0554    0.0342     0.4166 r
  GCDdpath0/n3 (net)                            1       6.3940              0.0000     0.4166 r
  GCDdpath0/U3/IN2 (NOR2X2)                                       0.0554    0.0000 *   0.4166 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0388     0.4555 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4555 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4555 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.4941 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4941 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4941 r
  A_lt_B (net)                                         11.7920              0.0000     0.4941 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4941 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4941 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4941 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5171 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5171 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5171 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5414 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5414 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5414 r
  n3 (net)                                              6.7834              0.0000     0.5414 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6360 r
  n4 (net)                                     52     169.0744              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6360 r
  GCDdpath0/U195/IN1 (NOR2X0)                                     0.0626    0.0016 *   0.6376 r
  GCDdpath0/U195/QN (NOR2X0)                                      0.0410    0.0348     0.6724 f
  GCDdpath0/n137 (net)                          1       2.3906              0.0000     0.6724 f
  GCDdpath0/U53/IN1 (NOR2X0)                                      0.0410    0.0000 *   0.6724 f
  GCDdpath0/U53/QN (NOR2X0)                                       0.0599    0.0278     0.7002 r
  GCDdpath0/n140 (net)                          1       1.9483              0.0000     0.7002 r
  GCDdpath0/U73/IN1 (NAND2X0)                                     0.0599    0.0000 *   0.7002 r
  GCDdpath0/U73/QN (NAND2X0)                                      0.0585    0.0411     0.7412 f
  GCDdpath0/n153 (net)                          1       2.9251              0.0000     0.7412 f
  GCDdpath0/U74/IN1 (NAND2X1)                                     0.0585    0.0000 *   0.7412 f
  GCDdpath0/U74/QN (NAND2X1)                                      0.0438    0.0246     0.7659 r
  GCDdpath0/A_next[6] (net)                     1       1.7671              0.0000     0.7659 r
  GCDdpath0/A_reg_reg_6_/D (DFFARX1)                              0.0438    0.0000 *   0.7659 r
  data arrival time                                                                    0.7659

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_6_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0884     0.8116
  data required time                                                                   0.8116
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8116
  data arrival time                                                                   -0.7659
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0457


  Startpoint: GCDdpath0/A_reg_reg_8_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_8_/Q (DFFARX1)                              0.0467    0.1962     0.1962 f
  GCDdpath0/result_bits_data[8] (net)           3       7.2202              0.0000     0.1962 f
  GCDdpath0/U157/IN2 (NAND2X1)                                    0.0467    0.0000 *   0.1962 f
  GCDdpath0/U157/QN (NAND2X1)                                     0.0622    0.0396     0.2358 r
  GCDdpath0/n213 (net)                          3       7.8500              0.0000     0.2358 r
  GCDdpath0/U183/INP (INVX0)                                      0.0622    0.0000 *   0.2358 r
  GCDdpath0/U183/ZN (INVX0)                                       0.0482    0.0365     0.2723 f
  GCDdpath0/n192 (net)                          2       5.1934              0.0000     0.2723 f
  GCDdpath0/U48/IN1 (NOR2X0)                                      0.0482    0.0000 *   0.2723 f
  GCDdpath0/U48/QN (NOR2X0)                                       0.0651    0.0354     0.3077 r
  GCDdpath0/n48 (net)                           1       3.5505              0.0000     0.3077 r
  GCDdpath0/U47/IN2 (NOR2X1)                                      0.0651    0.0000 *   0.3077 r
  GCDdpath0/U47/QN (NOR2X1)                                       0.0535    0.0433     0.3510 f
  GCDdpath0/n47 (net)                           1       3.8117              0.0000     0.3510 f
  GCDdpath0/U46/INP (INVX1)                                       0.0535    0.0000 *   0.3510 f
  GCDdpath0/U46/ZN (INVX1)                                        0.0320    0.0196     0.3706 r
  GCDdpath0/n46 (net)                           1       3.2868              0.0000     0.3706 r
  GCDdpath0/U19/IN1 (NAND2X1)                                     0.0320    0.0000 *   0.3706 r
  GCDdpath0/U19/QN (NAND2X1)                                      0.0482    0.0300     0.4005 f
  GCDdpath0/n19 (net)                           1       5.2087              0.0000     0.4005 f
  GCDdpath0/U7/IN2 (NAND2X1)                                      0.0482    0.0001 *   0.4006 f
  GCDdpath0/U7/QN (NAND2X1)                                       0.0550    0.0357     0.4363 r
  GCDdpath0/n6 (net)                            1       5.8121              0.0000     0.4363 r
  GCDdpath0/U6/IN2 (NAND2X2)                                      0.0550    0.0000 *   0.4363 r
  GCDdpath0/U6/QN (NAND2X2)                                       0.0332    0.0260     0.4623 f
  GCDdpath0/n5 (net)                            1       6.9756              0.0000     0.4623 f
  GCDdpath0/U2/IN1 (NOR2X2)                                       0.0332    0.0001 *   0.4624 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0316     0.4940 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4940 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4940 r
  A_lt_B (net)                                         11.7920              0.0000     0.4940 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4940 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4940 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4940 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5170 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5170 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5170 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5413 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5413 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5413 r
  n3 (net)                                              6.7834              0.0000     0.5413 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6359 r
  n4 (net)                                     52     169.0744              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6359 r
  GCDdpath0/U195/IN1 (NOR2X0)                                     0.0626    0.0016 *   0.6375 r
  GCDdpath0/U195/QN (NOR2X0)                                      0.0410    0.0348     0.6723 f
  GCDdpath0/n137 (net)                          1       2.3906              0.0000     0.6723 f
  GCDdpath0/U53/IN1 (NOR2X0)                                      0.0410    0.0000 *   0.6723 f
  GCDdpath0/U53/QN (NOR2X0)                                       0.0599    0.0278     0.7001 r
  GCDdpath0/n140 (net)                          1       1.9483              0.0000     0.7001 r
  GCDdpath0/U73/IN1 (NAND2X0)                                     0.0599    0.0000 *   0.7001 r
  GCDdpath0/U73/QN (NAND2X0)                                      0.0585    0.0411     0.7412 f
  GCDdpath0/n153 (net)                          1       2.9251              0.0000     0.7412 f
  GCDdpath0/U74/IN1 (NAND2X1)                                     0.0585    0.0000 *   0.7412 f
  GCDdpath0/U74/QN (NAND2X1)                                      0.0438    0.0246     0.7658 r
  GCDdpath0/A_next[6] (net)                     1       1.7671              0.0000     0.7658 r
  GCDdpath0/A_reg_reg_6_/D (DFFARX1)                              0.0438    0.0000 *   0.7658 r
  data arrival time                                                                    0.7658

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_6_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0884     0.8116
  data required time                                                                   0.8116
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8116
  data arrival time                                                                   -0.7658
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0458


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_11_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U98/IN2 (NOR2X2)                                      0.0735    0.0004 *   0.2147 f
  GCDdpath0/U98/QN (NOR2X2)                                       0.0716    0.0426     0.2573 r
  GCDdpath0/n184 (net)                          4      13.1386              0.0000     0.2573 r
  GCDdpath0/U13/INP (INVX1)                                       0.0716    0.0000 *   0.2573 r
  GCDdpath0/U13/ZN (INVX1)                                        0.0447    0.0329     0.2902 f
  GCDdpath0/n13 (net)                           2       8.5720              0.0000     0.2902 f
  GCDdpath0/U11/IN1 (NAND2X1)                                     0.0447    0.0001 *   0.2904 f
  GCDdpath0/U11/QN (NAND2X1)                                      0.0474    0.0268     0.3171 r
  GCDdpath0/n10 (net)                           1       3.5561              0.0000     0.3171 r
  GCDdpath0/U10/IN2 (NOR2X1)                                      0.0474    0.0000 *   0.3171 r
  GCDdpath0/U10/QN (NOR2X1)                                       0.0607    0.0467     0.3638 f
  GCDdpath0/n9 (net)                            1       6.8068              0.0000     0.3638 f
  GCDdpath0/U9/IN2 (NAND2X2)                                      0.0607    0.0001 *   0.3639 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0293     0.3933 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.3933 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.3933 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4187 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4187 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4188 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4435 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4435 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4435 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.4875 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4875 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4875 f
  A_lt_B (net)                                         11.7920              0.0000     0.4875 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4875 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4875 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.4875 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5193 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5193 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5193 r
  n2 (net)                                              2.3709              0.0000     0.5193 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5193 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5193 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5193 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6224 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6224 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6225 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6614 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6614 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6622 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.6948 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.6948 r
  GCDdpath0/U140/IN1 (NAND2X0)                                    0.0592    0.0000 *   0.6949 r
  GCDdpath0/U140/QN (NAND2X0)                                     0.0594    0.0417     0.7365 f
  GCDdpath0/n232 (net)                          1       3.0758              0.0000     0.7365 f
  GCDdpath0/U139/IN2 (NAND2X1)                                    0.0594    0.0000 *   0.7365 f
  GCDdpath0/U139/QN (NAND2X1)                                     0.0438    0.0292     0.7657 r
  GCDdpath0/A_next[11] (net)                    1       1.9196              0.0000     0.7657 r
  GCDdpath0/A_reg_reg_11_/D (DFFARX1)                             0.0438    0.0000 *   0.7657 r
  data arrival time                                                                    0.7657

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_11_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0884     0.8116
  data required time                                                                   0.8116
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8116
  data arrival time                                                                   -0.7657
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0459


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0735    0.0003 *   0.2146 f
  GCDdpath0/U159/QN (NAND2X1)                                     0.1121    0.0675     0.2820 r
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2820 r
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1121    0.0003 *   0.2824 r
  GCDdpath0/U322/Q (AND2X1)                                       0.0364    0.0663     0.3487 r
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3487 r
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0364    0.0000 *   0.3487 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0327     0.3814 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3814 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3815 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.4182 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.4182 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.4182 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4446 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4446 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4447 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4694 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4694 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4694 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5134 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5134 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5134 f
  A_lt_B (net)                                         11.7920              0.0000     0.5134 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5134 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5134 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5135 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5352 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5352 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5353 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5621 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5621 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5621 f
  n3 (net)                                              6.7834              0.0000     0.5621 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5621 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6556 f
  n4 (net)                                     52     169.0744              0.0000     0.6556 f
  U1/INP (INVX2)                                                  0.0574    0.0001 *   0.6557 f
  U1/ZN (INVX2)                                                   0.0655    0.0408     0.6965 r
  n5 (net)                                      8      30.4875              0.0000     0.6965 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (gcdGCDUnitDpath_W16)                0.0000     0.6965 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (net)           30.4875              0.0000     0.6965 r
  GCDdpath0/U256/IN1 (NAND3X0)                                    0.0655    0.0001 *   0.6966 r
  GCDdpath0/U256/QN (NAND3X0)                                     0.0657    0.0384     0.7350 f
  GCDdpath0/n74 (net)                           1       4.1059              0.0000     0.7350 f
  GCDdpath0/U76/IN2 (NAND2X1)                                     0.0657    0.0000 *   0.7350 f
  GCDdpath0/U76/QN (NAND2X1)                                      0.0454    0.0300     0.7651 r
  GCDdpath0/A_next[0] (net)                     1       1.8621              0.0000     0.7651 r
  GCDdpath0/A_reg_reg_0_/D (DFFARX1)                              0.0454    0.0000 *   0.7651 r
  data arrival time                                                                    0.7651

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_0_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0890     0.8110
  data required time                                                                   0.8110
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8110
  data arrival time                                                                   -0.7651
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0459


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0750    0.1920     0.1920 r
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.1920 r
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0750    0.0003 *   0.1923 r
  GCDdpath0/U90/QN (NOR2X1)                                       0.0714    0.0558     0.2482 f
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2482 f
  GCDdpath0/U82/INP (INVX0)                                       0.0714    0.0000 *   0.2482 f
  GCDdpath0/U82/ZN (INVX0)                                        0.0550    0.0342     0.2824 r
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2824 r
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0550    0.0000 *   0.2824 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0340     0.3164 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3164 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3164 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3524 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3524 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3524 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3875 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3875 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3875 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4096 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4096 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4096 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4351 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4351 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4351 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4598 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4598 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4598 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5038 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5038 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5038 f
  A_lt_B (net)                                         11.7920              0.0000     0.5038 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5038 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5038 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5039 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5256 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5256 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5257 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5525 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5525 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5525 f
  n3 (net)                                              6.7834              0.0000     0.5525 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5525 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6460 f
  n4 (net)                                     52     169.0744              0.0000     0.6460 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6460 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6460 f
  GCDdpath0/U170/IN1 (NOR2X0)                                     0.0574    0.0012 *   0.6472 f
  GCDdpath0/U170/QN (NOR2X0)                                      0.0568    0.0315     0.6787 r
  GCDdpath0/n171 (net)                          1       2.3007              0.0000     0.6787 r
  GCDdpath0/U109/IN1 (NAND2X0)                                    0.0568    0.0000 *   0.6787 r
  GCDdpath0/U109/QN (NAND2X0)                                     0.0855    0.0524     0.7311 f
  GCDdpath0/n172 (net)                          1       5.6647              0.0000     0.7311 f
  GCDdpath0/U64/IN2 (NAND2X1)                                     0.0855    0.0001 *   0.7312 f
  GCDdpath0/U64/QN (NAND2X1)                                      0.0494    0.0321     0.7633 r
  GCDdpath0/A_next[7] (net)                     1       1.7009              0.0000     0.7633 r
  GCDdpath0/A_reg_reg_7_/D (DFFARX1)                              0.0494    0.0000 *   0.7633 r
  data arrival time                                                                    0.7633

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_7_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0906     0.8094
  data required time                                                                   0.8094
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8094
  data arrival time                                                                   -0.7633
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0461


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U40/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0502     0.3130 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3130 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3130 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3490 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3490 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3490 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3841 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3841 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3841 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4061 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4061 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4062 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4316 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4316 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4317 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4564 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4564 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4564 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5004 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5004 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5004 f
  A_lt_B (net)                                         11.7920              0.0000     0.5004 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5004 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5004 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.5004 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5322 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5322 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5322 r
  n2 (net)                                              2.3709              0.0000     0.5322 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5322 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5322 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5322 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6353 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6353 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6354 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6743 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6743 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6751 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7077 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7077 r
  GCDdpath0/U313/IN1 (NAND3X0)                                    0.0592    0.0000 *   0.7077 r
  GCDdpath0/U313/QN (NAND3X0)                                     0.0544    0.0352     0.7429 f
  GCDdpath0/n313 (net)                          1       3.4522              0.0000     0.7429 f
  GCDdpath0/U142/IN1 (NAND2X1)                                    0.0544    0.0000 *   0.7429 f
  GCDdpath0/U142/QN (NAND2X1)                                     0.0401    0.0239     0.7669 r
  GCDdpath0/A_next[15] (net)                    1       1.6968              0.0000     0.7669 r
  GCDdpath0/A_reg_reg_15_/D (DFFARX1)                             0.0401    0.0000 *   0.7669 r
  data arrival time                                                                    0.7669

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_15_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0869     0.8131
  data required time                                                                   0.8131
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8131
  data arrival time                                                                   -0.7669
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0463


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U40/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0502     0.3130 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3130 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3130 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3490 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3490 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3490 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3841 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3841 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3841 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4061 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4061 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4062 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4316 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4316 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4317 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4564 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4564 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4564 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5004 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5004 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5004 f
  A_lt_B (net)                                         11.7920              0.0000     0.5004 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5004 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5004 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.5004 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5322 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5322 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5322 r
  n2 (net)                                              2.3709              0.0000     0.5322 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5322 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5322 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5322 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6353 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6353 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6354 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6743 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6743 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6751 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7077 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7077 r
  GCDdpath0/U122/IN1 (NAND2X1)                                    0.0592    0.0000 *   0.7078 r
  GCDdpath0/U122/QN (NAND2X1)                                     0.0431    0.0305     0.7382 f
  GCDdpath0/n254 (net)                          1       3.3814              0.0000     0.7382 f
  GCDdpath0/U121/IN2 (NAND2X1)                                    0.0431    0.0000 *   0.7383 f
  GCDdpath0/U121/QN (NAND2X1)                                     0.0415    0.0278     0.7661 r
  GCDdpath0/A_next[12] (net)                    1       2.5807              0.0000     0.7661 r
  GCDdpath0/A_reg_reg_12_/D (DFFARX1)                             0.0415    0.0000 *   0.7661 r
  data arrival time                                                                    0.7661

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0874     0.8126
  data required time                                                                   0.8126
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8126
  data arrival time                                                                   -0.7661
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0465


  Startpoint: GCDdpath0/B_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_5_/Q (DFFARX1)                              0.0654    0.2091     0.2091 f
  GCDdpath0/B_reg[5] (net)                      3      14.4834              0.0000     0.2091 f
  GCDdpath0/U83/IN2 (NOR2X1)                                      0.0654    0.0003 *   0.2093 f
  GCDdpath0/U83/QN (NOR2X1)                                       0.1022    0.0555     0.2648 r
  GCDdpath0/n146 (net)                          4      11.8342              0.0000     0.2648 r
  GCDdpath0/U12/INP (INVX0)                                       0.1022    0.0001 *   0.2649 r
  GCDdpath0/U12/ZN (INVX0)                                        0.0508    0.0355     0.3004 f
  GCDdpath0/n12 (net)                           1       3.5179              0.0000     0.3004 f
  GCDdpath0/U11/IN2 (NAND2X1)                                     0.0508    0.0000 *   0.3005 f
  GCDdpath0/U11/QN (NAND2X1)                                      0.0474    0.0313     0.3318 r
  GCDdpath0/n10 (net)                           1       3.5561              0.0000     0.3318 r
  GCDdpath0/U10/IN2 (NOR2X1)                                      0.0474    0.0000 *   0.3318 r
  GCDdpath0/U10/QN (NOR2X1)                                       0.0607    0.0467     0.3785 f
  GCDdpath0/n9 (net)                            1       6.8068              0.0000     0.3785 f
  GCDdpath0/U9/IN2 (NAND2X2)                                      0.0607    0.0001 *   0.3786 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0293     0.4079 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4079 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4080 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4334 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4334 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4335 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4582 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4582 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4582 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5022 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5022 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5022 f
  A_lt_B (net)                                         11.7920              0.0000     0.5022 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5022 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5022 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.5022 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5340 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5340 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5340 r
  n2 (net)                                              2.3709              0.0000     0.5340 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5340 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5340 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5340 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6371 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6371 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6372 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6761 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6761 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6768 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7095 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7095 r
  GCDdpath0/U136/IN1 (NAND2X1)                                    0.0592    0.0000 *   0.7096 r
  GCDdpath0/U136/QN (NAND2X1)                                     0.0435    0.0308     0.7403 f
  GCDdpath0/n220 (net)                          1       3.4916              0.0000     0.7403 f
  GCDdpath0/U135/IN2 (NAND2X1)                                    0.0435    0.0000 *   0.7403 f
  GCDdpath0/U135/QN (NAND2X1)                                     0.0392    0.0265     0.7669 r
  GCDdpath0/A_next[10] (net)                    1       1.9330              0.0000     0.7669 r
  GCDdpath0/A_reg_reg_10_/D (DFFARX1)                             0.0392    0.0000 *   0.7669 r
  data arrival time                                                                    0.7669

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_10_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0865     0.8135
  data required time                                                                   0.8135
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8135
  data arrival time                                                                   -0.7669
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0466


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U44/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U44/QN (NOR2X0)                                       0.0677    0.0528     0.3156 f
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3156 f
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0677    0.0000 *   0.3156 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0294     0.3449 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3449 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3450 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3791 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3791 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3791 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4011 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4011 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4012 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4266 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4266 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4267 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4514 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4514 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4514 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.4954 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.7920              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4954 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.4954 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5272 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5272 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5272 r
  n2 (net)                                              2.3709              0.0000     0.5272 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5272 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5272 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5272 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6303 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6303 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6304 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6693 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6693 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6701 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7027 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7027 r
  GCDdpath0/U130/IN1 (NAND2X1)                                    0.0592    0.0001 *   0.7028 r
  GCDdpath0/U130/QN (NAND2X1)                                     0.0371    0.0265     0.7293 f
  GCDdpath0/n284 (net)                          1       1.7978              0.0000     0.7293 f
  GCDdpath0/U129/IN2 (NAND2X0)                                    0.0371    0.0000 *   0.7293 f
  GCDdpath0/U129/QN (NAND2X0)                                     0.0502    0.0329     0.7622 r
  GCDdpath0/A_next[14] (net)                    1       1.8350              0.0000     0.7622 r
  GCDdpath0/A_reg_reg_14_/D (DFFARX1)                             0.0502    0.0000 *   0.7622 r
  data arrival time                                                                    0.7622

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_14_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0909     0.8091
  data required time                                                                   0.8091
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8091
  data arrival time                                                                   -0.7622
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0469


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_8_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0735    0.0003 *   0.2146 f
  GCDdpath0/U159/QN (NAND2X1)                                     0.1121    0.0675     0.2820 r
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2820 r
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1121    0.0003 *   0.2824 r
  GCDdpath0/U322/Q (AND2X1)                                       0.0364    0.0663     0.3487 r
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3487 r
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0364    0.0000 *   0.3487 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0327     0.3814 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3814 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3815 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.4182 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.4182 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.4182 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4446 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4446 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4447 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4694 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4694 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4694 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5134 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5134 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5134 f
  A_lt_B (net)                                         11.7920              0.0000     0.5134 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5134 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5134 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5135 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5352 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5352 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5353 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5621 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5621 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5621 f
  n3 (net)                                              6.7834              0.0000     0.5621 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5621 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6556 f
  n4 (net)                                     52     169.0744              0.0000     0.6556 f
  U1/INP (INVX2)                                                  0.0574    0.0001 *   0.6557 f
  U1/ZN (INVX2)                                                   0.0655    0.0408     0.6965 r
  n5 (net)                                      8      30.4875              0.0000     0.6965 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (gcdGCDUnitDpath_W16)                0.0000     0.6965 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (net)           30.4875              0.0000     0.6965 r
  GCDdpath0/U281/IN1 (NAND3X0)                                    0.0655    0.0004 *   0.6969 r
  GCDdpath0/U281/QN (NAND3X0)                                     0.0643    0.0375     0.7344 f
  GCDdpath0/n196 (net)                          1       3.8356              0.0000     0.7344 f
  GCDdpath0/U68/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.7345 f
  GCDdpath0/U68/QN (NAND2X1)                                      0.0449    0.0298     0.7643 r
  GCDdpath0/A_next[8] (net)                     1       1.8378              0.0000     0.7643 r
  GCDdpath0/A_reg_reg_8_/D (DFFARX1)                              0.0449    0.0000 *   0.7643 r
  data arrival time                                                                    0.7643

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0888     0.8112
  data required time                                                                   0.8112
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8112
  data arrival time                                                                   -0.7643
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0469


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0674    0.0003 *   0.2107 f
  GCDdpath0/U90/QN (NOR2X1)                                       0.0824    0.0450     0.2557 r
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2557 r
  GCDdpath0/U82/INP (INVX0)                                       0.0824    0.0000 *   0.2557 r
  GCDdpath0/U82/ZN (INVX0)                                        0.0501    0.0366     0.2923 f
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2923 f
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0501    0.0000 *   0.2923 f
  GCDdpath0/U40/QN (NOR2X0)                                       0.0606    0.0316     0.3240 r
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3240 r
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0606    0.0000 *   0.3240 r
  GCDdpath0/U39/QN (NOR2X0)                                       0.0686    0.0371     0.3610 f
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3610 f
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0686    0.0000 *   0.3611 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0399     0.4009 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.4009 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.4009 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4260 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4260 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4260 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4526 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4526 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4527 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4796 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4796 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4796 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5182 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5182 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5182 r
  A_lt_B (net)                                         11.7920              0.0000     0.5182 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5182 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5182 r
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0597    0.0000 *   0.5182 r
  GCDctrl0/U10/QN (NOR2X0)                                        0.0488    0.0341     0.5523 f
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5523 f
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5523 f
  n2 (net)                                              2.3709              0.0000     0.5523 f
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5523 f
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5523 f
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0488    0.0000 *   0.5523 f
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1105    0.1037     0.6561 f
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6561 f
  GCDdpath0/U62/INP (INVX4)                                       0.1105    0.0001 *   0.6561 f
  GCDdpath0/U62/ZN (INVX4)                                        0.0628    0.0374     0.6935 r
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6935 r
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0628    0.0008 *   0.6943 r
  GCDdpath0/U104/QN (NOR2X4)                                      0.0552    0.0361     0.7305 f
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7305 f
  GCDdpath0/U313/IN1 (NAND3X0)                                    0.0552    0.0000 *   0.7305 f
  GCDdpath0/U313/QN (NAND3X0)                                     0.0742    0.0355     0.7660 r
  GCDdpath0/n313 (net)                          1       3.4522              0.0000     0.7660 r
  GCDdpath0/U142/IN1 (NAND2X1)                                    0.0742    0.0000 *   0.7660 r
  GCDdpath0/U142/QN (NAND2X1)                                     0.0403    0.0279     0.7939 f
  GCDdpath0/A_next[15] (net)                    1       1.6968              0.0000     0.7939 f
  GCDdpath0/A_reg_reg_15_/D (DFFARX1)                             0.0403    0.0000 *   0.7939 f
  data arrival time                                                                    0.7939

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_15_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0590     0.8410
  data required time                                                                   0.8410
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8410
  data arrival time                                                                   -0.7939
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0471


  Startpoint: GCDdpath0/B_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_5_/Q (DFFARX1)                              0.0654    0.2091     0.2091 f
  GCDdpath0/B_reg[5] (net)                      3      14.4834              0.0000     0.2091 f
  GCDdpath0/U83/IN2 (NOR2X1)                                      0.0654    0.0003 *   0.2093 f
  GCDdpath0/U83/QN (NOR2X1)                                       0.1022    0.0555     0.2648 r
  GCDdpath0/n146 (net)                          4      11.8342              0.0000     0.2648 r
  GCDdpath0/U12/INP (INVX0)                                       0.1022    0.0001 *   0.2649 r
  GCDdpath0/U12/ZN (INVX0)                                        0.0508    0.0355     0.3004 f
  GCDdpath0/n12 (net)                           1       3.5179              0.0000     0.3004 f
  GCDdpath0/U11/IN2 (NAND2X1)                                     0.0508    0.0000 *   0.3005 f
  GCDdpath0/U11/QN (NAND2X1)                                      0.0474    0.0313     0.3318 r
  GCDdpath0/n10 (net)                           1       3.5561              0.0000     0.3318 r
  GCDdpath0/U10/IN2 (NOR2X1)                                      0.0474    0.0000 *   0.3318 r
  GCDdpath0/U10/QN (NOR2X1)                                       0.0607    0.0467     0.3785 f
  GCDdpath0/n9 (net)                            1       6.8068              0.0000     0.3785 f
  GCDdpath0/U9/IN2 (NAND2X2)                                      0.0607    0.0001 *   0.3786 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0293     0.4079 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4079 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4080 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4334 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4334 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4335 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4582 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4582 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4582 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5022 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5022 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5022 f
  A_lt_B (net)                                         11.7920              0.0000     0.5022 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5022 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5022 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5022 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5240 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5240 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5240 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5508 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5508 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5508 f
  n3 (net)                                              6.7834              0.0000     0.5508 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5509 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6443 f
  n4 (net)                                     52     169.0744              0.0000     0.6443 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6443 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6443 f
  GCDdpath0/U170/IN1 (NOR2X0)                                     0.0574    0.0012 *   0.6455 f
  GCDdpath0/U170/QN (NOR2X0)                                      0.0568    0.0315     0.6771 r
  GCDdpath0/n171 (net)                          1       2.3007              0.0000     0.6771 r
  GCDdpath0/U109/IN1 (NAND2X0)                                    0.0568    0.0000 *   0.6771 r
  GCDdpath0/U109/QN (NAND2X0)                                     0.0855    0.0524     0.7295 f
  GCDdpath0/n172 (net)                          1       5.6647              0.0000     0.7295 f
  GCDdpath0/U64/IN2 (NAND2X1)                                     0.0855    0.0001 *   0.7296 f
  GCDdpath0/U64/QN (NAND2X1)                                      0.0494    0.0321     0.7617 r
  GCDdpath0/A_next[7] (net)                     1       1.7009              0.0000     0.7617 r
  GCDdpath0/A_reg_reg_7_/D (DFFARX1)                              0.0494    0.0000 *   0.7617 r
  data arrival time                                                                    0.7617

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_7_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0906     0.8094
  data required time                                                                   0.8094
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8094
  data arrival time                                                                   -0.7617
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0477


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0674    0.0003 *   0.2107 f
  GCDdpath0/U90/QN (NOR2X1)                                       0.0824    0.0450     0.2557 r
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2557 r
  GCDdpath0/U82/INP (INVX0)                                       0.0824    0.0000 *   0.2557 r
  GCDdpath0/U82/ZN (INVX0)                                        0.0501    0.0366     0.2923 f
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2923 f
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0501    0.0000 *   0.2923 f
  GCDdpath0/U40/QN (NOR2X0)                                       0.0606    0.0316     0.3240 r
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3240 r
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0606    0.0000 *   0.3240 r
  GCDdpath0/U39/QN (NOR2X0)                                       0.0686    0.0371     0.3610 f
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3610 f
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0686    0.0000 *   0.3611 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0399     0.4009 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.4009 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.4009 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4260 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4260 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4260 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4526 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4526 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4527 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4796 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4796 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4796 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5182 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5182 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5182 r
  A_lt_B (net)                                         11.7920              0.0000     0.5182 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5182 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5182 r
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0597    0.0000 *   0.5182 r
  GCDctrl0/U10/QN (NOR2X0)                                        0.0488    0.0341     0.5523 f
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5523 f
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5523 f
  n2 (net)                                              2.3709              0.0000     0.5523 f
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5523 f
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5523 f
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0488    0.0000 *   0.5523 f
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1105    0.1037     0.6561 f
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6561 f
  GCDdpath0/U180/IN2 (NOR2X0)                                     0.1105    0.0002 *   0.6562 f
  GCDdpath0/U180/QN (NOR2X0)                                      0.0603    0.0342     0.6904 r
  GCDdpath0/n112 (net)                          1       2.0017              0.0000     0.6904 r
  GCDdpath0/U65/IN1 (NAND2X0)                                     0.0603    0.0000 *   0.6904 r
  GCDdpath0/U65/QN (NAND2X0)                                      0.0519    0.0368     0.7273 f
  GCDdpath0/n126 (net)                          1       2.0199              0.0000     0.7273 f
  GCDdpath0/U66/IN1 (NAND2X0)                                     0.0519    0.0000 *   0.7273 f
  GCDdpath0/U66/QN (NAND2X0)                                      0.0557    0.0318     0.7590 r
  GCDdpath0/A_next[4] (net)                     1       1.7201              0.0000     0.7590 r
  GCDdpath0/A_reg_reg_4_/D (DFFARX1)                              0.0557    0.0000 *   0.7590 r
  data arrival time                                                                    0.7590

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_4_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0931     0.8069
  data required time                                                                   0.8069
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8069
  data arrival time                                                                   -0.7590
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0478


  Startpoint: GCDdpath0/B_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_5_/Q (DFFARX1)                              0.0654    0.2091     0.2091 f
  GCDdpath0/B_reg[5] (net)                      3      14.4834              0.0000     0.2091 f
  GCDdpath0/U83/IN2 (NOR2X1)                                      0.0654    0.0003 *   0.2093 f
  GCDdpath0/U83/QN (NOR2X1)                                       0.1022    0.0555     0.2648 r
  GCDdpath0/n146 (net)                          4      11.8342              0.0000     0.2648 r
  GCDdpath0/U33/INP (INVX0)                                       0.1022    0.0000 *   0.2649 r
  GCDdpath0/U33/ZN (INVX0)                                        0.0516    0.0362     0.3010 f
  GCDdpath0/n32 (net)                           1       3.6567              0.0000     0.3010 f
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0516    0.0000 *   0.3011 f
  GCDdpath0/U31/QN (NAND2X1)                                      0.0445    0.0278     0.3289 r
  GCDdpath0/n30 (net)                           1       3.5304              0.0000     0.3289 r
  GCDdpath0/U16/IN2 (NAND2X1)                                     0.0445    0.0000 *   0.3289 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0333     0.3621 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3621 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3623 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.3989 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.3989 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.3989 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4254 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4254 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4255 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4501 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4501 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4501 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.4942 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4942 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4942 f
  A_lt_B (net)                                         11.7920              0.0000     0.4942 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4942 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4942 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.4942 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5259 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5259 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5259 r
  n2 (net)                                              2.3709              0.0000     0.5259 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5259 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5259 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5259 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6291 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6291 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6291 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6680 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6680 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6688 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7015 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7015 r
  GCDdpath0/U130/IN1 (NAND2X1)                                    0.0592    0.0001 *   0.7015 r
  GCDdpath0/U130/QN (NAND2X1)                                     0.0371    0.0265     0.7280 f
  GCDdpath0/n284 (net)                          1       1.7978              0.0000     0.7280 f
  GCDdpath0/U129/IN2 (NAND2X0)                                    0.0371    0.0000 *   0.7280 f
  GCDdpath0/U129/QN (NAND2X0)                                     0.0502    0.0329     0.7609 r
  GCDdpath0/A_next[14] (net)                    1       1.8350              0.0000     0.7609 r
  GCDdpath0/A_reg_reg_14_/D (DFFARX1)                             0.0502    0.0000 *   0.7609 r
  data arrival time                                                                    0.7609

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_14_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0909     0.8091
  data required time                                                                   0.8091
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8091
  data arrival time                                                                   -0.7609
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0481


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0725    0.2136     0.2136 f
  GCDdpath0/B_reg[0] (net)                      3      17.2614              0.0000     0.2136 f
  GCDdpath0/U324/IN1 (NAND2X2)                                    0.0725    0.0002 *   0.2138 f
  GCDdpath0/U324/QN (NAND2X2)                                     0.0483    0.0285     0.2424 r
  GCDdpath0/n91 (net)                           2       8.6358              0.0000     0.2424 r
  GCDdpath0/U89/INP (INVX1)                                       0.0483    0.0001 *   0.2425 r
  GCDdpath0/U89/ZN (INVX1)                                        0.0344    0.0264     0.2689 f
  GCDdpath0/n80 (net)                           2       6.8627              0.0000     0.2689 f
  GCDdpath0/U43/IN1 (NAND2X1)                                     0.0344    0.0000 *   0.2689 f
  GCDdpath0/U43/QN (NAND2X1)                                      0.0502    0.0243     0.2932 r
  GCDdpath0/n43 (net)                           1       3.1645              0.0000     0.2932 r
  GCDdpath0/U42/IN1 (NAND2X1)                                     0.0502    0.0000 *   0.2932 r
  GCDdpath0/U42/QN (NAND2X1)                                      0.0457    0.0322     0.3254 f
  GCDdpath0/n42 (net)                           1       4.6977              0.0000     0.3254 f
  GCDdpath0/U41/IN2 (NAND2X1)                                     0.0457    0.0001 *   0.3254 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0296     0.3550 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3550 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3550 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3892 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3892 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3892 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4112 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4112 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4113 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4367 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4367 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4368 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4615 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4615 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4615 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5055 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5055 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5055 f
  A_lt_B (net)                                         11.7920              0.0000     0.5055 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5055 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5055 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5055 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5273 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5273 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5273 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5541 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5541 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5541 f
  n3 (net)                                              6.7834              0.0000     0.5541 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5542 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6476 f
  n4 (net)                                     52     169.0744              0.0000     0.6476 f
  U1/INP (INVX2)                                                  0.0574    0.0001 *   0.6478 f
  U1/ZN (INVX2)                                                   0.0655    0.0408     0.6886 r
  n5 (net)                                      8      30.4875              0.0000     0.6886 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (gcdGCDUnitDpath_W16)                0.0000     0.6886 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (net)           30.4875              0.0000     0.6886 r
  GCDdpath0/U262/IN1 (NAND3X0)                                    0.0655    0.0003 *   0.6889 r
  GCDdpath0/U262/QN (NAND3X0)                                     0.0725    0.0423     0.7312 f
  GCDdpath0/n96 (net)                           1       5.4317              0.0000     0.7312 f
  GCDdpath0/U78/IN2 (NAND2X1)                                     0.0725    0.0001 *   0.7312 f
  GCDdpath0/U78/QN (NAND2X1)                                      0.0469    0.0309     0.7621 r
  GCDdpath0/A_next[2] (net)                     1       1.8571              0.0000     0.7621 r
  GCDdpath0/A_reg_reg_2_/D (DFFARX1)                              0.0469    0.0000 *   0.7621 r
  data arrival time                                                                    0.7621

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0896     0.8104
  data required time                                                                   0.8104
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8104
  data arrival time                                                                   -0.7621
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0482


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/clk_gate_A_reg_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U98/IN2 (NOR2X2)                                      0.0735    0.0004 *   0.2147 f
  GCDdpath0/U98/QN (NOR2X2)                                       0.0716    0.0426     0.2573 r
  GCDdpath0/n184 (net)                          4      13.1386              0.0000     0.2573 r
  GCDdpath0/U13/INP (INVX1)                                       0.0716    0.0000 *   0.2573 r
  GCDdpath0/U13/ZN (INVX1)                                        0.0447    0.0329     0.2902 f
  GCDdpath0/n13 (net)                           2       8.5720              0.0000     0.2902 f
  GCDdpath0/U11/IN1 (NAND2X1)                                     0.0447    0.0001 *   0.2904 f
  GCDdpath0/U11/QN (NAND2X1)                                      0.0474    0.0268     0.3171 r
  GCDdpath0/n10 (net)                           1       3.5561              0.0000     0.3171 r
  GCDdpath0/U10/IN2 (NOR2X1)                                      0.0474    0.0000 *   0.3171 r
  GCDdpath0/U10/QN (NOR2X1)                                       0.0607    0.0467     0.3638 f
  GCDdpath0/n9 (net)                            1       6.8068              0.0000     0.3638 f
  GCDdpath0/U9/IN2 (NAND2X2)                                      0.0607    0.0001 *   0.3639 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0293     0.3933 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.3933 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.3933 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4187 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4187 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4188 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4435 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4435 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4435 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.4875 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4875 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4875 f
  A_lt_B (net)                                         11.7920              0.0000     0.4875 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4875 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4875 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.4876 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5093 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5093 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5094 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5362 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5362 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5362 f
  n3 (net)                                              6.7834              0.0000     0.5362 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5362 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6297 f
  n4 (net)                                     52     169.0744              0.0000     0.6297 f
  U1/INP (INVX2)                                                  0.0574    0.0001 *   0.6298 f
  U1/ZN (INVX2)                                                   0.0655    0.0408     0.6706 r
  n5 (net)                                      8      30.4875              0.0000     0.6706 r
  GCDctrl0/A_mux_sel_0__hfs_netlink_0 (gcdGCDUnitCtrl)                      0.0000     0.6706 r
  GCDctrl0/A_mux_sel_0__hfs_netlink_0 (net)            30.4875              0.0000     0.6706 r
  GCDctrl0/U7/IN1 (NAND2X1)                                       0.0655    0.0004 *   0.6710 r
  GCDctrl0/U7/QN (NAND2X1)                                        0.0546    0.0384     0.7094 f
  GCDctrl0/B_en (net)                           2       6.0556              0.0000     0.7094 f
  GCDctrl0/U23/IN1 (OR2X1)                                        0.0546    0.0001 *   0.7095 f
  GCDctrl0/U23/Q (OR2X1)                                          0.0257    0.0511     0.7605 f
  GCDctrl0/A_en (net)                           1       1.7522              0.0000     0.7605 f
  GCDctrl0/A_en (gcdGCDUnitCtrl)                                            0.0000     0.7605 f
  A_en (net)                                            1.7522              0.0000     0.7605 f
  GCDdpath0/A_en (gcdGCDUnitDpath_W16)                                      0.0000     0.7605 f
  GCDdpath0/A_en (net)                                  1.7522              0.0000     0.7605 f
  GCDdpath0/clk_gate_A_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_gcdGCDUnitDpath_W16_1)   0.0000   0.7605 f
  GCDdpath0/clk_gate_A_reg_reg/EN (net)                 1.7522              0.0000     0.7605 f
  GCDdpath0/clk_gate_A_reg_reg/latch/EN (CGLPPRX2)                0.0257    0.0000 *   0.7605 f
  data arrival time                                                                    0.7605

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/clk_gate_A_reg_reg/latch/CLK (CGLPPRX2)                         0.0000     0.9000 r
  clock gating setup time                                                  -0.0912     0.8088
  data required time                                                                   0.8088
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8088
  data arrival time                                                                   -0.7605
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0483


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U40/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0502     0.3130 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3130 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3130 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3490 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3490 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3490 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3841 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3841 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3841 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4061 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4061 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4062 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4316 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4316 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4317 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4564 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4564 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4564 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5004 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5004 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5004 f
  A_lt_B (net)                                         11.7920              0.0000     0.5004 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5004 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5004 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.5004 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5322 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5322 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5322 r
  n2 (net)                                              2.3709              0.0000     0.5322 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5322 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5322 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5322 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6353 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6353 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6354 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6743 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6743 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6751 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7077 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7077 r
  GCDdpath0/U136/IN1 (NAND2X1)                                    0.0592    0.0000 *   0.7078 r
  GCDdpath0/U136/QN (NAND2X1)                                     0.0435    0.0308     0.7385 f
  GCDdpath0/n220 (net)                          1       3.4916              0.0000     0.7385 f
  GCDdpath0/U135/IN2 (NAND2X1)                                    0.0435    0.0000 *   0.7386 f
  GCDdpath0/U135/QN (NAND2X1)                                     0.0392    0.0265     0.7651 r
  GCDdpath0/A_next[10] (net)                    1       1.9330              0.0000     0.7651 r
  GCDdpath0/A_reg_reg_10_/D (DFFARX1)                             0.0392    0.0000 *   0.7651 r
  data arrival time                                                                    0.7651

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_10_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0865     0.8135
  data required time                                                                   0.8135
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8135
  data arrival time                                                                   -0.7651
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0484


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0735    0.0003 *   0.2146 f
  GCDdpath0/U159/QN (NAND2X1)                                     0.1121    0.0675     0.2820 r
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2820 r
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1121    0.0003 *   0.2824 r
  GCDdpath0/U322/Q (AND2X1)                                       0.0364    0.0663     0.3487 r
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3487 r
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0364    0.0000 *   0.3487 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0327     0.3814 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3814 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3815 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.4182 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.4182 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.4182 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4446 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4446 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4447 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4694 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4694 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4694 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5134 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5134 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5134 f
  A_lt_B (net)                                         11.7920              0.0000     0.5134 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5134 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5134 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5135 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5352 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5352 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5353 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5621 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5621 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5621 f
  n3 (net)                                              6.7834              0.0000     0.5621 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5621 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6556 f
  n4 (net)                                     52     169.0744              0.0000     0.6556 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6556 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6556 f
  GCDdpath0/U179/IN1 (NAND2X0)                                    0.0574    0.0006 *   0.6561 f
  GCDdpath0/U179/QN (NAND2X0)                                     0.0620    0.0351     0.6912 r
  GCDdpath0/n111 (net)                          1       2.2302              0.0000     0.6912 r
  GCDdpath0/U65/IN2 (NAND2X0)                                     0.0620    0.0000 *   0.6912 r
  GCDdpath0/U65/QN (NAND2X0)                                      0.0519    0.0354     0.7265 f
  GCDdpath0/n126 (net)                          1       2.0199              0.0000     0.7265 f
  GCDdpath0/U66/IN1 (NAND2X0)                                     0.0519    0.0000 *   0.7265 f
  GCDdpath0/U66/QN (NAND2X0)                                      0.0557    0.0318     0.7583 r
  GCDdpath0/A_next[4] (net)                     1       1.7201              0.0000     0.7583 r
  GCDdpath0/A_reg_reg_4_/D (DFFARX1)                              0.0557    0.0000 *   0.7583 r
  data arrival time                                                                    0.7583

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_4_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0931     0.8069
  data required time                                                                   0.8069
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8069
  data arrival time                                                                   -0.7583
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0486


  Startpoint: GCDdpath0/A_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_12_/Q (DFFARX1)                             0.0459    0.1955     0.1955 f
  GCDdpath0/result_bits_data[12] (net)          3       6.8933              0.0000     0.1955 f
  GCDdpath0/U84/IN2 (NOR2X1)                                      0.0459    0.0000 *   0.1955 f
  GCDdpath0/U84/QN (NOR2X1)                                       0.1071    0.0572     0.2527 r
  GCDdpath0/n260 (net)                          4      13.3526              0.0000     0.2527 r
  GCDdpath0/U95/IN1 (NOR2X2)                                      0.1071    0.0000 *   0.2527 r
  GCDdpath0/U95/QN (NOR2X2)                                       0.0673    0.0495     0.3022 f
  GCDdpath0/n287 (net)                          5      13.6094              0.0000     0.3022 f
  GCDdpath0/U37/IN1 (NAND4X0)                                     0.0673    0.0001 *   0.3023 f
  GCDdpath0/U37/QN (NAND4X0)                                      0.0793    0.0401     0.3425 r
  GCDdpath0/n37 (net)                           1       2.5849              0.0000     0.3425 r
  GCDdpath0/U26/IN1 (NOR2X0)                                      0.0793    0.0000 *   0.3425 r
  GCDdpath0/U26/QN (NOR2X0)                                       0.0505    0.0399     0.3823 f
  GCDdpath0/n25 (net)                           1       3.0538              0.0000     0.3823 f
  GCDdpath0/U4/IN1 (NAND2X1)                                      0.0505    0.0000 *   0.3823 f
  GCDdpath0/U4/QN (NAND2X1)                                       0.0554    0.0342     0.4166 r
  GCDdpath0/n3 (net)                            1       6.3940              0.0000     0.4166 r
  GCDdpath0/U3/IN2 (NOR2X2)                                       0.0554    0.0000 *   0.4166 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0388     0.4555 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4555 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4555 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.4941 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4941 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4941 r
  A_lt_B (net)                                         11.7920              0.0000     0.4941 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4941 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4941 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4941 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5171 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5171 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5171 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5414 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5414 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5414 r
  n3 (net)                                              6.7834              0.0000     0.5414 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6360 r
  n4 (net)                                     52     169.0744              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6360 r
  GCDdpath0/U200/IN1 (NOR2X0)                                     0.0626    0.0025 *   0.6385 r
  GCDdpath0/U200/QN (NOR2X0)                                      0.0407    0.0348     0.6732 f
  GCDdpath0/n85 (net)                           1       2.3857              0.0000     0.6732 f
  GCDdpath0/U55/IN1 (NOR2X0)                                      0.0407    0.0000 *   0.6732 f
  GCDdpath0/U55/QN (NOR2X0)                                       0.0687    0.0325     0.7057 r
  GCDdpath0/n88 (net)                           1       3.1640              0.0000     0.7057 r
  GCDdpath0/U77/IN1 (NAND2X1)                                     0.0687    0.0000 *   0.7058 r
  GCDdpath0/U77/QN (NAND2X1)                                      0.0465    0.0326     0.7383 f
  GCDdpath0/n97 (net)                           1       3.6720              0.0000     0.7383 f
  GCDdpath0/U78/IN1 (NAND2X1)                                     0.0465    0.0000 *   0.7383 f
  GCDdpath0/U78/QN (NAND2X1)                                      0.0469    0.0232     0.7616 r
  GCDdpath0/A_next[2] (net)                     1       1.8571              0.0000     0.7616 r
  GCDdpath0/A_reg_reg_2_/D (DFFARX1)                              0.0469    0.0000 *   0.7616 r
  data arrival time                                                                    0.7616

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0896     0.8104
  data required time                                                                   0.8104
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8104
  data arrival time                                                                   -0.7616
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0488


  Startpoint: GCDdpath0/A_reg_reg_8_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_8_/Q (DFFARX1)                              0.0467    0.1962     0.1962 f
  GCDdpath0/result_bits_data[8] (net)           3       7.2202              0.0000     0.1962 f
  GCDdpath0/U157/IN2 (NAND2X1)                                    0.0467    0.0000 *   0.1962 f
  GCDdpath0/U157/QN (NAND2X1)                                     0.0622    0.0396     0.2358 r
  GCDdpath0/n213 (net)                          3       7.8500              0.0000     0.2358 r
  GCDdpath0/U183/INP (INVX0)                                      0.0622    0.0000 *   0.2358 r
  GCDdpath0/U183/ZN (INVX0)                                       0.0482    0.0365     0.2723 f
  GCDdpath0/n192 (net)                          2       5.1934              0.0000     0.2723 f
  GCDdpath0/U48/IN1 (NOR2X0)                                      0.0482    0.0000 *   0.2723 f
  GCDdpath0/U48/QN (NOR2X0)                                       0.0651    0.0354     0.3077 r
  GCDdpath0/n48 (net)                           1       3.5505              0.0000     0.3077 r
  GCDdpath0/U47/IN2 (NOR2X1)                                      0.0651    0.0000 *   0.3077 r
  GCDdpath0/U47/QN (NOR2X1)                                       0.0535    0.0433     0.3510 f
  GCDdpath0/n47 (net)                           1       3.8117              0.0000     0.3510 f
  GCDdpath0/U46/INP (INVX1)                                       0.0535    0.0000 *   0.3510 f
  GCDdpath0/U46/ZN (INVX1)                                        0.0320    0.0196     0.3706 r
  GCDdpath0/n46 (net)                           1       3.2868              0.0000     0.3706 r
  GCDdpath0/U19/IN1 (NAND2X1)                                     0.0320    0.0000 *   0.3706 r
  GCDdpath0/U19/QN (NAND2X1)                                      0.0482    0.0300     0.4005 f
  GCDdpath0/n19 (net)                           1       5.2087              0.0000     0.4005 f
  GCDdpath0/U7/IN2 (NAND2X1)                                      0.0482    0.0001 *   0.4006 f
  GCDdpath0/U7/QN (NAND2X1)                                       0.0550    0.0357     0.4363 r
  GCDdpath0/n6 (net)                            1       5.8121              0.0000     0.4363 r
  GCDdpath0/U6/IN2 (NAND2X2)                                      0.0550    0.0000 *   0.4363 r
  GCDdpath0/U6/QN (NAND2X2)                                       0.0332    0.0260     0.4623 f
  GCDdpath0/n5 (net)                            1       6.9756              0.0000     0.4623 f
  GCDdpath0/U2/IN1 (NOR2X2)                                       0.0332    0.0001 *   0.4624 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0316     0.4940 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4940 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4940 r
  A_lt_B (net)                                         11.7920              0.0000     0.4940 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4940 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4940 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4940 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5170 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5170 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5170 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5413 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5413 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5413 r
  n3 (net)                                              6.7834              0.0000     0.5413 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6359 r
  n4 (net)                                     52     169.0744              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6359 r
  GCDdpath0/U200/IN1 (NOR2X0)                                     0.0626    0.0025 *   0.6384 r
  GCDdpath0/U200/QN (NOR2X0)                                      0.0407    0.0348     0.6732 f
  GCDdpath0/n85 (net)                           1       2.3857              0.0000     0.6732 f
  GCDdpath0/U55/IN1 (NOR2X0)                                      0.0407    0.0000 *   0.6732 f
  GCDdpath0/U55/QN (NOR2X0)                                       0.0687    0.0325     0.7057 r
  GCDdpath0/n88 (net)                           1       3.1640              0.0000     0.7057 r
  GCDdpath0/U77/IN1 (NAND2X1)                                     0.0687    0.0000 *   0.7057 r
  GCDdpath0/U77/QN (NAND2X1)                                      0.0465    0.0326     0.7383 f
  GCDdpath0/n97 (net)                           1       3.6720              0.0000     0.7383 f
  GCDdpath0/U78/IN1 (NAND2X1)                                     0.0465    0.0000 *   0.7383 f
  GCDdpath0/U78/QN (NAND2X1)                                      0.0469    0.0232     0.7615 r
  GCDdpath0/A_next[2] (net)                     1       1.8571              0.0000     0.7615 r
  GCDdpath0/A_reg_reg_2_/D (DFFARX1)                              0.0469    0.0000 *   0.7615 r
  data arrival time                                                                    0.7615

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0896     0.8104
  data required time                                                                   0.8104
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8104
  data arrival time                                                                   -0.7615
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0489


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0674    0.0003 *   0.2107 f
  GCDdpath0/U90/QN (NOR2X1)                                       0.0824    0.0450     0.2557 r
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2557 r
  GCDdpath0/U82/INP (INVX0)                                       0.0824    0.0000 *   0.2557 r
  GCDdpath0/U82/ZN (INVX0)                                        0.0501    0.0366     0.2923 f
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2923 f
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0501    0.0000 *   0.2923 f
  GCDdpath0/U40/QN (NOR2X0)                                       0.0606    0.0316     0.3240 r
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3240 r
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0606    0.0000 *   0.3240 r
  GCDdpath0/U39/QN (NOR2X0)                                       0.0686    0.0371     0.3610 f
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3610 f
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0686    0.0000 *   0.3611 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0399     0.4009 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.4009 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.4009 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4260 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4260 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4260 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4526 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4526 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4527 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4796 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4796 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4796 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5182 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5182 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5182 r
  A_lt_B (net)                                         11.7920              0.0000     0.5182 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5182 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5182 r
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0597    0.0000 *   0.5182 r
  GCDctrl0/U10/QN (NOR2X0)                                        0.0488    0.0341     0.5523 f
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5523 f
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5523 f
  n2 (net)                                              2.3709              0.0000     0.5523 f
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5523 f
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5523 f
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0488    0.0000 *   0.5523 f
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1105    0.1037     0.6561 f
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6561 f
  GCDdpath0/U51/IN2 (NOR2X0)                                      0.1105    0.0004 *   0.6564 f
  GCDdpath0/U51/QN (NOR2X0)                                       0.0596    0.0338     0.6902 r
  GCDdpath0/n79 (net)                           1       1.9050              0.0000     0.6902 r
  GCDdpath0/U69/IN1 (NAND2X0)                                     0.0596    0.0000 *   0.6902 r
  GCDdpath0/U69/QN (NAND2X0)                                      0.0512    0.0363     0.7266 f
  GCDdpath0/n84 (net)                           1       1.9475              0.0000     0.7266 f
  GCDdpath0/U70/IN1 (NAND2X0)                                     0.0512    0.0000 *   0.7266 f
  GCDdpath0/U70/QN (NAND2X0)                                      0.0548    0.0316     0.7582 r
  GCDdpath0/A_next[1] (net)                     1       1.7150              0.0000     0.7582 r
  GCDdpath0/A_reg_reg_1_/D (DFFARX1)                              0.0548    0.0000 *   0.7582 r
  data arrival time                                                                    0.7582

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_1_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0928     0.8072
  data required time                                                                   0.8072
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8072
  data arrival time                                                                   -0.7582
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0490


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0725    0.2136     0.2136 f
  GCDdpath0/B_reg[0] (net)                      3      17.2614              0.0000     0.2136 f
  GCDdpath0/U324/IN1 (NAND2X2)                                    0.0725    0.0002 *   0.2138 f
  GCDdpath0/U324/QN (NAND2X2)                                     0.0483    0.0285     0.2424 r
  GCDdpath0/n91 (net)                           2       8.6358              0.0000     0.2424 r
  GCDdpath0/U89/INP (INVX1)                                       0.0483    0.0001 *   0.2425 r
  GCDdpath0/U89/ZN (INVX1)                                        0.0344    0.0264     0.2689 f
  GCDdpath0/n80 (net)                           2       6.8627              0.0000     0.2689 f
  GCDdpath0/U43/IN1 (NAND2X1)                                     0.0344    0.0000 *   0.2689 f
  GCDdpath0/U43/QN (NAND2X1)                                      0.0502    0.0243     0.2932 r
  GCDdpath0/n43 (net)                           1       3.1645              0.0000     0.2932 r
  GCDdpath0/U42/IN1 (NAND2X1)                                     0.0502    0.0000 *   0.2932 r
  GCDdpath0/U42/QN (NAND2X1)                                      0.0457    0.0322     0.3254 f
  GCDdpath0/n42 (net)                           1       4.6977              0.0000     0.3254 f
  GCDdpath0/U41/IN2 (NAND2X1)                                     0.0457    0.0001 *   0.3254 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0296     0.3550 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3550 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3550 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3892 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3892 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3892 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4112 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4112 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4113 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4367 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4367 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4368 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4615 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4615 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4615 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5055 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5055 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5055 f
  A_lt_B (net)                                         11.7920              0.0000     0.5055 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5055 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5055 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5055 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5273 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5273 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5273 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5541 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5541 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5541 f
  n3 (net)                                              6.7834              0.0000     0.5541 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5542 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6476 f
  n4 (net)                                     52     169.0744              0.0000     0.6476 f
  U1/INP (INVX2)                                                  0.0574    0.0001 *   0.6478 f
  U1/ZN (INVX2)                                                   0.0655    0.0408     0.6886 r
  n5 (net)                                      8      30.4875              0.0000     0.6886 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (gcdGCDUnitDpath_W16)                0.0000     0.6886 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (net)           30.4875              0.0000     0.6886 r
  GCDdpath0/U265/IN1 (NAND3X0)                                    0.0655    0.0002 *   0.6888 r
  GCDdpath0/U265/QN (NAND3X0)                                     0.0715    0.0417     0.7305 f
  GCDdpath0/n107 (net)                          1       5.2433              0.0000     0.7305 f
  GCDdpath0/U80/IN2 (NAND2X1)                                     0.0715    0.0001 *   0.7306 f
  GCDdpath0/U80/QN (NAND2X1)                                      0.0467    0.0307     0.7613 r
  GCDdpath0/A_next[3] (net)                     1       1.8493              0.0000     0.7613 r
  GCDdpath0/A_reg_reg_3_/D (DFFARX1)                              0.0467    0.0000 *   0.7613 r
  data arrival time                                                                    0.7613

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_3_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0895     0.8105
  data required time                                                                   0.8105
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8105
  data arrival time                                                                   -0.7613
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0492


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0735    0.0003 *   0.2146 f
  GCDdpath0/U159/QN (NAND2X1)                                     0.1121    0.0675     0.2820 r
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2820 r
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1121    0.0003 *   0.2824 r
  GCDdpath0/U322/Q (AND2X1)                                       0.0364    0.0663     0.3487 r
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3487 r
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0364    0.0000 *   0.3487 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0327     0.3814 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3814 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3815 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.4182 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.4182 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.4182 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4446 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4446 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4447 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4694 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4694 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4694 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5134 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5134 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5134 f
  A_lt_B (net)                                         11.7920              0.0000     0.5134 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5134 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5134 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5135 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5352 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5352 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5353 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5621 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5621 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5621 f
  n3 (net)                                              6.7834              0.0000     0.5621 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5621 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6556 f
  n4 (net)                                     52     169.0744              0.0000     0.6556 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6556 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6556 f
  GCDdpath0/U187/IN1 (NOR2X0)                                     0.0574    0.0009 *   0.6565 f
  GCDdpath0/U187/QN (NOR2X0)                                      0.0577    0.0321     0.6886 r
  GCDdpath0/n76 (net)                           1       2.4337              0.0000     0.6886 r
  GCDdpath0/U51/IN1 (NOR2X0)                                      0.0577    0.0000 *   0.6886 r
  GCDdpath0/U51/QN (NOR2X0)                                       0.0636    0.0319     0.7205 f
  GCDdpath0/n79 (net)                           1       1.9050              0.0000     0.7205 f
  GCDdpath0/U69/IN1 (NAND2X0)                                     0.0636    0.0000 *   0.7205 f
  GCDdpath0/U69/QN (NAND2X0)                                      0.0550    0.0350     0.7555 r
  GCDdpath0/n84 (net)                           1       1.9475              0.0000     0.7555 r
  GCDdpath0/U70/IN1 (NAND2X0)                                     0.0550    0.0000 *   0.7555 r
  GCDdpath0/U70/QN (NAND2X0)                                      0.0483    0.0344     0.7898 f
  GCDdpath0/A_next[1] (net)                     1       1.7150              0.0000     0.7898 f
  GCDdpath0/A_reg_reg_1_/D (DFFARX1)                              0.0483    0.0000 *   0.7898 f
  data arrival time                                                                    0.7898

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_1_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0609     0.8391
  data required time                                                                   0.8391
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8391
  data arrival time                                                                   -0.7898
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0493


  Startpoint: GCDdpath0/A_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_12_/Q (DFFARX1)                             0.0459    0.1955     0.1955 f
  GCDdpath0/result_bits_data[12] (net)          3       6.8933              0.0000     0.1955 f
  GCDdpath0/U84/IN2 (NOR2X1)                                      0.0459    0.0000 *   0.1955 f
  GCDdpath0/U84/QN (NOR2X1)                                       0.1071    0.0572     0.2527 r
  GCDdpath0/n260 (net)                          4      13.3526              0.0000     0.2527 r
  GCDdpath0/U95/IN1 (NOR2X2)                                      0.1071    0.0000 *   0.2527 r
  GCDdpath0/U95/QN (NOR2X2)                                       0.0673    0.0495     0.3022 f
  GCDdpath0/n287 (net)                          5      13.6094              0.0000     0.3022 f
  GCDdpath0/U37/IN1 (NAND4X0)                                     0.0673    0.0001 *   0.3023 f
  GCDdpath0/U37/QN (NAND4X0)                                      0.0793    0.0401     0.3425 r
  GCDdpath0/n37 (net)                           1       2.5849              0.0000     0.3425 r
  GCDdpath0/U26/IN1 (NOR2X0)                                      0.0793    0.0000 *   0.3425 r
  GCDdpath0/U26/QN (NOR2X0)                                       0.0505    0.0399     0.3823 f
  GCDdpath0/n25 (net)                           1       3.0538              0.0000     0.3823 f
  GCDdpath0/U4/IN1 (NAND2X1)                                      0.0505    0.0000 *   0.3823 f
  GCDdpath0/U4/QN (NAND2X1)                                       0.0554    0.0342     0.4166 r
  GCDdpath0/n3 (net)                            1       6.3940              0.0000     0.4166 r
  GCDdpath0/U3/IN2 (NOR2X2)                                       0.0554    0.0000 *   0.4166 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0388     0.4555 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4555 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4555 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.4941 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4941 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4941 r
  A_lt_B (net)                                         11.7920              0.0000     0.4941 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4941 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4941 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4941 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5171 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5171 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5171 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5414 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5414 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5414 r
  n3 (net)                                              6.7834              0.0000     0.5414 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6360 r
  n4 (net)                                     52     169.0744              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6360 r
  GCDdpath0/U190/IN1 (NOR2X0)                                     0.0626    0.0019 *   0.6379 r
  GCDdpath0/U190/QN (NOR2X0)                                      0.0416    0.0353     0.6732 f
  GCDdpath0/n127 (net)                          1       2.5269              0.0000     0.6732 f
  GCDdpath0/U52/IN1 (NOR2X0)                                      0.0416    0.0000 *   0.6732 f
  GCDdpath0/U52/QN (NOR2X0)                                       0.0706    0.0337     0.7070 r
  GCDdpath0/n130 (net)                          1       3.4287              0.0000     0.7070 r
  GCDdpath0/U71/IN1 (NAND2X1)                                     0.0706    0.0000 *   0.7070 r
  GCDdpath0/U71/QN (NAND2X1)                                      0.0442    0.0309     0.7378 f
  GCDdpath0/n136 (net)                          1       2.9565              0.0000     0.7378 f
  GCDdpath0/U72/IN1 (NAND2X1)                                     0.0442    0.0000 *   0.7378 f
  GCDdpath0/U72/QN (NAND2X1)                                      0.0463    0.0235     0.7613 r
  GCDdpath0/A_next[5] (net)                     1       2.1165              0.0000     0.7613 r
  GCDdpath0/A_reg_reg_5_/D (DFFARX1)                              0.0463    0.0000 *   0.7613 r
  data arrival time                                                                    0.7613

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_5_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0894     0.8106
  data required time                                                                   0.8106
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8106
  data arrival time                                                                   -0.7613
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0493


  Startpoint: GCDdpath0/A_reg_reg_8_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_8_/Q (DFFARX1)                              0.0467    0.1962     0.1962 f
  GCDdpath0/result_bits_data[8] (net)           3       7.2202              0.0000     0.1962 f
  GCDdpath0/U157/IN2 (NAND2X1)                                    0.0467    0.0000 *   0.1962 f
  GCDdpath0/U157/QN (NAND2X1)                                     0.0622    0.0396     0.2358 r
  GCDdpath0/n213 (net)                          3       7.8500              0.0000     0.2358 r
  GCDdpath0/U183/INP (INVX0)                                      0.0622    0.0000 *   0.2358 r
  GCDdpath0/U183/ZN (INVX0)                                       0.0482    0.0365     0.2723 f
  GCDdpath0/n192 (net)                          2       5.1934              0.0000     0.2723 f
  GCDdpath0/U48/IN1 (NOR2X0)                                      0.0482    0.0000 *   0.2723 f
  GCDdpath0/U48/QN (NOR2X0)                                       0.0651    0.0354     0.3077 r
  GCDdpath0/n48 (net)                           1       3.5505              0.0000     0.3077 r
  GCDdpath0/U47/IN2 (NOR2X1)                                      0.0651    0.0000 *   0.3077 r
  GCDdpath0/U47/QN (NOR2X1)                                       0.0535    0.0433     0.3510 f
  GCDdpath0/n47 (net)                           1       3.8117              0.0000     0.3510 f
  GCDdpath0/U46/INP (INVX1)                                       0.0535    0.0000 *   0.3510 f
  GCDdpath0/U46/ZN (INVX1)                                        0.0320    0.0196     0.3706 r
  GCDdpath0/n46 (net)                           1       3.2868              0.0000     0.3706 r
  GCDdpath0/U19/IN1 (NAND2X1)                                     0.0320    0.0000 *   0.3706 r
  GCDdpath0/U19/QN (NAND2X1)                                      0.0482    0.0300     0.4005 f
  GCDdpath0/n19 (net)                           1       5.2087              0.0000     0.4005 f
  GCDdpath0/U7/IN2 (NAND2X1)                                      0.0482    0.0001 *   0.4006 f
  GCDdpath0/U7/QN (NAND2X1)                                       0.0550    0.0357     0.4363 r
  GCDdpath0/n6 (net)                            1       5.8121              0.0000     0.4363 r
  GCDdpath0/U6/IN2 (NAND2X2)                                      0.0550    0.0000 *   0.4363 r
  GCDdpath0/U6/QN (NAND2X2)                                       0.0332    0.0260     0.4623 f
  GCDdpath0/n5 (net)                            1       6.9756              0.0000     0.4623 f
  GCDdpath0/U2/IN1 (NOR2X2)                                       0.0332    0.0001 *   0.4624 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0316     0.4940 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4940 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4940 r
  A_lt_B (net)                                         11.7920              0.0000     0.4940 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4940 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4940 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4940 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5170 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5170 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5170 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5413 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5413 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5413 r
  n3 (net)                                              6.7834              0.0000     0.5413 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6359 r
  n4 (net)                                     52     169.0744              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6359 r
  GCDdpath0/U190/IN1 (NOR2X0)                                     0.0626    0.0019 *   0.6378 r
  GCDdpath0/U190/QN (NOR2X0)                                      0.0416    0.0353     0.6732 f
  GCDdpath0/n127 (net)                          1       2.5269              0.0000     0.6732 f
  GCDdpath0/U52/IN1 (NOR2X0)                                      0.0416    0.0000 *   0.6732 f
  GCDdpath0/U52/QN (NOR2X0)                                       0.0706    0.0337     0.7069 r
  GCDdpath0/n130 (net)                          1       3.4287              0.0000     0.7069 r
  GCDdpath0/U71/IN1 (NAND2X1)                                     0.0706    0.0000 *   0.7069 r
  GCDdpath0/U71/QN (NAND2X1)                                      0.0442    0.0309     0.7378 f
  GCDdpath0/n136 (net)                          1       2.9565              0.0000     0.7378 f
  GCDdpath0/U72/IN1 (NAND2X1)                                     0.0442    0.0000 *   0.7378 f
  GCDdpath0/U72/QN (NAND2X1)                                      0.0463    0.0235     0.7613 r
  GCDdpath0/A_next[5] (net)                     1       2.1165              0.0000     0.7613 r
  GCDdpath0/A_reg_reg_5_/D (DFFARX1)                              0.0463    0.0000 *   0.7613 r
  data arrival time                                                                    0.7613

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_5_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0894     0.8106
  data required time                                                                   0.8106
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8106
  data arrival time                                                                   -0.7613
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0494


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U40/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0502     0.3130 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3130 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3130 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3490 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3490 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3490 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3841 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3841 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3841 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4061 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4061 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4062 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4316 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4316 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4317 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4564 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4564 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4564 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5004 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5004 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5004 f
  A_lt_B (net)                                         11.7920              0.0000     0.5004 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5004 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5004 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5005 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5222 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5222 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5222 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5491 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5491 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5491 f
  n3 (net)                                              6.7834              0.0000     0.5491 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5491 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6426 f
  n4 (net)                                     52     169.0744              0.0000     0.6426 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6426 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6426 f
  GCDdpath0/U170/IN1 (NOR2X0)                                     0.0574    0.0012 *   0.6437 f
  GCDdpath0/U170/QN (NOR2X0)                                      0.0568    0.0315     0.6753 r
  GCDdpath0/n171 (net)                          1       2.3007              0.0000     0.6753 r
  GCDdpath0/U109/IN1 (NAND2X0)                                    0.0568    0.0000 *   0.6753 r
  GCDdpath0/U109/QN (NAND2X0)                                     0.0855    0.0524     0.7277 f
  GCDdpath0/n172 (net)                          1       5.6647              0.0000     0.7277 f
  GCDdpath0/U64/IN2 (NAND2X1)                                     0.0855    0.0001 *   0.7278 f
  GCDdpath0/U64/QN (NAND2X1)                                      0.0494    0.0321     0.7599 r
  GCDdpath0/A_next[7] (net)                     1       1.7009              0.0000     0.7599 r
  GCDdpath0/A_reg_reg_7_/D (DFFARX1)                              0.0494    0.0000 *   0.7599 r
  data arrival time                                                                    0.7599

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_7_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0906     0.8094
  data required time                                                                   0.8094
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8094
  data arrival time                                                                   -0.7599
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0495


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0750    0.1920     0.1920 r
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.1920 r
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0750    0.0003 *   0.1923 r
  GCDdpath0/U90/QN (NOR2X1)                                       0.0714    0.0558     0.2482 f
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2482 f
  GCDdpath0/U82/INP (INVX0)                                       0.0714    0.0000 *   0.2482 f
  GCDdpath0/U82/ZN (INVX0)                                        0.0550    0.0342     0.2824 r
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2824 r
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0550    0.0000 *   0.2824 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0340     0.3164 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3164 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3164 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3524 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3524 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3524 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3875 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3875 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3875 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4096 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4096 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4096 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4351 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4351 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4351 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4598 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4598 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4598 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5038 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5038 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5038 f
  A_lt_B (net)                                         11.7920              0.0000     0.5038 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5038 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5038 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5039 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5256 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5256 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5257 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5525 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5525 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5525 f
  n3 (net)                                              6.7834              0.0000     0.5525 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5525 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6460 f
  n4 (net)                                     52     169.0744              0.0000     0.6460 f
  U1/INP (INVX2)                                                  0.0574    0.0001 *   0.6461 f
  U1/ZN (INVX2)                                                   0.0655    0.0408     0.6869 r
  n5 (net)                                      8      30.4875              0.0000     0.6869 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (gcdGCDUnitDpath_W16)                0.0000     0.6869 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (net)           30.4875              0.0000     0.6869 r
  GCDdpath0/U262/IN1 (NAND3X0)                                    0.0655    0.0003 *   0.6872 r
  GCDdpath0/U262/QN (NAND3X0)                                     0.0725    0.0423     0.7295 f
  GCDdpath0/n96 (net)                           1       5.4317              0.0000     0.7295 f
  GCDdpath0/U78/IN2 (NAND2X1)                                     0.0725    0.0001 *   0.7296 f
  GCDdpath0/U78/QN (NAND2X1)                                      0.0469    0.0309     0.7605 r
  GCDdpath0/A_next[2] (net)                     1       1.8571              0.0000     0.7605 r
  GCDdpath0/A_reg_reg_2_/D (DFFARX1)                              0.0469    0.0000 *   0.7605 r
  data arrival time                                                                    0.7605

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0896     0.8104
  data required time                                                                   0.8104
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8104
  data arrival time                                                                   -0.7605
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0499


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_13_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U44/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U44/QN (NOR2X0)                                       0.0677    0.0528     0.3156 f
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3156 f
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0677    0.0000 *   0.3156 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0294     0.3449 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3449 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3450 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3791 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3791 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3791 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4011 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4011 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4012 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4266 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4266 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4267 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4514 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4514 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4514 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.4954 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.7920              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4954 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.4954 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5272 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5272 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5272 r
  n2 (net)                                              2.3709              0.0000     0.5272 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5272 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5272 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5272 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6303 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6303 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6304 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6693 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6693 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6701 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7027 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7027 r
  GCDdpath0/U126/IN1 (NAND2X1)                                    0.0592    0.0000 *   0.7028 r
  GCDdpath0/U126/QN (NAND2X1)                                     0.0435    0.0308     0.7336 f
  GCDdpath0/n267 (net)                          1       3.5072              0.0000     0.7336 f
  GCDdpath0/U125/IN2 (NAND2X1)                                    0.0435    0.0000 *   0.7336 f
  GCDdpath0/U125/QN (NAND2X1)                                     0.0425    0.0284     0.7620 r
  GCDdpath0/A_next[13] (net)                    1       2.8266              0.0000     0.7620 r
  GCDdpath0/A_reg_reg_13_/D (DFFARX1)                             0.0425    0.0000 *   0.7620 r
  data arrival time                                                                    0.7620

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_13_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0879     0.8121
  data required time                                                                   0.8121
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8121
  data arrival time                                                                   -0.7620
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0501


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0735    0.0003 *   0.2146 f
  GCDdpath0/U159/QN (NAND2X1)                                     0.1121    0.0675     0.2820 r
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2820 r
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1121    0.0003 *   0.2824 r
  GCDdpath0/U322/Q (AND2X1)                                       0.0364    0.0663     0.3487 r
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3487 r
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0364    0.0000 *   0.3487 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0327     0.3814 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3814 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3815 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.4182 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.4182 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.4182 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4446 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4446 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4447 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4694 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4694 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4694 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5134 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5134 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5134 f
  A_lt_B (net)                                         11.7920              0.0000     0.5134 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5134 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5134 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5135 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5352 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5352 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5353 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5621 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5621 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5621 f
  n3 (net)                                              6.7834              0.0000     0.5621 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5621 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6556 f
  n4 (net)                                     52     169.0744              0.0000     0.6556 f
  U1/INP (INVX2)                                                  0.0574    0.0001 *   0.6557 f
  U1/ZN (INVX2)                                                   0.0655    0.0408     0.6965 r
  n5 (net)                                      8      30.4875              0.0000     0.6965 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (gcdGCDUnitDpath_W16)                0.0000     0.6965 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (net)           30.4875              0.0000     0.6965 r
  GCDdpath0/U273/IN1 (NAND3X0)                                    0.0655    0.0003 *   0.6968 r
  GCDdpath0/U273/QN (NAND3X0)                                     0.0613    0.0355     0.7323 f
  GCDdpath0/n152 (net)                          1       3.2342              0.0000     0.7323 f
  GCDdpath0/U74/IN2 (NAND2X1)                                     0.0613    0.0000 *   0.7323 f
  GCDdpath0/U74/QN (NAND2X1)                                      0.0438    0.0292     0.7615 r
  GCDdpath0/A_next[6] (net)                     1       1.7671              0.0000     0.7615 r
  GCDdpath0/A_reg_reg_6_/D (DFFARX1)                              0.0438    0.0000 *   0.7615 r
  data arrival time                                                                    0.7615

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_6_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0884     0.8116
  data required time                                                                   0.8116
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8116
  data arrival time                                                                   -0.7615
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0502


  Startpoint: GCDdpath0/A_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_8_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_12_/Q (DFFARX1)                             0.0459    0.1955     0.1955 f
  GCDdpath0/result_bits_data[12] (net)          3       6.8933              0.0000     0.1955 f
  GCDdpath0/U84/IN2 (NOR2X1)                                      0.0459    0.0000 *   0.1955 f
  GCDdpath0/U84/QN (NOR2X1)                                       0.1071    0.0572     0.2527 r
  GCDdpath0/n260 (net)                          4      13.3526              0.0000     0.2527 r
  GCDdpath0/U95/IN1 (NOR2X2)                                      0.1071    0.0000 *   0.2527 r
  GCDdpath0/U95/QN (NOR2X2)                                       0.0673    0.0495     0.3022 f
  GCDdpath0/n287 (net)                          5      13.6094              0.0000     0.3022 f
  GCDdpath0/U37/IN1 (NAND4X0)                                     0.0673    0.0001 *   0.3023 f
  GCDdpath0/U37/QN (NAND4X0)                                      0.0793    0.0401     0.3425 r
  GCDdpath0/n37 (net)                           1       2.5849              0.0000     0.3425 r
  GCDdpath0/U26/IN1 (NOR2X0)                                      0.0793    0.0000 *   0.3425 r
  GCDdpath0/U26/QN (NOR2X0)                                       0.0505    0.0399     0.3823 f
  GCDdpath0/n25 (net)                           1       3.0538              0.0000     0.3823 f
  GCDdpath0/U4/IN1 (NAND2X1)                                      0.0505    0.0000 *   0.3823 f
  GCDdpath0/U4/QN (NAND2X1)                                       0.0554    0.0342     0.4166 r
  GCDdpath0/n3 (net)                            1       6.3940              0.0000     0.4166 r
  GCDdpath0/U3/IN2 (NOR2X2)                                       0.0554    0.0000 *   0.4166 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0388     0.4555 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4555 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4555 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.4941 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4941 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4941 r
  A_lt_B (net)                                         11.7920              0.0000     0.4941 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4941 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4941 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4941 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5171 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5171 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5171 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5414 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5414 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5414 r
  n3 (net)                                              6.7834              0.0000     0.5414 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6360 r
  n4 (net)                                     52     169.0744              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6360 r
  GCDdpath0/U185/IN1 (NOR2X0)                                     0.0626    0.0018 *   0.6377 r
  GCDdpath0/U185/QN (NOR2X0)                                      0.0419    0.0355     0.6732 f
  GCDdpath0/n174 (net)                          1       2.5680              0.0000     0.6732 f
  GCDdpath0/U50/IN1 (NOR2X0)                                      0.0419    0.0000 *   0.6732 f
  GCDdpath0/U50/QN (NOR2X0)                                       0.0701    0.0335     0.7067 r
  GCDdpath0/n177 (net)                          1       3.3610              0.0000     0.7067 r
  GCDdpath0/U67/IN1 (NAND2X1)                                     0.0701    0.0000 *   0.7067 r
  GCDdpath0/U67/QN (NAND2X1)                                      0.0442    0.0308     0.7376 f
  GCDdpath0/n197 (net)                          1       2.9671              0.0000     0.7376 f
  GCDdpath0/U68/IN1 (NAND2X1)                                     0.0442    0.0000 *   0.7376 f
  GCDdpath0/U68/QN (NAND2X1)                                      0.0449    0.0229     0.7605 r
  GCDdpath0/A_next[8] (net)                     1       1.8378              0.0000     0.7605 r
  GCDdpath0/A_reg_reg_8_/D (DFFARX1)                              0.0449    0.0000 *   0.7605 r
  data arrival time                                                                    0.7605

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0888     0.8112
  data required time                                                                   0.8112
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8112
  data arrival time                                                                   -0.7605
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0507


  Startpoint: GCDdpath0/A_reg_reg_8_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_8_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_8_/Q (DFFARX1)                              0.0467    0.1962     0.1962 f
  GCDdpath0/result_bits_data[8] (net)           3       7.2202              0.0000     0.1962 f
  GCDdpath0/U157/IN2 (NAND2X1)                                    0.0467    0.0000 *   0.1962 f
  GCDdpath0/U157/QN (NAND2X1)                                     0.0622    0.0396     0.2358 r
  GCDdpath0/n213 (net)                          3       7.8500              0.0000     0.2358 r
  GCDdpath0/U183/INP (INVX0)                                      0.0622    0.0000 *   0.2358 r
  GCDdpath0/U183/ZN (INVX0)                                       0.0482    0.0365     0.2723 f
  GCDdpath0/n192 (net)                          2       5.1934              0.0000     0.2723 f
  GCDdpath0/U48/IN1 (NOR2X0)                                      0.0482    0.0000 *   0.2723 f
  GCDdpath0/U48/QN (NOR2X0)                                       0.0651    0.0354     0.3077 r
  GCDdpath0/n48 (net)                           1       3.5505              0.0000     0.3077 r
  GCDdpath0/U47/IN2 (NOR2X1)                                      0.0651    0.0000 *   0.3077 r
  GCDdpath0/U47/QN (NOR2X1)                                       0.0535    0.0433     0.3510 f
  GCDdpath0/n47 (net)                           1       3.8117              0.0000     0.3510 f
  GCDdpath0/U46/INP (INVX1)                                       0.0535    0.0000 *   0.3510 f
  GCDdpath0/U46/ZN (INVX1)                                        0.0320    0.0196     0.3706 r
  GCDdpath0/n46 (net)                           1       3.2868              0.0000     0.3706 r
  GCDdpath0/U19/IN1 (NAND2X1)                                     0.0320    0.0000 *   0.3706 r
  GCDdpath0/U19/QN (NAND2X1)                                      0.0482    0.0300     0.4005 f
  GCDdpath0/n19 (net)                           1       5.2087              0.0000     0.4005 f
  GCDdpath0/U7/IN2 (NAND2X1)                                      0.0482    0.0001 *   0.4006 f
  GCDdpath0/U7/QN (NAND2X1)                                       0.0550    0.0357     0.4363 r
  GCDdpath0/n6 (net)                            1       5.8121              0.0000     0.4363 r
  GCDdpath0/U6/IN2 (NAND2X2)                                      0.0550    0.0000 *   0.4363 r
  GCDdpath0/U6/QN (NAND2X2)                                       0.0332    0.0260     0.4623 f
  GCDdpath0/n5 (net)                            1       6.9756              0.0000     0.4623 f
  GCDdpath0/U2/IN1 (NOR2X2)                                       0.0332    0.0001 *   0.4624 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0316     0.4940 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4940 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4940 r
  A_lt_B (net)                                         11.7920              0.0000     0.4940 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4940 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4940 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4940 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5170 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5170 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5170 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5413 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5413 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5413 r
  n3 (net)                                              6.7834              0.0000     0.5413 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6359 r
  n4 (net)                                     52     169.0744              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6359 r
  GCDdpath0/U185/IN1 (NOR2X0)                                     0.0626    0.0018 *   0.6377 r
  GCDdpath0/U185/QN (NOR2X0)                                      0.0419    0.0355     0.6732 f
  GCDdpath0/n174 (net)                          1       2.5680              0.0000     0.6732 f
  GCDdpath0/U50/IN1 (NOR2X0)                                      0.0419    0.0000 *   0.6732 f
  GCDdpath0/U50/QN (NOR2X0)                                       0.0701    0.0335     0.7067 r
  GCDdpath0/n177 (net)                          1       3.3610              0.0000     0.7067 r
  GCDdpath0/U67/IN1 (NAND2X1)                                     0.0701    0.0000 *   0.7067 r
  GCDdpath0/U67/QN (NAND2X1)                                      0.0442    0.0308     0.7375 f
  GCDdpath0/n197 (net)                          1       2.9671              0.0000     0.7375 f
  GCDdpath0/U68/IN1 (NAND2X1)                                     0.0442    0.0000 *   0.7375 f
  GCDdpath0/U68/QN (NAND2X1)                                      0.0449    0.0229     0.7604 r
  GCDdpath0/A_next[8] (net)                     1       1.8378              0.0000     0.7604 r
  GCDdpath0/A_reg_reg_8_/D (DFFARX1)                              0.0449    0.0000 *   0.7604 r
  data arrival time                                                                    0.7604

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0888     0.8112
  data required time                                                                   0.8112
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8112
  data arrival time                                                                   -0.7604
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0508


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0815    0.1957     0.1957 r
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.1957 r
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0815    0.0003 *   0.1960 r
  GCDdpath0/U159/QN (NAND2X1)                                     0.1044    0.0659     0.2620 f
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2620 f
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1044    0.0003 *   0.2623 f
  GCDdpath0/U322/Q (AND2X1)                                       0.0344    0.0716     0.3339 f
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3339 f
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0344    0.0000 *   0.3340 f
  GCDdpath0/U16/QN (NAND2X1)                                      0.0543    0.0303     0.3642 r
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3642 r
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0543    0.0001 *   0.3643 r
  GCDdpath0/U15/QN (NAND2X1)                                      0.0494    0.0351     0.3995 f
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.3995 f
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0494    0.0000 *   0.3995 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0239     0.4234 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4234 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4235 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4504 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4504 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4504 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.4890 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4890 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4890 r
  A_lt_B (net)                                         11.7920              0.0000     0.4890 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4890 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4890 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4890 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5120 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5120 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5120 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5363 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5363 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5363 r
  n3 (net)                                              6.7834              0.0000     0.5363 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5364 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6309 r
  n4 (net)                                     52     169.0744              0.0000     0.6309 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6309 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6309 r
  GCDdpath0/U195/IN1 (NOR2X0)                                     0.0626    0.0016 *   0.6325 r
  GCDdpath0/U195/QN (NOR2X0)                                      0.0410    0.0348     0.6673 f
  GCDdpath0/n137 (net)                          1       2.3906              0.0000     0.6673 f
  GCDdpath0/U53/IN1 (NOR2X0)                                      0.0410    0.0000 *   0.6673 f
  GCDdpath0/U53/QN (NOR2X0)                                       0.0599    0.0278     0.6951 r
  GCDdpath0/n140 (net)                          1       1.9483              0.0000     0.6951 r
  GCDdpath0/U73/IN1 (NAND2X0)                                     0.0599    0.0000 *   0.6951 r
  GCDdpath0/U73/QN (NAND2X0)                                      0.0585    0.0411     0.7362 f
  GCDdpath0/n153 (net)                          1       2.9251              0.0000     0.7362 f
  GCDdpath0/U74/IN1 (NAND2X1)                                     0.0585    0.0000 *   0.7362 f
  GCDdpath0/U74/QN (NAND2X1)                                      0.0438    0.0246     0.7608 r
  GCDdpath0/A_next[6] (net)                     1       1.7671              0.0000     0.7608 r
  GCDdpath0/A_reg_reg_6_/D (DFFARX1)                              0.0438    0.0000 *   0.7608 r
  data arrival time                                                                    0.7608

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_6_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0884     0.8116
  data required time                                                                   0.8116
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8116
  data arrival time                                                                   -0.7608
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0508


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0750    0.1920     0.1920 r
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.1920 r
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0750    0.0003 *   0.1923 r
  GCDdpath0/U90/QN (NOR2X1)                                       0.0714    0.0558     0.2482 f
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2482 f
  GCDdpath0/U82/INP (INVX0)                                       0.0714    0.0000 *   0.2482 f
  GCDdpath0/U82/ZN (INVX0)                                        0.0550    0.0342     0.2824 r
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2824 r
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0550    0.0000 *   0.2824 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0340     0.3164 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3164 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3164 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3524 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3524 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3524 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3875 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3875 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3875 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4096 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4096 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4096 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4351 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4351 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4351 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4598 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4598 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4598 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5038 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5038 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5038 f
  A_lt_B (net)                                         11.7920              0.0000     0.5038 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5038 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5038 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5039 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5256 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5256 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5257 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5525 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5525 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5525 f
  n3 (net)                                              6.7834              0.0000     0.5525 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5525 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6460 f
  n4 (net)                                     52     169.0744              0.0000     0.6460 f
  U1/INP (INVX2)                                                  0.0574    0.0001 *   0.6461 f
  U1/ZN (INVX2)                                                   0.0655    0.0408     0.6869 r
  n5 (net)                                      8      30.4875              0.0000     0.6869 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (gcdGCDUnitDpath_W16)                0.0000     0.6869 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (net)           30.4875              0.0000     0.6869 r
  GCDdpath0/U265/IN1 (NAND3X0)                                    0.0655    0.0002 *   0.6871 r
  GCDdpath0/U265/QN (NAND3X0)                                     0.0715    0.0417     0.7288 f
  GCDdpath0/n107 (net)                          1       5.2433              0.0000     0.7288 f
  GCDdpath0/U80/IN2 (NAND2X1)                                     0.0715    0.0001 *   0.7289 f
  GCDdpath0/U80/QN (NAND2X1)                                      0.0467    0.0307     0.7596 r
  GCDdpath0/A_next[3] (net)                     1       1.8493              0.0000     0.7596 r
  GCDdpath0/A_reg_reg_3_/D (DFFARX1)                              0.0467    0.0000 *   0.7597 r
  data arrival time                                                                    0.7597

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_3_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0895     0.8105
  data required time                                                                   0.8105
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8105
  data arrival time                                                                   -0.7597
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0508


  Startpoint: GCDdpath0/A_reg_reg_10_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_10_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_10_/Q (DFFARX1)                             0.0595    0.2050     0.2050 f
  GCDdpath0/result_bits_data[10] (net)          3      12.2033              0.0000     0.2050 f
  GCDdpath0/U88/IN2 (NOR2X2)                                      0.0595    0.0000 *   0.2051 f
  GCDdpath0/U88/QN (NOR2X2)                                       0.0756    0.0437     0.2488 r
  GCDdpath0/n237 (net)                          4      14.4843              0.0000     0.2488 r
  GCDdpath0/U103/INP (INVX1)                                      0.0756    0.0002 *   0.2490 r
  GCDdpath0/U103/ZN (INVX1)                                       0.0464    0.0340     0.2829 f
  GCDdpath0/n225 (net)                          2       8.9032              0.0000     0.2829 f
  GCDdpath0/U60/IN2 (NAND2X2)                                     0.0464    0.0000 *   0.2829 f
  GCDdpath0/U60/QN (NAND2X2)                                      0.0459    0.0309     0.3138 r
  GCDdpath0/n61 (net)                           2       9.5565              0.0000     0.3138 r
  GCDdpath0/U47/IN1 (NOR2X1)                                      0.0459    0.0001 *   0.3139 r
  GCDdpath0/U47/QN (NOR2X1)                                       0.0535    0.0320     0.3458 f
  GCDdpath0/n47 (net)                           1       3.8117              0.0000     0.3458 f
  GCDdpath0/U46/INP (INVX1)                                       0.0535    0.0000 *   0.3458 f
  GCDdpath0/U46/ZN (INVX1)                                        0.0320    0.0196     0.3654 r
  GCDdpath0/n46 (net)                           1       3.2868              0.0000     0.3654 r
  GCDdpath0/U19/IN1 (NAND2X1)                                     0.0320    0.0000 *   0.3654 r
  GCDdpath0/U19/QN (NAND2X1)                                      0.0482    0.0300     0.3954 f
  GCDdpath0/n19 (net)                           1       5.2087              0.0000     0.3954 f
  GCDdpath0/U7/IN2 (NAND2X1)                                      0.0482    0.0001 *   0.3954 f
  GCDdpath0/U7/QN (NAND2X1)                                       0.0550    0.0357     0.4311 r
  GCDdpath0/n6 (net)                            1       5.8121              0.0000     0.4311 r
  GCDdpath0/U6/IN2 (NAND2X2)                                      0.0550    0.0000 *   0.4311 r
  GCDdpath0/U6/QN (NAND2X2)                                       0.0332    0.0260     0.4572 f
  GCDdpath0/n5 (net)                            1       6.9756              0.0000     0.4572 f
  GCDdpath0/U2/IN1 (NOR2X2)                                       0.0332    0.0001 *   0.4572 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0316     0.4888 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4888 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4888 r
  A_lt_B (net)                                         11.7920              0.0000     0.4888 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4888 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4888 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4889 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5119 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5119 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5119 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5362 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5362 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5362 r
  n3 (net)                                              6.7834              0.0000     0.5362 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5362 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6307 r
  n4 (net)                                     52     169.0744              0.0000     0.6307 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6307 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6307 r
  GCDdpath0/U195/IN1 (NOR2X0)                                     0.0626    0.0016 *   0.6324 r
  GCDdpath0/U195/QN (NOR2X0)                                      0.0410    0.0348     0.6672 f
  GCDdpath0/n137 (net)                          1       2.3906              0.0000     0.6672 f
  GCDdpath0/U53/IN1 (NOR2X0)                                      0.0410    0.0000 *   0.6672 f
  GCDdpath0/U53/QN (NOR2X0)                                       0.0599    0.0278     0.6949 r
  GCDdpath0/n140 (net)                          1       1.9483              0.0000     0.6949 r
  GCDdpath0/U73/IN1 (NAND2X0)                                     0.0599    0.0000 *   0.6949 r
  GCDdpath0/U73/QN (NAND2X0)                                      0.0585    0.0411     0.7360 f
  GCDdpath0/n153 (net)                          1       2.9251              0.0000     0.7360 f
  GCDdpath0/U74/IN1 (NAND2X1)                                     0.0585    0.0000 *   0.7360 f
  GCDdpath0/U74/QN (NAND2X1)                                      0.0438    0.0246     0.7607 r
  GCDdpath0/A_next[6] (net)                     1       1.7671              0.0000     0.7607 r
  GCDdpath0/A_reg_reg_6_/D (DFFARX1)                              0.0438    0.0000 *   0.7607 r
  data arrival time                                                                    0.7607

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_6_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0884     0.8116
  data required time                                                                   0.8116
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8116
  data arrival time                                                                   -0.7607
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0510


  Startpoint: GCDdpath0/B_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_12_/Q (DFFARX1)                             0.0514    0.1994     0.1994 f
  GCDdpath0/B_reg[12] (net)                     2       9.0195              0.0000     0.1994 f
  GCDdpath0/U250/IN2 (NOR2X1)                                     0.0514    0.0001 *   0.1995 f
  GCDdpath0/U250/QN (NOR2X1)                                      0.0947    0.0530     0.2525 r
  GCDdpath0/n273 (net)                          4      11.4452              0.0000     0.2525 r
  GCDdpath0/U35/IN2 (NOR2X0)                                      0.0947    0.0000 *   0.2525 r
  GCDdpath0/U35/QN (NOR2X0)                                       0.0619    0.0487     0.3012 f
  GCDdpath0/n35 (net)                           1       2.6699              0.0000     0.3012 f
  GCDdpath0/U25/IN1 (NOR2X0)                                      0.0619    0.0000 *   0.3012 f
  GCDdpath0/U25/QN (NOR2X0)                                       0.0851    0.0479     0.3492 r
  GCDdpath0/n24 (net)                           1       6.1388              0.0000     0.3492 r
  GCDdpath0/U24/IN1 (NAND2X1)                                     0.0851    0.0001 *   0.3493 r
  GCDdpath0/U24/QN (NAND2X1)                                      0.0479    0.0325     0.3818 f
  GCDdpath0/n23 (net)                           1       3.0149              0.0000     0.3818 f
  GCDdpath0/U18/IN1 (NAND2X1)                                     0.0479    0.0000 *   0.3818 f
  GCDdpath0/U18/QN (NAND2X1)                                      0.0487    0.0286     0.4104 r
  GCDdpath0/n18 (net)                           1       4.1332              0.0000     0.4104 r
  GCDdpath0/U8/INP (INVX1)                                        0.0487    0.0000 *   0.4104 r
  GCDdpath0/U8/ZN (INVX1)                                         0.0321    0.0246     0.4350 f
  GCDdpath0/n7 (net)                            1       5.8516              0.0000     0.4350 f
  GCDdpath0/U6/IN1 (NAND2X2)                                      0.0321    0.0000 *   0.4350 f
  GCDdpath0/U6/QN (NAND2X2)                                       0.0428    0.0210     0.4560 r
  GCDdpath0/n5 (net)                            1       6.9756              0.0000     0.4560 r
  GCDdpath0/U2/IN1 (NOR2X2)                                       0.0428    0.0001 *   0.4560 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0350     0.4910 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4910 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4910 f
  A_lt_B (net)                                         11.7920              0.0000     0.4910 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4910 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4910 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.4911 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5228 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5228 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5228 r
  n2 (net)                                              2.3709              0.0000     0.5228 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5228 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5228 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5228 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6260 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6260 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6260 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6649 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6649 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6657 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.6983 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.6983 r
  GCDdpath0/U130/IN1 (NAND2X1)                                    0.0592    0.0001 *   0.6984 r
  GCDdpath0/U130/QN (NAND2X1)                                     0.0371    0.0265     0.7249 f
  GCDdpath0/n284 (net)                          1       1.7978              0.0000     0.7249 f
  GCDdpath0/U129/IN2 (NAND2X0)                                    0.0371    0.0000 *   0.7249 f
  GCDdpath0/U129/QN (NAND2X0)                                     0.0502    0.0329     0.7578 r
  GCDdpath0/A_next[14] (net)                    1       1.8350              0.0000     0.7578 r
  GCDdpath0/A_reg_reg_14_/D (DFFARX1)                             0.0502    0.0000 *   0.7578 r
  data arrival time                                                                    0.7578

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_14_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0909     0.8091
  data required time                                                                   0.8091
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8091
  data arrival time                                                                   -0.7578
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0512


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U44/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U44/QN (NOR2X0)                                       0.0677    0.0528     0.3156 f
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3156 f
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0677    0.0000 *   0.3156 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0294     0.3449 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3449 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3450 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3791 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3791 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3791 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4011 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4011 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4012 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4266 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4266 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4267 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4514 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4514 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4514 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.4954 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.7920              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4954 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.4954 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5272 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5272 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5272 r
  n2 (net)                                              2.3709              0.0000     0.5272 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5272 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5272 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5272 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6303 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6303 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6304 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6693 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6693 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6701 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7027 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7027 r
  GCDdpath0/U313/IN1 (NAND3X0)                                    0.0592    0.0000 *   0.7027 r
  GCDdpath0/U313/QN (NAND3X0)                                     0.0544    0.0352     0.7379 f
  GCDdpath0/n313 (net)                          1       3.4522              0.0000     0.7379 f
  GCDdpath0/U142/IN1 (NAND2X1)                                    0.0544    0.0000 *   0.7379 f
  GCDdpath0/U142/QN (NAND2X1)                                     0.0401    0.0239     0.7619 r
  GCDdpath0/A_next[15] (net)                    1       1.6968              0.0000     0.7619 r
  GCDdpath0/A_reg_reg_15_/D (DFFARX1)                             0.0401    0.0000 *   0.7619 r
  data arrival time                                                                    0.7619

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_15_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0869     0.8131
  data required time                                                                   0.8131
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8131
  data arrival time                                                                   -0.7619
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0512


  Startpoint: GCDdpath0/B_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_13_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_5_/Q (DFFARX1)                              0.0654    0.2091     0.2091 f
  GCDdpath0/B_reg[5] (net)                      3      14.4834              0.0000     0.2091 f
  GCDdpath0/U83/IN2 (NOR2X1)                                      0.0654    0.0003 *   0.2093 f
  GCDdpath0/U83/QN (NOR2X1)                                       0.1022    0.0555     0.2648 r
  GCDdpath0/n146 (net)                          4      11.8342              0.0000     0.2648 r
  GCDdpath0/U33/INP (INVX0)                                       0.1022    0.0000 *   0.2649 r
  GCDdpath0/U33/ZN (INVX0)                                        0.0516    0.0362     0.3010 f
  GCDdpath0/n32 (net)                           1       3.6567              0.0000     0.3010 f
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0516    0.0000 *   0.3011 f
  GCDdpath0/U31/QN (NAND2X1)                                      0.0445    0.0278     0.3289 r
  GCDdpath0/n30 (net)                           1       3.5304              0.0000     0.3289 r
  GCDdpath0/U16/IN2 (NAND2X1)                                     0.0445    0.0000 *   0.3289 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0333     0.3621 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3621 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3623 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.3989 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.3989 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.3989 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4254 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4254 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4255 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4501 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4501 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4501 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.4942 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4942 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4942 f
  A_lt_B (net)                                         11.7920              0.0000     0.4942 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4942 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4942 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.4942 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5259 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5259 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5259 r
  n2 (net)                                              2.3709              0.0000     0.5259 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5259 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5259 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5259 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6291 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6291 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6291 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6680 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6680 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6688 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7015 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7015 r
  GCDdpath0/U126/IN1 (NAND2X1)                                    0.0592    0.0000 *   0.7015 r
  GCDdpath0/U126/QN (NAND2X1)                                     0.0435    0.0308     0.7323 f
  GCDdpath0/n267 (net)                          1       3.5072              0.0000     0.7323 f
  GCDdpath0/U125/IN2 (NAND2X1)                                    0.0435    0.0000 *   0.7323 f
  GCDdpath0/U125/QN (NAND2X1)                                     0.0425    0.0284     0.7607 r
  GCDdpath0/A_next[13] (net)                    1       2.8266              0.0000     0.7607 r
  GCDdpath0/A_reg_reg_13_/D (DFFARX1)                             0.0425    0.0000 *   0.7607 r
  data arrival time                                                                    0.7607

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_13_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0879     0.8121
  data required time                                                                   0.8121
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8121
  data arrival time                                                                   -0.7607
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0514


  Startpoint: GCDdpath0/A_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_12_/Q (DFFARX1)                             0.0459    0.1955     0.1955 f
  GCDdpath0/result_bits_data[12] (net)          3       6.8933              0.0000     0.1955 f
  GCDdpath0/U84/IN2 (NOR2X1)                                      0.0459    0.0000 *   0.1955 f
  GCDdpath0/U84/QN (NOR2X1)                                       0.1071    0.0572     0.2527 r
  GCDdpath0/n260 (net)                          4      13.3526              0.0000     0.2527 r
  GCDdpath0/U95/IN1 (NOR2X2)                                      0.1071    0.0000 *   0.2527 r
  GCDdpath0/U95/QN (NOR2X2)                                       0.0673    0.0495     0.3022 f
  GCDdpath0/n287 (net)                          5      13.6094              0.0000     0.3022 f
  GCDdpath0/U37/IN1 (NAND4X0)                                     0.0673    0.0001 *   0.3023 f
  GCDdpath0/U37/QN (NAND4X0)                                      0.0793    0.0401     0.3425 r
  GCDdpath0/n37 (net)                           1       2.5849              0.0000     0.3425 r
  GCDdpath0/U26/IN1 (NOR2X0)                                      0.0793    0.0000 *   0.3425 r
  GCDdpath0/U26/QN (NOR2X0)                                       0.0505    0.0399     0.3823 f
  GCDdpath0/n25 (net)                           1       3.0538              0.0000     0.3823 f
  GCDdpath0/U4/IN1 (NAND2X1)                                      0.0505    0.0000 *   0.3823 f
  GCDdpath0/U4/QN (NAND2X1)                                       0.0554    0.0342     0.4166 r
  GCDdpath0/n3 (net)                            1       6.3940              0.0000     0.4166 r
  GCDdpath0/U3/IN2 (NOR2X2)                                       0.0554    0.0000 *   0.4166 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0388     0.4555 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4555 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4555 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.4941 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4941 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4941 r
  A_lt_B (net)                                         11.7920              0.0000     0.4941 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4941 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4941 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4941 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5171 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5171 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5171 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5414 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5414 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5414 r
  n3 (net)                                              6.7834              0.0000     0.5414 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6360 r
  n4 (net)                                     52     169.0744              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6360 r
  GCDdpath0/U203/IN1 (NOR2X0)                                     0.0626    0.0011 *   0.6371 r
  GCDdpath0/U203/QN (NOR2X0)                                      0.0416    0.0351     0.6722 f
  GCDdpath0/n98 (net)                           1       2.4738              0.0000     0.6722 f
  GCDdpath0/U56/IN1 (NOR2X0)                                      0.0416    0.0000 *   0.6722 f
  GCDdpath0/U56/QN (NOR2X0)                                       0.0678    0.0322     0.7044 r
  GCDdpath0/n101 (net)                          1       3.0439              0.0000     0.7044 r
  GCDdpath0/U79/IN1 (NAND2X1)                                     0.0678    0.0000 *   0.7044 r
  GCDdpath0/U79/QN (NAND2X1)                                      0.0450    0.0316     0.7360 f
  GCDdpath0/n108 (net)                          1       3.3404              0.0000     0.7360 f
  GCDdpath0/U80/IN1 (NAND2X1)                                     0.0450    0.0000 *   0.7360 f
  GCDdpath0/U80/QN (NAND2X1)                                      0.0467    0.0230     0.7590 r
  GCDdpath0/A_next[3] (net)                     1       1.8493              0.0000     0.7590 r
  GCDdpath0/A_reg_reg_3_/D (DFFARX1)                              0.0467    0.0000 *   0.7590 r
  data arrival time                                                                    0.7590

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_3_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0895     0.8105
  data required time                                                                   0.8105
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8105
  data arrival time                                                                   -0.7590
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0514


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U44/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U44/QN (NOR2X0)                                       0.0677    0.0528     0.3156 f
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3156 f
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0677    0.0000 *   0.3156 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0294     0.3449 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3449 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3450 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3791 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3791 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3791 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4011 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4011 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4012 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4266 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4266 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4267 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4514 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4514 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4514 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.4954 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.7920              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4954 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.4954 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5272 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5272 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5272 r
  n2 (net)                                              2.3709              0.0000     0.5272 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5272 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5272 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5272 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6303 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6303 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6304 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6693 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6693 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6701 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7027 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7027 r
  GCDdpath0/U122/IN1 (NAND2X1)                                    0.0592    0.0000 *   0.7028 r
  GCDdpath0/U122/QN (NAND2X1)                                     0.0431    0.0305     0.7333 f
  GCDdpath0/n254 (net)                          1       3.3814              0.0000     0.7333 f
  GCDdpath0/U121/IN2 (NAND2X1)                                    0.0431    0.0000 *   0.7333 f
  GCDdpath0/U121/QN (NAND2X1)                                     0.0415    0.0278     0.7611 r
  GCDdpath0/A_next[12] (net)                    1       2.5807              0.0000     0.7611 r
  GCDdpath0/A_reg_reg_12_/D (DFFARX1)                             0.0415    0.0000 *   0.7611 r
  data arrival time                                                                    0.7611

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0874     0.8126
  data required time                                                                   0.8126
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8126
  data arrival time                                                                   -0.7611
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0515


  Startpoint: GCDdpath0/A_reg_reg_13_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_13_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_13_/Q (DFFARX1)                             0.0531    0.2006     0.2006 f
  GCDdpath0/result_bits_data[13] (net)          3       9.7064              0.0000     0.2006 f
  GCDdpath0/U59/IN2 (NOR2X2)                                      0.0531    0.0000 *   0.2007 f
  GCDdpath0/U59/QN (NOR2X2)                                       0.0746    0.0427     0.2434 r
  GCDdpath0/n274 (net)                          4      14.2661              0.0000     0.2434 r
  GCDdpath0/U95/IN2 (NOR2X2)                                      0.0746    0.0001 *   0.2434 r
  GCDdpath0/U95/QN (NOR2X2)                                       0.0673    0.0531     0.2965 f
  GCDdpath0/n287 (net)                          5      13.6094              0.0000     0.2965 f
  GCDdpath0/U37/IN1 (NAND4X0)                                     0.0673    0.0001 *   0.2966 f
  GCDdpath0/U37/QN (NAND4X0)                                      0.0793    0.0401     0.3367 r
  GCDdpath0/n37 (net)                           1       2.5849              0.0000     0.3367 r
  GCDdpath0/U26/IN1 (NOR2X0)                                      0.0793    0.0000 *   0.3367 r
  GCDdpath0/U26/QN (NOR2X0)                                       0.0505    0.0399     0.3766 f
  GCDdpath0/n25 (net)                           1       3.0538              0.0000     0.3766 f
  GCDdpath0/U4/IN1 (NAND2X1)                                      0.0505    0.0000 *   0.3766 f
  GCDdpath0/U4/QN (NAND2X1)                                       0.0554    0.0342     0.4109 r
  GCDdpath0/n3 (net)                            1       6.3940              0.0000     0.4109 r
  GCDdpath0/U3/IN2 (NOR2X2)                                       0.0554    0.0000 *   0.4109 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0388     0.4497 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4497 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4497 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.4883 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4883 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4883 r
  A_lt_B (net)                                         11.7920              0.0000     0.4883 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4883 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4883 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4884 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5113 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5113 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5114 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5357 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5357 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5357 r
  n3 (net)                                              6.7834              0.0000     0.5357 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5357 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6302 r
  n4 (net)                                     52     169.0744              0.0000     0.6302 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6302 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6302 r
  GCDdpath0/U195/IN1 (NOR2X0)                                     0.0626    0.0016 *   0.6319 r
  GCDdpath0/U195/QN (NOR2X0)                                      0.0410    0.0348     0.6666 f
  GCDdpath0/n137 (net)                          1       2.3906              0.0000     0.6666 f
  GCDdpath0/U53/IN1 (NOR2X0)                                      0.0410    0.0000 *   0.6666 f
  GCDdpath0/U53/QN (NOR2X0)                                       0.0599    0.0278     0.6944 r
  GCDdpath0/n140 (net)                          1       1.9483              0.0000     0.6944 r
  GCDdpath0/U73/IN1 (NAND2X0)                                     0.0599    0.0000 *   0.6944 r
  GCDdpath0/U73/QN (NAND2X0)                                      0.0585    0.0411     0.7355 f
  GCDdpath0/n153 (net)                          1       2.9251              0.0000     0.7355 f
  GCDdpath0/U74/IN1 (NAND2X1)                                     0.0585    0.0000 *   0.7355 f
  GCDdpath0/U74/QN (NAND2X1)                                      0.0438    0.0246     0.7601 r
  GCDdpath0/A_next[6] (net)                     1       1.7671              0.0000     0.7601 r
  GCDdpath0/A_reg_reg_6_/D (DFFARX1)                              0.0438    0.0000 *   0.7601 r
  data arrival time                                                                    0.7601

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_6_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0884     0.8116
  data required time                                                                   0.8116
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8116
  data arrival time                                                                   -0.7601
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0515


  Startpoint: GCDdpath0/A_reg_reg_8_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_8_/Q (DFFARX1)                              0.0467    0.1962     0.1962 f
  GCDdpath0/result_bits_data[8] (net)           3       7.2202              0.0000     0.1962 f
  GCDdpath0/U157/IN2 (NAND2X1)                                    0.0467    0.0000 *   0.1962 f
  GCDdpath0/U157/QN (NAND2X1)                                     0.0622    0.0396     0.2358 r
  GCDdpath0/n213 (net)                          3       7.8500              0.0000     0.2358 r
  GCDdpath0/U183/INP (INVX0)                                      0.0622    0.0000 *   0.2358 r
  GCDdpath0/U183/ZN (INVX0)                                       0.0482    0.0365     0.2723 f
  GCDdpath0/n192 (net)                          2       5.1934              0.0000     0.2723 f
  GCDdpath0/U48/IN1 (NOR2X0)                                      0.0482    0.0000 *   0.2723 f
  GCDdpath0/U48/QN (NOR2X0)                                       0.0651    0.0354     0.3077 r
  GCDdpath0/n48 (net)                           1       3.5505              0.0000     0.3077 r
  GCDdpath0/U47/IN2 (NOR2X1)                                      0.0651    0.0000 *   0.3077 r
  GCDdpath0/U47/QN (NOR2X1)                                       0.0535    0.0433     0.3510 f
  GCDdpath0/n47 (net)                           1       3.8117              0.0000     0.3510 f
  GCDdpath0/U46/INP (INVX1)                                       0.0535    0.0000 *   0.3510 f
  GCDdpath0/U46/ZN (INVX1)                                        0.0320    0.0196     0.3706 r
  GCDdpath0/n46 (net)                           1       3.2868              0.0000     0.3706 r
  GCDdpath0/U19/IN1 (NAND2X1)                                     0.0320    0.0000 *   0.3706 r
  GCDdpath0/U19/QN (NAND2X1)                                      0.0482    0.0300     0.4005 f
  GCDdpath0/n19 (net)                           1       5.2087              0.0000     0.4005 f
  GCDdpath0/U7/IN2 (NAND2X1)                                      0.0482    0.0001 *   0.4006 f
  GCDdpath0/U7/QN (NAND2X1)                                       0.0550    0.0357     0.4363 r
  GCDdpath0/n6 (net)                            1       5.8121              0.0000     0.4363 r
  GCDdpath0/U6/IN2 (NAND2X2)                                      0.0550    0.0000 *   0.4363 r
  GCDdpath0/U6/QN (NAND2X2)                                       0.0332    0.0260     0.4623 f
  GCDdpath0/n5 (net)                            1       6.9756              0.0000     0.4623 f
  GCDdpath0/U2/IN1 (NOR2X2)                                       0.0332    0.0001 *   0.4624 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0316     0.4940 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4940 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4940 r
  A_lt_B (net)                                         11.7920              0.0000     0.4940 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4940 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4940 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4940 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5170 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5170 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5170 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5413 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5413 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5413 r
  n3 (net)                                              6.7834              0.0000     0.5413 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6359 r
  n4 (net)                                     52     169.0744              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6359 r
  GCDdpath0/U203/IN1 (NOR2X0)                                     0.0626    0.0011 *   0.6370 r
  GCDdpath0/U203/QN (NOR2X0)                                      0.0416    0.0351     0.6721 f
  GCDdpath0/n98 (net)                           1       2.4738              0.0000     0.6721 f
  GCDdpath0/U56/IN1 (NOR2X0)                                      0.0416    0.0000 *   0.6722 f
  GCDdpath0/U56/QN (NOR2X0)                                       0.0678    0.0322     0.7044 r
  GCDdpath0/n101 (net)                          1       3.0439              0.0000     0.7044 r
  GCDdpath0/U79/IN1 (NAND2X1)                                     0.0678    0.0000 *   0.7044 r
  GCDdpath0/U79/QN (NAND2X1)                                      0.0450    0.0316     0.7359 f
  GCDdpath0/n108 (net)                          1       3.3404              0.0000     0.7359 f
  GCDdpath0/U80/IN1 (NAND2X1)                                     0.0450    0.0000 *   0.7360 f
  GCDdpath0/U80/QN (NAND2X1)                                      0.0467    0.0230     0.7590 r
  GCDdpath0/A_next[3] (net)                     1       1.8493              0.0000     0.7590 r
  GCDdpath0/A_reg_reg_3_/D (DFFARX1)                              0.0467    0.0000 *   0.7590 r
  data arrival time                                                                    0.7590

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_3_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0895     0.8105
  data required time                                                                   0.8105
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8105
  data arrival time                                                                   -0.7590
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0515


  Startpoint: GCDdpath0/B_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_5_/Q (DFFARX1)                              0.0654    0.2091     0.2091 f
  GCDdpath0/B_reg[5] (net)                      3      14.4834              0.0000     0.2091 f
  GCDdpath0/U83/IN2 (NOR2X1)                                      0.0654    0.0003 *   0.2093 f
  GCDdpath0/U83/QN (NOR2X1)                                       0.1022    0.0555     0.2648 r
  GCDdpath0/n146 (net)                          4      11.8342              0.0000     0.2648 r
  GCDdpath0/U12/INP (INVX0)                                       0.1022    0.0001 *   0.2649 r
  GCDdpath0/U12/ZN (INVX0)                                        0.0508    0.0355     0.3004 f
  GCDdpath0/n12 (net)                           1       3.5179              0.0000     0.3004 f
  GCDdpath0/U11/IN2 (NAND2X1)                                     0.0508    0.0000 *   0.3005 f
  GCDdpath0/U11/QN (NAND2X1)                                      0.0474    0.0313     0.3318 r
  GCDdpath0/n10 (net)                           1       3.5561              0.0000     0.3318 r
  GCDdpath0/U10/IN2 (NOR2X1)                                      0.0474    0.0000 *   0.3318 r
  GCDdpath0/U10/QN (NOR2X1)                                       0.0607    0.0467     0.3785 f
  GCDdpath0/n9 (net)                            1       6.8068              0.0000     0.3785 f
  GCDdpath0/U9/IN2 (NAND2X2)                                      0.0607    0.0001 *   0.3786 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0293     0.4079 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4079 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4080 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4334 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4334 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4335 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4582 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4582 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4582 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5022 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5022 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5022 f
  A_lt_B (net)                                         11.7920              0.0000     0.5022 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5022 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5022 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5022 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5240 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5240 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5240 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5508 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5508 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5508 f
  n3 (net)                                              6.7834              0.0000     0.5508 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5509 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6443 f
  n4 (net)                                     52     169.0744              0.0000     0.6443 f
  U1/INP (INVX2)                                                  0.0574    0.0001 *   0.6445 f
  U1/ZN (INVX2)                                                   0.0655    0.0408     0.6853 r
  n5 (net)                                      8      30.4875              0.0000     0.6853 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (gcdGCDUnitDpath_W16)                0.0000     0.6853 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (net)           30.4875              0.0000     0.6853 r
  GCDdpath0/U262/IN1 (NAND3X0)                                    0.0655    0.0003 *   0.6856 r
  GCDdpath0/U262/QN (NAND3X0)                                     0.0725    0.0423     0.7279 f
  GCDdpath0/n96 (net)                           1       5.4317              0.0000     0.7279 f
  GCDdpath0/U78/IN2 (NAND2X1)                                     0.0725    0.0001 *   0.7279 f
  GCDdpath0/U78/QN (NAND2X1)                                      0.0469    0.0309     0.7588 r
  GCDdpath0/A_next[2] (net)                     1       1.8571              0.0000     0.7588 r
  GCDdpath0/A_reg_reg_2_/D (DFFARX1)                              0.0469    0.0000 *   0.7588 r
  data arrival time                                                                    0.7588

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0896     0.8104
  data required time                                                                   0.8104
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8104
  data arrival time                                                                   -0.7588
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0515


  Startpoint: GCDdpath0/B_reg_reg_13_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/clk_gate_A_reg_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_13_/Q (DFFARX1)                             0.0478    0.1970     0.1970 f
  GCDdpath0/B_reg[13] (net)                     2       7.6328              0.0000     0.1970 f
  GCDdpath0/U249/IN2 (NOR2X0)                                     0.0478    0.0000 *   0.1970 f
  GCDdpath0/U249/QN (NOR2X0)                                      0.1009    0.0561     0.2531 r
  GCDdpath0/n276 (net)                          3       8.7187              0.0000     0.2531 r
  GCDdpath0/U35/IN1 (NOR2X0)                                      0.1009    0.0000 *   0.2531 r
  GCDdpath0/U35/QN (NOR2X0)                                       0.0619    0.0411     0.2942 f
  GCDdpath0/n35 (net)                           1       2.6699              0.0000     0.2942 f
  GCDdpath0/U25/IN1 (NOR2X0)                                      0.0619    0.0000 *   0.2942 f
  GCDdpath0/U25/QN (NOR2X0)                                       0.0851    0.0479     0.3422 r
  GCDdpath0/n24 (net)                           1       6.1388              0.0000     0.3422 r
  GCDdpath0/U24/IN1 (NAND2X1)                                     0.0851    0.0001 *   0.3423 r
  GCDdpath0/U24/QN (NAND2X1)                                      0.0479    0.0325     0.3748 f
  GCDdpath0/n23 (net)                           1       3.0149              0.0000     0.3748 f
  GCDdpath0/U18/IN1 (NAND2X1)                                     0.0479    0.0000 *   0.3748 f
  GCDdpath0/U18/QN (NAND2X1)                                      0.0487    0.0286     0.4034 r
  GCDdpath0/n18 (net)                           1       4.1332              0.0000     0.4034 r
  GCDdpath0/U8/INP (INVX1)                                        0.0487    0.0000 *   0.4034 r
  GCDdpath0/U8/ZN (INVX1)                                         0.0321    0.0246     0.4280 f
  GCDdpath0/n7 (net)                            1       5.8516              0.0000     0.4280 f
  GCDdpath0/U6/IN1 (NAND2X2)                                      0.0321    0.0000 *   0.4280 f
  GCDdpath0/U6/QN (NAND2X2)                                       0.0428    0.0210     0.4490 r
  GCDdpath0/n5 (net)                            1       6.9756              0.0000     0.4490 r
  GCDdpath0/U2/IN1 (NOR2X2)                                       0.0428    0.0001 *   0.4491 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0350     0.4841 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4841 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4841 f
  A_lt_B (net)                                         11.7920              0.0000     0.4841 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4841 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4841 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.4841 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5059 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5059 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5059 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5327 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5327 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5327 f
  n3 (net)                                              6.7834              0.0000     0.5327 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5327 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6262 f
  n4 (net)                                     52     169.0744              0.0000     0.6262 f
  U1/INP (INVX2)                                                  0.0574    0.0001 *   0.6263 f
  U1/ZN (INVX2)                                                   0.0655    0.0408     0.6671 r
  n5 (net)                                      8      30.4875              0.0000     0.6671 r
  GCDctrl0/A_mux_sel_0__hfs_netlink_0 (gcdGCDUnitCtrl)                      0.0000     0.6671 r
  GCDctrl0/A_mux_sel_0__hfs_netlink_0 (net)            30.4875              0.0000     0.6671 r
  GCDctrl0/U7/IN1 (NAND2X1)                                       0.0655    0.0004 *   0.6675 r
  GCDctrl0/U7/QN (NAND2X1)                                        0.0546    0.0384     0.7059 f
  GCDctrl0/B_en (net)                           2       6.0556              0.0000     0.7059 f
  GCDctrl0/U23/IN1 (OR2X1)                                        0.0546    0.0001 *   0.7060 f
  GCDctrl0/U23/Q (OR2X1)                                          0.0257    0.0511     0.7570 f
  GCDctrl0/A_en (net)                           1       1.7522              0.0000     0.7570 f
  GCDctrl0/A_en (gcdGCDUnitCtrl)                                            0.0000     0.7570 f
  A_en (net)                                            1.7522              0.0000     0.7570 f
  GCDdpath0/A_en (gcdGCDUnitDpath_W16)                                      0.0000     0.7570 f
  GCDdpath0/A_en (net)                                  1.7522              0.0000     0.7570 f
  GCDdpath0/clk_gate_A_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_gcdGCDUnitDpath_W16_1)   0.0000   0.7570 f
  GCDdpath0/clk_gate_A_reg_reg/EN (net)                 1.7522              0.0000     0.7570 f
  GCDdpath0/clk_gate_A_reg_reg/latch/EN (CGLPPRX2)                0.0257    0.0000 *   0.7570 f
  data arrival time                                                                    0.7570

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/clk_gate_A_reg_reg/latch/CLK (CGLPPRX2)                         0.0000     0.9000 r
  clock gating setup time                                                  -0.0912     0.8088
  data required time                                                                   0.8088
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8088
  data arrival time                                                                   -0.7570
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0518


  Startpoint: GCDdpath0/A_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_12_/Q (DFFARX1)                             0.0459    0.1955     0.1955 f
  GCDdpath0/result_bits_data[12] (net)          3       6.8933              0.0000     0.1955 f
  GCDdpath0/U84/IN2 (NOR2X1)                                      0.0459    0.0000 *   0.1955 f
  GCDdpath0/U84/QN (NOR2X1)                                       0.1071    0.0572     0.2527 r
  GCDdpath0/n260 (net)                          4      13.3526              0.0000     0.2527 r
  GCDdpath0/U95/IN1 (NOR2X2)                                      0.1071    0.0000 *   0.2527 r
  GCDdpath0/U95/QN (NOR2X2)                                       0.0673    0.0495     0.3022 f
  GCDdpath0/n287 (net)                          5      13.6094              0.0000     0.3022 f
  GCDdpath0/U37/IN1 (NAND4X0)                                     0.0673    0.0001 *   0.3023 f
  GCDdpath0/U37/QN (NAND4X0)                                      0.0793    0.0401     0.3425 r
  GCDdpath0/n37 (net)                           1       2.5849              0.0000     0.3425 r
  GCDdpath0/U26/IN1 (NOR2X0)                                      0.0793    0.0000 *   0.3425 r
  GCDdpath0/U26/QN (NOR2X0)                                       0.0505    0.0399     0.3823 f
  GCDdpath0/n25 (net)                           1       3.0538              0.0000     0.3823 f
  GCDdpath0/U4/IN1 (NAND2X1)                                      0.0505    0.0000 *   0.3823 f
  GCDdpath0/U4/QN (NAND2X1)                                       0.0554    0.0342     0.4166 r
  GCDdpath0/n3 (net)                            1       6.3940              0.0000     0.4166 r
  GCDdpath0/U3/IN2 (NOR2X2)                                       0.0554    0.0000 *   0.4166 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0388     0.4555 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4555 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4555 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.4941 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4941 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4941 r
  A_lt_B (net)                                         11.7920              0.0000     0.4941 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4941 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4941 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4941 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5171 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5171 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5171 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5414 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5414 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5414 r
  n3 (net)                                              6.7834              0.0000     0.5414 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6360 r
  n4 (net)                                     52     169.0744              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6360 r
  GCDdpath0/U177/IN1 (NOR2X0)                                     0.0626    0.0008 *   0.6367 r
  GCDdpath0/U177/QN (NOR2X0)                                      0.0415    0.0348     0.6715 f
  GCDdpath0/n154 (net)                          1       2.4073              0.0000     0.6715 f
  GCDdpath0/U176/IN1 (NOR2X0)                                     0.0415    0.0000 *   0.6716 f
  GCDdpath0/U176/QN (NOR2X0)                                      0.0681    0.0324     0.7039 r
  GCDdpath0/n157 (net)                          1       3.0869              0.0000     0.7039 r
  GCDdpath0/U63/IN1 (NAND2X1)                                     0.0681    0.0000 *   0.7039 r
  GCDdpath0/U63/QN (NAND2X1)                                      0.0441    0.0309     0.7349 f
  GCDdpath0/n173 (net)                          1       3.0783              0.0000     0.7349 f
  GCDdpath0/U64/IN1 (NAND2X1)                                     0.0441    0.0000 *   0.7349 f
  GCDdpath0/U64/QN (NAND2X1)                                      0.0494    0.0226     0.7574 r
  GCDdpath0/A_next[7] (net)                     1       1.7009              0.0000     0.7574 r
  GCDdpath0/A_reg_reg_7_/D (DFFARX1)                              0.0494    0.0000 *   0.7574 r
  data arrival time                                                                    0.7574

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_7_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0906     0.8094
  data required time                                                                   0.8094
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8094
  data arrival time                                                                   -0.7574
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0520


  Startpoint: GCDdpath0/A_reg_reg_8_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_8_/Q (DFFARX1)                              0.0467    0.1962     0.1962 f
  GCDdpath0/result_bits_data[8] (net)           3       7.2202              0.0000     0.1962 f
  GCDdpath0/U157/IN2 (NAND2X1)                                    0.0467    0.0000 *   0.1962 f
  GCDdpath0/U157/QN (NAND2X1)                                     0.0622    0.0396     0.2358 r
  GCDdpath0/n213 (net)                          3       7.8500              0.0000     0.2358 r
  GCDdpath0/U183/INP (INVX0)                                      0.0622    0.0000 *   0.2358 r
  GCDdpath0/U183/ZN (INVX0)                                       0.0482    0.0365     0.2723 f
  GCDdpath0/n192 (net)                          2       5.1934              0.0000     0.2723 f
  GCDdpath0/U48/IN1 (NOR2X0)                                      0.0482    0.0000 *   0.2723 f
  GCDdpath0/U48/QN (NOR2X0)                                       0.0651    0.0354     0.3077 r
  GCDdpath0/n48 (net)                           1       3.5505              0.0000     0.3077 r
  GCDdpath0/U47/IN2 (NOR2X1)                                      0.0651    0.0000 *   0.3077 r
  GCDdpath0/U47/QN (NOR2X1)                                       0.0535    0.0433     0.3510 f
  GCDdpath0/n47 (net)                           1       3.8117              0.0000     0.3510 f
  GCDdpath0/U46/INP (INVX1)                                       0.0535    0.0000 *   0.3510 f
  GCDdpath0/U46/ZN (INVX1)                                        0.0320    0.0196     0.3706 r
  GCDdpath0/n46 (net)                           1       3.2868              0.0000     0.3706 r
  GCDdpath0/U19/IN1 (NAND2X1)                                     0.0320    0.0000 *   0.3706 r
  GCDdpath0/U19/QN (NAND2X1)                                      0.0482    0.0300     0.4005 f
  GCDdpath0/n19 (net)                           1       5.2087              0.0000     0.4005 f
  GCDdpath0/U7/IN2 (NAND2X1)                                      0.0482    0.0001 *   0.4006 f
  GCDdpath0/U7/QN (NAND2X1)                                       0.0550    0.0357     0.4363 r
  GCDdpath0/n6 (net)                            1       5.8121              0.0000     0.4363 r
  GCDdpath0/U6/IN2 (NAND2X2)                                      0.0550    0.0000 *   0.4363 r
  GCDdpath0/U6/QN (NAND2X2)                                       0.0332    0.0260     0.4623 f
  GCDdpath0/n5 (net)                            1       6.9756              0.0000     0.4623 f
  GCDdpath0/U2/IN1 (NOR2X2)                                       0.0332    0.0001 *   0.4624 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0316     0.4940 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4940 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4940 r
  A_lt_B (net)                                         11.7920              0.0000     0.4940 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4940 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4940 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4940 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5170 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5170 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5170 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5413 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5413 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5413 r
  n3 (net)                                              6.7834              0.0000     0.5413 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6359 r
  n4 (net)                                     52     169.0744              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6359 r
  GCDdpath0/U177/IN1 (NOR2X0)                                     0.0626    0.0008 *   0.6366 r
  GCDdpath0/U177/QN (NOR2X0)                                      0.0415    0.0348     0.6715 f
  GCDdpath0/n154 (net)                          1       2.4073              0.0000     0.6715 f
  GCDdpath0/U176/IN1 (NOR2X0)                                     0.0415    0.0000 *   0.6715 f
  GCDdpath0/U176/QN (NOR2X0)                                      0.0681    0.0324     0.7039 r
  GCDdpath0/n157 (net)                          1       3.0869              0.0000     0.7039 r
  GCDdpath0/U63/IN1 (NAND2X1)                                     0.0681    0.0000 *   0.7039 r
  GCDdpath0/U63/QN (NAND2X1)                                      0.0441    0.0309     0.7348 f
  GCDdpath0/n173 (net)                          1       3.0783              0.0000     0.7348 f
  GCDdpath0/U64/IN1 (NAND2X1)                                     0.0441    0.0000 *   0.7348 f
  GCDdpath0/U64/QN (NAND2X1)                                      0.0494    0.0226     0.7574 r
  GCDdpath0/A_next[7] (net)                     1       1.7009              0.0000     0.7574 r
  GCDdpath0/A_reg_reg_7_/D (DFFARX1)                              0.0494    0.0000 *   0.7574 r
  data arrival time                                                                    0.7574

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_7_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0906     0.8094
  data required time                                                                   0.8094
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8094
  data arrival time                                                                   -0.7574
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0520


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U167/IN2 (NAND2X1)                                    0.0674    0.0003 *   0.2107 f
  GCDdpath0/U167/QN (NAND2X1)                                     0.0629    0.0413     0.2520 r
  GCDdpath0/n116 (net)                          3       6.4950              0.0000     0.2520 r
  GCDdpath0/U85/INP (INVX0)                                       0.0629    0.0000 *   0.2520 r
  GCDdpath0/U85/ZN (INVX0)                                        0.0485    0.0366     0.2886 f
  GCDdpath0/n89 (net)                           2       5.2016              0.0000     0.2886 f
  GCDdpath0/U44/IN1 (NOR2X0)                                      0.0485    0.0000 *   0.2886 f
  GCDdpath0/U44/QN (NOR2X0)                                       0.0650    0.0339     0.3226 r
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3226 r
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0650    0.0000 *   0.3226 r
  GCDdpath0/U41/QN (NAND2X1)                                      0.0438    0.0309     0.3535 f
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3535 f
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0438    0.0000 *   0.3535 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0316     0.3851 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3851 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.3852 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4102 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4102 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4102 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4368 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4368 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4369 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4638 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4638 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4638 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5024 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5024 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5024 r
  A_lt_B (net)                                         11.7920              0.0000     0.5024 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5024 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5024 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5024 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5254 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5254 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5254 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5497 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5497 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5497 r
  n3 (net)                                              6.7834              0.0000     0.5497 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5498 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6443 r
  n4 (net)                                     52     169.0744              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6443 r
  GCDdpath0/U304/IN1 (OR2X1)                                      0.0626    0.0016 *   0.6459 r
  GCDdpath0/U304/Q (OR2X1)                                        0.0300    0.0549     0.7008 r
  GCDdpath0/n271 (net)                          1       2.6644              0.0000     0.7008 r
  GCDdpath0/U305/IN1 (NAND3X0)                                    0.0300    0.0000 *   0.7008 r
  GCDdpath0/U305/QN (NAND3X0)                                     0.0441    0.0253     0.7261 f
  GCDdpath0/n285 (net)                          1       1.9027              0.0000     0.7261 f
  GCDdpath0/U129/IN1 (NAND2X0)                                    0.0441    0.0000 *   0.7261 f
  GCDdpath0/U129/QN (NAND2X0)                                     0.0502    0.0308     0.7569 r
  GCDdpath0/A_next[14] (net)                    1       1.8350              0.0000     0.7569 r
  GCDdpath0/A_reg_reg_14_/D (DFFARX1)                             0.0502    0.0000 *   0.7569 r
  data arrival time                                                                    0.7569

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_14_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0909     0.8091
  data required time                                                                   0.8091
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8091
  data arrival time                                                                   -0.7569
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0522


  Startpoint: GCDdpath0/B_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_5_/Q (DFFARX1)                              0.0654    0.2091     0.2091 f
  GCDdpath0/B_reg[5] (net)                      3      14.4834              0.0000     0.2091 f
  GCDdpath0/U83/IN2 (NOR2X1)                                      0.0654    0.0003 *   0.2093 f
  GCDdpath0/U83/QN (NOR2X1)                                       0.1022    0.0555     0.2648 r
  GCDdpath0/n146 (net)                          4      11.8342              0.0000     0.2648 r
  GCDdpath0/U12/INP (INVX0)                                       0.1022    0.0001 *   0.2649 r
  GCDdpath0/U12/ZN (INVX0)                                        0.0508    0.0355     0.3004 f
  GCDdpath0/n12 (net)                           1       3.5179              0.0000     0.3004 f
  GCDdpath0/U11/IN2 (NAND2X1)                                     0.0508    0.0000 *   0.3005 f
  GCDdpath0/U11/QN (NAND2X1)                                      0.0474    0.0313     0.3318 r
  GCDdpath0/n10 (net)                           1       3.5561              0.0000     0.3318 r
  GCDdpath0/U10/IN2 (NOR2X1)                                      0.0474    0.0000 *   0.3318 r
  GCDdpath0/U10/QN (NOR2X1)                                       0.0607    0.0467     0.3785 f
  GCDdpath0/n9 (net)                            1       6.8068              0.0000     0.3785 f
  GCDdpath0/U9/IN2 (NAND2X2)                                      0.0607    0.0001 *   0.3786 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0293     0.4079 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4079 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4080 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4334 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4334 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4335 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4582 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4582 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4582 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5022 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5022 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5022 f
  A_lt_B (net)                                         11.7920              0.0000     0.5022 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5022 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5022 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5022 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5240 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5240 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5240 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5508 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5508 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5508 f
  n3 (net)                                              6.7834              0.0000     0.5508 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5509 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6443 f
  n4 (net)                                     52     169.0744              0.0000     0.6443 f
  U1/INP (INVX2)                                                  0.0574    0.0001 *   0.6445 f
  U1/ZN (INVX2)                                                   0.0655    0.0408     0.6853 r
  n5 (net)                                      8      30.4875              0.0000     0.6853 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (gcdGCDUnitDpath_W16)                0.0000     0.6853 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (net)           30.4875              0.0000     0.6853 r
  GCDdpath0/U265/IN1 (NAND3X0)                                    0.0655    0.0002 *   0.6855 r
  GCDdpath0/U265/QN (NAND3X0)                                     0.0715    0.0417     0.7272 f
  GCDdpath0/n107 (net)                          1       5.2433              0.0000     0.7272 f
  GCDdpath0/U80/IN2 (NAND2X1)                                     0.0715    0.0001 *   0.7273 f
  GCDdpath0/U80/QN (NAND2X1)                                      0.0467    0.0307     0.7580 r
  GCDdpath0/A_next[3] (net)                     1       1.8493              0.0000     0.7580 r
  GCDdpath0/A_reg_reg_3_/D (DFFARX1)                              0.0467    0.0000 *   0.7580 r
  data arrival time                                                                    0.7580

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_3_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0895     0.8105
  data required time                                                                   0.8105
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8105
  data arrival time                                                                   -0.7580
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0525


  Startpoint: GCDdpath0/B_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_5_/Q (DFFARX1)                              0.0654    0.2091     0.2091 f
  GCDdpath0/B_reg[5] (net)                      3      14.4834              0.0000     0.2091 f
  GCDdpath0/U83/IN2 (NOR2X1)                                      0.0654    0.0003 *   0.2093 f
  GCDdpath0/U83/QN (NOR2X1)                                       0.1022    0.0555     0.2648 r
  GCDdpath0/n146 (net)                          4      11.8342              0.0000     0.2648 r
  GCDdpath0/U33/INP (INVX0)                                       0.1022    0.0000 *   0.2649 r
  GCDdpath0/U33/ZN (INVX0)                                        0.0516    0.0362     0.3010 f
  GCDdpath0/n32 (net)                           1       3.6567              0.0000     0.3010 f
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0516    0.0000 *   0.3011 f
  GCDdpath0/U31/QN (NAND2X1)                                      0.0445    0.0278     0.3289 r
  GCDdpath0/n30 (net)                           1       3.5304              0.0000     0.3289 r
  GCDdpath0/U16/IN2 (NAND2X1)                                     0.0445    0.0000 *   0.3289 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0333     0.3621 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3621 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3623 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.3989 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.3989 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.3989 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4254 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4254 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4255 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4501 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4501 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4501 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.4942 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4942 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4942 f
  A_lt_B (net)                                         11.7920              0.0000     0.4942 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4942 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4942 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.4942 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5259 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5259 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5259 r
  n2 (net)                                              2.3709              0.0000     0.5259 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5259 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5259 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5259 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6291 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6291 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6291 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6680 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6680 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6688 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7015 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7015 r
  GCDdpath0/U313/IN1 (NAND3X0)                                    0.0592    0.0000 *   0.7015 r
  GCDdpath0/U313/QN (NAND3X0)                                     0.0544    0.0352     0.7366 f
  GCDdpath0/n313 (net)                          1       3.4522              0.0000     0.7366 f
  GCDdpath0/U142/IN1 (NAND2X1)                                    0.0544    0.0000 *   0.7367 f
  GCDdpath0/U142/QN (NAND2X1)                                     0.0401    0.0239     0.7606 r
  GCDdpath0/A_next[15] (net)                    1       1.6968              0.0000     0.7606 r
  GCDdpath0/A_reg_reg_15_/D (DFFARX1)                             0.0401    0.0000 *   0.7606 r
  data arrival time                                                                    0.7606

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_15_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0869     0.8131
  data required time                                                                   0.8131
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8131
  data arrival time                                                                   -0.7606
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0525


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0725    0.2136     0.2136 f
  GCDdpath0/B_reg[0] (net)                      3      17.2614              0.0000     0.2136 f
  GCDdpath0/U324/IN1 (NAND2X2)                                    0.0725    0.0002 *   0.2138 f
  GCDdpath0/U324/QN (NAND2X2)                                     0.0483    0.0285     0.2424 r
  GCDdpath0/n91 (net)                           2       8.6358              0.0000     0.2424 r
  GCDdpath0/U89/INP (INVX1)                                       0.0483    0.0001 *   0.2425 r
  GCDdpath0/U89/ZN (INVX1)                                        0.0344    0.0264     0.2689 f
  GCDdpath0/n80 (net)                           2       6.8627              0.0000     0.2689 f
  GCDdpath0/U43/IN1 (NAND2X1)                                     0.0344    0.0000 *   0.2689 f
  GCDdpath0/U43/QN (NAND2X1)                                      0.0502    0.0243     0.2932 r
  GCDdpath0/n43 (net)                           1       3.1645              0.0000     0.2932 r
  GCDdpath0/U42/IN1 (NAND2X1)                                     0.0502    0.0000 *   0.2932 r
  GCDdpath0/U42/QN (NAND2X1)                                      0.0457    0.0322     0.3254 f
  GCDdpath0/n42 (net)                           1       4.6977              0.0000     0.3254 f
  GCDdpath0/U41/IN2 (NAND2X1)                                     0.0457    0.0001 *   0.3254 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0296     0.3550 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3550 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3550 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3892 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3892 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3892 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4112 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4112 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4113 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4367 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4367 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4368 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4615 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4615 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4615 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5055 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5055 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5055 f
  A_lt_B (net)                                         11.7920              0.0000     0.5055 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5055 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5055 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5055 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5273 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5273 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5273 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5541 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5541 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5541 f
  n3 (net)                                              6.7834              0.0000     0.5541 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5542 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6476 f
  n4 (net)                                     52     169.0744              0.0000     0.6476 f
  U1/INP (INVX2)                                                  0.0574    0.0001 *   0.6478 f
  U1/ZN (INVX2)                                                   0.0655    0.0408     0.6886 r
  n5 (net)                                      8      30.4875              0.0000     0.6886 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (gcdGCDUnitDpath_W16)                0.0000     0.6886 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (net)           30.4875              0.0000     0.6886 r
  GCDdpath0/U270/IN1 (NAND3X0)                                    0.0655    0.0003 *   0.6889 r
  GCDdpath0/U270/QN (NAND3X0)                                     0.0656    0.0383     0.7272 f
  GCDdpath0/n135 (net)                          1       4.0931              0.0000     0.7272 f
  GCDdpath0/U72/IN2 (NAND2X1)                                     0.0656    0.0000 *   0.7273 f
  GCDdpath0/U72/QN (NAND2X1)                                      0.0463    0.0306     0.7579 r
  GCDdpath0/A_next[5] (net)                     1       2.1165              0.0000     0.7579 r
  GCDdpath0/A_reg_reg_5_/D (DFFARX1)                              0.0463    0.0000 *   0.7579 r
  data arrival time                                                                    0.7579

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_5_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0894     0.8106
  data required time                                                                   0.8106
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8106
  data arrival time                                                                   -0.7579
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0527


  Startpoint: GCDdpath0/B_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_5_/Q (DFFARX1)                              0.0654    0.2091     0.2091 f
  GCDdpath0/B_reg[5] (net)                      3      14.4834              0.0000     0.2091 f
  GCDdpath0/U83/IN2 (NOR2X1)                                      0.0654    0.0003 *   0.2093 f
  GCDdpath0/U83/QN (NOR2X1)                                       0.1022    0.0555     0.2648 r
  GCDdpath0/n146 (net)                          4      11.8342              0.0000     0.2648 r
  GCDdpath0/U33/INP (INVX0)                                       0.1022    0.0000 *   0.2649 r
  GCDdpath0/U33/ZN (INVX0)                                        0.0516    0.0362     0.3010 f
  GCDdpath0/n32 (net)                           1       3.6567              0.0000     0.3010 f
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0516    0.0000 *   0.3011 f
  GCDdpath0/U31/QN (NAND2X1)                                      0.0445    0.0278     0.3289 r
  GCDdpath0/n30 (net)                           1       3.5304              0.0000     0.3289 r
  GCDdpath0/U16/IN2 (NAND2X1)                                     0.0445    0.0000 *   0.3289 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0333     0.3621 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3621 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3623 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.3989 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.3989 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.3989 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4254 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4254 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4255 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4501 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4501 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4501 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.4942 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4942 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4942 f
  A_lt_B (net)                                         11.7920              0.0000     0.4942 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4942 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4942 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.4942 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5259 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5259 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5259 r
  n2 (net)                                              2.3709              0.0000     0.5259 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5259 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5259 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5259 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6291 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6291 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6291 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6680 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6680 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6688 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7015 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7015 r
  GCDdpath0/U122/IN1 (NAND2X1)                                    0.0592    0.0000 *   0.7015 r
  GCDdpath0/U122/QN (NAND2X1)                                     0.0431    0.0305     0.7320 f
  GCDdpath0/n254 (net)                          1       3.3814              0.0000     0.7320 f
  GCDdpath0/U121/IN2 (NAND2X1)                                    0.0431    0.0000 *   0.7320 f
  GCDdpath0/U121/QN (NAND2X1)                                     0.0415    0.0278     0.7598 r
  GCDdpath0/A_next[12] (net)                    1       2.5807              0.0000     0.7598 r
  GCDdpath0/A_reg_reg_12_/D (DFFARX1)                             0.0415    0.0000 *   0.7598 r
  data arrival time                                                                    0.7598

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0874     0.8126
  data required time                                                                   0.8126
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8126
  data arrival time                                                                   -0.7598
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0527


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U40/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0502     0.3130 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3130 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3130 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3490 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3490 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3490 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3841 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3841 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3841 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4061 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4061 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4062 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4316 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4316 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4317 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4564 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4564 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4564 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5004 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5004 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5004 f
  A_lt_B (net)                                         11.7920              0.0000     0.5004 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5004 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5004 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5005 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5222 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5222 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5222 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5491 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5491 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5491 f
  n3 (net)                                              6.7834              0.0000     0.5491 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5491 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6426 f
  n4 (net)                                     52     169.0744              0.0000     0.6426 f
  U1/INP (INVX2)                                                  0.0574    0.0001 *   0.6427 f
  U1/ZN (INVX2)                                                   0.0655    0.0408     0.6835 r
  n5 (net)                                      8      30.4875              0.0000     0.6835 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (gcdGCDUnitDpath_W16)                0.0000     0.6835 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (net)           30.4875              0.0000     0.6835 r
  GCDdpath0/U262/IN1 (NAND3X0)                                    0.0655    0.0003 *   0.6838 r
  GCDdpath0/U262/QN (NAND3X0)                                     0.0725    0.0423     0.7261 f
  GCDdpath0/n96 (net)                           1       5.4317              0.0000     0.7261 f
  GCDdpath0/U78/IN2 (NAND2X1)                                     0.0725    0.0001 *   0.7262 f
  GCDdpath0/U78/QN (NAND2X1)                                      0.0469    0.0309     0.7570 r
  GCDdpath0/A_next[2] (net)                     1       1.8571              0.0000     0.7570 r
  GCDdpath0/A_reg_reg_2_/D (DFFARX1)                              0.0469    0.0000 *   0.7570 r
  data arrival time                                                                    0.7570

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0896     0.8104
  data required time                                                                   0.8104
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8104
  data arrival time                                                                   -0.7570
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0533


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U44/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U44/QN (NOR2X0)                                       0.0677    0.0528     0.3156 f
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3156 f
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0677    0.0000 *   0.3156 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0294     0.3449 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3449 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3450 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3791 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3791 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3791 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4011 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4011 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4012 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4266 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4266 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4267 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4514 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4514 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4514 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.4954 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.7920              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4954 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.4954 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5272 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5272 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5272 r
  n2 (net)                                              2.3709              0.0000     0.5272 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5272 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5272 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5272 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6303 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6303 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6304 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6693 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6693 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6701 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7027 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7027 r
  GCDdpath0/U136/IN1 (NAND2X1)                                    0.0592    0.0000 *   0.7028 r
  GCDdpath0/U136/QN (NAND2X1)                                     0.0435    0.0308     0.7335 f
  GCDdpath0/n220 (net)                          1       3.4916              0.0000     0.7335 f
  GCDdpath0/U135/IN2 (NAND2X1)                                    0.0435    0.0000 *   0.7336 f
  GCDdpath0/U135/QN (NAND2X1)                                     0.0392    0.0265     0.7601 r
  GCDdpath0/A_next[10] (net)                    1       1.9330              0.0000     0.7601 r
  GCDdpath0/A_reg_reg_10_/D (DFFARX1)                             0.0392    0.0000 *   0.7601 r
  data arrival time                                                                    0.7601

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_10_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0865     0.8135
  data required time                                                                   0.8135
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8135
  data arrival time                                                                   -0.7601
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0534


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0735    0.0003 *   0.2146 f
  GCDdpath0/U159/QN (NAND2X1)                                     0.1121    0.0675     0.2820 r
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2820 r
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1121    0.0003 *   0.2824 r
  GCDdpath0/U322/Q (AND2X1)                                       0.0364    0.0663     0.3487 r
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3487 r
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0364    0.0000 *   0.3487 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0327     0.3814 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3814 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3815 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.4182 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.4182 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.4182 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4446 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4446 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4447 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4694 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4694 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4694 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5134 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5134 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5134 f
  A_lt_B (net)                                         11.7920              0.0000     0.5134 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5134 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5134 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5135 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5352 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5352 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5353 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5621 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5621 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5621 f
  n3 (net)                                              6.7834              0.0000     0.5621 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5621 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6556 f
  n4 (net)                                     52     169.0744              0.0000     0.6556 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6556 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6556 f
  GCDdpath0/U195/IN1 (NOR2X0)                                     0.0574    0.0016 *   0.6572 f
  GCDdpath0/U195/QN (NOR2X0)                                      0.0574    0.0319     0.6891 r
  GCDdpath0/n137 (net)                          1       2.3906              0.0000     0.6891 r
  GCDdpath0/U53/IN1 (NOR2X0)                                      0.0574    0.0000 *   0.6891 r
  GCDdpath0/U53/QN (NOR2X0)                                       0.0639    0.0320     0.7212 f
  GCDdpath0/n140 (net)                          1       1.9483              0.0000     0.7212 f
  GCDdpath0/U73/IN1 (NAND2X0)                                     0.0639    0.0000 *   0.7212 f
  GCDdpath0/U73/QN (NAND2X0)                                      0.0632    0.0396     0.7607 r
  GCDdpath0/n153 (net)                          1       2.9251              0.0000     0.7607 r
  GCDdpath0/U74/IN1 (NAND2X1)                                     0.0632    0.0000 *   0.7607 r
  GCDdpath0/U74/QN (NAND2X1)                                      0.0380    0.0270     0.7877 f
  GCDdpath0/A_next[6] (net)                     1       1.7671              0.0000     0.7877 f
  GCDdpath0/A_reg_reg_6_/D (DFFARX1)                              0.0380    0.0000 *   0.7877 f
  data arrival time                                                                    0.7877

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_6_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0585     0.8415
  data required time                                                                   0.8415
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8415
  data arrival time                                                                   -0.7877
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0538


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0725    0.2136     0.2136 f
  GCDdpath0/B_reg[0] (net)                      3      17.2614              0.0000     0.2136 f
  GCDdpath0/U324/IN1 (NAND2X2)                                    0.0725    0.0002 *   0.2138 f
  GCDdpath0/U324/QN (NAND2X2)                                     0.0483    0.0285     0.2424 r
  GCDdpath0/n91 (net)                           2       8.6358              0.0000     0.2424 r
  GCDdpath0/U89/INP (INVX1)                                       0.0483    0.0001 *   0.2425 r
  GCDdpath0/U89/ZN (INVX1)                                        0.0344    0.0264     0.2689 f
  GCDdpath0/n80 (net)                           2       6.8627              0.0000     0.2689 f
  GCDdpath0/U43/IN1 (NAND2X1)                                     0.0344    0.0000 *   0.2689 f
  GCDdpath0/U43/QN (NAND2X1)                                      0.0502    0.0243     0.2932 r
  GCDdpath0/n43 (net)                           1       3.1645              0.0000     0.2932 r
  GCDdpath0/U42/IN1 (NAND2X1)                                     0.0502    0.0000 *   0.2932 r
  GCDdpath0/U42/QN (NAND2X1)                                      0.0457    0.0322     0.3254 f
  GCDdpath0/n42 (net)                           1       4.6977              0.0000     0.3254 f
  GCDdpath0/U41/IN2 (NAND2X1)                                     0.0457    0.0001 *   0.3254 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0296     0.3550 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3550 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3550 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3892 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3892 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3892 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4112 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4112 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4113 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4367 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4367 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4368 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4615 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4615 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4615 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5055 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5055 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5055 f
  A_lt_B (net)                                         11.7920              0.0000     0.5055 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5055 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5055 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5055 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5273 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5273 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5273 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5541 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5541 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5541 f
  n3 (net)                                              6.7834              0.0000     0.5541 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5542 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6476 f
  n4 (net)                                     52     169.0744              0.0000     0.6476 f
  U1/INP (INVX2)                                                  0.0574    0.0001 *   0.6478 f
  U1/ZN (INVX2)                                                   0.0655    0.0408     0.6886 r
  n5 (net)                                      8      30.4875              0.0000     0.6886 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (gcdGCDUnitDpath_W16)                0.0000     0.6886 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (net)           30.4875              0.0000     0.6886 r
  GCDdpath0/U256/IN1 (NAND3X0)                                    0.0655    0.0001 *   0.6887 r
  GCDdpath0/U256/QN (NAND3X0)                                     0.0657    0.0384     0.7271 f
  GCDdpath0/n74 (net)                           1       4.1059              0.0000     0.7271 f
  GCDdpath0/U76/IN2 (NAND2X1)                                     0.0657    0.0000 *   0.7271 f
  GCDdpath0/U76/QN (NAND2X1)                                      0.0454    0.0300     0.7572 r
  GCDdpath0/A_next[0] (net)                     1       1.8621              0.0000     0.7572 r
  GCDdpath0/A_reg_reg_0_/D (DFFARX1)                              0.0454    0.0000 *   0.7572 r
  data arrival time                                                                    0.7572

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_0_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0890     0.8110
  data required time                                                                   0.8110
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8110
  data arrival time                                                                   -0.7572
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0538


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0815    0.1957     0.1957 r
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.1957 r
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0815    0.0003 *   0.1960 r
  GCDdpath0/U159/QN (NAND2X1)                                     0.1044    0.0659     0.2620 f
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2620 f
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1044    0.0003 *   0.2623 f
  GCDdpath0/U322/Q (AND2X1)                                       0.0344    0.0716     0.3339 f
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3339 f
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0344    0.0000 *   0.3340 f
  GCDdpath0/U16/QN (NAND2X1)                                      0.0543    0.0303     0.3642 r
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3642 r
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0543    0.0001 *   0.3643 r
  GCDdpath0/U15/QN (NAND2X1)                                      0.0494    0.0351     0.3995 f
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.3995 f
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0494    0.0000 *   0.3995 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0239     0.4234 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4234 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4235 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4504 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4504 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4504 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.4890 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4890 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4890 r
  A_lt_B (net)                                         11.7920              0.0000     0.4890 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4890 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4890 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4890 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5120 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5120 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5120 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5363 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5363 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5363 r
  n3 (net)                                              6.7834              0.0000     0.5363 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5364 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6309 r
  n4 (net)                                     52     169.0744              0.0000     0.6309 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6309 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6309 r
  GCDdpath0/U200/IN1 (NOR2X0)                                     0.0626    0.0025 *   0.6334 r
  GCDdpath0/U200/QN (NOR2X0)                                      0.0407    0.0348     0.6681 f
  GCDdpath0/n85 (net)                           1       2.3857              0.0000     0.6681 f
  GCDdpath0/U55/IN1 (NOR2X0)                                      0.0407    0.0000 *   0.6682 f
  GCDdpath0/U55/QN (NOR2X0)                                       0.0687    0.0325     0.7007 r
  GCDdpath0/n88 (net)                           1       3.1640              0.0000     0.7007 r
  GCDdpath0/U77/IN1 (NAND2X1)                                     0.0687    0.0000 *   0.7007 r
  GCDdpath0/U77/QN (NAND2X1)                                      0.0465    0.0326     0.7332 f
  GCDdpath0/n97 (net)                           1       3.6720              0.0000     0.7332 f
  GCDdpath0/U78/IN1 (NAND2X1)                                     0.0465    0.0000 *   0.7333 f
  GCDdpath0/U78/QN (NAND2X1)                                      0.0469    0.0232     0.7565 r
  GCDdpath0/A_next[2] (net)                     1       1.8571              0.0000     0.7565 r
  GCDdpath0/A_reg_reg_2_/D (DFFARX1)                              0.0469    0.0000 *   0.7565 r
  data arrival time                                                                    0.7565

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0896     0.8104
  data required time                                                                   0.8104
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8104
  data arrival time                                                                   -0.7565
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0539


  Startpoint: GCDdpath0/A_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_12_/Q (DFFARX1)                             0.0459    0.1955     0.1955 f
  GCDdpath0/result_bits_data[12] (net)          3       6.8933              0.0000     0.1955 f
  GCDdpath0/U84/IN2 (NOR2X1)                                      0.0459    0.0000 *   0.1955 f
  GCDdpath0/U84/QN (NOR2X1)                                       0.1071    0.0572     0.2527 r
  GCDdpath0/n260 (net)                          4      13.3526              0.0000     0.2527 r
  GCDdpath0/U95/IN1 (NOR2X2)                                      0.1071    0.0000 *   0.2527 r
  GCDdpath0/U95/QN (NOR2X2)                                       0.0673    0.0495     0.3022 f
  GCDdpath0/n287 (net)                          5      13.6094              0.0000     0.3022 f
  GCDdpath0/U37/IN1 (NAND4X0)                                     0.0673    0.0001 *   0.3023 f
  GCDdpath0/U37/QN (NAND4X0)                                      0.0793    0.0401     0.3425 r
  GCDdpath0/n37 (net)                           1       2.5849              0.0000     0.3425 r
  GCDdpath0/U26/IN1 (NOR2X0)                                      0.0793    0.0000 *   0.3425 r
  GCDdpath0/U26/QN (NOR2X0)                                       0.0505    0.0399     0.3823 f
  GCDdpath0/n25 (net)                           1       3.0538              0.0000     0.3823 f
  GCDdpath0/U4/IN1 (NAND2X1)                                      0.0505    0.0000 *   0.3823 f
  GCDdpath0/U4/QN (NAND2X1)                                       0.0554    0.0342     0.4166 r
  GCDdpath0/n3 (net)                            1       6.3940              0.0000     0.4166 r
  GCDdpath0/U3/IN2 (NOR2X2)                                       0.0554    0.0000 *   0.4166 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0388     0.4555 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4555 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4555 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.4941 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4941 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4941 r
  A_lt_B (net)                                         11.7920              0.0000     0.4941 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4941 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4941 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4941 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5171 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5171 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5171 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5414 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5414 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5414 r
  n3 (net)                                              6.7834              0.0000     0.5414 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6360 r
  n4 (net)                                     52     169.0744              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6360 r
  GCDdpath0/U197/IN1 (NOR2X0)                                     0.0626    0.0003 *   0.6362 r
  GCDdpath0/U197/QN (NOR2X0)                                      0.0414    0.0350     0.6712 f
  GCDdpath0/n69 (net)                           1       2.4388              0.0000     0.6712 f
  GCDdpath0/U54/IN1 (NOR2X0)                                      0.0414    0.0000 *   0.6712 f
  GCDdpath0/U54/QN (NOR2X0)                                       0.0672    0.0318     0.7031 r
  GCDdpath0/n72 (net)                           1       2.9587              0.0000     0.7031 r
  GCDdpath0/U75/IN1 (NAND2X1)                                     0.0672    0.0000 *   0.7031 r
  GCDdpath0/U75/QN (NAND2X1)                                      0.0443    0.0311     0.7342 f
  GCDdpath0/n75 (net)                           1       3.1879              0.0000     0.7342 f
  GCDdpath0/U76/IN1 (NAND2X1)                                     0.0443    0.0000 *   0.7342 f
  GCDdpath0/U76/QN (NAND2X1)                                      0.0454    0.0229     0.7571 r
  GCDdpath0/A_next[0] (net)                     1       1.8621              0.0000     0.7571 r
  GCDdpath0/A_reg_reg_0_/D (DFFARX1)                              0.0454    0.0000 *   0.7571 r
  data arrival time                                                                    0.7571

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_0_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0890     0.8110
  data required time                                                                   0.8110
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8110
  data arrival time                                                                   -0.7571
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0539


  Startpoint: GCDdpath0/A_reg_reg_8_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_8_/Q (DFFARX1)                              0.0467    0.1962     0.1962 f
  GCDdpath0/result_bits_data[8] (net)           3       7.2202              0.0000     0.1962 f
  GCDdpath0/U157/IN2 (NAND2X1)                                    0.0467    0.0000 *   0.1962 f
  GCDdpath0/U157/QN (NAND2X1)                                     0.0622    0.0396     0.2358 r
  GCDdpath0/n213 (net)                          3       7.8500              0.0000     0.2358 r
  GCDdpath0/U183/INP (INVX0)                                      0.0622    0.0000 *   0.2358 r
  GCDdpath0/U183/ZN (INVX0)                                       0.0482    0.0365     0.2723 f
  GCDdpath0/n192 (net)                          2       5.1934              0.0000     0.2723 f
  GCDdpath0/U48/IN1 (NOR2X0)                                      0.0482    0.0000 *   0.2723 f
  GCDdpath0/U48/QN (NOR2X0)                                       0.0651    0.0354     0.3077 r
  GCDdpath0/n48 (net)                           1       3.5505              0.0000     0.3077 r
  GCDdpath0/U47/IN2 (NOR2X1)                                      0.0651    0.0000 *   0.3077 r
  GCDdpath0/U47/QN (NOR2X1)                                       0.0535    0.0433     0.3510 f
  GCDdpath0/n47 (net)                           1       3.8117              0.0000     0.3510 f
  GCDdpath0/U46/INP (INVX1)                                       0.0535    0.0000 *   0.3510 f
  GCDdpath0/U46/ZN (INVX1)                                        0.0320    0.0196     0.3706 r
  GCDdpath0/n46 (net)                           1       3.2868              0.0000     0.3706 r
  GCDdpath0/U19/IN1 (NAND2X1)                                     0.0320    0.0000 *   0.3706 r
  GCDdpath0/U19/QN (NAND2X1)                                      0.0482    0.0300     0.4005 f
  GCDdpath0/n19 (net)                           1       5.2087              0.0000     0.4005 f
  GCDdpath0/U7/IN2 (NAND2X1)                                      0.0482    0.0001 *   0.4006 f
  GCDdpath0/U7/QN (NAND2X1)                                       0.0550    0.0357     0.4363 r
  GCDdpath0/n6 (net)                            1       5.8121              0.0000     0.4363 r
  GCDdpath0/U6/IN2 (NAND2X2)                                      0.0550    0.0000 *   0.4363 r
  GCDdpath0/U6/QN (NAND2X2)                                       0.0332    0.0260     0.4623 f
  GCDdpath0/n5 (net)                            1       6.9756              0.0000     0.4623 f
  GCDdpath0/U2/IN1 (NOR2X2)                                       0.0332    0.0001 *   0.4624 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0316     0.4940 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4940 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4940 r
  A_lt_B (net)                                         11.7920              0.0000     0.4940 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4940 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4940 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4940 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5170 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5170 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5170 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5413 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5413 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5413 r
  n3 (net)                                              6.7834              0.0000     0.5413 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6359 r
  n4 (net)                                     52     169.0744              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6359 r
  GCDdpath0/U197/IN1 (NOR2X0)                                     0.0626    0.0003 *   0.6362 r
  GCDdpath0/U197/QN (NOR2X0)                                      0.0414    0.0350     0.6712 f
  GCDdpath0/n69 (net)                           1       2.4388              0.0000     0.6712 f
  GCDdpath0/U54/IN1 (NOR2X0)                                      0.0414    0.0000 *   0.6712 f
  GCDdpath0/U54/QN (NOR2X0)                                       0.0672    0.0318     0.7030 r
  GCDdpath0/n72 (net)                           1       2.9587              0.0000     0.7030 r
  GCDdpath0/U75/IN1 (NAND2X1)                                     0.0672    0.0000 *   0.7030 r
  GCDdpath0/U75/QN (NAND2X1)                                      0.0443    0.0311     0.7341 f
  GCDdpath0/n75 (net)                           1       3.1879              0.0000     0.7341 f
  GCDdpath0/U76/IN1 (NAND2X1)                                     0.0443    0.0000 *   0.7341 f
  GCDdpath0/U76/QN (NAND2X1)                                      0.0454    0.0229     0.7571 r
  GCDdpath0/A_next[0] (net)                     1       1.8621              0.0000     0.7571 r
  GCDdpath0/A_reg_reg_0_/D (DFFARX1)                              0.0454    0.0000 *   0.7571 r
  data arrival time                                                                    0.7571

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_0_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0890     0.8110
  data required time                                                                   0.8110
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8110
  data arrival time                                                                   -0.7571
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0539


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U40/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0502     0.3130 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3130 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3130 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3490 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3490 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3490 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3841 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3841 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3841 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4061 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4061 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4062 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4316 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4316 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4317 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4564 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4564 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4564 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5004 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5004 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5004 f
  A_lt_B (net)                                         11.7920              0.0000     0.5004 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5004 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5004 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5005 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5222 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5222 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5222 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5491 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5491 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5491 f
  n3 (net)                                              6.7834              0.0000     0.5491 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5491 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6426 f
  n4 (net)                                     52     169.0744              0.0000     0.6426 f
  U1/INP (INVX2)                                                  0.0574    0.0001 *   0.6427 f
  U1/ZN (INVX2)                                                   0.0655    0.0408     0.6835 r
  n5 (net)                                      8      30.4875              0.0000     0.6835 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (gcdGCDUnitDpath_W16)                0.0000     0.6835 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (net)           30.4875              0.0000     0.6835 r
  GCDdpath0/U265/IN1 (NAND3X0)                                    0.0655    0.0002 *   0.6837 r
  GCDdpath0/U265/QN (NAND3X0)                                     0.0715    0.0417     0.7254 f
  GCDdpath0/n107 (net)                          1       5.2433              0.0000     0.7254 f
  GCDdpath0/U80/IN2 (NAND2X1)                                     0.0715    0.0001 *   0.7255 f
  GCDdpath0/U80/QN (NAND2X1)                                      0.0467    0.0307     0.7562 r
  GCDdpath0/A_next[3] (net)                     1       1.8493              0.0000     0.7562 r
  GCDdpath0/A_reg_reg_3_/D (DFFARX1)                              0.0467    0.0000 *   0.7562 r
  data arrival time                                                                    0.7562

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_3_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0895     0.8105
  data required time                                                                   0.8105
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8105
  data arrival time                                                                   -0.7562
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0542


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0815    0.1957     0.1957 r
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.1957 r
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0815    0.0003 *   0.1960 r
  GCDdpath0/U159/QN (NAND2X1)                                     0.1044    0.0659     0.2620 f
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2620 f
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1044    0.0003 *   0.2623 f
  GCDdpath0/U322/Q (AND2X1)                                       0.0344    0.0716     0.3339 f
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3339 f
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0344    0.0000 *   0.3340 f
  GCDdpath0/U16/QN (NAND2X1)                                      0.0543    0.0303     0.3642 r
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3642 r
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0543    0.0001 *   0.3643 r
  GCDdpath0/U15/QN (NAND2X1)                                      0.0494    0.0351     0.3995 f
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.3995 f
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0494    0.0000 *   0.3995 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0239     0.4234 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4234 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4235 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4504 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4504 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4504 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.4890 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4890 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4890 r
  A_lt_B (net)                                         11.7920              0.0000     0.4890 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4890 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4890 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4890 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5120 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5120 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5120 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5363 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5363 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5363 r
  n3 (net)                                              6.7834              0.0000     0.5363 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5364 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6309 r
  n4 (net)                                     52     169.0744              0.0000     0.6309 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6309 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6309 r
  GCDdpath0/U190/IN1 (NOR2X0)                                     0.0626    0.0019 *   0.6328 r
  GCDdpath0/U190/QN (NOR2X0)                                      0.0416    0.0353     0.6682 f
  GCDdpath0/n127 (net)                          1       2.5269              0.0000     0.6682 f
  GCDdpath0/U52/IN1 (NOR2X0)                                      0.0416    0.0000 *   0.6682 f
  GCDdpath0/U52/QN (NOR2X0)                                       0.0706    0.0337     0.7019 r
  GCDdpath0/n130 (net)                          1       3.4287              0.0000     0.7019 r
  GCDdpath0/U71/IN1 (NAND2X1)                                     0.0706    0.0000 *   0.7019 r
  GCDdpath0/U71/QN (NAND2X1)                                      0.0442    0.0309     0.7328 f
  GCDdpath0/n136 (net)                          1       2.9565              0.0000     0.7328 f
  GCDdpath0/U72/IN1 (NAND2X1)                                     0.0442    0.0000 *   0.7328 f
  GCDdpath0/U72/QN (NAND2X1)                                      0.0463    0.0235     0.7563 r
  GCDdpath0/A_next[5] (net)                     1       2.1165              0.0000     0.7563 r
  GCDdpath0/A_reg_reg_5_/D (DFFARX1)                              0.0463    0.0000 *   0.7563 r
  data arrival time                                                                    0.7563

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_5_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0894     0.8106
  data required time                                                                   0.8106
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8106
  data arrival time                                                                   -0.7563
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0544


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0750    0.1920     0.1920 r
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.1920 r
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0750    0.0003 *   0.1923 r
  GCDdpath0/U90/QN (NOR2X1)                                       0.0714    0.0558     0.2482 f
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2482 f
  GCDdpath0/U82/INP (INVX0)                                       0.0714    0.0000 *   0.2482 f
  GCDdpath0/U82/ZN (INVX0)                                        0.0550    0.0342     0.2824 r
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2824 r
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0550    0.0000 *   0.2824 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0340     0.3164 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3164 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3164 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3524 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3524 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3524 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3875 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3875 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3875 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4096 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4096 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4096 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4351 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4351 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4351 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4598 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4598 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4598 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5038 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5038 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5038 f
  A_lt_B (net)                                         11.7920              0.0000     0.5038 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5038 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5038 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5039 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5256 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5256 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5257 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5525 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5525 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5525 f
  n3 (net)                                              6.7834              0.0000     0.5525 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5525 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6460 f
  n4 (net)                                     52     169.0744              0.0000     0.6460 f
  U1/INP (INVX2)                                                  0.0574    0.0001 *   0.6461 f
  U1/ZN (INVX2)                                                   0.0655    0.0408     0.6869 r
  n5 (net)                                      8      30.4875              0.0000     0.6869 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (gcdGCDUnitDpath_W16)                0.0000     0.6869 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (net)           30.4875              0.0000     0.6869 r
  GCDdpath0/U270/IN1 (NAND3X0)                                    0.0655    0.0003 *   0.6872 r
  GCDdpath0/U270/QN (NAND3X0)                                     0.0656    0.0383     0.7256 f
  GCDdpath0/n135 (net)                          1       4.0931              0.0000     0.7256 f
  GCDdpath0/U72/IN2 (NAND2X1)                                     0.0656    0.0000 *   0.7256 f
  GCDdpath0/U72/QN (NAND2X1)                                      0.0463    0.0306     0.7562 r
  GCDdpath0/A_next[5] (net)                     1       2.1165              0.0000     0.7562 r
  GCDdpath0/A_reg_reg_5_/D (DFFARX1)                              0.0463    0.0000 *   0.7562 r
  data arrival time                                                                    0.7562

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_5_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0894     0.8106
  data required time                                                                   0.8106
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8106
  data arrival time                                                                   -0.7562
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0544


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U44/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U44/QN (NOR2X0)                                       0.0677    0.0528     0.3156 f
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3156 f
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0677    0.0000 *   0.3156 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0294     0.3449 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3449 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3450 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3791 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3791 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3791 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4011 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4011 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4012 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4266 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4266 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4267 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4514 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4514 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4514 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.4954 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.7920              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4954 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.4955 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5172 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5172 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5173 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5441 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5441 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5441 f
  n3 (net)                                              6.7834              0.0000     0.5441 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5441 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6376 f
  n4 (net)                                     52     169.0744              0.0000     0.6376 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6376 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6376 f
  GCDdpath0/U170/IN1 (NOR2X0)                                     0.0574    0.0012 *   0.6387 f
  GCDdpath0/U170/QN (NOR2X0)                                      0.0568    0.0315     0.6703 r
  GCDdpath0/n171 (net)                          1       2.3007              0.0000     0.6703 r
  GCDdpath0/U109/IN1 (NAND2X0)                                    0.0568    0.0000 *   0.6703 r
  GCDdpath0/U109/QN (NAND2X0)                                     0.0855    0.0524     0.7227 f
  GCDdpath0/n172 (net)                          1       5.6647              0.0000     0.7227 f
  GCDdpath0/U64/IN2 (NAND2X1)                                     0.0855    0.0001 *   0.7228 f
  GCDdpath0/U64/QN (NAND2X1)                                      0.0494    0.0321     0.7549 r
  GCDdpath0/A_next[7] (net)                     1       1.7009              0.0000     0.7549 r
  GCDdpath0/A_reg_reg_7_/D (DFFARX1)                              0.0494    0.0000 *   0.7549 r
  data arrival time                                                                    0.7549

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_7_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0906     0.8094
  data required time                                                                   0.8094
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8094
  data arrival time                                                                   -0.7549
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0545


  Startpoint: GCDdpath0/B_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_13_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_12_/Q (DFFARX1)                             0.0514    0.1994     0.1994 f
  GCDdpath0/B_reg[12] (net)                     2       9.0195              0.0000     0.1994 f
  GCDdpath0/U250/IN2 (NOR2X1)                                     0.0514    0.0001 *   0.1995 f
  GCDdpath0/U250/QN (NOR2X1)                                      0.0947    0.0530     0.2525 r
  GCDdpath0/n273 (net)                          4      11.4452              0.0000     0.2525 r
  GCDdpath0/U35/IN2 (NOR2X0)                                      0.0947    0.0000 *   0.2525 r
  GCDdpath0/U35/QN (NOR2X0)                                       0.0619    0.0487     0.3012 f
  GCDdpath0/n35 (net)                           1       2.6699              0.0000     0.3012 f
  GCDdpath0/U25/IN1 (NOR2X0)                                      0.0619    0.0000 *   0.3012 f
  GCDdpath0/U25/QN (NOR2X0)                                       0.0851    0.0479     0.3492 r
  GCDdpath0/n24 (net)                           1       6.1388              0.0000     0.3492 r
  GCDdpath0/U24/IN1 (NAND2X1)                                     0.0851    0.0001 *   0.3493 r
  GCDdpath0/U24/QN (NAND2X1)                                      0.0479    0.0325     0.3818 f
  GCDdpath0/n23 (net)                           1       3.0149              0.0000     0.3818 f
  GCDdpath0/U18/IN1 (NAND2X1)                                     0.0479    0.0000 *   0.3818 f
  GCDdpath0/U18/QN (NAND2X1)                                      0.0487    0.0286     0.4104 r
  GCDdpath0/n18 (net)                           1       4.1332              0.0000     0.4104 r
  GCDdpath0/U8/INP (INVX1)                                        0.0487    0.0000 *   0.4104 r
  GCDdpath0/U8/ZN (INVX1)                                         0.0321    0.0246     0.4350 f
  GCDdpath0/n7 (net)                            1       5.8516              0.0000     0.4350 f
  GCDdpath0/U6/IN1 (NAND2X2)                                      0.0321    0.0000 *   0.4350 f
  GCDdpath0/U6/QN (NAND2X2)                                       0.0428    0.0210     0.4560 r
  GCDdpath0/n5 (net)                            1       6.9756              0.0000     0.4560 r
  GCDdpath0/U2/IN1 (NOR2X2)                                       0.0428    0.0001 *   0.4560 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0350     0.4910 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4910 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4910 f
  A_lt_B (net)                                         11.7920              0.0000     0.4910 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4910 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4910 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.4911 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5228 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5228 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5228 r
  n2 (net)                                              2.3709              0.0000     0.5228 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5228 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5228 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5228 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6260 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6260 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6260 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6649 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6649 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6657 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.6983 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.6983 r
  GCDdpath0/U126/IN1 (NAND2X1)                                    0.0592    0.0000 *   0.6984 r
  GCDdpath0/U126/QN (NAND2X1)                                     0.0435    0.0308     0.7292 f
  GCDdpath0/n267 (net)                          1       3.5072              0.0000     0.7292 f
  GCDdpath0/U125/IN2 (NAND2X1)                                    0.0435    0.0000 *   0.7292 f
  GCDdpath0/U125/QN (NAND2X1)                                     0.0425    0.0284     0.7576 r
  GCDdpath0/A_next[13] (net)                    1       2.8266              0.0000     0.7576 r
  GCDdpath0/A_reg_reg_13_/D (DFFARX1)                             0.0425    0.0000 *   0.7576 r
  data arrival time                                                                    0.7576

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_13_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0879     0.8121
  data required time                                                                   0.8121
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8121
  data arrival time                                                                   -0.7576
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0545


  Startpoint: GCDdpath0/A_reg_reg_10_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_10_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_10_/Q (DFFARX1)                             0.0595    0.2050     0.2050 f
  GCDdpath0/result_bits_data[10] (net)          3      12.2033              0.0000     0.2050 f
  GCDdpath0/U88/IN2 (NOR2X2)                                      0.0595    0.0000 *   0.2051 f
  GCDdpath0/U88/QN (NOR2X2)                                       0.0756    0.0437     0.2488 r
  GCDdpath0/n237 (net)                          4      14.4843              0.0000     0.2488 r
  GCDdpath0/U103/INP (INVX1)                                      0.0756    0.0002 *   0.2490 r
  GCDdpath0/U103/ZN (INVX1)                                       0.0464    0.0340     0.2829 f
  GCDdpath0/n225 (net)                          2       8.9032              0.0000     0.2829 f
  GCDdpath0/U60/IN2 (NAND2X2)                                     0.0464    0.0000 *   0.2829 f
  GCDdpath0/U60/QN (NAND2X2)                                      0.0459    0.0309     0.3138 r
  GCDdpath0/n61 (net)                           2       9.5565              0.0000     0.3138 r
  GCDdpath0/U47/IN1 (NOR2X1)                                      0.0459    0.0001 *   0.3139 r
  GCDdpath0/U47/QN (NOR2X1)                                       0.0535    0.0320     0.3458 f
  GCDdpath0/n47 (net)                           1       3.8117              0.0000     0.3458 f
  GCDdpath0/U46/INP (INVX1)                                       0.0535    0.0000 *   0.3458 f
  GCDdpath0/U46/ZN (INVX1)                                        0.0320    0.0196     0.3654 r
  GCDdpath0/n46 (net)                           1       3.2868              0.0000     0.3654 r
  GCDdpath0/U19/IN1 (NAND2X1)                                     0.0320    0.0000 *   0.3654 r
  GCDdpath0/U19/QN (NAND2X1)                                      0.0482    0.0300     0.3954 f
  GCDdpath0/n19 (net)                           1       5.2087              0.0000     0.3954 f
  GCDdpath0/U7/IN2 (NAND2X1)                                      0.0482    0.0001 *   0.3954 f
  GCDdpath0/U7/QN (NAND2X1)                                       0.0550    0.0357     0.4311 r
  GCDdpath0/n6 (net)                            1       5.8121              0.0000     0.4311 r
  GCDdpath0/U6/IN2 (NAND2X2)                                      0.0550    0.0000 *   0.4311 r
  GCDdpath0/U6/QN (NAND2X2)                                       0.0332    0.0260     0.4572 f
  GCDdpath0/n5 (net)                            1       6.9756              0.0000     0.4572 f
  GCDdpath0/U2/IN1 (NOR2X2)                                       0.0332    0.0001 *   0.4572 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0316     0.4888 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4888 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4888 r
  A_lt_B (net)                                         11.7920              0.0000     0.4888 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4888 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4888 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4889 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5119 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5119 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5119 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5362 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5362 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5362 r
  n3 (net)                                              6.7834              0.0000     0.5362 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5362 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6307 r
  n4 (net)                                     52     169.0744              0.0000     0.6307 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6307 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6307 r
  GCDdpath0/U190/IN1 (NOR2X0)                                     0.0626    0.0019 *   0.6327 r
  GCDdpath0/U190/QN (NOR2X0)                                      0.0416    0.0353     0.6680 f
  GCDdpath0/n127 (net)                          1       2.5269              0.0000     0.6680 f
  GCDdpath0/U52/IN1 (NOR2X0)                                      0.0416    0.0000 *   0.6680 f
  GCDdpath0/U52/QN (NOR2X0)                                       0.0706    0.0337     0.7017 r
  GCDdpath0/n130 (net)                          1       3.4287              0.0000     0.7017 r
  GCDdpath0/U71/IN1 (NAND2X1)                                     0.0706    0.0000 *   0.7017 r
  GCDdpath0/U71/QN (NAND2X1)                                      0.0442    0.0309     0.7326 f
  GCDdpath0/n136 (net)                          1       2.9565              0.0000     0.7326 f
  GCDdpath0/U72/IN1 (NAND2X1)                                     0.0442    0.0000 *   0.7326 f
  GCDdpath0/U72/QN (NAND2X1)                                      0.0463    0.0235     0.7561 r
  GCDdpath0/A_next[5] (net)                     1       2.1165              0.0000     0.7561 r
  GCDdpath0/A_reg_reg_5_/D (DFFARX1)                              0.0463    0.0000 *   0.7561 r
  data arrival time                                                                    0.7561

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_5_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0894     0.8106
  data required time                                                                   0.8106
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8106
  data arrival time                                                                   -0.7561
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0545


  Startpoint: GCDdpath0/B_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_5_/Q (DFFARX1)                              0.0654    0.2091     0.2091 f
  GCDdpath0/B_reg[5] (net)                      3      14.4834              0.0000     0.2091 f
  GCDdpath0/U83/IN2 (NOR2X1)                                      0.0654    0.0003 *   0.2093 f
  GCDdpath0/U83/QN (NOR2X1)                                       0.1022    0.0555     0.2648 r
  GCDdpath0/n146 (net)                          4      11.8342              0.0000     0.2648 r
  GCDdpath0/U33/INP (INVX0)                                       0.1022    0.0000 *   0.2649 r
  GCDdpath0/U33/ZN (INVX0)                                        0.0516    0.0362     0.3010 f
  GCDdpath0/n32 (net)                           1       3.6567              0.0000     0.3010 f
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0516    0.0000 *   0.3011 f
  GCDdpath0/U31/QN (NAND2X1)                                      0.0445    0.0278     0.3289 r
  GCDdpath0/n30 (net)                           1       3.5304              0.0000     0.3289 r
  GCDdpath0/U16/IN2 (NAND2X1)                                     0.0445    0.0000 *   0.3289 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0333     0.3621 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3621 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3623 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.3989 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.3989 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.3989 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4254 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4254 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4255 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4501 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4501 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4501 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.4942 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4942 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4942 f
  A_lt_B (net)                                         11.7920              0.0000     0.4942 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4942 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4942 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.4942 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5259 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5259 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5259 r
  n2 (net)                                              2.3709              0.0000     0.5259 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5259 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5259 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5259 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6291 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6291 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6291 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6680 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6680 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6688 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.7015 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7015 r
  GCDdpath0/U136/IN1 (NAND2X1)                                    0.0592    0.0000 *   0.7015 r
  GCDdpath0/U136/QN (NAND2X1)                                     0.0435    0.0308     0.7323 f
  GCDdpath0/n220 (net)                          1       3.4916              0.0000     0.7323 f
  GCDdpath0/U135/IN2 (NAND2X1)                                    0.0435    0.0000 *   0.7323 f
  GCDdpath0/U135/QN (NAND2X1)                                     0.0392    0.0265     0.7588 r
  GCDdpath0/A_next[10] (net)                    1       1.9330              0.0000     0.7588 r
  GCDdpath0/A_reg_reg_10_/D (DFFARX1)                             0.0392    0.0000 *   0.7588 r
  data arrival time                                                                    0.7588

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_10_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0865     0.8135
  data required time                                                                   0.8135
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8135
  data arrival time                                                                   -0.7588
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0547


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_8_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0725    0.2136     0.2136 f
  GCDdpath0/B_reg[0] (net)                      3      17.2614              0.0000     0.2136 f
  GCDdpath0/U324/IN1 (NAND2X2)                                    0.0725    0.0002 *   0.2138 f
  GCDdpath0/U324/QN (NAND2X2)                                     0.0483    0.0285     0.2424 r
  GCDdpath0/n91 (net)                           2       8.6358              0.0000     0.2424 r
  GCDdpath0/U89/INP (INVX1)                                       0.0483    0.0001 *   0.2425 r
  GCDdpath0/U89/ZN (INVX1)                                        0.0344    0.0264     0.2689 f
  GCDdpath0/n80 (net)                           2       6.8627              0.0000     0.2689 f
  GCDdpath0/U43/IN1 (NAND2X1)                                     0.0344    0.0000 *   0.2689 f
  GCDdpath0/U43/QN (NAND2X1)                                      0.0502    0.0243     0.2932 r
  GCDdpath0/n43 (net)                           1       3.1645              0.0000     0.2932 r
  GCDdpath0/U42/IN1 (NAND2X1)                                     0.0502    0.0000 *   0.2932 r
  GCDdpath0/U42/QN (NAND2X1)                                      0.0457    0.0322     0.3254 f
  GCDdpath0/n42 (net)                           1       4.6977              0.0000     0.3254 f
  GCDdpath0/U41/IN2 (NAND2X1)                                     0.0457    0.0001 *   0.3254 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0296     0.3550 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3550 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3550 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3892 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3892 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3892 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4112 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4112 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4113 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4367 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4367 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4368 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4615 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4615 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4615 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5055 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5055 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5055 f
  A_lt_B (net)                                         11.7920              0.0000     0.5055 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5055 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5055 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5055 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5273 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5273 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5273 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5541 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5541 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5541 f
  n3 (net)                                              6.7834              0.0000     0.5541 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5542 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6476 f
  n4 (net)                                     52     169.0744              0.0000     0.6476 f
  U1/INP (INVX2)                                                  0.0574    0.0001 *   0.6478 f
  U1/ZN (INVX2)                                                   0.0655    0.0408     0.6886 r
  n5 (net)                                      8      30.4875              0.0000     0.6886 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (gcdGCDUnitDpath_W16)                0.0000     0.6886 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (net)           30.4875              0.0000     0.6886 r
  GCDdpath0/U281/IN1 (NAND3X0)                                    0.0655    0.0004 *   0.6890 r
  GCDdpath0/U281/QN (NAND3X0)                                     0.0643    0.0375     0.7265 f
  GCDdpath0/n196 (net)                          1       3.8356              0.0000     0.7265 f
  GCDdpath0/U68/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.7265 f
  GCDdpath0/U68/QN (NAND2X1)                                      0.0449    0.0298     0.7564 r
  GCDdpath0/A_next[8] (net)                     1       1.8378              0.0000     0.7564 r
  GCDdpath0/A_reg_reg_8_/D (DFFARX1)                              0.0449    0.0000 *   0.7564 r
  data arrival time                                                                    0.7564

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0888     0.8112
  data required time                                                                   0.8112
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8112
  data arrival time                                                                   -0.7564
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0548


  Startpoint: GCDdpath0/A_reg_reg_13_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_13_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_13_/Q (DFFARX1)                             0.0531    0.2006     0.2006 f
  GCDdpath0/result_bits_data[13] (net)          3       9.7064              0.0000     0.2006 f
  GCDdpath0/U59/IN2 (NOR2X2)                                      0.0531    0.0000 *   0.2007 f
  GCDdpath0/U59/QN (NOR2X2)                                       0.0746    0.0427     0.2434 r
  GCDdpath0/n274 (net)                          4      14.2661              0.0000     0.2434 r
  GCDdpath0/U95/IN2 (NOR2X2)                                      0.0746    0.0001 *   0.2434 r
  GCDdpath0/U95/QN (NOR2X2)                                       0.0673    0.0531     0.2965 f
  GCDdpath0/n287 (net)                          5      13.6094              0.0000     0.2965 f
  GCDdpath0/U37/IN1 (NAND4X0)                                     0.0673    0.0001 *   0.2966 f
  GCDdpath0/U37/QN (NAND4X0)                                      0.0793    0.0401     0.3367 r
  GCDdpath0/n37 (net)                           1       2.5849              0.0000     0.3367 r
  GCDdpath0/U26/IN1 (NOR2X0)                                      0.0793    0.0000 *   0.3367 r
  GCDdpath0/U26/QN (NOR2X0)                                       0.0505    0.0399     0.3766 f
  GCDdpath0/n25 (net)                           1       3.0538              0.0000     0.3766 f
  GCDdpath0/U4/IN1 (NAND2X1)                                      0.0505    0.0000 *   0.3766 f
  GCDdpath0/U4/QN (NAND2X1)                                       0.0554    0.0342     0.4109 r
  GCDdpath0/n3 (net)                            1       6.3940              0.0000     0.4109 r
  GCDdpath0/U3/IN2 (NOR2X2)                                       0.0554    0.0000 *   0.4109 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0388     0.4497 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4497 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4497 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.4883 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4883 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4883 r
  A_lt_B (net)                                         11.7920              0.0000     0.4883 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4883 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4883 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4884 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5113 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5113 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5114 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5357 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5357 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5357 r
  n3 (net)                                              6.7834              0.0000     0.5357 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5357 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6302 r
  n4 (net)                                     52     169.0744              0.0000     0.6302 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6302 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6302 r
  GCDdpath0/U190/IN1 (NOR2X0)                                     0.0626    0.0019 *   0.6321 r
  GCDdpath0/U190/QN (NOR2X0)                                      0.0416    0.0353     0.6675 f
  GCDdpath0/n127 (net)                          1       2.5269              0.0000     0.6675 f
  GCDdpath0/U52/IN1 (NOR2X0)                                      0.0416    0.0000 *   0.6675 f
  GCDdpath0/U52/QN (NOR2X0)                                       0.0706    0.0337     0.7012 r
  GCDdpath0/n130 (net)                          1       3.4287              0.0000     0.7012 r
  GCDdpath0/U71/IN1 (NAND2X1)                                     0.0706    0.0000 *   0.7012 r
  GCDdpath0/U71/QN (NAND2X1)                                      0.0442    0.0309     0.7321 f
  GCDdpath0/n136 (net)                          1       2.9565              0.0000     0.7321 f
  GCDdpath0/U72/IN1 (NAND2X1)                                     0.0442    0.0000 *   0.7321 f
  GCDdpath0/U72/QN (NAND2X1)                                      0.0463    0.0235     0.7556 r
  GCDdpath0/A_next[5] (net)                     1       2.1165              0.0000     0.7556 r
  GCDdpath0/A_reg_reg_5_/D (DFFARX1)                              0.0463    0.0000 *   0.7556 r
  data arrival time                                                                    0.7556

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_5_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0894     0.8106
  data required time                                                                   0.8106
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8106
  data arrival time                                                                   -0.7556
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0550


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0735    0.0003 *   0.2146 f
  GCDdpath0/U159/QN (NAND2X1)                                     0.1121    0.0675     0.2820 r
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2820 r
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1121    0.0003 *   0.2824 r
  GCDdpath0/U322/Q (AND2X1)                                       0.0364    0.0663     0.3487 r
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3487 r
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0364    0.0000 *   0.3487 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0327     0.3814 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3814 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3815 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.4182 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.4182 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.4182 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4446 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4446 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4447 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4694 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4694 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4694 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5134 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5134 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5134 f
  A_lt_B (net)                                         11.7920              0.0000     0.5134 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5134 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5134 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5135 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5352 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5352 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5353 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5621 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5621 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5621 f
  n3 (net)                                              6.7834              0.0000     0.5621 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5621 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6556 f
  n4 (net)                                     52     169.0744              0.0000     0.6556 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6556 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6556 f
  GCDdpath0/U223/IN1 (NAND2X0)                                    0.0574    0.0024 *   0.6580 f
  GCDdpath0/U223/QN (NAND2X0)                                     0.0673    0.0389     0.6968 r
  GCDdpath0/n309 (net)                          1       3.0803              0.0000     0.6968 r
  GCDdpath0/U315/IN3 (NAND3X0)                                    0.0673    0.0000 *   0.6969 r
  GCDdpath0/U315/QN (NAND3X0)                                     0.0497    0.0341     0.7310 f
  GCDdpath0/n312 (net)                          1       3.0310              0.0000     0.7310 f
  GCDdpath0/U142/IN2 (NAND2X1)                                    0.0497    0.0000 *   0.7310 f
  GCDdpath0/U142/QN (NAND2X1)                                     0.0401    0.0271     0.7581 r
  GCDdpath0/A_next[15] (net)                    1       1.6968              0.0000     0.7581 r
  GCDdpath0/A_reg_reg_15_/D (DFFARX1)                             0.0401    0.0000 *   0.7581 r
  data arrival time                                                                    0.7581

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_15_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0869     0.8131
  data required time                                                                   0.8131
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8131
  data arrival time                                                                   -0.7581
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0550


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0674    0.0003 *   0.2107 f
  GCDdpath0/U90/QN (NOR2X1)                                       0.0824    0.0450     0.2557 r
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2557 r
  GCDdpath0/U82/INP (INVX0)                                       0.0824    0.0000 *   0.2557 r
  GCDdpath0/U82/ZN (INVX0)                                        0.0501    0.0366     0.2923 f
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2923 f
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0501    0.0000 *   0.2923 f
  GCDdpath0/U40/QN (NOR2X0)                                       0.0606    0.0316     0.3240 r
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3240 r
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0606    0.0000 *   0.3240 r
  GCDdpath0/U39/QN (NOR2X0)                                       0.0686    0.0371     0.3610 f
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3610 f
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0686    0.0000 *   0.3611 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0399     0.4009 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.4009 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.4009 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4260 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4260 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4260 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4526 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4526 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4527 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4796 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4796 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4796 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5182 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5182 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5182 r
  A_lt_B (net)                                         11.7920              0.0000     0.5182 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5182 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5182 r
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0597    0.0000 *   0.5182 r
  GCDctrl0/U10/QN (NOR2X0)                                        0.0488    0.0341     0.5523 f
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5523 f
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5523 f
  n2 (net)                                              2.3709              0.0000     0.5523 f
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5523 f
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5523 f
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0488    0.0000 *   0.5523 f
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1105    0.1037     0.6561 f
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6561 f
  GCDdpath0/U53/IN2 (NOR2X0)                                      0.1105    0.0007 *   0.6567 f
  GCDdpath0/U53/QN (NOR2X0)                                       0.0599    0.0340     0.6907 r
  GCDdpath0/n140 (net)                          1       1.9483              0.0000     0.6907 r
  GCDdpath0/U73/IN1 (NAND2X0)                                     0.0599    0.0000 *   0.6907 r
  GCDdpath0/U73/QN (NAND2X0)                                      0.0585    0.0411     0.7318 f
  GCDdpath0/n153 (net)                          1       2.9251              0.0000     0.7318 f
  GCDdpath0/U74/IN1 (NAND2X1)                                     0.0585    0.0000 *   0.7318 f
  GCDdpath0/U74/QN (NAND2X1)                                      0.0438    0.0246     0.7564 r
  GCDdpath0/A_next[6] (net)                     1       1.7671              0.0000     0.7564 r
  GCDdpath0/A_reg_reg_6_/D (DFFARX1)                              0.0438    0.0000 *   0.7564 r
  data arrival time                                                                    0.7564

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_6_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0884     0.8116
  data required time                                                                   0.8116
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8116
  data arrival time                                                                   -0.7564
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0552


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0750    0.1920     0.1920 r
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.1920 r
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0750    0.0003 *   0.1923 r
  GCDdpath0/U90/QN (NOR2X1)                                       0.0714    0.0558     0.2482 f
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2482 f
  GCDdpath0/U82/INP (INVX0)                                       0.0714    0.0000 *   0.2482 f
  GCDdpath0/U82/ZN (INVX0)                                        0.0550    0.0342     0.2824 r
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2824 r
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0550    0.0000 *   0.2824 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0340     0.3164 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3164 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3164 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3524 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3524 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3524 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3875 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3875 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3875 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4096 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4096 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4096 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4351 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4351 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4351 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4598 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4598 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4598 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5038 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5038 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5038 f
  A_lt_B (net)                                         11.7920              0.0000     0.5038 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5038 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5038 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5039 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5256 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5256 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5257 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5525 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5525 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5525 f
  n3 (net)                                              6.7834              0.0000     0.5525 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5525 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6460 f
  n4 (net)                                     52     169.0744              0.0000     0.6460 f
  U1/INP (INVX2)                                                  0.0574    0.0001 *   0.6461 f
  U1/ZN (INVX2)                                                   0.0655    0.0408     0.6869 r
  n5 (net)                                      8      30.4875              0.0000     0.6869 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (gcdGCDUnitDpath_W16)                0.0000     0.6869 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (net)           30.4875              0.0000     0.6869 r
  GCDdpath0/U256/IN1 (NAND3X0)                                    0.0655    0.0001 *   0.6871 r
  GCDdpath0/U256/QN (NAND3X0)                                     0.0657    0.0384     0.7254 f
  GCDdpath0/n74 (net)                           1       4.1059              0.0000     0.7254 f
  GCDdpath0/U76/IN2 (NAND2X1)                                     0.0657    0.0000 *   0.7254 f
  GCDdpath0/U76/QN (NAND2X1)                                      0.0454    0.0300     0.7555 r
  GCDdpath0/A_next[0] (net)                     1       1.8621              0.0000     0.7555 r
  GCDdpath0/A_reg_reg_0_/D (DFFARX1)                              0.0454    0.0000 *   0.7555 r
  data arrival time                                                                    0.7555

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_0_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0890     0.8110
  data required time                                                                   0.8110
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8110
  data arrival time                                                                   -0.7555
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0555


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_13_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0674    0.0003 *   0.2107 f
  GCDdpath0/U90/QN (NOR2X1)                                       0.0824    0.0450     0.2557 r
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2557 r
  GCDdpath0/U82/INP (INVX0)                                       0.0824    0.0000 *   0.2557 r
  GCDdpath0/U82/ZN (INVX0)                                        0.0501    0.0366     0.2923 f
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2923 f
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0501    0.0000 *   0.2923 f
  GCDdpath0/U40/QN (NOR2X0)                                       0.0606    0.0316     0.3240 r
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3240 r
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0606    0.0000 *   0.3240 r
  GCDdpath0/U39/QN (NOR2X0)                                       0.0686    0.0371     0.3610 f
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3610 f
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0686    0.0000 *   0.3611 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0399     0.4009 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.4009 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.4009 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4260 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4260 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4260 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4526 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4526 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4527 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4796 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4796 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4796 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5182 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5182 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5182 r
  A_lt_B (net)                                         11.7920              0.0000     0.5182 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5182 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5182 r
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0597    0.0000 *   0.5182 r
  GCDctrl0/U10/QN (NOR2X0)                                        0.0488    0.0341     0.5523 f
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5523 f
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5523 f
  n2 (net)                                              2.3709              0.0000     0.5523 f
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5523 f
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5523 f
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0488    0.0000 *   0.5523 f
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1105    0.1037     0.6561 f
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6561 f
  GCDdpath0/U62/INP (INVX4)                                       0.1105    0.0001 *   0.6561 f
  GCDdpath0/U62/ZN (INVX4)                                        0.0628    0.0374     0.6935 r
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6935 r
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0628    0.0008 *   0.6943 r
  GCDdpath0/U104/QN (NOR2X4)                                      0.0552    0.0361     0.7305 f
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7305 f
  GCDdpath0/U126/IN1 (NAND2X1)                                    0.0552    0.0000 *   0.7305 f
  GCDdpath0/U126/QN (NAND2X1)                                     0.0447    0.0283     0.7588 r
  GCDdpath0/n267 (net)                          1       3.5072              0.0000     0.7588 r
  GCDdpath0/U125/IN2 (NAND2X1)                                    0.0447    0.0000 *   0.7589 r
  GCDdpath0/U125/QN (NAND2X1)                                     0.0421    0.0260     0.7849 f
  GCDdpath0/A_next[13] (net)                    1       2.8266              0.0000     0.7849 f
  GCDdpath0/A_reg_reg_13_/D (DFFARX1)                             0.0421    0.0000 *   0.7849 f
  data arrival time                                                                    0.7849

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_13_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0594     0.8406
  data required time                                                                   0.8406
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8406
  data arrival time                                                                   -0.7849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0557


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_8_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0815    0.1957     0.1957 r
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.1957 r
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0815    0.0003 *   0.1960 r
  GCDdpath0/U159/QN (NAND2X1)                                     0.1044    0.0659     0.2620 f
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2620 f
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1044    0.0003 *   0.2623 f
  GCDdpath0/U322/Q (AND2X1)                                       0.0344    0.0716     0.3339 f
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3339 f
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0344    0.0000 *   0.3340 f
  GCDdpath0/U16/QN (NAND2X1)                                      0.0543    0.0303     0.3642 r
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3642 r
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0543    0.0001 *   0.3643 r
  GCDdpath0/U15/QN (NAND2X1)                                      0.0494    0.0351     0.3995 f
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.3995 f
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0494    0.0000 *   0.3995 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0239     0.4234 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4234 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4235 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4504 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4504 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4504 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.4890 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4890 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4890 r
  A_lt_B (net)                                         11.7920              0.0000     0.4890 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4890 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4890 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4890 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5120 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5120 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5120 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5363 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5363 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5363 r
  n3 (net)                                              6.7834              0.0000     0.5363 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5364 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6309 r
  n4 (net)                                     52     169.0744              0.0000     0.6309 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6309 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6309 r
  GCDdpath0/U185/IN1 (NOR2X0)                                     0.0626    0.0018 *   0.6326 r
  GCDdpath0/U185/QN (NOR2X0)                                      0.0419    0.0355     0.6681 f
  GCDdpath0/n174 (net)                          1       2.5680              0.0000     0.6681 f
  GCDdpath0/U50/IN1 (NOR2X0)                                      0.0419    0.0000 *   0.6682 f
  GCDdpath0/U50/QN (NOR2X0)                                       0.0701    0.0335     0.7017 r
  GCDdpath0/n177 (net)                          1       3.3610              0.0000     0.7017 r
  GCDdpath0/U67/IN1 (NAND2X1)                                     0.0701    0.0000 *   0.7017 r
  GCDdpath0/U67/QN (NAND2X1)                                      0.0442    0.0308     0.7325 f
  GCDdpath0/n197 (net)                          1       2.9671              0.0000     0.7325 f
  GCDdpath0/U68/IN1 (NAND2X1)                                     0.0442    0.0000 *   0.7325 f
  GCDdpath0/U68/QN (NAND2X1)                                      0.0449    0.0229     0.7554 r
  GCDdpath0/A_next[8] (net)                     1       1.8378              0.0000     0.7554 r
  GCDdpath0/A_reg_reg_8_/D (DFFARX1)                              0.0449    0.0000 *   0.7554 r
  data arrival time                                                                    0.7554

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0888     0.8112
  data required time                                                                   0.8112
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8112
  data arrival time                                                                   -0.7554
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0558


  Startpoint: GCDdpath0/B_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_12_/Q (DFFARX1)                             0.0514    0.1994     0.1994 f
  GCDdpath0/B_reg[12] (net)                     2       9.0195              0.0000     0.1994 f
  GCDdpath0/U250/IN2 (NOR2X1)                                     0.0514    0.0001 *   0.1995 f
  GCDdpath0/U250/QN (NOR2X1)                                      0.0947    0.0530     0.2525 r
  GCDdpath0/n273 (net)                          4      11.4452              0.0000     0.2525 r
  GCDdpath0/U35/IN2 (NOR2X0)                                      0.0947    0.0000 *   0.2525 r
  GCDdpath0/U35/QN (NOR2X0)                                       0.0619    0.0487     0.3012 f
  GCDdpath0/n35 (net)                           1       2.6699              0.0000     0.3012 f
  GCDdpath0/U25/IN1 (NOR2X0)                                      0.0619    0.0000 *   0.3012 f
  GCDdpath0/U25/QN (NOR2X0)                                       0.0851    0.0479     0.3492 r
  GCDdpath0/n24 (net)                           1       6.1388              0.0000     0.3492 r
  GCDdpath0/U24/IN1 (NAND2X1)                                     0.0851    0.0001 *   0.3493 r
  GCDdpath0/U24/QN (NAND2X1)                                      0.0479    0.0325     0.3818 f
  GCDdpath0/n23 (net)                           1       3.0149              0.0000     0.3818 f
  GCDdpath0/U18/IN1 (NAND2X1)                                     0.0479    0.0000 *   0.3818 f
  GCDdpath0/U18/QN (NAND2X1)                                      0.0487    0.0286     0.4104 r
  GCDdpath0/n18 (net)                           1       4.1332              0.0000     0.4104 r
  GCDdpath0/U8/INP (INVX1)                                        0.0487    0.0000 *   0.4104 r
  GCDdpath0/U8/ZN (INVX1)                                         0.0321    0.0246     0.4350 f
  GCDdpath0/n7 (net)                            1       5.8516              0.0000     0.4350 f
  GCDdpath0/U6/IN1 (NAND2X2)                                      0.0321    0.0000 *   0.4350 f
  GCDdpath0/U6/QN (NAND2X2)                                       0.0428    0.0210     0.4560 r
  GCDdpath0/n5 (net)                            1       6.9756              0.0000     0.4560 r
  GCDdpath0/U2/IN1 (NOR2X2)                                       0.0428    0.0001 *   0.4560 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0350     0.4910 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4910 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4910 f
  A_lt_B (net)                                         11.7920              0.0000     0.4910 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4910 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4910 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.4911 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5228 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5228 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5228 r
  n2 (net)                                              2.3709              0.0000     0.5228 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5228 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5228 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5228 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6260 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6260 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6260 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6649 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6649 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6657 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.6983 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.6983 r
  GCDdpath0/U122/IN1 (NAND2X1)                                    0.0592    0.0000 *   0.6984 r
  GCDdpath0/U122/QN (NAND2X1)                                     0.0431    0.0305     0.7289 f
  GCDdpath0/n254 (net)                          1       3.3814              0.0000     0.7289 f
  GCDdpath0/U121/IN2 (NAND2X1)                                    0.0431    0.0000 *   0.7289 f
  GCDdpath0/U121/QN (NAND2X1)                                     0.0415    0.0278     0.7567 r
  GCDdpath0/A_next[12] (net)                    1       2.5807              0.0000     0.7567 r
  GCDdpath0/A_reg_reg_12_/D (DFFARX1)                             0.0415    0.0000 *   0.7567 r
  data arrival time                                                                    0.7567

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0874     0.8126
  data required time                                                                   0.8126
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8126
  data arrival time                                                                   -0.7567
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0558


  Startpoint: GCDdpath0/A_reg_reg_10_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_8_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_10_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_10_/Q (DFFARX1)                             0.0595    0.2050     0.2050 f
  GCDdpath0/result_bits_data[10] (net)          3      12.2033              0.0000     0.2050 f
  GCDdpath0/U88/IN2 (NOR2X2)                                      0.0595    0.0000 *   0.2051 f
  GCDdpath0/U88/QN (NOR2X2)                                       0.0756    0.0437     0.2488 r
  GCDdpath0/n237 (net)                          4      14.4843              0.0000     0.2488 r
  GCDdpath0/U103/INP (INVX1)                                      0.0756    0.0002 *   0.2490 r
  GCDdpath0/U103/ZN (INVX1)                                       0.0464    0.0340     0.2829 f
  GCDdpath0/n225 (net)                          2       8.9032              0.0000     0.2829 f
  GCDdpath0/U60/IN2 (NAND2X2)                                     0.0464    0.0000 *   0.2829 f
  GCDdpath0/U60/QN (NAND2X2)                                      0.0459    0.0309     0.3138 r
  GCDdpath0/n61 (net)                           2       9.5565              0.0000     0.3138 r
  GCDdpath0/U47/IN1 (NOR2X1)                                      0.0459    0.0001 *   0.3139 r
  GCDdpath0/U47/QN (NOR2X1)                                       0.0535    0.0320     0.3458 f
  GCDdpath0/n47 (net)                           1       3.8117              0.0000     0.3458 f
  GCDdpath0/U46/INP (INVX1)                                       0.0535    0.0000 *   0.3458 f
  GCDdpath0/U46/ZN (INVX1)                                        0.0320    0.0196     0.3654 r
  GCDdpath0/n46 (net)                           1       3.2868              0.0000     0.3654 r
  GCDdpath0/U19/IN1 (NAND2X1)                                     0.0320    0.0000 *   0.3654 r
  GCDdpath0/U19/QN (NAND2X1)                                      0.0482    0.0300     0.3954 f
  GCDdpath0/n19 (net)                           1       5.2087              0.0000     0.3954 f
  GCDdpath0/U7/IN2 (NAND2X1)                                      0.0482    0.0001 *   0.3954 f
  GCDdpath0/U7/QN (NAND2X1)                                       0.0550    0.0357     0.4311 r
  GCDdpath0/n6 (net)                            1       5.8121              0.0000     0.4311 r
  GCDdpath0/U6/IN2 (NAND2X2)                                      0.0550    0.0000 *   0.4311 r
  GCDdpath0/U6/QN (NAND2X2)                                       0.0332    0.0260     0.4572 f
  GCDdpath0/n5 (net)                            1       6.9756              0.0000     0.4572 f
  GCDdpath0/U2/IN1 (NOR2X2)                                       0.0332    0.0001 *   0.4572 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0316     0.4888 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4888 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4888 r
  A_lt_B (net)                                         11.7920              0.0000     0.4888 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4888 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4888 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4889 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5119 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5119 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5119 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5362 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5362 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5362 r
  n3 (net)                                              6.7834              0.0000     0.5362 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5362 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6307 r
  n4 (net)                                     52     169.0744              0.0000     0.6307 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6307 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6307 r
  GCDdpath0/U185/IN1 (NOR2X0)                                     0.0626    0.0018 *   0.6325 r
  GCDdpath0/U185/QN (NOR2X0)                                      0.0419    0.0355     0.6680 f
  GCDdpath0/n174 (net)                          1       2.5680              0.0000     0.6680 f
  GCDdpath0/U50/IN1 (NOR2X0)                                      0.0419    0.0000 *   0.6680 f
  GCDdpath0/U50/QN (NOR2X0)                                       0.0701    0.0335     0.7015 r
  GCDdpath0/n177 (net)                          1       3.3610              0.0000     0.7015 r
  GCDdpath0/U67/IN1 (NAND2X1)                                     0.0701    0.0000 *   0.7015 r
  GCDdpath0/U67/QN (NAND2X1)                                      0.0442    0.0308     0.7324 f
  GCDdpath0/n197 (net)                          1       2.9671              0.0000     0.7324 f
  GCDdpath0/U68/IN1 (NAND2X1)                                     0.0442    0.0000 *   0.7324 f
  GCDdpath0/U68/QN (NAND2X1)                                      0.0449    0.0229     0.7552 r
  GCDdpath0/A_next[8] (net)                     1       1.8378              0.0000     0.7552 r
  GCDdpath0/A_reg_reg_8_/D (DFFARX1)                              0.0449    0.0000 *   0.7552 r
  data arrival time                                                                    0.7552

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0888     0.8112
  data required time                                                                   0.8112
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8112
  data arrival time                                                                   -0.7552
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0559


  Startpoint: GCDdpath0/A_reg_reg_13_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_8_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_13_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_13_/Q (DFFARX1)                             0.0531    0.2006     0.2006 f
  GCDdpath0/result_bits_data[13] (net)          3       9.7064              0.0000     0.2006 f
  GCDdpath0/U59/IN2 (NOR2X2)                                      0.0531    0.0000 *   0.2007 f
  GCDdpath0/U59/QN (NOR2X2)                                       0.0746    0.0427     0.2434 r
  GCDdpath0/n274 (net)                          4      14.2661              0.0000     0.2434 r
  GCDdpath0/U95/IN2 (NOR2X2)                                      0.0746    0.0001 *   0.2434 r
  GCDdpath0/U95/QN (NOR2X2)                                       0.0673    0.0531     0.2965 f
  GCDdpath0/n287 (net)                          5      13.6094              0.0000     0.2965 f
  GCDdpath0/U37/IN1 (NAND4X0)                                     0.0673    0.0001 *   0.2966 f
  GCDdpath0/U37/QN (NAND4X0)                                      0.0793    0.0401     0.3367 r
  GCDdpath0/n37 (net)                           1       2.5849              0.0000     0.3367 r
  GCDdpath0/U26/IN1 (NOR2X0)                                      0.0793    0.0000 *   0.3367 r
  GCDdpath0/U26/QN (NOR2X0)                                       0.0505    0.0399     0.3766 f
  GCDdpath0/n25 (net)                           1       3.0538              0.0000     0.3766 f
  GCDdpath0/U4/IN1 (NAND2X1)                                      0.0505    0.0000 *   0.3766 f
  GCDdpath0/U4/QN (NAND2X1)                                       0.0554    0.0342     0.4109 r
  GCDdpath0/n3 (net)                            1       6.3940              0.0000     0.4109 r
  GCDdpath0/U3/IN2 (NOR2X2)                                       0.0554    0.0000 *   0.4109 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0388     0.4497 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4497 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4497 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.4883 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4883 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4883 r
  A_lt_B (net)                                         11.7920              0.0000     0.4883 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4883 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4883 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4884 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5113 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5113 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5114 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5357 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5357 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5357 r
  n3 (net)                                              6.7834              0.0000     0.5357 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5357 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6302 r
  n4 (net)                                     52     169.0744              0.0000     0.6302 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6302 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6302 r
  GCDdpath0/U185/IN1 (NOR2X0)                                     0.0626    0.0018 *   0.6320 r
  GCDdpath0/U185/QN (NOR2X0)                                      0.0419    0.0355     0.6675 f
  GCDdpath0/n174 (net)                          1       2.5680              0.0000     0.6675 f
  GCDdpath0/U50/IN1 (NOR2X0)                                      0.0419    0.0000 *   0.6675 f
  GCDdpath0/U50/QN (NOR2X0)                                       0.0701    0.0335     0.7010 r
  GCDdpath0/n177 (net)                          1       3.3610              0.0000     0.7010 r
  GCDdpath0/U67/IN1 (NAND2X1)                                     0.0701    0.0000 *   0.7010 r
  GCDdpath0/U67/QN (NAND2X1)                                      0.0442    0.0308     0.7318 f
  GCDdpath0/n197 (net)                          1       2.9671              0.0000     0.7318 f
  GCDdpath0/U68/IN1 (NAND2X1)                                     0.0442    0.0000 *   0.7319 f
  GCDdpath0/U68/QN (NAND2X1)                                      0.0449    0.0229     0.7547 r
  GCDdpath0/A_next[8] (net)                     1       1.8378              0.0000     0.7547 r
  GCDdpath0/A_reg_reg_8_/D (DFFARX1)                              0.0449    0.0000 *   0.7547 r
  data arrival time                                                                    0.7547

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0888     0.8112
  data required time                                                                   0.8112
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8112
  data arrival time                                                                   -0.7547
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0564


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_8_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0750    0.1920     0.1920 r
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.1920 r
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0750    0.0003 *   0.1923 r
  GCDdpath0/U90/QN (NOR2X1)                                       0.0714    0.0558     0.2482 f
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2482 f
  GCDdpath0/U82/INP (INVX0)                                       0.0714    0.0000 *   0.2482 f
  GCDdpath0/U82/ZN (INVX0)                                        0.0550    0.0342     0.2824 r
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2824 r
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0550    0.0000 *   0.2824 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0340     0.3164 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3164 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3164 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3524 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3524 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3524 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3875 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3875 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3875 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4096 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4096 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4096 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4351 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4351 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4351 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4598 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4598 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4598 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5038 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5038 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5038 f
  A_lt_B (net)                                         11.7920              0.0000     0.5038 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5038 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5038 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5039 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5256 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5256 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5257 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5525 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5525 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5525 f
  n3 (net)                                              6.7834              0.0000     0.5525 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5525 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6460 f
  n4 (net)                                     52     169.0744              0.0000     0.6460 f
  U1/INP (INVX2)                                                  0.0574    0.0001 *   0.6461 f
  U1/ZN (INVX2)                                                   0.0655    0.0408     0.6869 r
  n5 (net)                                      8      30.4875              0.0000     0.6869 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (gcdGCDUnitDpath_W16)                0.0000     0.6869 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (net)           30.4875              0.0000     0.6869 r
  GCDdpath0/U281/IN1 (NAND3X0)                                    0.0655    0.0004 *   0.6873 r
  GCDdpath0/U281/QN (NAND3X0)                                     0.0643    0.0375     0.7248 f
  GCDdpath0/n196 (net)                          1       3.8356              0.0000     0.7248 f
  GCDdpath0/U68/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.7249 f
  GCDdpath0/U68/QN (NAND2X1)                                      0.0449    0.0298     0.7547 r
  GCDdpath0/A_next[8] (net)                     1       1.8378              0.0000     0.7547 r
  GCDdpath0/A_reg_reg_8_/D (DFFARX1)                              0.0449    0.0000 *   0.7547 r
  data arrival time                                                                    0.7547

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0888     0.8112
  data required time                                                                   0.8112
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8112
  data arrival time                                                                   -0.7547
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0565


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0815    0.1957     0.1957 r
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.1957 r
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0815    0.0003 *   0.1960 r
  GCDdpath0/U159/QN (NAND2X1)                                     0.1044    0.0659     0.2620 f
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2620 f
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1044    0.0003 *   0.2623 f
  GCDdpath0/U322/Q (AND2X1)                                       0.0344    0.0716     0.3339 f
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3339 f
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0344    0.0000 *   0.3340 f
  GCDdpath0/U16/QN (NAND2X1)                                      0.0543    0.0303     0.3642 r
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3642 r
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0543    0.0001 *   0.3643 r
  GCDdpath0/U15/QN (NAND2X1)                                      0.0494    0.0351     0.3995 f
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.3995 f
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0494    0.0000 *   0.3995 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0239     0.4234 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4234 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4235 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4504 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4504 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4504 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.4890 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4890 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4890 r
  A_lt_B (net)                                         11.7920              0.0000     0.4890 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4890 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4890 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4890 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5120 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5120 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5120 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5363 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5363 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5363 r
  n3 (net)                                              6.7834              0.0000     0.5363 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5364 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6309 r
  n4 (net)                                     52     169.0744              0.0000     0.6309 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6309 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6309 r
  GCDdpath0/U203/IN1 (NOR2X0)                                     0.0626    0.0011 *   0.6320 r
  GCDdpath0/U203/QN (NOR2X0)                                      0.0416    0.0351     0.6671 f
  GCDdpath0/n98 (net)                           1       2.4738              0.0000     0.6671 f
  GCDdpath0/U56/IN1 (NOR2X0)                                      0.0416    0.0000 *   0.6671 f
  GCDdpath0/U56/QN (NOR2X0)                                       0.0678    0.0322     0.6994 r
  GCDdpath0/n101 (net)                          1       3.0439              0.0000     0.6994 r
  GCDdpath0/U79/IN1 (NAND2X1)                                     0.0678    0.0000 *   0.6994 r
  GCDdpath0/U79/QN (NAND2X1)                                      0.0450    0.0316     0.7309 f
  GCDdpath0/n108 (net)                          1       3.3404              0.0000     0.7309 f
  GCDdpath0/U80/IN1 (NAND2X1)                                     0.0450    0.0000 *   0.7310 f
  GCDdpath0/U80/QN (NAND2X1)                                      0.0467    0.0230     0.7540 r
  GCDdpath0/A_next[3] (net)                     1       1.8493              0.0000     0.7540 r
  GCDdpath0/A_reg_reg_3_/D (DFFARX1)                              0.0467    0.0000 *   0.7540 r
  data arrival time                                                                    0.7540

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_3_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0895     0.8105
  data required time                                                                   0.8105
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8105
  data arrival time                                                                   -0.7540
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0565


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0674    0.0003 *   0.2107 f
  GCDdpath0/U90/QN (NOR2X1)                                       0.0824    0.0450     0.2557 r
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2557 r
  GCDdpath0/U82/INP (INVX0)                                       0.0824    0.0000 *   0.2557 r
  GCDdpath0/U82/ZN (INVX0)                                        0.0501    0.0366     0.2923 f
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2923 f
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0501    0.0000 *   0.2923 f
  GCDdpath0/U40/QN (NOR2X0)                                       0.0606    0.0316     0.3240 r
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3240 r
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0606    0.0000 *   0.3240 r
  GCDdpath0/U39/QN (NOR2X0)                                       0.0686    0.0371     0.3610 f
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3610 f
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0686    0.0000 *   0.3611 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0399     0.4009 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.4009 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.4009 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4260 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4260 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4260 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4526 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4526 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4527 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4796 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4796 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4796 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5182 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5182 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5182 r
  A_lt_B (net)                                         11.7920              0.0000     0.5182 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5182 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5182 r
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0597    0.0000 *   0.5182 r
  GCDctrl0/U10/QN (NOR2X0)                                        0.0488    0.0341     0.5523 f
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5523 f
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5523 f
  n2 (net)                                              2.3709              0.0000     0.5523 f
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5523 f
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5523 f
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0488    0.0000 *   0.5523 f
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1105    0.1037     0.6561 f
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6561 f
  GCDdpath0/U62/INP (INVX4)                                       0.1105    0.0001 *   0.6561 f
  GCDdpath0/U62/ZN (INVX4)                                        0.0628    0.0374     0.6935 r
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6935 r
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0628    0.0008 *   0.6943 r
  GCDdpath0/U104/QN (NOR2X4)                                      0.0552    0.0361     0.7305 f
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7305 f
  GCDdpath0/U122/IN1 (NAND2X1)                                    0.0552    0.0000 *   0.7305 f
  GCDdpath0/U122/QN (NAND2X1)                                     0.0436    0.0280     0.7585 r
  GCDdpath0/n254 (net)                          1       3.3814              0.0000     0.7585 r
  GCDdpath0/U121/IN2 (NAND2X1)                                    0.0436    0.0000 *   0.7586 r
  GCDdpath0/U121/QN (NAND2X1)                                     0.0411    0.0254     0.7839 f
  GCDdpath0/A_next[12] (net)                    1       2.5807              0.0000     0.7839 f
  GCDdpath0/A_reg_reg_12_/D (DFFARX1)                             0.0411    0.0000 *   0.7839 f
  data arrival time                                                                    0.7839

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0592     0.8408
  data required time                                                                   0.8408
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8408
  data arrival time                                                                   -0.7839
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0569


  Startpoint: GCDdpath0/B_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_5_/Q (DFFARX1)                              0.0654    0.2091     0.2091 f
  GCDdpath0/B_reg[5] (net)                      3      14.4834              0.0000     0.2091 f
  GCDdpath0/U83/IN2 (NOR2X1)                                      0.0654    0.0003 *   0.2093 f
  GCDdpath0/U83/QN (NOR2X1)                                       0.1022    0.0555     0.2648 r
  GCDdpath0/n146 (net)                          4      11.8342              0.0000     0.2648 r
  GCDdpath0/U12/INP (INVX0)                                       0.1022    0.0001 *   0.2649 r
  GCDdpath0/U12/ZN (INVX0)                                        0.0508    0.0355     0.3004 f
  GCDdpath0/n12 (net)                           1       3.5179              0.0000     0.3004 f
  GCDdpath0/U11/IN2 (NAND2X1)                                     0.0508    0.0000 *   0.3005 f
  GCDdpath0/U11/QN (NAND2X1)                                      0.0474    0.0313     0.3318 r
  GCDdpath0/n10 (net)                           1       3.5561              0.0000     0.3318 r
  GCDdpath0/U10/IN2 (NOR2X1)                                      0.0474    0.0000 *   0.3318 r
  GCDdpath0/U10/QN (NOR2X1)                                       0.0607    0.0467     0.3785 f
  GCDdpath0/n9 (net)                            1       6.8068              0.0000     0.3785 f
  GCDdpath0/U9/IN2 (NAND2X2)                                      0.0607    0.0001 *   0.3786 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0293     0.4079 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4079 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4080 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4334 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4334 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4335 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4582 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4582 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4582 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5022 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5022 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5022 f
  A_lt_B (net)                                         11.7920              0.0000     0.5022 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5022 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5022 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5022 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5240 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5240 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5240 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5508 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5508 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5508 f
  n3 (net)                                              6.7834              0.0000     0.5508 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5509 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6443 f
  n4 (net)                                     52     169.0744              0.0000     0.6443 f
  U1/INP (INVX2)                                                  0.0574    0.0001 *   0.6445 f
  U1/ZN (INVX2)                                                   0.0655    0.0408     0.6853 r
  n5 (net)                                      8      30.4875              0.0000     0.6853 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (gcdGCDUnitDpath_W16)                0.0000     0.6853 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (net)           30.4875              0.0000     0.6853 r
  GCDdpath0/U256/IN1 (NAND3X0)                                    0.0655    0.0001 *   0.6854 r
  GCDdpath0/U256/QN (NAND3X0)                                     0.0657    0.0384     0.7238 f
  GCDdpath0/n74 (net)                           1       4.1059              0.0000     0.7238 f
  GCDdpath0/U76/IN2 (NAND2X1)                                     0.0657    0.0000 *   0.7238 f
  GCDdpath0/U76/QN (NAND2X1)                                      0.0454    0.0300     0.7539 r
  GCDdpath0/A_next[0] (net)                     1       1.8621              0.0000     0.7539 r
  GCDdpath0/A_reg_reg_0_/D (DFFARX1)                              0.0454    0.0000 *   0.7539 r
  data arrival time                                                                    0.7539

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_0_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0890     0.8110
  data required time                                                                   0.8110
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8110
  data arrival time                                                                   -0.7539
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0571


  Startpoint: GCDdpath0/B_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_12_/Q (DFFARX1)                             0.0514    0.1994     0.1994 f
  GCDdpath0/B_reg[12] (net)                     2       9.0195              0.0000     0.1994 f
  GCDdpath0/U250/IN2 (NOR2X1)                                     0.0514    0.0001 *   0.1995 f
  GCDdpath0/U250/QN (NOR2X1)                                      0.0947    0.0530     0.2525 r
  GCDdpath0/n273 (net)                          4      11.4452              0.0000     0.2525 r
  GCDdpath0/U35/IN2 (NOR2X0)                                      0.0947    0.0000 *   0.2525 r
  GCDdpath0/U35/QN (NOR2X0)                                       0.0619    0.0487     0.3012 f
  GCDdpath0/n35 (net)                           1       2.6699              0.0000     0.3012 f
  GCDdpath0/U25/IN1 (NOR2X0)                                      0.0619    0.0000 *   0.3012 f
  GCDdpath0/U25/QN (NOR2X0)                                       0.0851    0.0479     0.3492 r
  GCDdpath0/n24 (net)                           1       6.1388              0.0000     0.3492 r
  GCDdpath0/U24/IN1 (NAND2X1)                                     0.0851    0.0001 *   0.3493 r
  GCDdpath0/U24/QN (NAND2X1)                                      0.0479    0.0325     0.3818 f
  GCDdpath0/n23 (net)                           1       3.0149              0.0000     0.3818 f
  GCDdpath0/U18/IN1 (NAND2X1)                                     0.0479    0.0000 *   0.3818 f
  GCDdpath0/U18/QN (NAND2X1)                                      0.0487    0.0286     0.4104 r
  GCDdpath0/n18 (net)                           1       4.1332              0.0000     0.4104 r
  GCDdpath0/U8/INP (INVX1)                                        0.0487    0.0000 *   0.4104 r
  GCDdpath0/U8/ZN (INVX1)                                         0.0321    0.0246     0.4350 f
  GCDdpath0/n7 (net)                            1       5.8516              0.0000     0.4350 f
  GCDdpath0/U6/IN1 (NAND2X2)                                      0.0321    0.0000 *   0.4350 f
  GCDdpath0/U6/QN (NAND2X2)                                       0.0428    0.0210     0.4560 r
  GCDdpath0/n5 (net)                            1       6.9756              0.0000     0.4560 r
  GCDdpath0/U2/IN1 (NOR2X2)                                       0.0428    0.0001 *   0.4560 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0350     0.4910 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4910 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4910 f
  A_lt_B (net)                                         11.7920              0.0000     0.4910 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4910 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4910 f
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0566    0.0000 *   0.4911 f
  GCDctrl0/U10/QN (NOR2X0)                                        0.0571    0.0317     0.5228 r
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5228 r
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5228 r
  n2 (net)                                              2.3709              0.0000     0.5228 r
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5228 r
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5228 r
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0571    0.0000 *   0.5228 r
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1157    0.1032     0.6260 r
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6260 r
  GCDdpath0/U62/INP (INVX4)                                       0.1157    0.0001 *   0.6260 r
  GCDdpath0/U62/ZN (INVX4)                                        0.0571    0.0389     0.6649 f
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6649 f
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0571    0.0008 *   0.6657 f
  GCDdpath0/U104/QN (NOR2X4)                                      0.0592    0.0327     0.6983 r
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.6983 r
  GCDdpath0/U136/IN1 (NAND2X1)                                    0.0592    0.0000 *   0.6984 r
  GCDdpath0/U136/QN (NAND2X1)                                     0.0435    0.0308     0.7292 f
  GCDdpath0/n220 (net)                          1       3.4916              0.0000     0.7292 f
  GCDdpath0/U135/IN2 (NAND2X1)                                    0.0435    0.0000 *   0.7292 f
  GCDdpath0/U135/QN (NAND2X1)                                     0.0392    0.0265     0.7557 r
  GCDdpath0/A_next[10] (net)                    1       1.9330              0.0000     0.7557 r
  GCDdpath0/A_reg_reg_10_/D (DFFARX1)                             0.0392    0.0000 *   0.7557 r
  data arrival time                                                                    0.7557

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_10_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0865     0.8135
  data required time                                                                   0.8135
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8135
  data arrival time                                                                   -0.7557
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0578


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0674    0.0003 *   0.2107 f
  GCDdpath0/U90/QN (NOR2X1)                                       0.0824    0.0450     0.2557 r
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2557 r
  GCDdpath0/U82/INP (INVX0)                                       0.0824    0.0000 *   0.2557 r
  GCDdpath0/U82/ZN (INVX0)                                        0.0501    0.0366     0.2923 f
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2923 f
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0501    0.0000 *   0.2923 f
  GCDdpath0/U40/QN (NOR2X0)                                       0.0606    0.0316     0.3240 r
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3240 r
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0606    0.0000 *   0.3240 r
  GCDdpath0/U39/QN (NOR2X0)                                       0.0686    0.0371     0.3610 f
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3610 f
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0686    0.0000 *   0.3611 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0399     0.4009 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.4009 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.4009 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4260 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4260 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4260 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4526 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4526 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4527 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4796 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4796 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4796 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5182 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5182 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5182 r
  A_lt_B (net)                                         11.7920              0.0000     0.5182 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5182 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5182 r
  GCDctrl0/U10/IN1 (NOR2X0)                                       0.0597    0.0000 *   0.5182 r
  GCDctrl0/U10/QN (NOR2X0)                                        0.0488    0.0341     0.5523 f
  GCDctrl0/A_mux_sel[1] (net)                   1       2.3709              0.0000     0.5523 f
  GCDctrl0/A_mux_sel[1] (gcdGCDUnitCtrl)                                    0.0000     0.5523 f
  n2 (net)                                              2.3709              0.0000     0.5523 f
  GCDdpath0/A_mux_sel[1] (gcdGCDUnitDpath_W16)                              0.0000     0.5523 f
  GCDdpath0/A_mux_sel[1] (net)                          2.3709              0.0000     0.5523 f
  GCDdpath0/U102/INP (NBUFFX2)                                    0.0488    0.0000 *   0.5523 f
  GCDdpath0/U102/Z (NBUFFX2)                                      0.1105    0.1037     0.6561 f
  GCDdpath0/n321 (net)                         19      68.3220              0.0000     0.6561 f
  GCDdpath0/U62/INP (INVX4)                                       0.1105    0.0001 *   0.6561 f
  GCDdpath0/U62/ZN (INVX4)                                        0.0628    0.0374     0.6935 r
  GCDdpath0/n322 (net)                          8      37.8606              0.0000     0.6935 r
  GCDdpath0/U104/IN1 (NOR2X4)                                     0.0628    0.0008 *   0.6943 r
  GCDdpath0/U104/QN (NOR2X4)                                      0.0552    0.0361     0.7305 f
  GCDdpath0/n307 (net)                          7      19.6064              0.0000     0.7305 f
  GCDdpath0/U136/IN1 (NAND2X1)                                    0.0552    0.0000 *   0.7305 f
  GCDdpath0/U136/QN (NAND2X1)                                     0.0440    0.0283     0.7588 r
  GCDdpath0/n220 (net)                          1       3.4916              0.0000     0.7588 r
  GCDdpath0/U135/IN2 (NAND2X1)                                    0.0440    0.0000 *   0.7588 r
  GCDdpath0/U135/QN (NAND2X1)                                     0.0384    0.0239     0.7828 f
  GCDdpath0/A_next[10] (net)                    1       1.9330              0.0000     0.7828 f
  GCDdpath0/A_reg_reg_10_/D (DFFARX1)                             0.0384    0.0000 *   0.7828 f
  data arrival time                                                                    0.7828

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_10_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0586     0.8414
  data required time                                                                   0.8414
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8414
  data arrival time                                                                   -0.7828
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0586


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U40/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0502     0.3130 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3130 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3130 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3490 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3490 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3490 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3841 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3841 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3841 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4061 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4061 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4062 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4316 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4316 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4317 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4564 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4564 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4564 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5004 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5004 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5004 f
  A_lt_B (net)                                         11.7920              0.0000     0.5004 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5004 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5004 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5005 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5222 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5222 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5222 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5491 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5491 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5491 f
  n3 (net)                                              6.7834              0.0000     0.5491 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5491 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6426 f
  n4 (net)                                     52     169.0744              0.0000     0.6426 f
  U1/INP (INVX2)                                                  0.0574    0.0001 *   0.6427 f
  U1/ZN (INVX2)                                                   0.0655    0.0408     0.6835 r
  n5 (net)                                      8      30.4875              0.0000     0.6835 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (gcdGCDUnitDpath_W16)                0.0000     0.6835 r
  GCDdpath0/A_mux_sel_0__hfs_netlink_1 (net)           30.4875              0.0000     0.6835 r
  GCDdpath0/U256/IN1 (NAND3X0)                                    0.0655    0.0001 *   0.6836 r
  GCDdpath0/U256/QN (NAND3X0)                                     0.0657    0.0384     0.7220 f
  GCDdpath0/n74 (net)                           1       4.1059              0.0000     0.7220 f
  GCDdpath0/U76/IN2 (NAND2X1)                                     0.0657    0.0000 *   0.7220 f
  GCDdpath0/U76/QN (NAND2X1)                                      0.0454    0.0300     0.7521 r
  GCDdpath0/A_next[0] (net)                     1       1.8621              0.0000     0.7521 r
  GCDdpath0/A_reg_reg_0_/D (DFFARX1)                              0.0454    0.0000 *   0.7521 r
  data arrival time                                                                    0.7521

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_0_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0890     0.8110
  data required time                                                                   0.8110
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8110
  data arrival time                                                                   -0.7521
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0589


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0815    0.1957     0.1957 r
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.1957 r
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0815    0.0003 *   0.1960 r
  GCDdpath0/U159/QN (NAND2X1)                                     0.1044    0.0659     0.2620 f
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2620 f
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1044    0.0003 *   0.2623 f
  GCDdpath0/U322/Q (AND2X1)                                       0.0344    0.0716     0.3339 f
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3339 f
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0344    0.0000 *   0.3340 f
  GCDdpath0/U16/QN (NAND2X1)                                      0.0543    0.0303     0.3642 r
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3642 r
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0543    0.0001 *   0.3643 r
  GCDdpath0/U15/QN (NAND2X1)                                      0.0494    0.0351     0.3995 f
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.3995 f
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0494    0.0000 *   0.3995 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0239     0.4234 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4234 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4235 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4504 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4504 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4504 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.4890 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4890 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4890 r
  A_lt_B (net)                                         11.7920              0.0000     0.4890 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4890 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4890 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4890 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5120 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5120 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5120 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5363 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5363 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5363 r
  n3 (net)                                              6.7834              0.0000     0.5363 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5364 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6309 r
  n4 (net)                                     52     169.0744              0.0000     0.6309 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6309 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6309 r
  GCDdpath0/U197/IN1 (NOR2X0)                                     0.0626    0.0003 *   0.6312 r
  GCDdpath0/U197/QN (NOR2X0)                                      0.0414    0.0350     0.6662 f
  GCDdpath0/n69 (net)                           1       2.4388              0.0000     0.6662 f
  GCDdpath0/U54/IN1 (NOR2X0)                                      0.0414    0.0000 *   0.6662 f
  GCDdpath0/U54/QN (NOR2X0)                                       0.0672    0.0318     0.6980 r
  GCDdpath0/n72 (net)                           1       2.9587              0.0000     0.6980 r
  GCDdpath0/U75/IN1 (NAND2X1)                                     0.0672    0.0000 *   0.6980 r
  GCDdpath0/U75/QN (NAND2X1)                                      0.0443    0.0311     0.7291 f
  GCDdpath0/n75 (net)                           1       3.1879              0.0000     0.7291 f
  GCDdpath0/U76/IN1 (NAND2X1)                                     0.0443    0.0000 *   0.7291 f
  GCDdpath0/U76/QN (NAND2X1)                                      0.0454    0.0229     0.7521 r
  GCDdpath0/A_next[0] (net)                     1       1.8621              0.0000     0.7521 r
  GCDdpath0/A_reg_reg_0_/D (DFFARX1)                              0.0454    0.0000 *   0.7521 r
  data arrival time                                                                    0.7521

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/A_reg_reg_0_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0890     0.8110
  data required time                                                                   0.8110
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8110
  data arrival time                                                                   -0.7521
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0589


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/clk_gate_B_reg_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0735    0.0003 *   0.2146 f
  GCDdpath0/U159/QN (NAND2X1)                                     0.1121    0.0675     0.2820 r
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2820 r
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1121    0.0003 *   0.2824 r
  GCDdpath0/U322/Q (AND2X1)                                       0.0364    0.0663     0.3487 r
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3487 r
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0364    0.0000 *   0.3487 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0327     0.3814 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3814 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3815 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.4182 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.4182 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.4182 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4446 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4446 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4447 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4694 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4694 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4694 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5134 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5134 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5134 f
  A_lt_B (net)                                         11.7920              0.0000     0.5134 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5134 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5134 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5135 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5352 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5352 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5353 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5621 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5621 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5621 f
  n3 (net)                                              6.7834              0.0000     0.5621 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5621 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6556 f
  n4 (net)                                     52     169.0744              0.0000     0.6556 f
  U1/INP (INVX2)                                                  0.0574    0.0001 *   0.6557 f
  U1/ZN (INVX2)                                                   0.0655    0.0408     0.6965 r
  n5 (net)                                      8      30.4875              0.0000     0.6965 r
  GCDctrl0/A_mux_sel_0__hfs_netlink_0 (gcdGCDUnitCtrl)                      0.0000     0.6965 r
  GCDctrl0/A_mux_sel_0__hfs_netlink_0 (net)            30.4875              0.0000     0.6965 r
  GCDctrl0/U7/IN1 (NAND2X1)                                       0.0655    0.0004 *   0.6969 r
  GCDctrl0/U7/QN (NAND2X1)                                        0.0546    0.0384     0.7353 f
  GCDctrl0/B_en (net)                           2       6.0556              0.0000     0.7353 f
  GCDctrl0/B_en (gcdGCDUnitCtrl)                                            0.0000     0.7353 f
  B_en (net)                                            6.0556              0.0000     0.7353 f
  GCDdpath0/B_en (gcdGCDUnitDpath_W16)                                      0.0000     0.7353 f
  GCDdpath0/B_en (net)                                  6.0556              0.0000     0.7353 f
  GCDdpath0/clk_gate_B_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_gcdGCDUnitDpath_W16_0)   0.0000   0.7353 f
  GCDdpath0/clk_gate_B_reg_reg/EN (net)                 6.0556              0.0000     0.7353 f
  GCDdpath0/clk_gate_B_reg_reg/latch/EN (CGLPPRX2)                0.0546    0.0000 *   0.7353 f
  data arrival time                                                                    0.7353

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/clk_gate_B_reg_reg/latch/CLK (CGLPPRX2)                         0.0000     0.9000 r
  clock gating setup time                                                  -0.0968     0.8032
  data required time                                                                   0.8032
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8032
  data arrival time                                                                   -0.7353
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0679


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0674    0.0003 *   0.2107 f
  GCDdpath0/U90/QN (NOR2X1)                                       0.0824    0.0450     0.2557 r
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2557 r
  GCDdpath0/U82/INP (INVX0)                                       0.0824    0.0000 *   0.2557 r
  GCDdpath0/U82/ZN (INVX0)                                        0.0501    0.0366     0.2923 f
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2923 f
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0501    0.0000 *   0.2923 f
  GCDdpath0/U40/QN (NOR2X0)                                       0.0606    0.0316     0.3240 r
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3240 r
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0606    0.0000 *   0.3240 r
  GCDdpath0/U39/QN (NOR2X0)                                       0.0686    0.0371     0.3610 f
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3610 f
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0686    0.0000 *   0.3611 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0399     0.4009 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.4009 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.4009 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4260 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4260 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4260 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4526 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4526 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4527 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4796 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4796 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4796 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5182 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5182 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5182 r
  A_lt_B (net)                                         11.7920              0.0000     0.5182 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5182 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5182 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5182 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5412 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5412 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5412 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5655 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5655 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5655 r
  n3 (net)                                              6.7834              0.0000     0.5655 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5655 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6601 r
  n4 (net)                                     52     169.0744              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6601 r
  GCDdpath0/U263/S (MUX21X1)                                      0.0626    0.0015 *   0.6615 r
  GCDdpath0/U263/Q (MUX21X1)                                      0.0450    0.0803     0.7418 r
  GCDdpath0/B_next[3] (net)                     1       5.9469              0.0000     0.7418 r
  GCDdpath0/B_reg_reg_3_/D (DFFARX1)                              0.0450    0.0001 *   0.7419 r
  data arrival time                                                                    0.7419

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0888     0.8112
  data required time                                                                   0.8112
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8112
  data arrival time                                                                   -0.7419
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0693


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0674    0.0003 *   0.2107 f
  GCDdpath0/U90/QN (NOR2X1)                                       0.0824    0.0450     0.2557 r
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2557 r
  GCDdpath0/U82/INP (INVX0)                                       0.0824    0.0000 *   0.2557 r
  GCDdpath0/U82/ZN (INVX0)                                        0.0501    0.0366     0.2923 f
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2923 f
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0501    0.0000 *   0.2923 f
  GCDdpath0/U40/QN (NOR2X0)                                       0.0606    0.0316     0.3240 r
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3240 r
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0606    0.0000 *   0.3240 r
  GCDdpath0/U39/QN (NOR2X0)                                       0.0686    0.0371     0.3610 f
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3610 f
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0686    0.0000 *   0.3611 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0399     0.4009 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.4009 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.4009 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4260 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4260 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4260 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4526 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4526 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4527 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4796 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4796 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4796 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5182 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5182 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5182 r
  A_lt_B (net)                                         11.7920              0.0000     0.5182 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5182 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5182 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5182 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5412 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5412 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5412 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5655 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5655 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5655 r
  n3 (net)                                              6.7834              0.0000     0.5655 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5655 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6601 r
  n4 (net)                                     52     169.0744              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6601 r
  GCDdpath0/U295/S (MUX21X1)                                      0.0626    0.0019 *   0.6620 r
  GCDdpath0/U295/Q (MUX21X1)                                      0.0428    0.0788     0.7407 r
  GCDdpath0/B_next[12] (net)                    1       5.1507              0.0000     0.7407 r
  GCDdpath0/B_reg_reg_12_/D (DFFARX1)                             0.0428    0.0001 *   0.7408 r
  data arrival time                                                                    0.7408

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_12_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0880     0.8120
  data required time                                                                   0.8120
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8120
  data arrival time                                                                   -0.7408
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0712


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0674    0.0003 *   0.2107 f
  GCDdpath0/U90/QN (NOR2X1)                                       0.0824    0.0450     0.2557 r
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2557 r
  GCDdpath0/U82/INP (INVX0)                                       0.0824    0.0000 *   0.2557 r
  GCDdpath0/U82/ZN (INVX0)                                        0.0501    0.0366     0.2923 f
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2923 f
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0501    0.0000 *   0.2923 f
  GCDdpath0/U40/QN (NOR2X0)                                       0.0606    0.0316     0.3240 r
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3240 r
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0606    0.0000 *   0.3240 r
  GCDdpath0/U39/QN (NOR2X0)                                       0.0686    0.0371     0.3610 f
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3610 f
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0686    0.0000 *   0.3611 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0399     0.4009 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.4009 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.4009 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4260 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4260 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4260 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4526 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4526 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4527 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4796 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4796 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4796 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5182 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5182 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5182 r
  A_lt_B (net)                                         11.7920              0.0000     0.5182 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5182 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5182 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5182 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5412 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5412 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5412 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5655 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5655 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5655 r
  n3 (net)                                              6.7834              0.0000     0.5655 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5655 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6601 r
  n4 (net)                                     52     169.0744              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6601 r
  GCDdpath0/U271/S (MUX21X1)                                      0.0626    0.0019 *   0.6620 r
  GCDdpath0/U271/Q (MUX21X1)                                      0.0413    0.0778     0.7398 r
  GCDdpath0/B_next[6] (net)                     1       4.6221              0.0000     0.7398 r
  GCDdpath0/B_reg_reg_6_/D (DFFARX1)                              0.0413    0.0001 *   0.7399 r
  data arrival time                                                                    0.7399

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0874     0.8126
  data required time                                                                   0.8126
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8126
  data arrival time                                                                   -0.7399
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0728


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_8_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0674    0.0003 *   0.2107 f
  GCDdpath0/U90/QN (NOR2X1)                                       0.0824    0.0450     0.2557 r
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2557 r
  GCDdpath0/U82/INP (INVX0)                                       0.0824    0.0000 *   0.2557 r
  GCDdpath0/U82/ZN (INVX0)                                        0.0501    0.0366     0.2923 f
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2923 f
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0501    0.0000 *   0.2923 f
  GCDdpath0/U40/QN (NOR2X0)                                       0.0606    0.0316     0.3240 r
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3240 r
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0606    0.0000 *   0.3240 r
  GCDdpath0/U39/QN (NOR2X0)                                       0.0686    0.0371     0.3610 f
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3610 f
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0686    0.0000 *   0.3611 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0399     0.4009 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.4009 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.4009 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4260 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4260 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4260 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4526 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4526 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4527 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4796 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4796 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4796 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5182 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5182 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5182 r
  A_lt_B (net)                                         11.7920              0.0000     0.5182 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5182 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5182 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5182 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5412 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5412 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5412 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5655 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5655 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5655 r
  n3 (net)                                              6.7834              0.0000     0.5655 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5655 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6601 r
  n4 (net)                                     52     169.0744              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6601 r
  GCDdpath0/U279/S (MUX21X1)                                      0.0626    0.0019 *   0.6619 r
  GCDdpath0/U279/Q (MUX21X1)                                      0.0408    0.0775     0.7394 r
  GCDdpath0/B_next[8] (net)                     1       4.4525              0.0000     0.7394 r
  GCDdpath0/B_reg_reg_8_/D (DFFARX1)                              0.0408    0.0001 *   0.7395 r
  data arrival time                                                                    0.7395

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_8_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0872     0.8128
  data required time                                                                   0.8128
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8128
  data arrival time                                                                   -0.7395
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0734


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0674    0.0003 *   0.2107 f
  GCDdpath0/U90/QN (NOR2X1)                                       0.0824    0.0450     0.2557 r
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2557 r
  GCDdpath0/U82/INP (INVX0)                                       0.0824    0.0000 *   0.2557 r
  GCDdpath0/U82/ZN (INVX0)                                        0.0501    0.0366     0.2923 f
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2923 f
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0501    0.0000 *   0.2923 f
  GCDdpath0/U40/QN (NOR2X0)                                       0.0606    0.0316     0.3240 r
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3240 r
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0606    0.0000 *   0.3240 r
  GCDdpath0/U39/QN (NOR2X0)                                       0.0686    0.0371     0.3610 f
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3610 f
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0686    0.0000 *   0.3611 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0399     0.4009 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.4009 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.4009 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4260 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4260 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4260 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4526 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4526 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4527 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4796 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4796 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4796 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5182 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5182 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5182 r
  A_lt_B (net)                                         11.7920              0.0000     0.5182 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5182 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5182 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5182 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5412 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5412 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5412 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5655 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5655 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5655 r
  n3 (net)                                              6.7834              0.0000     0.5655 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5655 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6601 r
  n4 (net)                                     52     169.0744              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6601 r
  GCDdpath0/U286/S (MUX21X1)                                      0.0626    0.0010 *   0.6611 r
  GCDdpath0/U286/Q (MUX21X1)                                      0.0409    0.0776     0.7386 r
  GCDdpath0/B_next[10] (net)                    1       4.5015              0.0000     0.7386 r
  GCDdpath0/B_reg_reg_10_/D (DFFARX1)                             0.0409    0.0001 *   0.7387 r
  data arrival time                                                                    0.7387

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0872     0.8128
  data required time                                                                   0.8128
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8128
  data arrival time                                                                   -0.7387
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0741


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0735    0.0003 *   0.2146 f
  GCDdpath0/U159/QN (NAND2X1)                                     0.1121    0.0675     0.2820 r
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2820 r
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1121    0.0003 *   0.2824 r
  GCDdpath0/U322/Q (AND2X1)                                       0.0364    0.0663     0.3487 r
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3487 r
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0364    0.0000 *   0.3487 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0327     0.3814 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3814 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3815 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.4182 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.4182 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.4182 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4446 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4446 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4447 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4694 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4694 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4694 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5134 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5134 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5134 f
  A_lt_B (net)                                         11.7920              0.0000     0.5134 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5134 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5134 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5135 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5352 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5352 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5353 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5621 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5621 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5621 f
  n3 (net)                                              6.7834              0.0000     0.5621 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5621 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6556 f
  n4 (net)                                     52     169.0744              0.0000     0.6556 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6556 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6556 f
  GCDdpath0/U263/S (MUX21X1)                                      0.0574    0.0015 *   0.6570 f
  GCDdpath0/U263/Q (MUX21X1)                                      0.0450    0.0795     0.7365 r
  GCDdpath0/B_next[3] (net)                     1       5.9469              0.0000     0.7365 r
  GCDdpath0/B_reg_reg_3_/D (DFFARX1)                              0.0450    0.0001 *   0.7366 r
  data arrival time                                                                    0.7366

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0888     0.8112
  data required time                                                                   0.8112
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8112
  data arrival time                                                                   -0.7366
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0746


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_13_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0674    0.0003 *   0.2107 f
  GCDdpath0/U90/QN (NOR2X1)                                       0.0824    0.0450     0.2557 r
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2557 r
  GCDdpath0/U82/INP (INVX0)                                       0.0824    0.0000 *   0.2557 r
  GCDdpath0/U82/ZN (INVX0)                                        0.0501    0.0366     0.2923 f
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2923 f
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0501    0.0000 *   0.2923 f
  GCDdpath0/U40/QN (NOR2X0)                                       0.0606    0.0316     0.3240 r
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3240 r
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0606    0.0000 *   0.3240 r
  GCDdpath0/U39/QN (NOR2X0)                                       0.0686    0.0371     0.3610 f
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3610 f
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0686    0.0000 *   0.3611 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0399     0.4009 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.4009 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.4009 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4260 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4260 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4260 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4526 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4526 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4527 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4796 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4796 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4796 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5182 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5182 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5182 r
  A_lt_B (net)                                         11.7920              0.0000     0.5182 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5182 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5182 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5182 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5412 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5412 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5412 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5655 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5655 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5655 r
  n3 (net)                                              6.7834              0.0000     0.5655 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5655 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6601 r
  n4 (net)                                     52     169.0744              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6601 r
  GCDdpath0/U299/S (MUX21X1)                                      0.0626    0.0017 *   0.6618 r
  GCDdpath0/U299/Q (MUX21X1)                                      0.0398    0.0768     0.7386 r
  GCDdpath0/B_next[13] (net)                    1       4.1062              0.0000     0.7386 r
  GCDdpath0/B_reg_reg_13_/D (DFFARX1)                             0.0398    0.0000 *   0.7387 r
  data arrival time                                                                    0.7387

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0867     0.8133
  data required time                                                                   0.8133
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8133
  data arrival time                                                                   -0.7387
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0746


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0674    0.0003 *   0.2107 f
  GCDdpath0/U90/QN (NOR2X1)                                       0.0824    0.0450     0.2557 r
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2557 r
  GCDdpath0/U82/INP (INVX0)                                       0.0824    0.0000 *   0.2557 r
  GCDdpath0/U82/ZN (INVX0)                                        0.0501    0.0366     0.2923 f
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2923 f
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0501    0.0000 *   0.2923 f
  GCDdpath0/U40/QN (NOR2X0)                                       0.0606    0.0316     0.3240 r
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3240 r
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0606    0.0000 *   0.3240 r
  GCDdpath0/U39/QN (NOR2X0)                                       0.0686    0.0371     0.3610 f
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3610 f
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0686    0.0000 *   0.3611 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0399     0.4009 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.4009 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.4009 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4260 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4260 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4260 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4526 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4526 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4527 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4796 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4796 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4796 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5182 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5182 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5182 r
  A_lt_B (net)                                         11.7920              0.0000     0.5182 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5182 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5182 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5182 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5412 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5412 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5412 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5655 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5655 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5655 r
  n3 (net)                                              6.7834              0.0000     0.5655 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5655 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6601 r
  n4 (net)                                     52     169.0744              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6601 r
  GCDdpath0/U303/S (MUX21X1)                                      0.0626    0.0007 *   0.6608 r
  GCDdpath0/U303/Q (MUX21X1)                                      0.0405    0.0773     0.7381 r
  GCDdpath0/B_next[14] (net)                    1       4.3533              0.0000     0.7381 r
  GCDdpath0/B_reg_reg_14_/D (DFFARX1)                             0.0405    0.0001 *   0.7381 r
  data arrival time                                                                    0.7381

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_14_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0870     0.8130
  data required time                                                                   0.8130
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8130
  data arrival time                                                                   -0.7381
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0748


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/clk_gate_B_reg_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0725    0.2136     0.2136 f
  GCDdpath0/B_reg[0] (net)                      3      17.2614              0.0000     0.2136 f
  GCDdpath0/U324/IN1 (NAND2X2)                                    0.0725    0.0002 *   0.2138 f
  GCDdpath0/U324/QN (NAND2X2)                                     0.0483    0.0285     0.2424 r
  GCDdpath0/n91 (net)                           2       8.6358              0.0000     0.2424 r
  GCDdpath0/U89/INP (INVX1)                                       0.0483    0.0001 *   0.2425 r
  GCDdpath0/U89/ZN (INVX1)                                        0.0344    0.0264     0.2689 f
  GCDdpath0/n80 (net)                           2       6.8627              0.0000     0.2689 f
  GCDdpath0/U43/IN1 (NAND2X1)                                     0.0344    0.0000 *   0.2689 f
  GCDdpath0/U43/QN (NAND2X1)                                      0.0502    0.0243     0.2932 r
  GCDdpath0/n43 (net)                           1       3.1645              0.0000     0.2932 r
  GCDdpath0/U42/IN1 (NAND2X1)                                     0.0502    0.0000 *   0.2932 r
  GCDdpath0/U42/QN (NAND2X1)                                      0.0457    0.0322     0.3254 f
  GCDdpath0/n42 (net)                           1       4.6977              0.0000     0.3254 f
  GCDdpath0/U41/IN2 (NAND2X1)                                     0.0457    0.0001 *   0.3254 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0296     0.3550 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3550 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3550 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3892 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3892 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3892 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4112 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4112 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4113 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4367 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4367 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4368 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4615 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4615 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4615 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5055 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5055 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5055 f
  A_lt_B (net)                                         11.7920              0.0000     0.5055 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5055 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5055 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5055 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5273 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5273 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5273 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5541 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5541 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5541 f
  n3 (net)                                              6.7834              0.0000     0.5541 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5542 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6476 f
  n4 (net)                                     52     169.0744              0.0000     0.6476 f
  U1/INP (INVX2)                                                  0.0574    0.0001 *   0.6478 f
  U1/ZN (INVX2)                                                   0.0655    0.0408     0.6886 r
  n5 (net)                                      8      30.4875              0.0000     0.6886 r
  GCDctrl0/A_mux_sel_0__hfs_netlink_0 (gcdGCDUnitCtrl)                      0.0000     0.6886 r
  GCDctrl0/A_mux_sel_0__hfs_netlink_0 (net)            30.4875              0.0000     0.6886 r
  GCDctrl0/U7/IN1 (NAND2X1)                                       0.0655    0.0004 *   0.6889 r
  GCDctrl0/U7/QN (NAND2X1)                                        0.0546    0.0384     0.7274 f
  GCDctrl0/B_en (net)                           2       6.0556              0.0000     0.7274 f
  GCDctrl0/B_en (gcdGCDUnitCtrl)                                            0.0000     0.7274 f
  B_en (net)                                            6.0556              0.0000     0.7274 f
  GCDdpath0/B_en (gcdGCDUnitDpath_W16)                                      0.0000     0.7274 f
  GCDdpath0/B_en (net)                                  6.0556              0.0000     0.7274 f
  GCDdpath0/clk_gate_B_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_gcdGCDUnitDpath_W16_0)   0.0000   0.7274 f
  GCDdpath0/clk_gate_B_reg_reg/EN (net)                 6.0556              0.0000     0.7274 f
  GCDdpath0/clk_gate_B_reg_reg/latch/EN (CGLPPRX2)                0.0546    0.0000 *   0.7274 f
  data arrival time                                                                    0.7274

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/clk_gate_B_reg_reg/latch/CLK (CGLPPRX2)                         0.0000     0.9000 r
  clock gating setup time                                                  -0.0968     0.8032
  data required time                                                                   0.8032
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8032
  data arrival time                                                                   -0.7274
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0758


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0674    0.0003 *   0.2107 f
  GCDdpath0/U90/QN (NOR2X1)                                       0.0824    0.0450     0.2557 r
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2557 r
  GCDdpath0/U82/INP (INVX0)                                       0.0824    0.0000 *   0.2557 r
  GCDdpath0/U82/ZN (INVX0)                                        0.0501    0.0366     0.2923 f
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2923 f
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0501    0.0000 *   0.2923 f
  GCDdpath0/U40/QN (NOR2X0)                                       0.0606    0.0316     0.3240 r
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3240 r
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0606    0.0000 *   0.3240 r
  GCDdpath0/U39/QN (NOR2X0)                                       0.0686    0.0371     0.3610 f
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3610 f
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0686    0.0000 *   0.3611 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0399     0.4009 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.4009 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.4009 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4260 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4260 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4260 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4526 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4526 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4527 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4796 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4796 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4796 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5182 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5182 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5182 r
  A_lt_B (net)                                         11.7920              0.0000     0.5182 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5182 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5182 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5182 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5412 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5412 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5412 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5655 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5655 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5655 r
  n3 (net)                                              6.7834              0.0000     0.5655 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5655 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6601 r
  n4 (net)                                     52     169.0744              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6601 r
  GCDdpath0/U266/S (MUX21X1)                                      0.0626    0.0025 *   0.6626 r
  GCDdpath0/U266/Q (MUX21X1)                                      0.0378    0.0753     0.7379 r
  GCDdpath0/B_next[4] (net)                     1       3.3562              0.0000     0.7379 r
  GCDdpath0/B_reg_reg_4_/D (DFFARX1)                              0.0378    0.0000 *   0.7379 r
  data arrival time                                                                    0.7379

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0860     0.8140
  data required time                                                                   0.8140
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8140
  data arrival time                                                                   -0.7379
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0761


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0674    0.0003 *   0.2107 f
  GCDdpath0/U90/QN (NOR2X1)                                       0.0824    0.0450     0.2557 r
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2557 r
  GCDdpath0/U82/INP (INVX0)                                       0.0824    0.0000 *   0.2557 r
  GCDdpath0/U82/ZN (INVX0)                                        0.0501    0.0366     0.2923 f
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2923 f
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0501    0.0000 *   0.2923 f
  GCDdpath0/U40/QN (NOR2X0)                                       0.0606    0.0316     0.3240 r
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3240 r
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0606    0.0000 *   0.3240 r
  GCDdpath0/U39/QN (NOR2X0)                                       0.0686    0.0371     0.3610 f
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3610 f
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0686    0.0000 *   0.3611 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0399     0.4009 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.4009 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.4009 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4260 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4260 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4260 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4526 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4526 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4527 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4796 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4796 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4796 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5182 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5182 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5182 r
  A_lt_B (net)                                         11.7920              0.0000     0.5182 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5182 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5182 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5182 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5412 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5412 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5412 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5655 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5655 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5655 r
  n3 (net)                                              6.7834              0.0000     0.5655 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5655 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6601 r
  n4 (net)                                     52     169.0744              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6601 r
  GCDdpath0/U260/S (MUX21X1)                                      0.0626    0.0020 *   0.6621 r
  GCDdpath0/U260/Q (MUX21X1)                                      0.0384    0.0756     0.7376 r
  GCDdpath0/B_next[2] (net)                     1       3.4697              0.0000     0.7376 r
  GCDdpath0/B_reg_reg_2_/D (DFFARX1)                              0.0384    0.0000 *   0.7377 r
  data arrival time                                                                    0.7377

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_2_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0862     0.8138
  data required time                                                                   0.8138
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8138
  data arrival time                                                                   -0.7377
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0761


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_11_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0674    0.0003 *   0.2107 f
  GCDdpath0/U90/QN (NOR2X1)                                       0.0824    0.0450     0.2557 r
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2557 r
  GCDdpath0/U82/INP (INVX0)                                       0.0824    0.0000 *   0.2557 r
  GCDdpath0/U82/ZN (INVX0)                                        0.0501    0.0366     0.2923 f
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2923 f
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0501    0.0000 *   0.2923 f
  GCDdpath0/U40/QN (NOR2X0)                                       0.0606    0.0316     0.3240 r
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3240 r
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0606    0.0000 *   0.3240 r
  GCDdpath0/U39/QN (NOR2X0)                                       0.0686    0.0371     0.3610 f
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3610 f
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0686    0.0000 *   0.3611 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0399     0.4009 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.4009 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.4009 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4260 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4260 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4260 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4526 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4526 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4527 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4796 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4796 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4796 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5182 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5182 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5182 r
  A_lt_B (net)                                         11.7920              0.0000     0.5182 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5182 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5182 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5182 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5412 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5412 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5412 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5655 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5655 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5655 r
  n3 (net)                                              6.7834              0.0000     0.5655 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5655 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6601 r
  n4 (net)                                     52     169.0744              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6601 r
  GCDdpath0/U290/S (MUX21X1)                                      0.0626    0.0021 *   0.6622 r
  GCDdpath0/U290/Q (MUX21X1)                                      0.0377    0.0754     0.7375 r
  GCDdpath0/B_next[11] (net)                    1       3.3821              0.0000     0.7375 r
  GCDdpath0/B_reg_reg_11_/D (DFFARX1)                             0.0377    0.0000 *   0.7376 r
  data arrival time                                                                    0.7376

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_11_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0859     0.8141
  data required time                                                                   0.8141
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8141
  data arrival time                                                                   -0.7376
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0765


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0735    0.0003 *   0.2146 f
  GCDdpath0/U159/QN (NAND2X1)                                     0.1121    0.0675     0.2820 r
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2820 r
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1121    0.0003 *   0.2824 r
  GCDdpath0/U322/Q (AND2X1)                                       0.0364    0.0663     0.3487 r
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3487 r
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0364    0.0000 *   0.3487 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0327     0.3814 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3814 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3815 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.4182 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.4182 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.4182 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4446 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4446 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4447 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4694 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4694 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4694 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5134 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5134 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5134 f
  A_lt_B (net)                                         11.7920              0.0000     0.5134 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5134 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5134 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5135 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5352 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5352 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5353 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5621 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5621 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5621 f
  n3 (net)                                              6.7834              0.0000     0.5621 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5621 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6556 f
  n4 (net)                                     52     169.0744              0.0000     0.6556 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6556 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6556 f
  GCDdpath0/U295/S (MUX21X1)                                      0.0574    0.0019 *   0.6574 f
  GCDdpath0/U295/Q (MUX21X1)                                      0.0428    0.0780     0.7354 r
  GCDdpath0/B_next[12] (net)                    1       5.1507              0.0000     0.7354 r
  GCDdpath0/B_reg_reg_12_/D (DFFARX1)                             0.0428    0.0001 *   0.7355 r
  data arrival time                                                                    0.7355

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_12_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0880     0.8120
  data required time                                                                   0.8120
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8120
  data arrival time                                                                   -0.7355
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0765


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0674    0.0003 *   0.2107 f
  GCDdpath0/U90/QN (NOR2X1)                                       0.0824    0.0450     0.2557 r
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2557 r
  GCDdpath0/U82/INP (INVX0)                                       0.0824    0.0000 *   0.2557 r
  GCDdpath0/U82/ZN (INVX0)                                        0.0501    0.0366     0.2923 f
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2923 f
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0501    0.0000 *   0.2923 f
  GCDdpath0/U40/QN (NOR2X0)                                       0.0606    0.0316     0.3240 r
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3240 r
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0606    0.0000 *   0.3240 r
  GCDdpath0/U39/QN (NOR2X0)                                       0.0686    0.0371     0.3610 f
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3610 f
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0686    0.0000 *   0.3611 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0399     0.4009 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.4009 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.4009 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4260 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4260 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4260 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4526 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4526 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4527 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4796 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4796 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4796 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5182 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5182 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5182 r
  A_lt_B (net)                                         11.7920              0.0000     0.5182 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5182 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5182 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5182 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5412 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5412 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5412 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5655 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5655 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5655 r
  n3 (net)                                              6.7834              0.0000     0.5655 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5655 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6601 r
  n4 (net)                                     52     169.0744              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6601 r
  GCDdpath0/U257/S (MUX21X1)                                      0.0626    0.0030 *   0.6631 r
  GCDdpath0/U257/Q (MUX21X1)                                      0.0365    0.0746     0.7377 r
  GCDdpath0/B_next[1] (net)                     1       3.0240              0.0000     0.7377 r
  GCDdpath0/B_reg_reg_1_/D (DFFARX1)                              0.0365    0.0000 *   0.7377 r
  data arrival time                                                                    0.7377

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_1_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0854     0.8146
  data required time                                                                   0.8146
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8146
  data arrival time                                                                   -0.7377
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0768


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/clk_gate_B_reg_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0750    0.1920     0.1920 r
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.1920 r
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0750    0.0003 *   0.1923 r
  GCDdpath0/U90/QN (NOR2X1)                                       0.0714    0.0558     0.2482 f
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2482 f
  GCDdpath0/U82/INP (INVX0)                                       0.0714    0.0000 *   0.2482 f
  GCDdpath0/U82/ZN (INVX0)                                        0.0550    0.0342     0.2824 r
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2824 r
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0550    0.0000 *   0.2824 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0340     0.3164 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3164 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3164 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3524 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3524 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3524 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3875 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3875 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3875 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4096 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4096 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4096 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4351 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4351 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4351 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4598 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4598 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4598 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5038 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5038 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5038 f
  A_lt_B (net)                                         11.7920              0.0000     0.5038 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5038 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5038 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5039 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5256 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5256 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5257 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5525 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5525 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5525 f
  n3 (net)                                              6.7834              0.0000     0.5525 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5525 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6460 f
  n4 (net)                                     52     169.0744              0.0000     0.6460 f
  U1/INP (INVX2)                                                  0.0574    0.0001 *   0.6461 f
  U1/ZN (INVX2)                                                   0.0655    0.0408     0.6869 r
  n5 (net)                                      8      30.4875              0.0000     0.6869 r
  GCDctrl0/A_mux_sel_0__hfs_netlink_0 (gcdGCDUnitCtrl)                      0.0000     0.6869 r
  GCDctrl0/A_mux_sel_0__hfs_netlink_0 (net)            30.4875              0.0000     0.6869 r
  GCDctrl0/U7/IN1 (NAND2X1)                                       0.0655    0.0004 *   0.6873 r
  GCDctrl0/U7/QN (NAND2X1)                                        0.0546    0.0384     0.7257 f
  GCDctrl0/B_en (net)                           2       6.0556              0.0000     0.7257 f
  GCDctrl0/B_en (gcdGCDUnitCtrl)                                            0.0000     0.7257 f
  B_en (net)                                            6.0556              0.0000     0.7257 f
  GCDdpath0/B_en (gcdGCDUnitDpath_W16)                                      0.0000     0.7257 f
  GCDdpath0/B_en (net)                                  6.0556              0.0000     0.7257 f
  GCDdpath0/clk_gate_B_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_gcdGCDUnitDpath_W16_0)   0.0000   0.7257 f
  GCDdpath0/clk_gate_B_reg_reg/EN (net)                 6.0556              0.0000     0.7257 f
  GCDdpath0/clk_gate_B_reg_reg/latch/EN (CGLPPRX2)                0.0546    0.0000 *   0.7257 f
  data arrival time                                                                    0.7257

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/clk_gate_B_reg_reg/latch/CLK (CGLPPRX2)                         0.0000     0.9000 r
  clock gating setup time                                                  -0.0968     0.8032
  data required time                                                                   0.8032
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8032
  data arrival time                                                                   -0.7257
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0775


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0735    0.0003 *   0.2146 f
  GCDdpath0/U159/QN (NAND2X1)                                     0.1121    0.0675     0.2820 r
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2820 r
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1121    0.0003 *   0.2824 r
  GCDdpath0/U322/Q (AND2X1)                                       0.0364    0.0663     0.3487 r
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3487 r
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0364    0.0000 *   0.3487 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0327     0.3814 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3814 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3815 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.4182 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.4182 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.4182 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4446 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4446 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4447 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4694 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4694 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4694 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5134 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5134 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5134 f
  A_lt_B (net)                                         11.7920              0.0000     0.5134 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5134 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5134 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5135 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5352 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5352 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5353 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5621 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5621 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5621 f
  n3 (net)                                              6.7834              0.0000     0.5621 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5621 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6556 f
  n4 (net)                                     52     169.0744              0.0000     0.6556 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6556 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6556 f
  GCDdpath0/U271/S (MUX21X1)                                      0.0574    0.0019 *   0.6575 f
  GCDdpath0/U271/Q (MUX21X1)                                      0.0413    0.0770     0.7345 r
  GCDdpath0/B_next[6] (net)                     1       4.6221              0.0000     0.7345 r
  GCDdpath0/B_reg_reg_6_/D (DFFARX1)                              0.0413    0.0001 *   0.7346 r
  data arrival time                                                                    0.7346

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0874     0.8126
  data required time                                                                   0.8126
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8126
  data arrival time                                                                   -0.7346
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0781


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0674    0.0003 *   0.2107 f
  GCDdpath0/U90/QN (NOR2X1)                                       0.0824    0.0450     0.2557 r
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2557 r
  GCDdpath0/U82/INP (INVX0)                                       0.0824    0.0000 *   0.2557 r
  GCDdpath0/U82/ZN (INVX0)                                        0.0501    0.0366     0.2923 f
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2923 f
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0501    0.0000 *   0.2923 f
  GCDdpath0/U40/QN (NOR2X0)                                       0.0606    0.0316     0.3240 r
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3240 r
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0606    0.0000 *   0.3240 r
  GCDdpath0/U39/QN (NOR2X0)                                       0.0686    0.0371     0.3610 f
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3610 f
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0686    0.0000 *   0.3611 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0399     0.4009 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.4009 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.4009 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4260 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4260 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4260 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4526 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4526 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4527 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4796 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4796 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4796 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5182 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5182 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5182 r
  A_lt_B (net)                                         11.7920              0.0000     0.5182 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5182 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5182 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5182 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5412 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5412 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5412 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5655 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5655 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5655 r
  n3 (net)                                              6.7834              0.0000     0.5655 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5655 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6601 r
  n4 (net)                                     52     169.0744              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6601 r
  GCDdpath0/U274/S (MUX21X1)                                      0.0626    0.0026 *   0.6627 r
  GCDdpath0/U274/Q (MUX21X1)                                      0.0357    0.0740     0.7367 r
  GCDdpath0/B_next[7] (net)                     1       2.7480              0.0000     0.7367 r
  GCDdpath0/B_reg_reg_7_/D (DFFARX1)                              0.0357    0.0000 *   0.7367 r
  data arrival time                                                                    0.7367

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_7_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0851     0.8149
  data required time                                                                   0.8149
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8149
  data arrival time                                                                   -0.7367
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0781


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0674    0.0003 *   0.2107 f
  GCDdpath0/U90/QN (NOR2X1)                                       0.0824    0.0450     0.2557 r
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2557 r
  GCDdpath0/U82/INP (INVX0)                                       0.0824    0.0000 *   0.2557 r
  GCDdpath0/U82/ZN (INVX0)                                        0.0501    0.0366     0.2923 f
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2923 f
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0501    0.0000 *   0.2923 f
  GCDdpath0/U40/QN (NOR2X0)                                       0.0606    0.0316     0.3240 r
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3240 r
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0606    0.0000 *   0.3240 r
  GCDdpath0/U39/QN (NOR2X0)                                       0.0686    0.0371     0.3610 f
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3610 f
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0686    0.0000 *   0.3611 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0399     0.4009 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.4009 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.4009 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4260 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4260 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4260 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4526 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4526 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4527 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4796 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4796 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4796 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5182 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5182 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5182 r
  A_lt_B (net)                                         11.7920              0.0000     0.5182 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5182 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5182 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5182 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5412 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5412 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5412 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5655 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5655 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5655 r
  n3 (net)                                              6.7834              0.0000     0.5655 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5655 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6601 r
  n4 (net)                                     52     169.0744              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6601 r
  GCDdpath0/U309/S (MUX21X1)                                      0.0626    0.0015 *   0.6615 r
  GCDdpath0/U309/Q (MUX21X1)                                      0.0363    0.0745     0.7360 r
  GCDdpath0/B_next[15] (net)                    1       2.9582              0.0000     0.7360 r
  GCDdpath0/B_reg_reg_15_/D (DFFARX1)                             0.0363    0.0000 *   0.7360 r
  data arrival time                                                                    0.7360

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_15_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0854     0.8146
  data required time                                                                   0.8146
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8146
  data arrival time                                                                   -0.7360
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0786


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_8_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0735    0.0003 *   0.2146 f
  GCDdpath0/U159/QN (NAND2X1)                                     0.1121    0.0675     0.2820 r
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2820 r
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1121    0.0003 *   0.2824 r
  GCDdpath0/U322/Q (AND2X1)                                       0.0364    0.0663     0.3487 r
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3487 r
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0364    0.0000 *   0.3487 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0327     0.3814 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3814 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3815 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.4182 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.4182 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.4182 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4446 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4446 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4447 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4694 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4694 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4694 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5134 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5134 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5134 f
  A_lt_B (net)                                         11.7920              0.0000     0.5134 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5134 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5134 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5135 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5352 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5352 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5353 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5621 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5621 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5621 f
  n3 (net)                                              6.7834              0.0000     0.5621 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5621 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6556 f
  n4 (net)                                     52     169.0744              0.0000     0.6556 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6556 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6556 f
  GCDdpath0/U279/S (MUX21X1)                                      0.0574    0.0019 *   0.6574 f
  GCDdpath0/U279/Q (MUX21X1)                                      0.0408    0.0767     0.7341 r
  GCDdpath0/B_next[8] (net)                     1       4.4525              0.0000     0.7341 r
  GCDdpath0/B_reg_reg_8_/D (DFFARX1)                              0.0408    0.0001 *   0.7342 r
  data arrival time                                                                    0.7342

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_8_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0872     0.8128
  data required time                                                                   0.8128
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8128
  data arrival time                                                                   -0.7342
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0787


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0674    0.0003 *   0.2107 f
  GCDdpath0/U90/QN (NOR2X1)                                       0.0824    0.0450     0.2557 r
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2557 r
  GCDdpath0/U82/INP (INVX0)                                       0.0824    0.0000 *   0.2557 r
  GCDdpath0/U82/ZN (INVX0)                                        0.0501    0.0366     0.2923 f
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2923 f
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0501    0.0000 *   0.2923 f
  GCDdpath0/U40/QN (NOR2X0)                                       0.0606    0.0316     0.3240 r
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3240 r
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0606    0.0000 *   0.3240 r
  GCDdpath0/U39/QN (NOR2X0)                                       0.0686    0.0371     0.3610 f
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3610 f
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0686    0.0000 *   0.3611 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0399     0.4009 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.4009 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.4009 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4260 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4260 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4260 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4526 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4526 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4527 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4796 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4796 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4796 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5182 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5182 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5182 r
  A_lt_B (net)                                         11.7920              0.0000     0.5182 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5182 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5182 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5182 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5412 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5412 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5412 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5655 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5655 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5655 r
  n3 (net)                                              6.7834              0.0000     0.5655 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5655 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6601 r
  n4 (net)                                     52     169.0744              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6601 r
  GCDdpath0/U282/S (MUX21X1)                                      0.0626    0.0024 *   0.6624 r
  GCDdpath0/U282/Q (MUX21X1)                                      0.0354    0.0737     0.7361 r
  GCDdpath0/B_next[9] (net)                     1       2.6035              0.0000     0.7361 r
  GCDdpath0/B_reg_reg_9_/D (DFFARX1)                              0.0354    0.0000 *   0.7362 r
  data arrival time                                                                    0.7362

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0850     0.8150
  data required time                                                                   0.8150
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8150
  data arrival time                                                                   -0.7362
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0788


  Startpoint: GCDdpath0/B_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/clk_gate_B_reg_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_5_/Q (DFFARX1)                              0.0654    0.2091     0.2091 f
  GCDdpath0/B_reg[5] (net)                      3      14.4834              0.0000     0.2091 f
  GCDdpath0/U83/IN2 (NOR2X1)                                      0.0654    0.0003 *   0.2093 f
  GCDdpath0/U83/QN (NOR2X1)                                       0.1022    0.0555     0.2648 r
  GCDdpath0/n146 (net)                          4      11.8342              0.0000     0.2648 r
  GCDdpath0/U12/INP (INVX0)                                       0.1022    0.0001 *   0.2649 r
  GCDdpath0/U12/ZN (INVX0)                                        0.0508    0.0355     0.3004 f
  GCDdpath0/n12 (net)                           1       3.5179              0.0000     0.3004 f
  GCDdpath0/U11/IN2 (NAND2X1)                                     0.0508    0.0000 *   0.3005 f
  GCDdpath0/U11/QN (NAND2X1)                                      0.0474    0.0313     0.3318 r
  GCDdpath0/n10 (net)                           1       3.5561              0.0000     0.3318 r
  GCDdpath0/U10/IN2 (NOR2X1)                                      0.0474    0.0000 *   0.3318 r
  GCDdpath0/U10/QN (NOR2X1)                                       0.0607    0.0467     0.3785 f
  GCDdpath0/n9 (net)                            1       6.8068              0.0000     0.3785 f
  GCDdpath0/U9/IN2 (NAND2X2)                                      0.0607    0.0001 *   0.3786 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0293     0.4079 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4079 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4080 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4334 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4334 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4335 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4582 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4582 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4582 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5022 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5022 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5022 f
  A_lt_B (net)                                         11.7920              0.0000     0.5022 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5022 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5022 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5022 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5240 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5240 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5240 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5508 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5508 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5508 f
  n3 (net)                                              6.7834              0.0000     0.5508 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5509 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6443 f
  n4 (net)                                     52     169.0744              0.0000     0.6443 f
  U1/INP (INVX2)                                                  0.0574    0.0001 *   0.6445 f
  U1/ZN (INVX2)                                                   0.0655    0.0408     0.6853 r
  n5 (net)                                      8      30.4875              0.0000     0.6853 r
  GCDctrl0/A_mux_sel_0__hfs_netlink_0 (gcdGCDUnitCtrl)                      0.0000     0.6853 r
  GCDctrl0/A_mux_sel_0__hfs_netlink_0 (net)            30.4875              0.0000     0.6853 r
  GCDctrl0/U7/IN1 (NAND2X1)                                       0.0655    0.0004 *   0.6856 r
  GCDctrl0/U7/QN (NAND2X1)                                        0.0546    0.0384     0.7241 f
  GCDctrl0/B_en (net)                           2       6.0556              0.0000     0.7241 f
  GCDctrl0/B_en (gcdGCDUnitCtrl)                                            0.0000     0.7241 f
  B_en (net)                                            6.0556              0.0000     0.7241 f
  GCDdpath0/B_en (gcdGCDUnitDpath_W16)                                      0.0000     0.7241 f
  GCDdpath0/B_en (net)                                  6.0556              0.0000     0.7241 f
  GCDdpath0/clk_gate_B_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_gcdGCDUnitDpath_W16_0)   0.0000   0.7241 f
  GCDdpath0/clk_gate_B_reg_reg/EN (net)                 6.0556              0.0000     0.7241 f
  GCDdpath0/clk_gate_B_reg_reg/latch/EN (CGLPPRX2)                0.0546    0.0000 *   0.7241 f
  data arrival time                                                                    0.7241

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/clk_gate_B_reg_reg/latch/CLK (CGLPPRX2)                         0.0000     0.9000 r
  clock gating setup time                                                  -0.0968     0.8032
  data required time                                                                   0.8032
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8032
  data arrival time                                                                   -0.7241
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0791


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0674    0.0003 *   0.2107 f
  GCDdpath0/U90/QN (NOR2X1)                                       0.0824    0.0450     0.2557 r
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2557 r
  GCDdpath0/U82/INP (INVX0)                                       0.0824    0.0000 *   0.2557 r
  GCDdpath0/U82/ZN (INVX0)                                        0.0501    0.0366     0.2923 f
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2923 f
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0501    0.0000 *   0.2923 f
  GCDdpath0/U40/QN (NOR2X0)                                       0.0606    0.0316     0.3240 r
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3240 r
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0606    0.0000 *   0.3240 r
  GCDdpath0/U39/QN (NOR2X0)                                       0.0686    0.0371     0.3610 f
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3610 f
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0686    0.0000 *   0.3611 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0399     0.4009 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.4009 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.4009 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4260 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4260 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4260 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4526 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4526 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4527 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4796 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4796 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4796 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5182 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5182 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5182 r
  A_lt_B (net)                                         11.7920              0.0000     0.5182 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5182 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5182 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5182 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5412 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5412 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5412 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5655 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5655 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5655 r
  n3 (net)                                              6.7834              0.0000     0.5655 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5655 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6601 r
  n4 (net)                                     52     169.0744              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6601 r
  GCDdpath0/U268/S (MUX21X1)                                      0.0626    0.0026 *   0.6627 r
  GCDdpath0/U268/Q (MUX21X1)                                      0.0347    0.0732     0.7360 r
  GCDdpath0/B_next[5] (net)                     1       2.3842              0.0000     0.7360 r
  GCDdpath0/B_reg_reg_5_/D (DFFARX1)                              0.0347    0.0000 *   0.7360 r
  data arrival time                                                                    0.7360

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0847     0.8153
  data required time                                                                   0.8153
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8153
  data arrival time                                                                   -0.7360
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0793


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0735    0.0003 *   0.2146 f
  GCDdpath0/U159/QN (NAND2X1)                                     0.1121    0.0675     0.2820 r
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2820 r
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1121    0.0003 *   0.2824 r
  GCDdpath0/U322/Q (AND2X1)                                       0.0364    0.0663     0.3487 r
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3487 r
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0364    0.0000 *   0.3487 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0327     0.3814 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3814 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3815 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.4182 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.4182 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.4182 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4446 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4446 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4447 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4694 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4694 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4694 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5134 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5134 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5134 f
  A_lt_B (net)                                         11.7920              0.0000     0.5134 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5134 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5134 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5135 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5352 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5352 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5353 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5621 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5621 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5621 f
  n3 (net)                                              6.7834              0.0000     0.5621 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5621 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6556 f
  n4 (net)                                     52     169.0744              0.0000     0.6556 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6556 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6556 f
  GCDdpath0/U286/S (MUX21X1)                                      0.0574    0.0010 *   0.6566 f
  GCDdpath0/U286/Q (MUX21X1)                                      0.0409    0.0768     0.7333 r
  GCDdpath0/B_next[10] (net)                    1       4.5015              0.0000     0.7333 r
  GCDdpath0/B_reg_reg_10_/D (DFFARX1)                             0.0409    0.0001 *   0.7334 r
  data arrival time                                                                    0.7334

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0872     0.8128
  data required time                                                                   0.8128
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8128
  data arrival time                                                                   -0.7334
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0794


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0674    0.0003 *   0.2107 f
  GCDdpath0/U90/QN (NOR2X1)                                       0.0824    0.0450     0.2557 r
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2557 r
  GCDdpath0/U82/INP (INVX0)                                       0.0824    0.0000 *   0.2557 r
  GCDdpath0/U82/ZN (INVX0)                                        0.0501    0.0366     0.2923 f
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2923 f
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0501    0.0000 *   0.2923 f
  GCDdpath0/U40/QN (NOR2X0)                                       0.0606    0.0316     0.3240 r
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3240 r
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0606    0.0000 *   0.3240 r
  GCDdpath0/U39/QN (NOR2X0)                                       0.0686    0.0371     0.3610 f
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3610 f
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0686    0.0000 *   0.3611 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0399     0.4009 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.4009 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.4009 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4260 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4260 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4260 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4526 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4526 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4527 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4796 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4796 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4796 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5182 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5182 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5182 r
  A_lt_B (net)                                         11.7920              0.0000     0.5182 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5182 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5182 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5182 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5412 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5412 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5412 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5655 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5655 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5655 r
  n3 (net)                                              6.7834              0.0000     0.5655 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5655 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6601 r
  n4 (net)                                     52     169.0744              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6601 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6601 r
  GCDdpath0/U254/S (MUX21X1)                                      0.0626    0.0014 *   0.6615 r
  GCDdpath0/U254/Q (MUX21X1)                                      0.0353    0.0738     0.7353 r
  GCDdpath0/B_next[0] (net)                     1       2.6253              0.0000     0.7353 r
  GCDdpath0/B_reg_reg_0_/D (DFFARX1)                              0.0353    0.0000 *   0.7353 r
  data arrival time                                                                    0.7353

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0850     0.8150
  data required time                                                                   0.8150
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8150
  data arrival time                                                                   -0.7353
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0797


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_13_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0735    0.0003 *   0.2146 f
  GCDdpath0/U159/QN (NAND2X1)                                     0.1121    0.0675     0.2820 r
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2820 r
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1121    0.0003 *   0.2824 r
  GCDdpath0/U322/Q (AND2X1)                                       0.0364    0.0663     0.3487 r
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3487 r
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0364    0.0000 *   0.3487 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0327     0.3814 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3814 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3815 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.4182 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.4182 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.4182 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4446 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4446 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4447 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4694 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4694 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4694 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5134 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5134 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5134 f
  A_lt_B (net)                                         11.7920              0.0000     0.5134 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5134 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5134 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5135 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5352 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5352 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5353 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5621 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5621 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5621 f
  n3 (net)                                              6.7834              0.0000     0.5621 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5621 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6556 f
  n4 (net)                                     52     169.0744              0.0000     0.6556 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6556 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6556 f
  GCDdpath0/U299/S (MUX21X1)                                      0.0574    0.0017 *   0.6573 f
  GCDdpath0/U299/Q (MUX21X1)                                      0.0398    0.0760     0.7333 r
  GCDdpath0/B_next[13] (net)                    1       4.1062              0.0000     0.7333 r
  GCDdpath0/B_reg_reg_13_/D (DFFARX1)                             0.0398    0.0000 *   0.7334 r
  data arrival time                                                                    0.7334

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0867     0.8133
  data required time                                                                   0.8133
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8133
  data arrival time                                                                   -0.7334
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0799


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0735    0.0003 *   0.2146 f
  GCDdpath0/U159/QN (NAND2X1)                                     0.1121    0.0675     0.2820 r
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2820 r
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1121    0.0003 *   0.2824 r
  GCDdpath0/U322/Q (AND2X1)                                       0.0364    0.0663     0.3487 r
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3487 r
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0364    0.0000 *   0.3487 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0327     0.3814 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3814 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3815 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.4182 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.4182 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.4182 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4446 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4446 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4447 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4694 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4694 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4694 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5134 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5134 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5134 f
  A_lt_B (net)                                         11.7920              0.0000     0.5134 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5134 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5134 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5135 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5352 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5352 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5353 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5621 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5621 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5621 f
  n3 (net)                                              6.7834              0.0000     0.5621 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5621 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6556 f
  n4 (net)                                     52     169.0744              0.0000     0.6556 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6556 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6556 f
  GCDdpath0/U303/S (MUX21X1)                                      0.0574    0.0007 *   0.6563 f
  GCDdpath0/U303/Q (MUX21X1)                                      0.0405    0.0765     0.7328 r
  GCDdpath0/B_next[14] (net)                    1       4.3533              0.0000     0.7328 r
  GCDdpath0/B_reg_reg_14_/D (DFFARX1)                             0.0405    0.0001 *   0.7328 r
  data arrival time                                                                    0.7328

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_14_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0870     0.8130
  data required time                                                                   0.8130
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8130
  data arrival time                                                                   -0.7328
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0801


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/clk_gate_B_reg_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U40/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0502     0.3130 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3130 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3130 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3490 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3490 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3490 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3841 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3841 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3841 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4061 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4061 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4062 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4316 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4316 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4317 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4564 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4564 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4564 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5004 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5004 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5004 f
  A_lt_B (net)                                         11.7920              0.0000     0.5004 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5004 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5004 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5005 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5222 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5222 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5222 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5491 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5491 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5491 f
  n3 (net)                                              6.7834              0.0000     0.5491 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5491 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6426 f
  n4 (net)                                     52     169.0744              0.0000     0.6426 f
  U1/INP (INVX2)                                                  0.0574    0.0001 *   0.6427 f
  U1/ZN (INVX2)                                                   0.0655    0.0408     0.6835 r
  n5 (net)                                      8      30.4875              0.0000     0.6835 r
  GCDctrl0/A_mux_sel_0__hfs_netlink_0 (gcdGCDUnitCtrl)                      0.0000     0.6835 r
  GCDctrl0/A_mux_sel_0__hfs_netlink_0 (net)            30.4875              0.0000     0.6835 r
  GCDctrl0/U7/IN1 (NAND2X1)                                       0.0655    0.0004 *   0.6839 r
  GCDctrl0/U7/QN (NAND2X1)                                        0.0546    0.0384     0.7223 f
  GCDctrl0/B_en (net)                           2       6.0556              0.0000     0.7223 f
  GCDctrl0/B_en (gcdGCDUnitCtrl)                                            0.0000     0.7223 f
  B_en (net)                                            6.0556              0.0000     0.7223 f
  GCDdpath0/B_en (gcdGCDUnitDpath_W16)                                      0.0000     0.7223 f
  GCDdpath0/B_en (net)                                  6.0556              0.0000     0.7223 f
  GCDdpath0/clk_gate_B_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_gcdGCDUnitDpath_W16_0)   0.0000   0.7223 f
  GCDdpath0/clk_gate_B_reg_reg/EN (net)                 6.0556              0.0000     0.7223 f
  GCDdpath0/clk_gate_B_reg_reg/latch/EN (CGLPPRX2)                0.0546    0.0000 *   0.7223 f
  data arrival time                                                                    0.7223

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/clk_gate_B_reg_reg/latch/CLK (CGLPPRX2)                         0.0000     0.9000 r
  clock gating setup time                                                  -0.0968     0.8032
  data required time                                                                   0.8032
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8032
  data arrival time                                                                   -0.7223
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0809


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0735    0.0003 *   0.2146 f
  GCDdpath0/U159/QN (NAND2X1)                                     0.1121    0.0675     0.2820 r
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2820 r
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1121    0.0003 *   0.2824 r
  GCDdpath0/U322/Q (AND2X1)                                       0.0364    0.0663     0.3487 r
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3487 r
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0364    0.0000 *   0.3487 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0327     0.3814 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3814 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3815 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.4182 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.4182 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.4182 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4446 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4446 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4447 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4694 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4694 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4694 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5134 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5134 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5134 f
  A_lt_B (net)                                         11.7920              0.0000     0.5134 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5134 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5134 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5135 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5352 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5352 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5353 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5621 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5621 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5621 f
  n3 (net)                                              6.7834              0.0000     0.5621 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5621 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6556 f
  n4 (net)                                     52     169.0744              0.0000     0.6556 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6556 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6556 f
  GCDdpath0/U266/S (MUX21X1)                                      0.0574    0.0025 *   0.6581 f
  GCDdpath0/U266/Q (MUX21X1)                                      0.0378    0.0745     0.7326 r
  GCDdpath0/B_next[4] (net)                     1       3.3562              0.0000     0.7326 r
  GCDdpath0/B_reg_reg_4_/D (DFFARX1)                              0.0378    0.0000 *   0.7326 r
  data arrival time                                                                    0.7326

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0860     0.8140
  data required time                                                                   0.8140
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8140
  data arrival time                                                                   -0.7326
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0814


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0735    0.0003 *   0.2146 f
  GCDdpath0/U159/QN (NAND2X1)                                     0.1121    0.0675     0.2820 r
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2820 r
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1121    0.0003 *   0.2824 r
  GCDdpath0/U322/Q (AND2X1)                                       0.0364    0.0663     0.3487 r
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3487 r
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0364    0.0000 *   0.3487 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0327     0.3814 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3814 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3815 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.4182 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.4182 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.4182 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4446 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4446 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4447 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4694 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4694 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4694 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5134 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5134 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5134 f
  A_lt_B (net)                                         11.7920              0.0000     0.5134 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5134 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5134 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5135 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5352 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5352 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5353 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5621 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5621 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5621 f
  n3 (net)                                              6.7834              0.0000     0.5621 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5621 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6556 f
  n4 (net)                                     52     169.0744              0.0000     0.6556 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6556 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6556 f
  GCDdpath0/U260/S (MUX21X1)                                      0.0574    0.0020 *   0.6575 f
  GCDdpath0/U260/Q (MUX21X1)                                      0.0384    0.0748     0.7323 r
  GCDdpath0/B_next[2] (net)                     1       3.4697              0.0000     0.7323 r
  GCDdpath0/B_reg_reg_2_/D (DFFARX1)                              0.0384    0.0000 *   0.7323 r
  data arrival time                                                                    0.7323

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_2_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0862     0.8138
  data required time                                                                   0.8138
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8138
  data arrival time                                                                   -0.7323
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0814


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_11_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0735    0.0003 *   0.2146 f
  GCDdpath0/U159/QN (NAND2X1)                                     0.1121    0.0675     0.2820 r
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2820 r
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1121    0.0003 *   0.2824 r
  GCDdpath0/U322/Q (AND2X1)                                       0.0364    0.0663     0.3487 r
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3487 r
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0364    0.0000 *   0.3487 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0327     0.3814 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3814 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3815 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.4182 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.4182 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.4182 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4446 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4446 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4447 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4694 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4694 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4694 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5134 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5134 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5134 f
  A_lt_B (net)                                         11.7920              0.0000     0.5134 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5134 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5134 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5135 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5352 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5352 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5353 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5621 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5621 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5621 f
  n3 (net)                                              6.7834              0.0000     0.5621 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5621 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6556 f
  n4 (net)                                     52     169.0744              0.0000     0.6556 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6556 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6556 f
  GCDdpath0/U290/S (MUX21X1)                                      0.0574    0.0021 *   0.6576 f
  GCDdpath0/U290/Q (MUX21X1)                                      0.0377    0.0746     0.7322 r
  GCDdpath0/B_next[11] (net)                    1       3.3821              0.0000     0.7322 r
  GCDdpath0/B_reg_reg_11_/D (DFFARX1)                             0.0377    0.0000 *   0.7323 r
  data arrival time                                                                    0.7323

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_11_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0859     0.8141
  data required time                                                                   0.8141
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8141
  data arrival time                                                                   -0.7323
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0818


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0735    0.0003 *   0.2146 f
  GCDdpath0/U159/QN (NAND2X1)                                     0.1121    0.0675     0.2820 r
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2820 r
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1121    0.0003 *   0.2824 r
  GCDdpath0/U322/Q (AND2X1)                                       0.0364    0.0663     0.3487 r
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3487 r
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0364    0.0000 *   0.3487 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0327     0.3814 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3814 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3815 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.4182 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.4182 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.4182 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4446 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4446 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4447 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4694 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4694 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4694 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5134 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5134 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5134 f
  A_lt_B (net)                                         11.7920              0.0000     0.5134 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5134 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5134 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5135 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5352 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5352 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5353 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5621 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5621 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5621 f
  n3 (net)                                              6.7834              0.0000     0.5621 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5621 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6556 f
  n4 (net)                                     52     169.0744              0.0000     0.6556 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6556 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6556 f
  GCDdpath0/U257/S (MUX21X1)                                      0.0574    0.0030 *   0.6586 f
  GCDdpath0/U257/Q (MUX21X1)                                      0.0365    0.0738     0.7324 r
  GCDdpath0/B_next[1] (net)                     1       3.0240              0.0000     0.7324 r
  GCDdpath0/B_reg_reg_1_/D (DFFARX1)                              0.0365    0.0000 *   0.7324 r
  data arrival time                                                                    0.7324

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_1_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0854     0.8146
  data required time                                                                   0.8146
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8146
  data arrival time                                                                   -0.7324
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0821


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0725    0.2136     0.2136 f
  GCDdpath0/B_reg[0] (net)                      3      17.2614              0.0000     0.2136 f
  GCDdpath0/U324/IN1 (NAND2X2)                                    0.0725    0.0002 *   0.2138 f
  GCDdpath0/U324/QN (NAND2X2)                                     0.0483    0.0285     0.2424 r
  GCDdpath0/n91 (net)                           2       8.6358              0.0000     0.2424 r
  GCDdpath0/U89/INP (INVX1)                                       0.0483    0.0001 *   0.2425 r
  GCDdpath0/U89/ZN (INVX1)                                        0.0344    0.0264     0.2689 f
  GCDdpath0/n80 (net)                           2       6.8627              0.0000     0.2689 f
  GCDdpath0/U43/IN1 (NAND2X1)                                     0.0344    0.0000 *   0.2689 f
  GCDdpath0/U43/QN (NAND2X1)                                      0.0502    0.0243     0.2932 r
  GCDdpath0/n43 (net)                           1       3.1645              0.0000     0.2932 r
  GCDdpath0/U42/IN1 (NAND2X1)                                     0.0502    0.0000 *   0.2932 r
  GCDdpath0/U42/QN (NAND2X1)                                      0.0457    0.0322     0.3254 f
  GCDdpath0/n42 (net)                           1       4.6977              0.0000     0.3254 f
  GCDdpath0/U41/IN2 (NAND2X1)                                     0.0457    0.0001 *   0.3254 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0296     0.3550 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3550 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3550 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3892 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3892 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3892 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4112 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4112 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4113 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4367 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4367 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4368 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4615 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4615 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4615 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5055 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5055 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5055 f
  A_lt_B (net)                                         11.7920              0.0000     0.5055 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5055 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5055 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5055 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5273 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5273 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5273 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5541 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5541 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5541 f
  n3 (net)                                              6.7834              0.0000     0.5541 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5542 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6476 f
  n4 (net)                                     52     169.0744              0.0000     0.6476 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6476 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6476 f
  GCDdpath0/U263/S (MUX21X1)                                      0.0574    0.0015 *   0.6491 f
  GCDdpath0/U263/Q (MUX21X1)                                      0.0450    0.0795     0.7286 r
  GCDdpath0/B_next[3] (net)                     1       5.9469              0.0000     0.7286 r
  GCDdpath0/B_reg_reg_3_/D (DFFARX1)                              0.0450    0.0001 *   0.7287 r
  data arrival time                                                                    0.7287

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0888     0.8112
  data required time                                                                   0.8112
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8112
  data arrival time                                                                   -0.7287
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0825


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0735    0.0003 *   0.2146 f
  GCDdpath0/U159/QN (NAND2X1)                                     0.1121    0.0675     0.2820 r
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2820 r
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1121    0.0003 *   0.2824 r
  GCDdpath0/U322/Q (AND2X1)                                       0.0364    0.0663     0.3487 r
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3487 r
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0364    0.0000 *   0.3487 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0327     0.3814 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3814 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3815 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.4182 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.4182 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.4182 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4446 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4446 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4447 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4694 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4694 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4694 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5134 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5134 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5134 f
  A_lt_B (net)                                         11.7920              0.0000     0.5134 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5134 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5134 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5135 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5352 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5352 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5353 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5621 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5621 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5621 f
  n3 (net)                                              6.7834              0.0000     0.5621 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5621 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6556 f
  n4 (net)                                     52     169.0744              0.0000     0.6556 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6556 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6556 f
  GCDdpath0/U274/S (MUX21X1)                                      0.0574    0.0026 *   0.6582 f
  GCDdpath0/U274/Q (MUX21X1)                                      0.0357    0.0732     0.7314 r
  GCDdpath0/B_next[7] (net)                     1       2.7480              0.0000     0.7314 r
  GCDdpath0/B_reg_reg_7_/D (DFFARX1)                              0.0357    0.0000 *   0.7314 r
  data arrival time                                                                    0.7314

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_7_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0851     0.8149
  data required time                                                                   0.8149
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8149
  data arrival time                                                                   -0.7314
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0834


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0735    0.0003 *   0.2146 f
  GCDdpath0/U159/QN (NAND2X1)                                     0.1121    0.0675     0.2820 r
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2820 r
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1121    0.0003 *   0.2824 r
  GCDdpath0/U322/Q (AND2X1)                                       0.0364    0.0663     0.3487 r
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3487 r
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0364    0.0000 *   0.3487 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0327     0.3814 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3814 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3815 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.4182 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.4182 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.4182 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4446 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4446 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4447 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4694 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4694 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4694 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5134 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5134 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5134 f
  A_lt_B (net)                                         11.7920              0.0000     0.5134 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5134 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5134 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5135 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5352 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5352 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5353 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5621 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5621 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5621 f
  n3 (net)                                              6.7834              0.0000     0.5621 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5621 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6556 f
  n4 (net)                                     52     169.0744              0.0000     0.6556 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6556 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6556 f
  GCDdpath0/U309/S (MUX21X1)                                      0.0574    0.0015 *   0.6570 f
  GCDdpath0/U309/Q (MUX21X1)                                      0.0363    0.0737     0.7307 r
  GCDdpath0/B_next[15] (net)                    1       2.9582              0.0000     0.7307 r
  GCDdpath0/B_reg_reg_15_/D (DFFARX1)                             0.0363    0.0000 *   0.7307 r
  data arrival time                                                                    0.7307

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_15_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0854     0.8146
  data required time                                                                   0.8146
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8146
  data arrival time                                                                   -0.7307
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0839


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0735    0.0003 *   0.2146 f
  GCDdpath0/U159/QN (NAND2X1)                                     0.1121    0.0675     0.2820 r
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2820 r
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1121    0.0003 *   0.2824 r
  GCDdpath0/U322/Q (AND2X1)                                       0.0364    0.0663     0.3487 r
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3487 r
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0364    0.0000 *   0.3487 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0327     0.3814 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3814 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3815 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.4182 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.4182 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.4182 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4446 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4446 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4447 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4694 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4694 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4694 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5134 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5134 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5134 f
  A_lt_B (net)                                         11.7920              0.0000     0.5134 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5134 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5134 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5135 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5352 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5352 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5353 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5621 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5621 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5621 f
  n3 (net)                                              6.7834              0.0000     0.5621 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5621 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6556 f
  n4 (net)                                     52     169.0744              0.0000     0.6556 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6556 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6556 f
  GCDdpath0/U282/S (MUX21X1)                                      0.0574    0.0024 *   0.6579 f
  GCDdpath0/U282/Q (MUX21X1)                                      0.0354    0.0729     0.7308 r
  GCDdpath0/B_next[9] (net)                     1       2.6035              0.0000     0.7308 r
  GCDdpath0/B_reg_reg_9_/D (DFFARX1)                              0.0354    0.0000 *   0.7309 r
  data arrival time                                                                    0.7309

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0850     0.8150
  data required time                                                                   0.8150
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8150
  data arrival time                                                                   -0.7309
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0841


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0750    0.1920     0.1920 r
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.1920 r
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0750    0.0003 *   0.1923 r
  GCDdpath0/U90/QN (NOR2X1)                                       0.0714    0.0558     0.2482 f
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2482 f
  GCDdpath0/U82/INP (INVX0)                                       0.0714    0.0000 *   0.2482 f
  GCDdpath0/U82/ZN (INVX0)                                        0.0550    0.0342     0.2824 r
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2824 r
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0550    0.0000 *   0.2824 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0340     0.3164 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3164 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3164 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3524 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3524 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3524 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3875 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3875 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3875 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4096 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4096 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4096 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4351 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4351 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4351 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4598 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4598 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4598 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5038 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5038 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5038 f
  A_lt_B (net)                                         11.7920              0.0000     0.5038 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5038 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5038 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5039 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5256 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5256 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5257 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5525 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5525 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5525 f
  n3 (net)                                              6.7834              0.0000     0.5525 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5525 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6460 f
  n4 (net)                                     52     169.0744              0.0000     0.6460 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6460 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6460 f
  GCDdpath0/U263/S (MUX21X1)                                      0.0574    0.0015 *   0.6474 f
  GCDdpath0/U263/Q (MUX21X1)                                      0.0450    0.0795     0.7269 r
  GCDdpath0/B_next[3] (net)                     1       5.9469              0.0000     0.7269 r
  GCDdpath0/B_reg_reg_3_/D (DFFARX1)                              0.0450    0.0001 *   0.7270 r
  data arrival time                                                                    0.7270

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0888     0.8112
  data required time                                                                   0.8112
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8112
  data arrival time                                                                   -0.7270
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0842


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0725    0.2136     0.2136 f
  GCDdpath0/B_reg[0] (net)                      3      17.2614              0.0000     0.2136 f
  GCDdpath0/U324/IN1 (NAND2X2)                                    0.0725    0.0002 *   0.2138 f
  GCDdpath0/U324/QN (NAND2X2)                                     0.0483    0.0285     0.2424 r
  GCDdpath0/n91 (net)                           2       8.6358              0.0000     0.2424 r
  GCDdpath0/U89/INP (INVX1)                                       0.0483    0.0001 *   0.2425 r
  GCDdpath0/U89/ZN (INVX1)                                        0.0344    0.0264     0.2689 f
  GCDdpath0/n80 (net)                           2       6.8627              0.0000     0.2689 f
  GCDdpath0/U43/IN1 (NAND2X1)                                     0.0344    0.0000 *   0.2689 f
  GCDdpath0/U43/QN (NAND2X1)                                      0.0502    0.0243     0.2932 r
  GCDdpath0/n43 (net)                           1       3.1645              0.0000     0.2932 r
  GCDdpath0/U42/IN1 (NAND2X1)                                     0.0502    0.0000 *   0.2932 r
  GCDdpath0/U42/QN (NAND2X1)                                      0.0457    0.0322     0.3254 f
  GCDdpath0/n42 (net)                           1       4.6977              0.0000     0.3254 f
  GCDdpath0/U41/IN2 (NAND2X1)                                     0.0457    0.0001 *   0.3254 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0296     0.3550 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3550 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3550 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3892 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3892 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3892 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4112 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4112 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4113 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4367 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4367 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4368 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4615 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4615 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4615 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5055 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5055 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5055 f
  A_lt_B (net)                                         11.7920              0.0000     0.5055 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5055 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5055 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5055 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5273 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5273 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5273 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5541 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5541 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5541 f
  n3 (net)                                              6.7834              0.0000     0.5541 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5542 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6476 f
  n4 (net)                                     52     169.0744              0.0000     0.6476 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6476 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6476 f
  GCDdpath0/U295/S (MUX21X1)                                      0.0574    0.0019 *   0.6495 f
  GCDdpath0/U295/Q (MUX21X1)                                      0.0428    0.0780     0.7275 r
  GCDdpath0/B_next[12] (net)                    1       5.1507              0.0000     0.7275 r
  GCDdpath0/B_reg_reg_12_/D (DFFARX1)                             0.0428    0.0001 *   0.7276 r
  data arrival time                                                                    0.7276

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_12_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0880     0.8120
  data required time                                                                   0.8120
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8120
  data arrival time                                                                   -0.7276
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0845


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0735    0.0003 *   0.2146 f
  GCDdpath0/U159/QN (NAND2X1)                                     0.1121    0.0675     0.2820 r
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2820 r
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1121    0.0003 *   0.2824 r
  GCDdpath0/U322/Q (AND2X1)                                       0.0364    0.0663     0.3487 r
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3487 r
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0364    0.0000 *   0.3487 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0327     0.3814 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3814 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3815 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.4182 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.4182 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.4182 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4446 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4446 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4447 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4694 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4694 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4694 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5134 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5134 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5134 f
  A_lt_B (net)                                         11.7920              0.0000     0.5134 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5134 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5134 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5135 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5352 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5352 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5353 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5621 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5621 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5621 f
  n3 (net)                                              6.7834              0.0000     0.5621 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5621 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6556 f
  n4 (net)                                     52     169.0744              0.0000     0.6556 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6556 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6556 f
  GCDdpath0/U268/S (MUX21X1)                                      0.0574    0.0026 *   0.6582 f
  GCDdpath0/U268/Q (MUX21X1)                                      0.0347    0.0725     0.7307 r
  GCDdpath0/B_next[5] (net)                     1       2.3842              0.0000     0.7307 r
  GCDdpath0/B_reg_reg_5_/D (DFFARX1)                              0.0347    0.0000 *   0.7307 r
  data arrival time                                                                    0.7307

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0847     0.8153
  data required time                                                                   0.8153
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8153
  data arrival time                                                                   -0.7307
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0846


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0735    0.0003 *   0.2146 f
  GCDdpath0/U159/QN (NAND2X1)                                     0.1121    0.0675     0.2820 r
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2820 r
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1121    0.0003 *   0.2824 r
  GCDdpath0/U322/Q (AND2X1)                                       0.0364    0.0663     0.3487 r
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3487 r
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0364    0.0000 *   0.3487 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0327     0.3814 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3814 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3815 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.4182 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.4182 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.4182 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4446 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4446 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4447 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4694 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4694 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4694 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5134 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5134 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5134 f
  A_lt_B (net)                                         11.7920              0.0000     0.5134 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5134 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5134 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5135 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5352 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5352 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5353 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5621 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5621 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5621 f
  n3 (net)                                              6.7834              0.0000     0.5621 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5621 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6556 f
  n4 (net)                                     52     169.0744              0.0000     0.6556 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6556 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6556 f
  GCDdpath0/U254/S (MUX21X1)                                      0.0574    0.0014 *   0.6570 f
  GCDdpath0/U254/Q (MUX21X1)                                      0.0353    0.0730     0.7300 r
  GCDdpath0/B_next[0] (net)                     1       2.6253              0.0000     0.7300 r
  GCDdpath0/B_reg_reg_0_/D (DFFARX1)                              0.0353    0.0000 *   0.7300 r
  data arrival time                                                                    0.7300

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0850     0.8150
  data required time                                                                   0.8150
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8150
  data arrival time                                                                   -0.7300
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0850


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U167/IN2 (NAND2X1)                                    0.0674    0.0003 *   0.2107 f
  GCDdpath0/U167/QN (NAND2X1)                                     0.0629    0.0413     0.2520 r
  GCDdpath0/n116 (net)                          3       6.4950              0.0000     0.2520 r
  GCDdpath0/U85/INP (INVX0)                                       0.0629    0.0000 *   0.2520 r
  GCDdpath0/U85/ZN (INVX0)                                        0.0485    0.0366     0.2886 f
  GCDdpath0/n89 (net)                           2       5.2016              0.0000     0.2886 f
  GCDdpath0/U44/IN1 (NOR2X0)                                      0.0485    0.0000 *   0.2886 f
  GCDdpath0/U44/QN (NOR2X0)                                       0.0650    0.0339     0.3226 r
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3226 r
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0650    0.0000 *   0.3226 r
  GCDdpath0/U41/QN (NAND2X1)                                      0.0438    0.0309     0.3535 f
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3535 f
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0438    0.0000 *   0.3535 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0316     0.3851 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3851 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.3852 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4102 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4102 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4102 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4368 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4368 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4369 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4638 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4638 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4638 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5024 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5024 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5024 r
  A_lt_B (net)                                         11.7920              0.0000     0.5024 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5024 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5024 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5024 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5254 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5254 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5254 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5497 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5497 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5497 r
  n3 (net)                                              6.7834              0.0000     0.5497 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5498 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6443 r
  n4 (net)                                     52     169.0744              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6443 r
  GCDdpath0/U263/S (MUX21X1)                                      0.0626    0.0015 *   0.6458 r
  GCDdpath0/U263/Q (MUX21X1)                                      0.0450    0.0803     0.7260 r
  GCDdpath0/B_next[3] (net)                     1       5.9469              0.0000     0.7260 r
  GCDdpath0/B_reg_reg_3_/D (DFFARX1)                              0.0450    0.0001 *   0.7261 r
  data arrival time                                                                    0.7261

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0888     0.8112
  data required time                                                                   0.8112
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8112
  data arrival time                                                                   -0.7261
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0851


  Startpoint: GCDdpath0/B_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_5_/Q (DFFARX1)                              0.0654    0.2091     0.2091 f
  GCDdpath0/B_reg[5] (net)                      3      14.4834              0.0000     0.2091 f
  GCDdpath0/U83/IN2 (NOR2X1)                                      0.0654    0.0003 *   0.2093 f
  GCDdpath0/U83/QN (NOR2X1)                                       0.1022    0.0555     0.2648 r
  GCDdpath0/n146 (net)                          4      11.8342              0.0000     0.2648 r
  GCDdpath0/U12/INP (INVX0)                                       0.1022    0.0001 *   0.2649 r
  GCDdpath0/U12/ZN (INVX0)                                        0.0508    0.0355     0.3004 f
  GCDdpath0/n12 (net)                           1       3.5179              0.0000     0.3004 f
  GCDdpath0/U11/IN2 (NAND2X1)                                     0.0508    0.0000 *   0.3005 f
  GCDdpath0/U11/QN (NAND2X1)                                      0.0474    0.0313     0.3318 r
  GCDdpath0/n10 (net)                           1       3.5561              0.0000     0.3318 r
  GCDdpath0/U10/IN2 (NOR2X1)                                      0.0474    0.0000 *   0.3318 r
  GCDdpath0/U10/QN (NOR2X1)                                       0.0607    0.0467     0.3785 f
  GCDdpath0/n9 (net)                            1       6.8068              0.0000     0.3785 f
  GCDdpath0/U9/IN2 (NAND2X2)                                      0.0607    0.0001 *   0.3786 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0293     0.4079 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4079 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4080 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4334 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4334 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4335 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4582 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4582 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4582 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5022 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5022 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5022 f
  A_lt_B (net)                                         11.7920              0.0000     0.5022 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5022 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5022 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5022 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5240 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5240 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5240 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5508 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5508 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5508 f
  n3 (net)                                              6.7834              0.0000     0.5508 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5509 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6443 f
  n4 (net)                                     52     169.0744              0.0000     0.6443 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6443 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6443 f
  GCDdpath0/U263/S (MUX21X1)                                      0.0574    0.0015 *   0.6458 f
  GCDdpath0/U263/Q (MUX21X1)                                      0.0450    0.0795     0.7253 r
  GCDdpath0/B_next[3] (net)                     1       5.9469              0.0000     0.7253 r
  GCDdpath0/B_reg_reg_3_/D (DFFARX1)                              0.0450    0.0001 *   0.7254 r
  data arrival time                                                                    0.7254

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0888     0.8112
  data required time                                                                   0.8112
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8112
  data arrival time                                                                   -0.7254
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0858


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/clk_gate_B_reg_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U44/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U44/QN (NOR2X0)                                       0.0677    0.0528     0.3156 f
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3156 f
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0677    0.0000 *   0.3156 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0294     0.3449 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3449 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3450 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3791 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3791 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3791 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4011 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4011 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4012 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4266 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4266 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4267 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4514 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4514 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4514 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.4954 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.7920              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4954 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.4955 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5172 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5172 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5173 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5441 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5441 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5441 f
  n3 (net)                                              6.7834              0.0000     0.5441 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5441 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6376 f
  n4 (net)                                     52     169.0744              0.0000     0.6376 f
  U1/INP (INVX2)                                                  0.0574    0.0001 *   0.6377 f
  U1/ZN (INVX2)                                                   0.0655    0.0408     0.6785 r
  n5 (net)                                      8      30.4875              0.0000     0.6785 r
  GCDctrl0/A_mux_sel_0__hfs_netlink_0 (gcdGCDUnitCtrl)                      0.0000     0.6785 r
  GCDctrl0/A_mux_sel_0__hfs_netlink_0 (net)            30.4875              0.0000     0.6785 r
  GCDctrl0/U7/IN1 (NAND2X1)                                       0.0655    0.0004 *   0.6789 r
  GCDctrl0/U7/QN (NAND2X1)                                        0.0546    0.0384     0.7173 f
  GCDctrl0/B_en (net)                           2       6.0556              0.0000     0.7173 f
  GCDctrl0/B_en (gcdGCDUnitCtrl)                                            0.0000     0.7173 f
  B_en (net)                                            6.0556              0.0000     0.7173 f
  GCDdpath0/B_en (gcdGCDUnitDpath_W16)                                      0.0000     0.7173 f
  GCDdpath0/B_en (net)                                  6.0556              0.0000     0.7173 f
  GCDdpath0/clk_gate_B_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_gcdGCDUnitDpath_W16_0)   0.0000   0.7173 f
  GCDdpath0/clk_gate_B_reg_reg/EN (net)                 6.0556              0.0000     0.7173 f
  GCDdpath0/clk_gate_B_reg_reg/latch/EN (CGLPPRX2)                0.0546    0.0000 *   0.7173 f
  data arrival time                                                                    0.7173

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/clk_gate_B_reg_reg/latch/CLK (CGLPPRX2)                         0.0000     0.9000 r
  clock gating setup time                                                  -0.0968     0.8032
  data required time                                                                   0.8032
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8032
  data arrival time                                                                   -0.7173
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0859


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0725    0.2136     0.2136 f
  GCDdpath0/B_reg[0] (net)                      3      17.2614              0.0000     0.2136 f
  GCDdpath0/U324/IN1 (NAND2X2)                                    0.0725    0.0002 *   0.2138 f
  GCDdpath0/U324/QN (NAND2X2)                                     0.0483    0.0285     0.2424 r
  GCDdpath0/n91 (net)                           2       8.6358              0.0000     0.2424 r
  GCDdpath0/U89/INP (INVX1)                                       0.0483    0.0001 *   0.2425 r
  GCDdpath0/U89/ZN (INVX1)                                        0.0344    0.0264     0.2689 f
  GCDdpath0/n80 (net)                           2       6.8627              0.0000     0.2689 f
  GCDdpath0/U43/IN1 (NAND2X1)                                     0.0344    0.0000 *   0.2689 f
  GCDdpath0/U43/QN (NAND2X1)                                      0.0502    0.0243     0.2932 r
  GCDdpath0/n43 (net)                           1       3.1645              0.0000     0.2932 r
  GCDdpath0/U42/IN1 (NAND2X1)                                     0.0502    0.0000 *   0.2932 r
  GCDdpath0/U42/QN (NAND2X1)                                      0.0457    0.0322     0.3254 f
  GCDdpath0/n42 (net)                           1       4.6977              0.0000     0.3254 f
  GCDdpath0/U41/IN2 (NAND2X1)                                     0.0457    0.0001 *   0.3254 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0296     0.3550 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3550 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3550 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3892 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3892 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3892 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4112 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4112 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4113 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4367 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4367 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4368 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4615 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4615 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4615 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5055 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5055 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5055 f
  A_lt_B (net)                                         11.7920              0.0000     0.5055 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5055 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5055 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5055 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5273 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5273 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5273 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5541 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5541 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5541 f
  n3 (net)                                              6.7834              0.0000     0.5541 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5542 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6476 f
  n4 (net)                                     52     169.0744              0.0000     0.6476 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6476 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6476 f
  GCDdpath0/U271/S (MUX21X1)                                      0.0574    0.0019 *   0.6496 f
  GCDdpath0/U271/Q (MUX21X1)                                      0.0413    0.0770     0.7266 r
  GCDdpath0/B_next[6] (net)                     1       4.6221              0.0000     0.7266 r
  GCDdpath0/B_reg_reg_6_/D (DFFARX1)                              0.0413    0.0001 *   0.7266 r
  data arrival time                                                                    0.7266

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0874     0.8126
  data required time                                                                   0.8126
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8126
  data arrival time                                                                   -0.7266
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0860


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0750    0.1920     0.1920 r
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.1920 r
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0750    0.0003 *   0.1923 r
  GCDdpath0/U90/QN (NOR2X1)                                       0.0714    0.0558     0.2482 f
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2482 f
  GCDdpath0/U82/INP (INVX0)                                       0.0714    0.0000 *   0.2482 f
  GCDdpath0/U82/ZN (INVX0)                                        0.0550    0.0342     0.2824 r
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2824 r
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0550    0.0000 *   0.2824 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0340     0.3164 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3164 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3164 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3524 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3524 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3524 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3875 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3875 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3875 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4096 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4096 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4096 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4351 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4351 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4351 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4598 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4598 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4598 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5038 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5038 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5038 f
  A_lt_B (net)                                         11.7920              0.0000     0.5038 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5038 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5038 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5039 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5256 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5256 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5257 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5525 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5525 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5525 f
  n3 (net)                                              6.7834              0.0000     0.5525 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5525 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6460 f
  n4 (net)                                     52     169.0744              0.0000     0.6460 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6460 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6460 f
  GCDdpath0/U295/S (MUX21X1)                                      0.0574    0.0019 *   0.6478 f
  GCDdpath0/U295/Q (MUX21X1)                                      0.0428    0.0780     0.7258 r
  GCDdpath0/B_next[12] (net)                    1       5.1507              0.0000     0.7258 r
  GCDdpath0/B_reg_reg_12_/D (DFFARX1)                             0.0428    0.0001 *   0.7259 r
  data arrival time                                                                    0.7259

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_12_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0880     0.8120
  data required time                                                                   0.8120
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8120
  data arrival time                                                                   -0.7259
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0861


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_8_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0725    0.2136     0.2136 f
  GCDdpath0/B_reg[0] (net)                      3      17.2614              0.0000     0.2136 f
  GCDdpath0/U324/IN1 (NAND2X2)                                    0.0725    0.0002 *   0.2138 f
  GCDdpath0/U324/QN (NAND2X2)                                     0.0483    0.0285     0.2424 r
  GCDdpath0/n91 (net)                           2       8.6358              0.0000     0.2424 r
  GCDdpath0/U89/INP (INVX1)                                       0.0483    0.0001 *   0.2425 r
  GCDdpath0/U89/ZN (INVX1)                                        0.0344    0.0264     0.2689 f
  GCDdpath0/n80 (net)                           2       6.8627              0.0000     0.2689 f
  GCDdpath0/U43/IN1 (NAND2X1)                                     0.0344    0.0000 *   0.2689 f
  GCDdpath0/U43/QN (NAND2X1)                                      0.0502    0.0243     0.2932 r
  GCDdpath0/n43 (net)                           1       3.1645              0.0000     0.2932 r
  GCDdpath0/U42/IN1 (NAND2X1)                                     0.0502    0.0000 *   0.2932 r
  GCDdpath0/U42/QN (NAND2X1)                                      0.0457    0.0322     0.3254 f
  GCDdpath0/n42 (net)                           1       4.6977              0.0000     0.3254 f
  GCDdpath0/U41/IN2 (NAND2X1)                                     0.0457    0.0001 *   0.3254 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0296     0.3550 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3550 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3550 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3892 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3892 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3892 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4112 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4112 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4113 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4367 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4367 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4368 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4615 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4615 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4615 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5055 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5055 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5055 f
  A_lt_B (net)                                         11.7920              0.0000     0.5055 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5055 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5055 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5055 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5273 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5273 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5273 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5541 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5541 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5541 f
  n3 (net)                                              6.7834              0.0000     0.5541 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5542 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6476 f
  n4 (net)                                     52     169.0744              0.0000     0.6476 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6476 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6476 f
  GCDdpath0/U279/S (MUX21X1)                                      0.0574    0.0019 *   0.6495 f
  GCDdpath0/U279/Q (MUX21X1)                                      0.0408    0.0767     0.7262 r
  GCDdpath0/B_next[8] (net)                     1       4.4525              0.0000     0.7262 r
  GCDdpath0/B_reg_reg_8_/D (DFFARX1)                              0.0408    0.0001 *   0.7263 r
  data arrival time                                                                    0.7263

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_8_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0872     0.8128
  data required time                                                                   0.8128
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8128
  data arrival time                                                                   -0.7263
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0866


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U167/IN2 (NAND2X1)                                    0.0674    0.0003 *   0.2107 f
  GCDdpath0/U167/QN (NAND2X1)                                     0.0629    0.0413     0.2520 r
  GCDdpath0/n116 (net)                          3       6.4950              0.0000     0.2520 r
  GCDdpath0/U85/INP (INVX0)                                       0.0629    0.0000 *   0.2520 r
  GCDdpath0/U85/ZN (INVX0)                                        0.0485    0.0366     0.2886 f
  GCDdpath0/n89 (net)                           2       5.2016              0.0000     0.2886 f
  GCDdpath0/U44/IN1 (NOR2X0)                                      0.0485    0.0000 *   0.2886 f
  GCDdpath0/U44/QN (NOR2X0)                                       0.0650    0.0339     0.3226 r
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3226 r
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0650    0.0000 *   0.3226 r
  GCDdpath0/U41/QN (NAND2X1)                                      0.0438    0.0309     0.3535 f
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3535 f
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0438    0.0000 *   0.3535 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0316     0.3851 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3851 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.3852 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4102 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4102 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4102 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4368 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4368 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4369 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4638 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4638 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4638 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5024 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5024 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5024 r
  A_lt_B (net)                                         11.7920              0.0000     0.5024 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5024 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5024 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5024 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5254 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5254 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5254 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5497 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5497 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5497 r
  n3 (net)                                              6.7834              0.0000     0.5497 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5498 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6443 r
  n4 (net)                                     52     169.0744              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6443 r
  GCDdpath0/U295/S (MUX21X1)                                      0.0626    0.0019 *   0.6462 r
  GCDdpath0/U295/Q (MUX21X1)                                      0.0428    0.0788     0.7249 r
  GCDdpath0/B_next[12] (net)                    1       5.1507              0.0000     0.7249 r
  GCDdpath0/B_reg_reg_12_/D (DFFARX1)                             0.0428    0.0001 *   0.7250 r
  data arrival time                                                                    0.7250

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_12_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0880     0.8120
  data required time                                                                   0.8120
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8120
  data arrival time                                                                   -0.7250
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0870


  Startpoint: GCDdpath0/B_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/clk_gate_B_reg_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_5_/Q (DFFARX1)                              0.0654    0.2091     0.2091 f
  GCDdpath0/B_reg[5] (net)                      3      14.4834              0.0000     0.2091 f
  GCDdpath0/U83/IN2 (NOR2X1)                                      0.0654    0.0003 *   0.2093 f
  GCDdpath0/U83/QN (NOR2X1)                                       0.1022    0.0555     0.2648 r
  GCDdpath0/n146 (net)                          4      11.8342              0.0000     0.2648 r
  GCDdpath0/U33/INP (INVX0)                                       0.1022    0.0000 *   0.2649 r
  GCDdpath0/U33/ZN (INVX0)                                        0.0516    0.0362     0.3010 f
  GCDdpath0/n32 (net)                           1       3.6567              0.0000     0.3010 f
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0516    0.0000 *   0.3011 f
  GCDdpath0/U31/QN (NAND2X1)                                      0.0445    0.0278     0.3289 r
  GCDdpath0/n30 (net)                           1       3.5304              0.0000     0.3289 r
  GCDdpath0/U16/IN2 (NAND2X1)                                     0.0445    0.0000 *   0.3289 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0333     0.3621 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3621 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3623 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.3989 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.3989 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.3989 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4254 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4254 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4255 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4501 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4501 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4501 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.4942 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4942 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4942 f
  A_lt_B (net)                                         11.7920              0.0000     0.4942 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4942 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4942 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.4942 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5160 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5160 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5160 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5428 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5428 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5428 f
  n3 (net)                                              6.7834              0.0000     0.5428 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5428 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6363 f
  n4 (net)                                     52     169.0744              0.0000     0.6363 f
  U1/INP (INVX2)                                                  0.0574    0.0001 *   0.6364 f
  U1/ZN (INVX2)                                                   0.0655    0.0408     0.6772 r
  n5 (net)                                      8      30.4875              0.0000     0.6772 r
  GCDctrl0/A_mux_sel_0__hfs_netlink_0 (gcdGCDUnitCtrl)                      0.0000     0.6772 r
  GCDctrl0/A_mux_sel_0__hfs_netlink_0 (net)            30.4875              0.0000     0.6772 r
  GCDctrl0/U7/IN1 (NAND2X1)                                       0.0655    0.0004 *   0.6776 r
  GCDctrl0/U7/QN (NAND2X1)                                        0.0546    0.0384     0.7160 f
  GCDctrl0/B_en (net)                           2       6.0556              0.0000     0.7160 f
  GCDctrl0/B_en (gcdGCDUnitCtrl)                                            0.0000     0.7160 f
  B_en (net)                                            6.0556              0.0000     0.7160 f
  GCDdpath0/B_en (gcdGCDUnitDpath_W16)                                      0.0000     0.7160 f
  GCDdpath0/B_en (net)                                  6.0556              0.0000     0.7160 f
  GCDdpath0/clk_gate_B_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_gcdGCDUnitDpath_W16_0)   0.0000   0.7160 f
  GCDdpath0/clk_gate_B_reg_reg/EN (net)                 6.0556              0.0000     0.7160 f
  GCDdpath0/clk_gate_B_reg_reg/latch/EN (CGLPPRX2)                0.0546    0.0000 *   0.7160 f
  data arrival time                                                                    0.7160

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/clk_gate_B_reg_reg/latch/CLK (CGLPPRX2)                         0.0000     0.9000 r
  clock gating setup time                                                  -0.0968     0.8032
  data required time                                                                   0.8032
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8032
  data arrival time                                                                   -0.7160
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0872


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0725    0.2136     0.2136 f
  GCDdpath0/B_reg[0] (net)                      3      17.2614              0.0000     0.2136 f
  GCDdpath0/U324/IN1 (NAND2X2)                                    0.0725    0.0002 *   0.2138 f
  GCDdpath0/U324/QN (NAND2X2)                                     0.0483    0.0285     0.2424 r
  GCDdpath0/n91 (net)                           2       8.6358              0.0000     0.2424 r
  GCDdpath0/U89/INP (INVX1)                                       0.0483    0.0001 *   0.2425 r
  GCDdpath0/U89/ZN (INVX1)                                        0.0344    0.0264     0.2689 f
  GCDdpath0/n80 (net)                           2       6.8627              0.0000     0.2689 f
  GCDdpath0/U43/IN1 (NAND2X1)                                     0.0344    0.0000 *   0.2689 f
  GCDdpath0/U43/QN (NAND2X1)                                      0.0502    0.0243     0.2932 r
  GCDdpath0/n43 (net)                           1       3.1645              0.0000     0.2932 r
  GCDdpath0/U42/IN1 (NAND2X1)                                     0.0502    0.0000 *   0.2932 r
  GCDdpath0/U42/QN (NAND2X1)                                      0.0457    0.0322     0.3254 f
  GCDdpath0/n42 (net)                           1       4.6977              0.0000     0.3254 f
  GCDdpath0/U41/IN2 (NAND2X1)                                     0.0457    0.0001 *   0.3254 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0296     0.3550 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3550 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3550 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3892 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3892 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3892 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4112 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4112 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4113 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4367 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4367 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4368 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4615 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4615 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4615 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5055 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5055 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5055 f
  A_lt_B (net)                                         11.7920              0.0000     0.5055 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5055 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5055 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5055 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5273 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5273 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5273 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5541 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5541 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5541 f
  n3 (net)                                              6.7834              0.0000     0.5541 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5542 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6476 f
  n4 (net)                                     52     169.0744              0.0000     0.6476 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6476 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6476 f
  GCDdpath0/U286/S (MUX21X1)                                      0.0574    0.0010 *   0.6486 f
  GCDdpath0/U286/Q (MUX21X1)                                      0.0409    0.0768     0.7254 r
  GCDdpath0/B_next[10] (net)                    1       4.5015              0.0000     0.7254 r
  GCDdpath0/B_reg_reg_10_/D (DFFARX1)                             0.0409    0.0001 *   0.7255 r
  data arrival time                                                                    0.7255

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0872     0.8128
  data required time                                                                   0.8128
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8128
  data arrival time                                                                   -0.7255
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0873


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U40/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0502     0.3130 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3130 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3130 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3490 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3490 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3490 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3841 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3841 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3841 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4061 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4061 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4062 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4316 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4316 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4317 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4564 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4564 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4564 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5004 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5004 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5004 f
  A_lt_B (net)                                         11.7920              0.0000     0.5004 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5004 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5004 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5005 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5222 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5222 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5222 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5491 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5491 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5491 f
  n3 (net)                                              6.7834              0.0000     0.5491 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5491 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6426 f
  n4 (net)                                     52     169.0744              0.0000     0.6426 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6426 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6426 f
  GCDdpath0/U263/S (MUX21X1)                                      0.0574    0.0015 *   0.6440 f
  GCDdpath0/U263/Q (MUX21X1)                                      0.0450    0.0795     0.7235 r
  GCDdpath0/B_next[3] (net)                     1       5.9469              0.0000     0.7235 r
  GCDdpath0/B_reg_reg_3_/D (DFFARX1)                              0.0450    0.0001 *   0.7236 r
  data arrival time                                                                    0.7236

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0888     0.8112
  data required time                                                                   0.8112
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8112
  data arrival time                                                                   -0.7236
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0876


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0750    0.1920     0.1920 r
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.1920 r
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0750    0.0003 *   0.1923 r
  GCDdpath0/U90/QN (NOR2X1)                                       0.0714    0.0558     0.2482 f
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2482 f
  GCDdpath0/U82/INP (INVX0)                                       0.0714    0.0000 *   0.2482 f
  GCDdpath0/U82/ZN (INVX0)                                        0.0550    0.0342     0.2824 r
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2824 r
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0550    0.0000 *   0.2824 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0340     0.3164 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3164 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3164 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3524 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3524 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3524 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3875 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3875 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3875 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4096 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4096 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4096 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4351 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4351 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4351 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4598 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4598 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4598 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5038 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5038 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5038 f
  A_lt_B (net)                                         11.7920              0.0000     0.5038 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5038 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5038 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5039 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5256 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5256 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5257 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5525 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5525 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5525 f
  n3 (net)                                              6.7834              0.0000     0.5525 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5525 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6460 f
  n4 (net)                                     52     169.0744              0.0000     0.6460 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6460 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6460 f
  GCDdpath0/U271/S (MUX21X1)                                      0.0574    0.0019 *   0.6479 f
  GCDdpath0/U271/Q (MUX21X1)                                      0.0413    0.0770     0.7249 r
  GCDdpath0/B_next[6] (net)                     1       4.6221              0.0000     0.7249 r
  GCDdpath0/B_reg_reg_6_/D (DFFARX1)                              0.0413    0.0001 *   0.7250 r
  data arrival time                                                                    0.7250

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0874     0.8126
  data required time                                                                   0.8126
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8126
  data arrival time                                                                   -0.7250
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0877


  Startpoint: GCDdpath0/B_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_5_/Q (DFFARX1)                              0.0654    0.2091     0.2091 f
  GCDdpath0/B_reg[5] (net)                      3      14.4834              0.0000     0.2091 f
  GCDdpath0/U83/IN2 (NOR2X1)                                      0.0654    0.0003 *   0.2093 f
  GCDdpath0/U83/QN (NOR2X1)                                       0.1022    0.0555     0.2648 r
  GCDdpath0/n146 (net)                          4      11.8342              0.0000     0.2648 r
  GCDdpath0/U12/INP (INVX0)                                       0.1022    0.0001 *   0.2649 r
  GCDdpath0/U12/ZN (INVX0)                                        0.0508    0.0355     0.3004 f
  GCDdpath0/n12 (net)                           1       3.5179              0.0000     0.3004 f
  GCDdpath0/U11/IN2 (NAND2X1)                                     0.0508    0.0000 *   0.3005 f
  GCDdpath0/U11/QN (NAND2X1)                                      0.0474    0.0313     0.3318 r
  GCDdpath0/n10 (net)                           1       3.5561              0.0000     0.3318 r
  GCDdpath0/U10/IN2 (NOR2X1)                                      0.0474    0.0000 *   0.3318 r
  GCDdpath0/U10/QN (NOR2X1)                                       0.0607    0.0467     0.3785 f
  GCDdpath0/n9 (net)                            1       6.8068              0.0000     0.3785 f
  GCDdpath0/U9/IN2 (NAND2X2)                                      0.0607    0.0001 *   0.3786 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0293     0.4079 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4079 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4080 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4334 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4334 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4335 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4582 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4582 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4582 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5022 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5022 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5022 f
  A_lt_B (net)                                         11.7920              0.0000     0.5022 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5022 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5022 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5022 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5240 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5240 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5240 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5508 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5508 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5508 f
  n3 (net)                                              6.7834              0.0000     0.5508 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5509 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6443 f
  n4 (net)                                     52     169.0744              0.0000     0.6443 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6443 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6443 f
  GCDdpath0/U295/S (MUX21X1)                                      0.0574    0.0019 *   0.6462 f
  GCDdpath0/U295/Q (MUX21X1)                                      0.0428    0.0780     0.7242 r
  GCDdpath0/B_next[12] (net)                    1       5.1507              0.0000     0.7242 r
  GCDdpath0/B_reg_reg_12_/D (DFFARX1)                             0.0428    0.0001 *   0.7243 r
  data arrival time                                                                    0.7243

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_12_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0880     0.8120
  data required time                                                                   0.8120
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8120
  data arrival time                                                                   -0.7243
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0878


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_13_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0725    0.2136     0.2136 f
  GCDdpath0/B_reg[0] (net)                      3      17.2614              0.0000     0.2136 f
  GCDdpath0/U324/IN1 (NAND2X2)                                    0.0725    0.0002 *   0.2138 f
  GCDdpath0/U324/QN (NAND2X2)                                     0.0483    0.0285     0.2424 r
  GCDdpath0/n91 (net)                           2       8.6358              0.0000     0.2424 r
  GCDdpath0/U89/INP (INVX1)                                       0.0483    0.0001 *   0.2425 r
  GCDdpath0/U89/ZN (INVX1)                                        0.0344    0.0264     0.2689 f
  GCDdpath0/n80 (net)                           2       6.8627              0.0000     0.2689 f
  GCDdpath0/U43/IN1 (NAND2X1)                                     0.0344    0.0000 *   0.2689 f
  GCDdpath0/U43/QN (NAND2X1)                                      0.0502    0.0243     0.2932 r
  GCDdpath0/n43 (net)                           1       3.1645              0.0000     0.2932 r
  GCDdpath0/U42/IN1 (NAND2X1)                                     0.0502    0.0000 *   0.2932 r
  GCDdpath0/U42/QN (NAND2X1)                                      0.0457    0.0322     0.3254 f
  GCDdpath0/n42 (net)                           1       4.6977              0.0000     0.3254 f
  GCDdpath0/U41/IN2 (NAND2X1)                                     0.0457    0.0001 *   0.3254 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0296     0.3550 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3550 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3550 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3892 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3892 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3892 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4112 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4112 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4113 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4367 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4367 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4368 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4615 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4615 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4615 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5055 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5055 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5055 f
  A_lt_B (net)                                         11.7920              0.0000     0.5055 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5055 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5055 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5055 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5273 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5273 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5273 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5541 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5541 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5541 f
  n3 (net)                                              6.7834              0.0000     0.5541 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5542 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6476 f
  n4 (net)                                     52     169.0744              0.0000     0.6476 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6476 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6476 f
  GCDdpath0/U299/S (MUX21X1)                                      0.0574    0.0017 *   0.6494 f
  GCDdpath0/U299/Q (MUX21X1)                                      0.0398    0.0760     0.7254 r
  GCDdpath0/B_next[13] (net)                    1       4.1062              0.0000     0.7254 r
  GCDdpath0/B_reg_reg_13_/D (DFFARX1)                             0.0398    0.0000 *   0.7255 r
  data arrival time                                                                    0.7255

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0867     0.8133
  data required time                                                                   0.8133
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8133
  data arrival time                                                                   -0.7255
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0878


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0725    0.2136     0.2136 f
  GCDdpath0/B_reg[0] (net)                      3      17.2614              0.0000     0.2136 f
  GCDdpath0/U324/IN1 (NAND2X2)                                    0.0725    0.0002 *   0.2138 f
  GCDdpath0/U324/QN (NAND2X2)                                     0.0483    0.0285     0.2424 r
  GCDdpath0/n91 (net)                           2       8.6358              0.0000     0.2424 r
  GCDdpath0/U89/INP (INVX1)                                       0.0483    0.0001 *   0.2425 r
  GCDdpath0/U89/ZN (INVX1)                                        0.0344    0.0264     0.2689 f
  GCDdpath0/n80 (net)                           2       6.8627              0.0000     0.2689 f
  GCDdpath0/U43/IN1 (NAND2X1)                                     0.0344    0.0000 *   0.2689 f
  GCDdpath0/U43/QN (NAND2X1)                                      0.0502    0.0243     0.2932 r
  GCDdpath0/n43 (net)                           1       3.1645              0.0000     0.2932 r
  GCDdpath0/U42/IN1 (NAND2X1)                                     0.0502    0.0000 *   0.2932 r
  GCDdpath0/U42/QN (NAND2X1)                                      0.0457    0.0322     0.3254 f
  GCDdpath0/n42 (net)                           1       4.6977              0.0000     0.3254 f
  GCDdpath0/U41/IN2 (NAND2X1)                                     0.0457    0.0001 *   0.3254 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0296     0.3550 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3550 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3550 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3892 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3892 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3892 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4112 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4112 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4113 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4367 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4367 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4368 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4615 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4615 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4615 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5055 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5055 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5055 f
  A_lt_B (net)                                         11.7920              0.0000     0.5055 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5055 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5055 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5055 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5273 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5273 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5273 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5541 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5541 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5541 f
  n3 (net)                                              6.7834              0.0000     0.5541 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5542 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6476 f
  n4 (net)                                     52     169.0744              0.0000     0.6476 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6476 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6476 f
  GCDdpath0/U303/S (MUX21X1)                                      0.0574    0.0007 *   0.6484 f
  GCDdpath0/U303/Q (MUX21X1)                                      0.0405    0.0765     0.7249 r
  GCDdpath0/B_next[14] (net)                    1       4.3533              0.0000     0.7249 r
  GCDdpath0/B_reg_reg_14_/D (DFFARX1)                             0.0405    0.0001 *   0.7249 r
  data arrival time                                                                    0.7249

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_14_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0870     0.8130
  data required time                                                                   0.8130
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8130
  data arrival time                                                                   -0.7249
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0880


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_8_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0750    0.1920     0.1920 r
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.1920 r
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0750    0.0003 *   0.1923 r
  GCDdpath0/U90/QN (NOR2X1)                                       0.0714    0.0558     0.2482 f
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2482 f
  GCDdpath0/U82/INP (INVX0)                                       0.0714    0.0000 *   0.2482 f
  GCDdpath0/U82/ZN (INVX0)                                        0.0550    0.0342     0.2824 r
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2824 r
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0550    0.0000 *   0.2824 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0340     0.3164 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3164 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3164 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3524 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3524 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3524 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3875 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3875 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3875 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4096 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4096 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4096 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4351 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4351 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4351 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4598 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4598 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4598 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5038 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5038 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5038 f
  A_lt_B (net)                                         11.7920              0.0000     0.5038 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5038 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5038 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5039 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5256 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5256 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5257 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5525 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5525 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5525 f
  n3 (net)                                              6.7834              0.0000     0.5525 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5525 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6460 f
  n4 (net)                                     52     169.0744              0.0000     0.6460 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6460 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6460 f
  GCDdpath0/U279/S (MUX21X1)                                      0.0574    0.0019 *   0.6478 f
  GCDdpath0/U279/Q (MUX21X1)                                      0.0408    0.0767     0.7245 r
  GCDdpath0/B_next[8] (net)                     1       4.4525              0.0000     0.7245 r
  GCDdpath0/B_reg_reg_8_/D (DFFARX1)                              0.0408    0.0001 *   0.7246 r
  data arrival time                                                                    0.7246

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_8_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0872     0.8128
  data required time                                                                   0.8128
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8128
  data arrival time                                                                   -0.7246
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0882


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U167/IN2 (NAND2X1)                                    0.0674    0.0003 *   0.2107 f
  GCDdpath0/U167/QN (NAND2X1)                                     0.0629    0.0413     0.2520 r
  GCDdpath0/n116 (net)                          3       6.4950              0.0000     0.2520 r
  GCDdpath0/U85/INP (INVX0)                                       0.0629    0.0000 *   0.2520 r
  GCDdpath0/U85/ZN (INVX0)                                        0.0485    0.0366     0.2886 f
  GCDdpath0/n89 (net)                           2       5.2016              0.0000     0.2886 f
  GCDdpath0/U44/IN1 (NOR2X0)                                      0.0485    0.0000 *   0.2886 f
  GCDdpath0/U44/QN (NOR2X0)                                       0.0650    0.0339     0.3226 r
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3226 r
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0650    0.0000 *   0.3226 r
  GCDdpath0/U41/QN (NAND2X1)                                      0.0438    0.0309     0.3535 f
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3535 f
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0438    0.0000 *   0.3535 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0316     0.3851 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3851 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.3852 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4102 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4102 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4102 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4368 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4368 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4369 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4638 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4638 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4638 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5024 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5024 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5024 r
  A_lt_B (net)                                         11.7920              0.0000     0.5024 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5024 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5024 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5024 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5254 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5254 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5254 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5497 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5497 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5497 r
  n3 (net)                                              6.7834              0.0000     0.5497 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5498 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6443 r
  n4 (net)                                     52     169.0744              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6443 r
  GCDdpath0/U271/S (MUX21X1)                                      0.0626    0.0019 *   0.6462 r
  GCDdpath0/U271/Q (MUX21X1)                                      0.0413    0.0778     0.7240 r
  GCDdpath0/B_next[6] (net)                     1       4.6221              0.0000     0.7240 r
  GCDdpath0/B_reg_reg_6_/D (DFFARX1)                              0.0413    0.0001 *   0.7241 r
  data arrival time                                                                    0.7241

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0874     0.8126
  data required time                                                                   0.8126
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8126
  data arrival time                                                                   -0.7241
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0886


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0750    0.1920     0.1920 r
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.1920 r
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0750    0.0003 *   0.1923 r
  GCDdpath0/U90/QN (NOR2X1)                                       0.0714    0.0558     0.2482 f
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2482 f
  GCDdpath0/U82/INP (INVX0)                                       0.0714    0.0000 *   0.2482 f
  GCDdpath0/U82/ZN (INVX0)                                        0.0550    0.0342     0.2824 r
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2824 r
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0550    0.0000 *   0.2824 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0340     0.3164 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3164 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3164 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3524 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3524 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3524 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3875 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3875 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3875 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4096 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4096 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4096 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4351 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4351 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4351 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4598 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4598 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4598 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5038 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5038 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5038 f
  A_lt_B (net)                                         11.7920              0.0000     0.5038 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5038 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5038 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5039 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5256 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5256 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5257 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5525 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5525 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5525 f
  n3 (net)                                              6.7834              0.0000     0.5525 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5525 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6460 f
  n4 (net)                                     52     169.0744              0.0000     0.6460 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6460 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6460 f
  GCDdpath0/U286/S (MUX21X1)                                      0.0574    0.0010 *   0.6470 f
  GCDdpath0/U286/Q (MUX21X1)                                      0.0409    0.0768     0.7238 r
  GCDdpath0/B_next[10] (net)                    1       4.5015              0.0000     0.7238 r
  GCDdpath0/B_reg_reg_10_/D (DFFARX1)                             0.0409    0.0001 *   0.7238 r
  data arrival time                                                                    0.7238

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0872     0.8128
  data required time                                                                   0.8128
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8128
  data arrival time                                                                   -0.7238
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0890


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_8_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U167/IN2 (NAND2X1)                                    0.0674    0.0003 *   0.2107 f
  GCDdpath0/U167/QN (NAND2X1)                                     0.0629    0.0413     0.2520 r
  GCDdpath0/n116 (net)                          3       6.4950              0.0000     0.2520 r
  GCDdpath0/U85/INP (INVX0)                                       0.0629    0.0000 *   0.2520 r
  GCDdpath0/U85/ZN (INVX0)                                        0.0485    0.0366     0.2886 f
  GCDdpath0/n89 (net)                           2       5.2016              0.0000     0.2886 f
  GCDdpath0/U44/IN1 (NOR2X0)                                      0.0485    0.0000 *   0.2886 f
  GCDdpath0/U44/QN (NOR2X0)                                       0.0650    0.0339     0.3226 r
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3226 r
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0650    0.0000 *   0.3226 r
  GCDdpath0/U41/QN (NAND2X1)                                      0.0438    0.0309     0.3535 f
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3535 f
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0438    0.0000 *   0.3535 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0316     0.3851 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3851 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.3852 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4102 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4102 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4102 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4368 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4368 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4369 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4638 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4638 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4638 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5024 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5024 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5024 r
  A_lt_B (net)                                         11.7920              0.0000     0.5024 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5024 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5024 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5024 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5254 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5254 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5254 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5497 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5497 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5497 r
  n3 (net)                                              6.7834              0.0000     0.5497 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5498 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6443 r
  n4 (net)                                     52     169.0744              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6443 r
  GCDdpath0/U279/S (MUX21X1)                                      0.0626    0.0019 *   0.6462 r
  GCDdpath0/U279/Q (MUX21X1)                                      0.0408    0.0775     0.7236 r
  GCDdpath0/B_next[8] (net)                     1       4.4525              0.0000     0.7236 r
  GCDdpath0/B_reg_reg_8_/D (DFFARX1)                              0.0408    0.0001 *   0.7237 r
  data arrival time                                                                    0.7237

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_8_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0872     0.8128
  data required time                                                                   0.8128
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8128
  data arrival time                                                                   -0.7237
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0891


  Startpoint: GCDdpath0/B_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_5_/Q (DFFARX1)                              0.0654    0.2091     0.2091 f
  GCDdpath0/B_reg[5] (net)                      3      14.4834              0.0000     0.2091 f
  GCDdpath0/U83/IN2 (NOR2X1)                                      0.0654    0.0003 *   0.2093 f
  GCDdpath0/U83/QN (NOR2X1)                                       0.1022    0.0555     0.2648 r
  GCDdpath0/n146 (net)                          4      11.8342              0.0000     0.2648 r
  GCDdpath0/U12/INP (INVX0)                                       0.1022    0.0001 *   0.2649 r
  GCDdpath0/U12/ZN (INVX0)                                        0.0508    0.0355     0.3004 f
  GCDdpath0/n12 (net)                           1       3.5179              0.0000     0.3004 f
  GCDdpath0/U11/IN2 (NAND2X1)                                     0.0508    0.0000 *   0.3005 f
  GCDdpath0/U11/QN (NAND2X1)                                      0.0474    0.0313     0.3318 r
  GCDdpath0/n10 (net)                           1       3.5561              0.0000     0.3318 r
  GCDdpath0/U10/IN2 (NOR2X1)                                      0.0474    0.0000 *   0.3318 r
  GCDdpath0/U10/QN (NOR2X1)                                       0.0607    0.0467     0.3785 f
  GCDdpath0/n9 (net)                            1       6.8068              0.0000     0.3785 f
  GCDdpath0/U9/IN2 (NAND2X2)                                      0.0607    0.0001 *   0.3786 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0293     0.4079 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4079 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4080 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4334 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4334 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4335 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4582 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4582 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4582 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5022 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5022 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5022 f
  A_lt_B (net)                                         11.7920              0.0000     0.5022 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5022 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5022 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5022 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5240 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5240 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5240 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5508 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5508 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5508 f
  n3 (net)                                              6.7834              0.0000     0.5508 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5509 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6443 f
  n4 (net)                                     52     169.0744              0.0000     0.6443 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6443 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6443 f
  GCDdpath0/U271/S (MUX21X1)                                      0.0574    0.0019 *   0.6463 f
  GCDdpath0/U271/Q (MUX21X1)                                      0.0413    0.0770     0.7233 r
  GCDdpath0/B_next[6] (net)                     1       4.6221              0.0000     0.7233 r
  GCDdpath0/B_reg_reg_6_/D (DFFARX1)                              0.0413    0.0001 *   0.7234 r
  data arrival time                                                                    0.7234

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0874     0.8126
  data required time                                                                   0.8126
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8126
  data arrival time                                                                   -0.7234
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0893


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0725    0.2136     0.2136 f
  GCDdpath0/B_reg[0] (net)                      3      17.2614              0.0000     0.2136 f
  GCDdpath0/U324/IN1 (NAND2X2)                                    0.0725    0.0002 *   0.2138 f
  GCDdpath0/U324/QN (NAND2X2)                                     0.0483    0.0285     0.2424 r
  GCDdpath0/n91 (net)                           2       8.6358              0.0000     0.2424 r
  GCDdpath0/U89/INP (INVX1)                                       0.0483    0.0001 *   0.2425 r
  GCDdpath0/U89/ZN (INVX1)                                        0.0344    0.0264     0.2689 f
  GCDdpath0/n80 (net)                           2       6.8627              0.0000     0.2689 f
  GCDdpath0/U43/IN1 (NAND2X1)                                     0.0344    0.0000 *   0.2689 f
  GCDdpath0/U43/QN (NAND2X1)                                      0.0502    0.0243     0.2932 r
  GCDdpath0/n43 (net)                           1       3.1645              0.0000     0.2932 r
  GCDdpath0/U42/IN1 (NAND2X1)                                     0.0502    0.0000 *   0.2932 r
  GCDdpath0/U42/QN (NAND2X1)                                      0.0457    0.0322     0.3254 f
  GCDdpath0/n42 (net)                           1       4.6977              0.0000     0.3254 f
  GCDdpath0/U41/IN2 (NAND2X1)                                     0.0457    0.0001 *   0.3254 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0296     0.3550 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3550 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3550 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3892 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3892 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3892 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4112 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4112 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4113 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4367 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4367 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4368 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4615 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4615 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4615 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5055 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5055 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5055 f
  A_lt_B (net)                                         11.7920              0.0000     0.5055 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5055 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5055 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5055 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5273 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5273 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5273 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5541 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5541 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5541 f
  n3 (net)                                              6.7834              0.0000     0.5541 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5542 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6476 f
  n4 (net)                                     52     169.0744              0.0000     0.6476 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6476 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6476 f
  GCDdpath0/U266/S (MUX21X1)                                      0.0574    0.0025 *   0.6501 f
  GCDdpath0/U266/Q (MUX21X1)                                      0.0378    0.0745     0.7247 r
  GCDdpath0/B_next[4] (net)                     1       3.3562              0.0000     0.7247 r
  GCDdpath0/B_reg_reg_4_/D (DFFARX1)                              0.0378    0.0000 *   0.7247 r
  data arrival time                                                                    0.7247

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0860     0.8140
  data required time                                                                   0.8140
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8140
  data arrival time                                                                   -0.7247
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0893


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0725    0.2136     0.2136 f
  GCDdpath0/B_reg[0] (net)                      3      17.2614              0.0000     0.2136 f
  GCDdpath0/U324/IN1 (NAND2X2)                                    0.0725    0.0002 *   0.2138 f
  GCDdpath0/U324/QN (NAND2X2)                                     0.0483    0.0285     0.2424 r
  GCDdpath0/n91 (net)                           2       8.6358              0.0000     0.2424 r
  GCDdpath0/U89/INP (INVX1)                                       0.0483    0.0001 *   0.2425 r
  GCDdpath0/U89/ZN (INVX1)                                        0.0344    0.0264     0.2689 f
  GCDdpath0/n80 (net)                           2       6.8627              0.0000     0.2689 f
  GCDdpath0/U43/IN1 (NAND2X1)                                     0.0344    0.0000 *   0.2689 f
  GCDdpath0/U43/QN (NAND2X1)                                      0.0502    0.0243     0.2932 r
  GCDdpath0/n43 (net)                           1       3.1645              0.0000     0.2932 r
  GCDdpath0/U42/IN1 (NAND2X1)                                     0.0502    0.0000 *   0.2932 r
  GCDdpath0/U42/QN (NAND2X1)                                      0.0457    0.0322     0.3254 f
  GCDdpath0/n42 (net)                           1       4.6977              0.0000     0.3254 f
  GCDdpath0/U41/IN2 (NAND2X1)                                     0.0457    0.0001 *   0.3254 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0296     0.3550 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3550 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3550 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3892 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3892 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3892 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4112 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4112 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4113 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4367 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4367 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4368 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4615 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4615 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4615 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5055 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5055 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5055 f
  A_lt_B (net)                                         11.7920              0.0000     0.5055 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5055 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5055 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5055 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5273 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5273 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5273 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5541 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5541 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5541 f
  n3 (net)                                              6.7834              0.0000     0.5541 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5542 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6476 f
  n4 (net)                                     52     169.0744              0.0000     0.6476 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6476 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6476 f
  GCDdpath0/U260/S (MUX21X1)                                      0.0574    0.0020 *   0.6496 f
  GCDdpath0/U260/Q (MUX21X1)                                      0.0384    0.0748     0.7244 r
  GCDdpath0/B_next[2] (net)                     1       3.4697              0.0000     0.7244 r
  GCDdpath0/B_reg_reg_2_/D (DFFARX1)                              0.0384    0.0000 *   0.7244 r
  data arrival time                                                                    0.7244

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_2_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0862     0.8138
  data required time                                                                   0.8138
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8138
  data arrival time                                                                   -0.7244
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0894


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_13_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0750    0.1920     0.1920 r
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.1920 r
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0750    0.0003 *   0.1923 r
  GCDdpath0/U90/QN (NOR2X1)                                       0.0714    0.0558     0.2482 f
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2482 f
  GCDdpath0/U82/INP (INVX0)                                       0.0714    0.0000 *   0.2482 f
  GCDdpath0/U82/ZN (INVX0)                                        0.0550    0.0342     0.2824 r
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2824 r
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0550    0.0000 *   0.2824 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0340     0.3164 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3164 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3164 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3524 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3524 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3524 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3875 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3875 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3875 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4096 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4096 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4096 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4351 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4351 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4351 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4598 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4598 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4598 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5038 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5038 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5038 f
  A_lt_B (net)                                         11.7920              0.0000     0.5038 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5038 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5038 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5039 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5256 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5256 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5257 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5525 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5525 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5525 f
  n3 (net)                                              6.7834              0.0000     0.5525 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5525 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6460 f
  n4 (net)                                     52     169.0744              0.0000     0.6460 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6460 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6460 f
  GCDdpath0/U299/S (MUX21X1)                                      0.0574    0.0017 *   0.6477 f
  GCDdpath0/U299/Q (MUX21X1)                                      0.0398    0.0760     0.7237 r
  GCDdpath0/B_next[13] (net)                    1       4.1062              0.0000     0.7237 r
  GCDdpath0/B_reg_reg_13_/D (DFFARX1)                             0.0398    0.0000 *   0.7238 r
  data arrival time                                                                    0.7238

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0867     0.8133
  data required time                                                                   0.8133
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8133
  data arrival time                                                                   -0.7238
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0895


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U40/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0502     0.3130 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3130 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3130 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3490 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3490 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3490 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3841 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3841 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3841 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4061 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4061 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4062 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4316 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4316 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4317 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4564 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4564 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4564 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5004 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5004 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5004 f
  A_lt_B (net)                                         11.7920              0.0000     0.5004 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5004 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5004 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5005 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5222 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5222 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5222 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5491 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5491 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5491 f
  n3 (net)                                              6.7834              0.0000     0.5491 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5491 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6426 f
  n4 (net)                                     52     169.0744              0.0000     0.6426 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6426 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6426 f
  GCDdpath0/U295/S (MUX21X1)                                      0.0574    0.0019 *   0.6444 f
  GCDdpath0/U295/Q (MUX21X1)                                      0.0428    0.0780     0.7224 r
  GCDdpath0/B_next[12] (net)                    1       5.1507              0.0000     0.7224 r
  GCDdpath0/B_reg_reg_12_/D (DFFARX1)                             0.0428    0.0001 *   0.7225 r
  data arrival time                                                                    0.7225

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_12_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0880     0.8120
  data required time                                                                   0.8120
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8120
  data arrival time                                                                   -0.7225
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0895


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0750    0.1920     0.1920 r
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.1920 r
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0750    0.0003 *   0.1923 r
  GCDdpath0/U90/QN (NOR2X1)                                       0.0714    0.0558     0.2482 f
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2482 f
  GCDdpath0/U82/INP (INVX0)                                       0.0714    0.0000 *   0.2482 f
  GCDdpath0/U82/ZN (INVX0)                                        0.0550    0.0342     0.2824 r
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2824 r
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0550    0.0000 *   0.2824 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0340     0.3164 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3164 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3164 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3524 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3524 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3524 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3875 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3875 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3875 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4096 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4096 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4096 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4351 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4351 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4351 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4598 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4598 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4598 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5038 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5038 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5038 f
  A_lt_B (net)                                         11.7920              0.0000     0.5038 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5038 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5038 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5039 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5256 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5256 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5257 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5525 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5525 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5525 f
  n3 (net)                                              6.7834              0.0000     0.5525 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5525 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6460 f
  n4 (net)                                     52     169.0744              0.0000     0.6460 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6460 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6460 f
  GCDdpath0/U303/S (MUX21X1)                                      0.0574    0.0007 *   0.6467 f
  GCDdpath0/U303/Q (MUX21X1)                                      0.0405    0.0765     0.7232 r
  GCDdpath0/B_next[14] (net)                    1       4.3533              0.0000     0.7232 r
  GCDdpath0/B_reg_reg_14_/D (DFFARX1)                             0.0405    0.0001 *   0.7233 r
  data arrival time                                                                    0.7233

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_14_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0870     0.8130
  data required time                                                                   0.8130
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8130
  data arrival time                                                                   -0.7233
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0897


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_11_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0725    0.2136     0.2136 f
  GCDdpath0/B_reg[0] (net)                      3      17.2614              0.0000     0.2136 f
  GCDdpath0/U324/IN1 (NAND2X2)                                    0.0725    0.0002 *   0.2138 f
  GCDdpath0/U324/QN (NAND2X2)                                     0.0483    0.0285     0.2424 r
  GCDdpath0/n91 (net)                           2       8.6358              0.0000     0.2424 r
  GCDdpath0/U89/INP (INVX1)                                       0.0483    0.0001 *   0.2425 r
  GCDdpath0/U89/ZN (INVX1)                                        0.0344    0.0264     0.2689 f
  GCDdpath0/n80 (net)                           2       6.8627              0.0000     0.2689 f
  GCDdpath0/U43/IN1 (NAND2X1)                                     0.0344    0.0000 *   0.2689 f
  GCDdpath0/U43/QN (NAND2X1)                                      0.0502    0.0243     0.2932 r
  GCDdpath0/n43 (net)                           1       3.1645              0.0000     0.2932 r
  GCDdpath0/U42/IN1 (NAND2X1)                                     0.0502    0.0000 *   0.2932 r
  GCDdpath0/U42/QN (NAND2X1)                                      0.0457    0.0322     0.3254 f
  GCDdpath0/n42 (net)                           1       4.6977              0.0000     0.3254 f
  GCDdpath0/U41/IN2 (NAND2X1)                                     0.0457    0.0001 *   0.3254 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0296     0.3550 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3550 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3550 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3892 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3892 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3892 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4112 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4112 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4113 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4367 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4367 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4368 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4615 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4615 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4615 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5055 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5055 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5055 f
  A_lt_B (net)                                         11.7920              0.0000     0.5055 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5055 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5055 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5055 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5273 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5273 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5273 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5541 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5541 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5541 f
  n3 (net)                                              6.7834              0.0000     0.5541 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5542 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6476 f
  n4 (net)                                     52     169.0744              0.0000     0.6476 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6476 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6476 f
  GCDdpath0/U290/S (MUX21X1)                                      0.0574    0.0021 *   0.6497 f
  GCDdpath0/U290/Q (MUX21X1)                                      0.0377    0.0746     0.7243 r
  GCDdpath0/B_next[11] (net)                    1       3.3821              0.0000     0.7243 r
  GCDdpath0/B_reg_reg_11_/D (DFFARX1)                             0.0377    0.0000 *   0.7243 r
  data arrival time                                                                    0.7243

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_11_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0859     0.8141
  data required time                                                                   0.8141
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8141
  data arrival time                                                                   -0.7243
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0897


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U167/IN2 (NAND2X1)                                    0.0674    0.0003 *   0.2107 f
  GCDdpath0/U167/QN (NAND2X1)                                     0.0629    0.0413     0.2520 r
  GCDdpath0/n116 (net)                          3       6.4950              0.0000     0.2520 r
  GCDdpath0/U85/INP (INVX0)                                       0.0629    0.0000 *   0.2520 r
  GCDdpath0/U85/ZN (INVX0)                                        0.0485    0.0366     0.2886 f
  GCDdpath0/n89 (net)                           2       5.2016              0.0000     0.2886 f
  GCDdpath0/U44/IN1 (NOR2X0)                                      0.0485    0.0000 *   0.2886 f
  GCDdpath0/U44/QN (NOR2X0)                                       0.0650    0.0339     0.3226 r
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3226 r
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0650    0.0000 *   0.3226 r
  GCDdpath0/U41/QN (NAND2X1)                                      0.0438    0.0309     0.3535 f
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3535 f
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0438    0.0000 *   0.3535 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0316     0.3851 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3851 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.3852 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4102 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4102 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4102 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4368 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4368 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4369 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4638 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4638 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4638 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5024 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5024 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5024 r
  A_lt_B (net)                                         11.7920              0.0000     0.5024 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5024 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5024 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5024 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5254 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5254 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5254 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5497 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5497 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5497 r
  n3 (net)                                              6.7834              0.0000     0.5497 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5498 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6443 r
  n4 (net)                                     52     169.0744              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6443 r
  GCDdpath0/U286/S (MUX21X1)                                      0.0626    0.0010 *   0.6453 r
  GCDdpath0/U286/Q (MUX21X1)                                      0.0409    0.0776     0.7229 r
  GCDdpath0/B_next[10] (net)                    1       4.5015              0.0000     0.7229 r
  GCDdpath0/B_reg_reg_10_/D (DFFARX1)                             0.0409    0.0001 *   0.7229 r
  data arrival time                                                                    0.7229

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0872     0.8128
  data required time                                                                   0.8128
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8128
  data arrival time                                                                   -0.7229
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0899


  Startpoint: GCDdpath0/B_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_8_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_5_/Q (DFFARX1)                              0.0654    0.2091     0.2091 f
  GCDdpath0/B_reg[5] (net)                      3      14.4834              0.0000     0.2091 f
  GCDdpath0/U83/IN2 (NOR2X1)                                      0.0654    0.0003 *   0.2093 f
  GCDdpath0/U83/QN (NOR2X1)                                       0.1022    0.0555     0.2648 r
  GCDdpath0/n146 (net)                          4      11.8342              0.0000     0.2648 r
  GCDdpath0/U12/INP (INVX0)                                       0.1022    0.0001 *   0.2649 r
  GCDdpath0/U12/ZN (INVX0)                                        0.0508    0.0355     0.3004 f
  GCDdpath0/n12 (net)                           1       3.5179              0.0000     0.3004 f
  GCDdpath0/U11/IN2 (NAND2X1)                                     0.0508    0.0000 *   0.3005 f
  GCDdpath0/U11/QN (NAND2X1)                                      0.0474    0.0313     0.3318 r
  GCDdpath0/n10 (net)                           1       3.5561              0.0000     0.3318 r
  GCDdpath0/U10/IN2 (NOR2X1)                                      0.0474    0.0000 *   0.3318 r
  GCDdpath0/U10/QN (NOR2X1)                                       0.0607    0.0467     0.3785 f
  GCDdpath0/n9 (net)                            1       6.8068              0.0000     0.3785 f
  GCDdpath0/U9/IN2 (NAND2X2)                                      0.0607    0.0001 *   0.3786 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0293     0.4079 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4079 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4080 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4334 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4334 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4335 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4582 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4582 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4582 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5022 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5022 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5022 f
  A_lt_B (net)                                         11.7920              0.0000     0.5022 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5022 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5022 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5022 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5240 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5240 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5240 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5508 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5508 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5508 f
  n3 (net)                                              6.7834              0.0000     0.5508 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5509 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6443 f
  n4 (net)                                     52     169.0744              0.0000     0.6443 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6443 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6443 f
  GCDdpath0/U279/S (MUX21X1)                                      0.0574    0.0019 *   0.6462 f
  GCDdpath0/U279/Q (MUX21X1)                                      0.0408    0.0767     0.7229 r
  GCDdpath0/B_next[8] (net)                     1       4.4525              0.0000     0.7229 r
  GCDdpath0/B_reg_reg_8_/D (DFFARX1)                              0.0408    0.0001 *   0.7230 r
  data arrival time                                                                    0.7230

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_8_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0872     0.8128
  data required time                                                                   0.8128
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8128
  data arrival time                                                                   -0.7230
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0899


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0725    0.2136     0.2136 f
  GCDdpath0/B_reg[0] (net)                      3      17.2614              0.0000     0.2136 f
  GCDdpath0/U324/IN1 (NAND2X2)                                    0.0725    0.0002 *   0.2138 f
  GCDdpath0/U324/QN (NAND2X2)                                     0.0483    0.0285     0.2424 r
  GCDdpath0/n91 (net)                           2       8.6358              0.0000     0.2424 r
  GCDdpath0/U89/INP (INVX1)                                       0.0483    0.0001 *   0.2425 r
  GCDdpath0/U89/ZN (INVX1)                                        0.0344    0.0264     0.2689 f
  GCDdpath0/n80 (net)                           2       6.8627              0.0000     0.2689 f
  GCDdpath0/U43/IN1 (NAND2X1)                                     0.0344    0.0000 *   0.2689 f
  GCDdpath0/U43/QN (NAND2X1)                                      0.0502    0.0243     0.2932 r
  GCDdpath0/n43 (net)                           1       3.1645              0.0000     0.2932 r
  GCDdpath0/U42/IN1 (NAND2X1)                                     0.0502    0.0000 *   0.2932 r
  GCDdpath0/U42/QN (NAND2X1)                                      0.0457    0.0322     0.3254 f
  GCDdpath0/n42 (net)                           1       4.6977              0.0000     0.3254 f
  GCDdpath0/U41/IN2 (NAND2X1)                                     0.0457    0.0001 *   0.3254 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0296     0.3550 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3550 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3550 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3892 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3892 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3892 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4112 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4112 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4113 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4367 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4367 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4368 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4615 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4615 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4615 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5055 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5055 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5055 f
  A_lt_B (net)                                         11.7920              0.0000     0.5055 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5055 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5055 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5055 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5273 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5273 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5273 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5541 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5541 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5541 f
  n3 (net)                                              6.7834              0.0000     0.5541 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5542 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6476 f
  n4 (net)                                     52     169.0744              0.0000     0.6476 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6476 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6476 f
  GCDdpath0/U257/S (MUX21X1)                                      0.0574    0.0030 *   0.6506 f
  GCDdpath0/U257/Q (MUX21X1)                                      0.0365    0.0738     0.7245 r
  GCDdpath0/B_next[1] (net)                     1       3.0240              0.0000     0.7245 r
  GCDdpath0/B_reg_reg_1_/D (DFFARX1)                              0.0365    0.0000 *   0.7245 r
  data arrival time                                                                    0.7245

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_1_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0854     0.8146
  data required time                                                                   0.8146
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8146
  data arrival time                                                                   -0.7245
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0901


  Startpoint: GCDdpath0/B_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/clk_gate_B_reg_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_12_/Q (DFFARX1)                             0.0514    0.1994     0.1994 f
  GCDdpath0/B_reg[12] (net)                     2       9.0195              0.0000     0.1994 f
  GCDdpath0/U250/IN2 (NOR2X1)                                     0.0514    0.0001 *   0.1995 f
  GCDdpath0/U250/QN (NOR2X1)                                      0.0947    0.0530     0.2525 r
  GCDdpath0/n273 (net)                          4      11.4452              0.0000     0.2525 r
  GCDdpath0/U35/IN2 (NOR2X0)                                      0.0947    0.0000 *   0.2525 r
  GCDdpath0/U35/QN (NOR2X0)                                       0.0619    0.0487     0.3012 f
  GCDdpath0/n35 (net)                           1       2.6699              0.0000     0.3012 f
  GCDdpath0/U25/IN1 (NOR2X0)                                      0.0619    0.0000 *   0.3012 f
  GCDdpath0/U25/QN (NOR2X0)                                       0.0851    0.0479     0.3492 r
  GCDdpath0/n24 (net)                           1       6.1388              0.0000     0.3492 r
  GCDdpath0/U24/IN1 (NAND2X1)                                     0.0851    0.0001 *   0.3493 r
  GCDdpath0/U24/QN (NAND2X1)                                      0.0479    0.0325     0.3818 f
  GCDdpath0/n23 (net)                           1       3.0149              0.0000     0.3818 f
  GCDdpath0/U18/IN1 (NAND2X1)                                     0.0479    0.0000 *   0.3818 f
  GCDdpath0/U18/QN (NAND2X1)                                      0.0487    0.0286     0.4104 r
  GCDdpath0/n18 (net)                           1       4.1332              0.0000     0.4104 r
  GCDdpath0/U8/INP (INVX1)                                        0.0487    0.0000 *   0.4104 r
  GCDdpath0/U8/ZN (INVX1)                                         0.0321    0.0246     0.4350 f
  GCDdpath0/n7 (net)                            1       5.8516              0.0000     0.4350 f
  GCDdpath0/U6/IN1 (NAND2X2)                                      0.0321    0.0000 *   0.4350 f
  GCDdpath0/U6/QN (NAND2X2)                                       0.0428    0.0210     0.4560 r
  GCDdpath0/n5 (net)                            1       6.9756              0.0000     0.4560 r
  GCDdpath0/U2/IN1 (NOR2X2)                                       0.0428    0.0001 *   0.4560 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0350     0.4910 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4910 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4910 f
  A_lt_B (net)                                         11.7920              0.0000     0.4910 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4910 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4910 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.4911 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5129 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5129 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5129 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5397 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5397 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5397 f
  n3 (net)                                              6.7834              0.0000     0.5397 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5397 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6332 f
  n4 (net)                                     52     169.0744              0.0000     0.6332 f
  U1/INP (INVX2)                                                  0.0574    0.0001 *   0.6333 f
  U1/ZN (INVX2)                                                   0.0655    0.0408     0.6741 r
  n5 (net)                                      8      30.4875              0.0000     0.6741 r
  GCDctrl0/A_mux_sel_0__hfs_netlink_0 (gcdGCDUnitCtrl)                      0.0000     0.6741 r
  GCDctrl0/A_mux_sel_0__hfs_netlink_0 (net)            30.4875              0.0000     0.6741 r
  GCDctrl0/U7/IN1 (NAND2X1)                                       0.0655    0.0004 *   0.6745 r
  GCDctrl0/U7/QN (NAND2X1)                                        0.0546    0.0384     0.7129 f
  GCDctrl0/B_en (net)                           2       6.0556              0.0000     0.7129 f
  GCDctrl0/B_en (gcdGCDUnitCtrl)                                            0.0000     0.7129 f
  B_en (net)                                            6.0556              0.0000     0.7129 f
  GCDdpath0/B_en (gcdGCDUnitDpath_W16)                                      0.0000     0.7129 f
  GCDdpath0/B_en (net)                                  6.0556              0.0000     0.7129 f
  GCDdpath0/clk_gate_B_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_gcdGCDUnitDpath_W16_0)   0.0000   0.7129 f
  GCDdpath0/clk_gate_B_reg_reg/EN (net)                 6.0556              0.0000     0.7129 f
  GCDdpath0/clk_gate_B_reg_reg/latch/EN (CGLPPRX2)                0.0546    0.0000 *   0.7129 f
  data arrival time                                                                    0.7129

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/clk_gate_B_reg_reg/latch/CLK (CGLPPRX2)                         0.0000     0.9000 r
  clock gating setup time                                                  -0.0968     0.8032
  data required time                                                                   0.8032
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8032
  data arrival time                                                                   -0.7129
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0903


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_13_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U167/IN2 (NAND2X1)                                    0.0674    0.0003 *   0.2107 f
  GCDdpath0/U167/QN (NAND2X1)                                     0.0629    0.0413     0.2520 r
  GCDdpath0/n116 (net)                          3       6.4950              0.0000     0.2520 r
  GCDdpath0/U85/INP (INVX0)                                       0.0629    0.0000 *   0.2520 r
  GCDdpath0/U85/ZN (INVX0)                                        0.0485    0.0366     0.2886 f
  GCDdpath0/n89 (net)                           2       5.2016              0.0000     0.2886 f
  GCDdpath0/U44/IN1 (NOR2X0)                                      0.0485    0.0000 *   0.2886 f
  GCDdpath0/U44/QN (NOR2X0)                                       0.0650    0.0339     0.3226 r
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3226 r
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0650    0.0000 *   0.3226 r
  GCDdpath0/U41/QN (NAND2X1)                                      0.0438    0.0309     0.3535 f
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3535 f
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0438    0.0000 *   0.3535 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0316     0.3851 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3851 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.3852 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4102 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4102 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4102 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4368 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4368 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4369 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4638 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4638 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4638 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5024 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5024 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5024 r
  A_lt_B (net)                                         11.7920              0.0000     0.5024 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5024 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5024 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5024 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5254 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5254 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5254 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5497 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5497 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5497 r
  n3 (net)                                              6.7834              0.0000     0.5497 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5498 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6443 r
  n4 (net)                                     52     169.0744              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6443 r
  GCDdpath0/U299/S (MUX21X1)                                      0.0626    0.0017 *   0.6460 r
  GCDdpath0/U299/Q (MUX21X1)                                      0.0398    0.0768     0.7228 r
  GCDdpath0/B_next[13] (net)                    1       4.1062              0.0000     0.7228 r
  GCDdpath0/B_reg_reg_13_/D (DFFARX1)                             0.0398    0.0000 *   0.7229 r
  data arrival time                                                                    0.7229

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0867     0.8133
  data required time                                                                   0.8133
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8133
  data arrival time                                                                   -0.7229
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0904


  Startpoint: GCDdpath0/B_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_5_/Q (DFFARX1)                              0.0654    0.2091     0.2091 f
  GCDdpath0/B_reg[5] (net)                      3      14.4834              0.0000     0.2091 f
  GCDdpath0/U83/IN2 (NOR2X1)                                      0.0654    0.0003 *   0.2093 f
  GCDdpath0/U83/QN (NOR2X1)                                       0.1022    0.0555     0.2648 r
  GCDdpath0/n146 (net)                          4      11.8342              0.0000     0.2648 r
  GCDdpath0/U12/INP (INVX0)                                       0.1022    0.0001 *   0.2649 r
  GCDdpath0/U12/ZN (INVX0)                                        0.0508    0.0355     0.3004 f
  GCDdpath0/n12 (net)                           1       3.5179              0.0000     0.3004 f
  GCDdpath0/U11/IN2 (NAND2X1)                                     0.0508    0.0000 *   0.3005 f
  GCDdpath0/U11/QN (NAND2X1)                                      0.0474    0.0313     0.3318 r
  GCDdpath0/n10 (net)                           1       3.5561              0.0000     0.3318 r
  GCDdpath0/U10/IN2 (NOR2X1)                                      0.0474    0.0000 *   0.3318 r
  GCDdpath0/U10/QN (NOR2X1)                                       0.0607    0.0467     0.3785 f
  GCDdpath0/n9 (net)                            1       6.8068              0.0000     0.3785 f
  GCDdpath0/U9/IN2 (NAND2X2)                                      0.0607    0.0001 *   0.3786 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0293     0.4079 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4079 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4080 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4334 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4334 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4335 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4582 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4582 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4582 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5022 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5022 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5022 f
  A_lt_B (net)                                         11.7920              0.0000     0.5022 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5022 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5022 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5022 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5240 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5240 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5240 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5508 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5508 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5508 f
  n3 (net)                                              6.7834              0.0000     0.5508 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5509 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6443 f
  n4 (net)                                     52     169.0744              0.0000     0.6443 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6443 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6443 f
  GCDdpath0/U286/S (MUX21X1)                                      0.0574    0.0010 *   0.6453 f
  GCDdpath0/U286/Q (MUX21X1)                                      0.0409    0.0768     0.7221 r
  GCDdpath0/B_next[10] (net)                    1       4.5015              0.0000     0.7221 r
  GCDdpath0/B_reg_reg_10_/D (DFFARX1)                             0.0409    0.0001 *   0.7222 r
  data arrival time                                                                    0.7222

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0872     0.8128
  data required time                                                                   0.8128
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8128
  data arrival time                                                                   -0.7222
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0906


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U167/IN2 (NAND2X1)                                    0.0674    0.0003 *   0.2107 f
  GCDdpath0/U167/QN (NAND2X1)                                     0.0629    0.0413     0.2520 r
  GCDdpath0/n116 (net)                          3       6.4950              0.0000     0.2520 r
  GCDdpath0/U85/INP (INVX0)                                       0.0629    0.0000 *   0.2520 r
  GCDdpath0/U85/ZN (INVX0)                                        0.0485    0.0366     0.2886 f
  GCDdpath0/n89 (net)                           2       5.2016              0.0000     0.2886 f
  GCDdpath0/U44/IN1 (NOR2X0)                                      0.0485    0.0000 *   0.2886 f
  GCDdpath0/U44/QN (NOR2X0)                                       0.0650    0.0339     0.3226 r
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3226 r
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0650    0.0000 *   0.3226 r
  GCDdpath0/U41/QN (NAND2X1)                                      0.0438    0.0309     0.3535 f
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3535 f
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0438    0.0000 *   0.3535 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0316     0.3851 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3851 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.3852 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4102 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4102 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4102 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4368 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4368 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4369 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4638 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4638 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4638 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5024 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5024 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5024 r
  A_lt_B (net)                                         11.7920              0.0000     0.5024 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5024 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5024 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5024 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5254 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5254 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5254 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5497 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5497 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5497 r
  n3 (net)                                              6.7834              0.0000     0.5497 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5498 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6443 r
  n4 (net)                                     52     169.0744              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6443 r
  GCDdpath0/U303/S (MUX21X1)                                      0.0626    0.0007 *   0.6450 r
  GCDdpath0/U303/Q (MUX21X1)                                      0.0405    0.0773     0.7223 r
  GCDdpath0/B_next[14] (net)                    1       4.3533              0.0000     0.7223 r
  GCDdpath0/B_reg_reg_14_/D (DFFARX1)                             0.0405    0.0001 *   0.7224 r
  data arrival time                                                                    0.7224

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_14_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0870     0.8130
  data required time                                                                   0.8130
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8130
  data arrival time                                                                   -0.7224
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0906


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0750    0.1920     0.1920 r
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.1920 r
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0750    0.0003 *   0.1923 r
  GCDdpath0/U90/QN (NOR2X1)                                       0.0714    0.0558     0.2482 f
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2482 f
  GCDdpath0/U82/INP (INVX0)                                       0.0714    0.0000 *   0.2482 f
  GCDdpath0/U82/ZN (INVX0)                                        0.0550    0.0342     0.2824 r
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2824 r
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0550    0.0000 *   0.2824 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0340     0.3164 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3164 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3164 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3524 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3524 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3524 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3875 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3875 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3875 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4096 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4096 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4096 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4351 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4351 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4351 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4598 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4598 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4598 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5038 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5038 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5038 f
  A_lt_B (net)                                         11.7920              0.0000     0.5038 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5038 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5038 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5039 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5256 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5256 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5257 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5525 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5525 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5525 f
  n3 (net)                                              6.7834              0.0000     0.5525 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5525 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6460 f
  n4 (net)                                     52     169.0744              0.0000     0.6460 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6460 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6460 f
  GCDdpath0/U266/S (MUX21X1)                                      0.0574    0.0025 *   0.6485 f
  GCDdpath0/U266/Q (MUX21X1)                                      0.0378    0.0745     0.7230 r
  GCDdpath0/B_next[4] (net)                     1       3.3562              0.0000     0.7230 r
  GCDdpath0/B_reg_reg_4_/D (DFFARX1)                              0.0378    0.0000 *   0.7230 r
  data arrival time                                                                    0.7230

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0860     0.8140
  data required time                                                                   0.8140
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8140
  data arrival time                                                                   -0.7230
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0910


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0750    0.1920     0.1920 r
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.1920 r
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0750    0.0003 *   0.1923 r
  GCDdpath0/U90/QN (NOR2X1)                                       0.0714    0.0558     0.2482 f
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2482 f
  GCDdpath0/U82/INP (INVX0)                                       0.0714    0.0000 *   0.2482 f
  GCDdpath0/U82/ZN (INVX0)                                        0.0550    0.0342     0.2824 r
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2824 r
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0550    0.0000 *   0.2824 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0340     0.3164 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3164 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3164 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3524 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3524 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3524 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3875 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3875 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3875 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4096 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4096 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4096 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4351 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4351 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4351 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4598 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4598 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4598 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5038 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5038 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5038 f
  A_lt_B (net)                                         11.7920              0.0000     0.5038 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5038 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5038 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5039 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5256 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5256 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5257 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5525 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5525 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5525 f
  n3 (net)                                              6.7834              0.0000     0.5525 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5525 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6460 f
  n4 (net)                                     52     169.0744              0.0000     0.6460 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6460 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6460 f
  GCDdpath0/U260/S (MUX21X1)                                      0.0574    0.0020 *   0.6479 f
  GCDdpath0/U260/Q (MUX21X1)                                      0.0384    0.0748     0.7227 r
  GCDdpath0/B_next[2] (net)                     1       3.4697              0.0000     0.7227 r
  GCDdpath0/B_reg_reg_2_/D (DFFARX1)                              0.0384    0.0000 *   0.7228 r
  data arrival time                                                                    0.7228

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_2_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0862     0.8138
  data required time                                                                   0.8138
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8138
  data arrival time                                                                   -0.7228
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0910


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U40/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0502     0.3130 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3130 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3130 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3490 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3490 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3490 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3841 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3841 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3841 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4061 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4061 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4062 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4316 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4316 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4317 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4564 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4564 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4564 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5004 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5004 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5004 f
  A_lt_B (net)                                         11.7920              0.0000     0.5004 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5004 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5004 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5005 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5222 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5222 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5222 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5491 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5491 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5491 f
  n3 (net)                                              6.7834              0.0000     0.5491 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5491 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6426 f
  n4 (net)                                     52     169.0744              0.0000     0.6426 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6426 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6426 f
  GCDdpath0/U271/S (MUX21X1)                                      0.0574    0.0019 *   0.6445 f
  GCDdpath0/U271/Q (MUX21X1)                                      0.0413    0.0770     0.7215 r
  GCDdpath0/B_next[6] (net)                     1       4.6221              0.0000     0.7215 r
  GCDdpath0/B_reg_reg_6_/D (DFFARX1)                              0.0413    0.0001 *   0.7216 r
  data arrival time                                                                    0.7216

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0874     0.8126
  data required time                                                                   0.8126
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8126
  data arrival time                                                                   -0.7216
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0911


  Startpoint: GCDdpath0/B_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_13_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_5_/Q (DFFARX1)                              0.0654    0.2091     0.2091 f
  GCDdpath0/B_reg[5] (net)                      3      14.4834              0.0000     0.2091 f
  GCDdpath0/U83/IN2 (NOR2X1)                                      0.0654    0.0003 *   0.2093 f
  GCDdpath0/U83/QN (NOR2X1)                                       0.1022    0.0555     0.2648 r
  GCDdpath0/n146 (net)                          4      11.8342              0.0000     0.2648 r
  GCDdpath0/U12/INP (INVX0)                                       0.1022    0.0001 *   0.2649 r
  GCDdpath0/U12/ZN (INVX0)                                        0.0508    0.0355     0.3004 f
  GCDdpath0/n12 (net)                           1       3.5179              0.0000     0.3004 f
  GCDdpath0/U11/IN2 (NAND2X1)                                     0.0508    0.0000 *   0.3005 f
  GCDdpath0/U11/QN (NAND2X1)                                      0.0474    0.0313     0.3318 r
  GCDdpath0/n10 (net)                           1       3.5561              0.0000     0.3318 r
  GCDdpath0/U10/IN2 (NOR2X1)                                      0.0474    0.0000 *   0.3318 r
  GCDdpath0/U10/QN (NOR2X1)                                       0.0607    0.0467     0.3785 f
  GCDdpath0/n9 (net)                            1       6.8068              0.0000     0.3785 f
  GCDdpath0/U9/IN2 (NAND2X2)                                      0.0607    0.0001 *   0.3786 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0293     0.4079 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4079 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4080 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4334 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4334 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4335 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4582 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4582 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4582 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5022 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5022 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5022 f
  A_lt_B (net)                                         11.7920              0.0000     0.5022 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5022 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5022 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5022 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5240 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5240 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5240 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5508 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5508 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5508 f
  n3 (net)                                              6.7834              0.0000     0.5508 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5509 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6443 f
  n4 (net)                                     52     169.0744              0.0000     0.6443 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6443 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6443 f
  GCDdpath0/U299/S (MUX21X1)                                      0.0574    0.0017 *   0.6461 f
  GCDdpath0/U299/Q (MUX21X1)                                      0.0398    0.0760     0.7221 r
  GCDdpath0/B_next[13] (net)                    1       4.1062              0.0000     0.7221 r
  GCDdpath0/B_reg_reg_13_/D (DFFARX1)                             0.0398    0.0000 *   0.7222 r
  data arrival time                                                                    0.7222

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0867     0.8133
  data required time                                                                   0.8133
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8133
  data arrival time                                                                   -0.7222
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0911


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0725    0.2136     0.2136 f
  GCDdpath0/B_reg[0] (net)                      3      17.2614              0.0000     0.2136 f
  GCDdpath0/U324/IN1 (NAND2X2)                                    0.0725    0.0002 *   0.2138 f
  GCDdpath0/U324/QN (NAND2X2)                                     0.0483    0.0285     0.2424 r
  GCDdpath0/n91 (net)                           2       8.6358              0.0000     0.2424 r
  GCDdpath0/U89/INP (INVX1)                                       0.0483    0.0001 *   0.2425 r
  GCDdpath0/U89/ZN (INVX1)                                        0.0344    0.0264     0.2689 f
  GCDdpath0/n80 (net)                           2       6.8627              0.0000     0.2689 f
  GCDdpath0/U43/IN1 (NAND2X1)                                     0.0344    0.0000 *   0.2689 f
  GCDdpath0/U43/QN (NAND2X1)                                      0.0502    0.0243     0.2932 r
  GCDdpath0/n43 (net)                           1       3.1645              0.0000     0.2932 r
  GCDdpath0/U42/IN1 (NAND2X1)                                     0.0502    0.0000 *   0.2932 r
  GCDdpath0/U42/QN (NAND2X1)                                      0.0457    0.0322     0.3254 f
  GCDdpath0/n42 (net)                           1       4.6977              0.0000     0.3254 f
  GCDdpath0/U41/IN2 (NAND2X1)                                     0.0457    0.0001 *   0.3254 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0296     0.3550 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3550 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3550 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3892 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3892 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3892 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4112 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4112 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4113 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4367 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4367 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4368 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4615 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4615 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4615 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5055 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5055 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5055 f
  A_lt_B (net)                                         11.7920              0.0000     0.5055 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5055 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5055 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5055 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5273 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5273 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5273 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5541 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5541 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5541 f
  n3 (net)                                              6.7834              0.0000     0.5541 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5542 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6476 f
  n4 (net)                                     52     169.0744              0.0000     0.6476 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6476 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6476 f
  GCDdpath0/U274/S (MUX21X1)                                      0.0574    0.0026 *   0.6503 f
  GCDdpath0/U274/Q (MUX21X1)                                      0.0357    0.0732     0.7235 r
  GCDdpath0/B_next[7] (net)                     1       2.7480              0.0000     0.7235 r
  GCDdpath0/B_reg_reg_7_/D (DFFARX1)                              0.0357    0.0000 *   0.7235 r
  data arrival time                                                                    0.7235

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_7_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0851     0.8149
  data required time                                                                   0.8149
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8149
  data arrival time                                                                   -0.7235
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0913


  Startpoint: GCDdpath0/B_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_5_/Q (DFFARX1)                              0.0654    0.2091     0.2091 f
  GCDdpath0/B_reg[5] (net)                      3      14.4834              0.0000     0.2091 f
  GCDdpath0/U83/IN2 (NOR2X1)                                      0.0654    0.0003 *   0.2093 f
  GCDdpath0/U83/QN (NOR2X1)                                       0.1022    0.0555     0.2648 r
  GCDdpath0/n146 (net)                          4      11.8342              0.0000     0.2648 r
  GCDdpath0/U12/INP (INVX0)                                       0.1022    0.0001 *   0.2649 r
  GCDdpath0/U12/ZN (INVX0)                                        0.0508    0.0355     0.3004 f
  GCDdpath0/n12 (net)                           1       3.5179              0.0000     0.3004 f
  GCDdpath0/U11/IN2 (NAND2X1)                                     0.0508    0.0000 *   0.3005 f
  GCDdpath0/U11/QN (NAND2X1)                                      0.0474    0.0313     0.3318 r
  GCDdpath0/n10 (net)                           1       3.5561              0.0000     0.3318 r
  GCDdpath0/U10/IN2 (NOR2X1)                                      0.0474    0.0000 *   0.3318 r
  GCDdpath0/U10/QN (NOR2X1)                                       0.0607    0.0467     0.3785 f
  GCDdpath0/n9 (net)                            1       6.8068              0.0000     0.3785 f
  GCDdpath0/U9/IN2 (NAND2X2)                                      0.0607    0.0001 *   0.3786 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0293     0.4079 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4079 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4080 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4334 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4334 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4335 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4582 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4582 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4582 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5022 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5022 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5022 f
  A_lt_B (net)                                         11.7920              0.0000     0.5022 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5022 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5022 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5022 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5240 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5240 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5240 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5508 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5508 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5508 f
  n3 (net)                                              6.7834              0.0000     0.5508 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5509 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6443 f
  n4 (net)                                     52     169.0744              0.0000     0.6443 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6443 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6443 f
  GCDdpath0/U303/S (MUX21X1)                                      0.0574    0.0007 *   0.6451 f
  GCDdpath0/U303/Q (MUX21X1)                                      0.0405    0.0765     0.7216 r
  GCDdpath0/B_next[14] (net)                    1       4.3533              0.0000     0.7216 r
  GCDdpath0/B_reg_reg_14_/D (DFFARX1)                             0.0405    0.0001 *   0.7216 r
  data arrival time                                                                    0.7216

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_14_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0870     0.8130
  data required time                                                                   0.8130
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8130
  data arrival time                                                                   -0.7216
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0913


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_11_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0750    0.1920     0.1920 r
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.1920 r
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0750    0.0003 *   0.1923 r
  GCDdpath0/U90/QN (NOR2X1)                                       0.0714    0.0558     0.2482 f
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2482 f
  GCDdpath0/U82/INP (INVX0)                                       0.0714    0.0000 *   0.2482 f
  GCDdpath0/U82/ZN (INVX0)                                        0.0550    0.0342     0.2824 r
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2824 r
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0550    0.0000 *   0.2824 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0340     0.3164 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3164 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3164 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3524 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3524 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3524 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3875 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3875 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3875 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4096 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4096 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4096 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4351 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4351 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4351 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4598 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4598 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4598 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5038 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5038 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5038 f
  A_lt_B (net)                                         11.7920              0.0000     0.5038 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5038 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5038 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5039 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5256 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5256 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5257 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5525 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5525 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5525 f
  n3 (net)                                              6.7834              0.0000     0.5525 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5525 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6460 f
  n4 (net)                                     52     169.0744              0.0000     0.6460 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6460 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6460 f
  GCDdpath0/U290/S (MUX21X1)                                      0.0574    0.0021 *   0.6480 f
  GCDdpath0/U290/Q (MUX21X1)                                      0.0377    0.0746     0.7226 r
  GCDdpath0/B_next[11] (net)                    1       3.3821              0.0000     0.7226 r
  GCDdpath0/B_reg_reg_11_/D (DFFARX1)                             0.0377    0.0000 *   0.7227 r
  data arrival time                                                                    0.7227

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_11_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0859     0.8141
  data required time                                                                   0.8141
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8141
  data arrival time                                                                   -0.7227
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0914


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_8_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U40/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0502     0.3130 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3130 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3130 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3490 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3490 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3490 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3841 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3841 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3841 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4061 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4061 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4062 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4316 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4316 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4317 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4564 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4564 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4564 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5004 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5004 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5004 f
  A_lt_B (net)                                         11.7920              0.0000     0.5004 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5004 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5004 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5005 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5222 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5222 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5222 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5491 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5491 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5491 f
  n3 (net)                                              6.7834              0.0000     0.5491 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5491 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6426 f
  n4 (net)                                     52     169.0744              0.0000     0.6426 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6426 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6426 f
  GCDdpath0/U279/S (MUX21X1)                                      0.0574    0.0019 *   0.6444 f
  GCDdpath0/U279/Q (MUX21X1)                                      0.0408    0.0767     0.7211 r
  GCDdpath0/B_next[8] (net)                     1       4.4525              0.0000     0.7211 r
  GCDdpath0/B_reg_reg_8_/D (DFFARX1)                              0.0408    0.0001 *   0.7212 r
  data arrival time                                                                    0.7212

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_8_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0872     0.8128
  data required time                                                                   0.8128
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8128
  data arrival time                                                                   -0.7212
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0917


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0750    0.1920     0.1920 r
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.1920 r
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0750    0.0003 *   0.1923 r
  GCDdpath0/U90/QN (NOR2X1)                                       0.0714    0.0558     0.2482 f
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2482 f
  GCDdpath0/U82/INP (INVX0)                                       0.0714    0.0000 *   0.2482 f
  GCDdpath0/U82/ZN (INVX0)                                        0.0550    0.0342     0.2824 r
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2824 r
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0550    0.0000 *   0.2824 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0340     0.3164 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3164 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3164 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3524 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3524 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3524 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3875 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3875 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3875 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4096 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4096 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4096 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4351 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4351 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4351 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4598 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4598 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4598 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5038 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5038 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5038 f
  A_lt_B (net)                                         11.7920              0.0000     0.5038 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5038 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5038 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5039 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5256 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5256 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5257 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5525 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5525 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5525 f
  n3 (net)                                              6.7834              0.0000     0.5525 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5525 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6460 f
  n4 (net)                                     52     169.0744              0.0000     0.6460 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6460 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6460 f
  GCDdpath0/U257/S (MUX21X1)                                      0.0574    0.0030 *   0.6490 f
  GCDdpath0/U257/Q (MUX21X1)                                      0.0365    0.0738     0.7228 r
  GCDdpath0/B_next[1] (net)                     1       3.0240              0.0000     0.7228 r
  GCDdpath0/B_reg_reg_1_/D (DFFARX1)                              0.0365    0.0000 *   0.7228 r
  data arrival time                                                                    0.7228

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_1_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0854     0.8146
  data required time                                                                   0.8146
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8146
  data arrival time                                                                   -0.7228
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0917


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0725    0.2136     0.2136 f
  GCDdpath0/B_reg[0] (net)                      3      17.2614              0.0000     0.2136 f
  GCDdpath0/U324/IN1 (NAND2X2)                                    0.0725    0.0002 *   0.2138 f
  GCDdpath0/U324/QN (NAND2X2)                                     0.0483    0.0285     0.2424 r
  GCDdpath0/n91 (net)                           2       8.6358              0.0000     0.2424 r
  GCDdpath0/U89/INP (INVX1)                                       0.0483    0.0001 *   0.2425 r
  GCDdpath0/U89/ZN (INVX1)                                        0.0344    0.0264     0.2689 f
  GCDdpath0/n80 (net)                           2       6.8627              0.0000     0.2689 f
  GCDdpath0/U43/IN1 (NAND2X1)                                     0.0344    0.0000 *   0.2689 f
  GCDdpath0/U43/QN (NAND2X1)                                      0.0502    0.0243     0.2932 r
  GCDdpath0/n43 (net)                           1       3.1645              0.0000     0.2932 r
  GCDdpath0/U42/IN1 (NAND2X1)                                     0.0502    0.0000 *   0.2932 r
  GCDdpath0/U42/QN (NAND2X1)                                      0.0457    0.0322     0.3254 f
  GCDdpath0/n42 (net)                           1       4.6977              0.0000     0.3254 f
  GCDdpath0/U41/IN2 (NAND2X1)                                     0.0457    0.0001 *   0.3254 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0296     0.3550 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3550 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3550 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3892 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3892 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3892 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4112 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4112 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4113 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4367 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4367 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4368 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4615 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4615 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4615 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5055 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5055 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5055 f
  A_lt_B (net)                                         11.7920              0.0000     0.5055 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5055 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5055 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5055 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5273 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5273 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5273 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5541 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5541 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5541 f
  n3 (net)                                              6.7834              0.0000     0.5541 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5542 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6476 f
  n4 (net)                                     52     169.0744              0.0000     0.6476 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6476 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6476 f
  GCDdpath0/U309/S (MUX21X1)                                      0.0574    0.0015 *   0.6491 f
  GCDdpath0/U309/Q (MUX21X1)                                      0.0363    0.0737     0.7228 r
  GCDdpath0/B_next[15] (net)                    1       2.9582              0.0000     0.7228 r
  GCDdpath0/B_reg_reg_15_/D (DFFARX1)                             0.0363    0.0000 *   0.7228 r
  data arrival time                                                                    0.7228

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_15_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0854     0.8146
  data required time                                                                   0.8146
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8146
  data arrival time                                                                   -0.7228
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0918


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U167/IN2 (NAND2X1)                                    0.0674    0.0003 *   0.2107 f
  GCDdpath0/U167/QN (NAND2X1)                                     0.0629    0.0413     0.2520 r
  GCDdpath0/n116 (net)                          3       6.4950              0.0000     0.2520 r
  GCDdpath0/U85/INP (INVX0)                                       0.0629    0.0000 *   0.2520 r
  GCDdpath0/U85/ZN (INVX0)                                        0.0485    0.0366     0.2886 f
  GCDdpath0/n89 (net)                           2       5.2016              0.0000     0.2886 f
  GCDdpath0/U44/IN1 (NOR2X0)                                      0.0485    0.0000 *   0.2886 f
  GCDdpath0/U44/QN (NOR2X0)                                       0.0650    0.0339     0.3226 r
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3226 r
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0650    0.0000 *   0.3226 r
  GCDdpath0/U41/QN (NAND2X1)                                      0.0438    0.0309     0.3535 f
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3535 f
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0438    0.0000 *   0.3535 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0316     0.3851 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3851 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.3852 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4102 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4102 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4102 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4368 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4368 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4369 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4638 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4638 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4638 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5024 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5024 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5024 r
  A_lt_B (net)                                         11.7920              0.0000     0.5024 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5024 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5024 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5024 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5254 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5254 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5254 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5497 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5497 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5497 r
  n3 (net)                                              6.7834              0.0000     0.5497 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5498 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6443 r
  n4 (net)                                     52     169.0744              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6443 r
  GCDdpath0/U266/S (MUX21X1)                                      0.0626    0.0025 *   0.6468 r
  GCDdpath0/U266/Q (MUX21X1)                                      0.0378    0.0753     0.7221 r
  GCDdpath0/B_next[4] (net)                     1       3.3562              0.0000     0.7221 r
  GCDdpath0/B_reg_reg_4_/D (DFFARX1)                              0.0378    0.0000 *   0.7221 r
  data arrival time                                                                    0.7221

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0860     0.8140
  data required time                                                                   0.8140
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8140
  data arrival time                                                                   -0.7221
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0919


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U167/IN2 (NAND2X1)                                    0.0674    0.0003 *   0.2107 f
  GCDdpath0/U167/QN (NAND2X1)                                     0.0629    0.0413     0.2520 r
  GCDdpath0/n116 (net)                          3       6.4950              0.0000     0.2520 r
  GCDdpath0/U85/INP (INVX0)                                       0.0629    0.0000 *   0.2520 r
  GCDdpath0/U85/ZN (INVX0)                                        0.0485    0.0366     0.2886 f
  GCDdpath0/n89 (net)                           2       5.2016              0.0000     0.2886 f
  GCDdpath0/U44/IN1 (NOR2X0)                                      0.0485    0.0000 *   0.2886 f
  GCDdpath0/U44/QN (NOR2X0)                                       0.0650    0.0339     0.3226 r
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3226 r
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0650    0.0000 *   0.3226 r
  GCDdpath0/U41/QN (NAND2X1)                                      0.0438    0.0309     0.3535 f
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3535 f
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0438    0.0000 *   0.3535 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0316     0.3851 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3851 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.3852 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4102 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4102 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4102 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4368 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4368 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4369 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4638 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4638 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4638 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5024 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5024 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5024 r
  A_lt_B (net)                                         11.7920              0.0000     0.5024 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5024 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5024 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5024 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5254 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5254 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5254 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5497 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5497 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5497 r
  n3 (net)                                              6.7834              0.0000     0.5497 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5498 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6443 r
  n4 (net)                                     52     169.0744              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6443 r
  GCDdpath0/U260/S (MUX21X1)                                      0.0626    0.0020 *   0.6463 r
  GCDdpath0/U260/Q (MUX21X1)                                      0.0384    0.0756     0.7218 r
  GCDdpath0/B_next[2] (net)                     1       3.4697              0.0000     0.7218 r
  GCDdpath0/B_reg_reg_2_/D (DFFARX1)                              0.0384    0.0000 *   0.7219 r
  data arrival time                                                                    0.7219

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_2_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0862     0.8138
  data required time                                                                   0.8138
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8138
  data arrival time                                                                   -0.7219
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0919


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0725    0.2136     0.2136 f
  GCDdpath0/B_reg[0] (net)                      3      17.2614              0.0000     0.2136 f
  GCDdpath0/U324/IN1 (NAND2X2)                                    0.0725    0.0002 *   0.2138 f
  GCDdpath0/U324/QN (NAND2X2)                                     0.0483    0.0285     0.2424 r
  GCDdpath0/n91 (net)                           2       8.6358              0.0000     0.2424 r
  GCDdpath0/U89/INP (INVX1)                                       0.0483    0.0001 *   0.2425 r
  GCDdpath0/U89/ZN (INVX1)                                        0.0344    0.0264     0.2689 f
  GCDdpath0/n80 (net)                           2       6.8627              0.0000     0.2689 f
  GCDdpath0/U43/IN1 (NAND2X1)                                     0.0344    0.0000 *   0.2689 f
  GCDdpath0/U43/QN (NAND2X1)                                      0.0502    0.0243     0.2932 r
  GCDdpath0/n43 (net)                           1       3.1645              0.0000     0.2932 r
  GCDdpath0/U42/IN1 (NAND2X1)                                     0.0502    0.0000 *   0.2932 r
  GCDdpath0/U42/QN (NAND2X1)                                      0.0457    0.0322     0.3254 f
  GCDdpath0/n42 (net)                           1       4.6977              0.0000     0.3254 f
  GCDdpath0/U41/IN2 (NAND2X1)                                     0.0457    0.0001 *   0.3254 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0296     0.3550 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3550 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3550 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3892 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3892 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3892 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4112 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4112 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4113 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4367 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4367 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4368 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4615 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4615 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4615 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5055 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5055 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5055 f
  A_lt_B (net)                                         11.7920              0.0000     0.5055 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5055 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5055 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5055 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5273 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5273 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5273 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5541 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5541 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5541 f
  n3 (net)                                              6.7834              0.0000     0.5541 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5542 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6476 f
  n4 (net)                                     52     169.0744              0.0000     0.6476 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6476 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6476 f
  GCDdpath0/U282/S (MUX21X1)                                      0.0574    0.0024 *   0.6500 f
  GCDdpath0/U282/Q (MUX21X1)                                      0.0354    0.0729     0.7229 r
  GCDdpath0/B_next[9] (net)                     1       2.6035              0.0000     0.7229 r
  GCDdpath0/B_reg_reg_9_/D (DFFARX1)                              0.0354    0.0000 *   0.7229 r
  data arrival time                                                                    0.7229

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0850     0.8150
  data required time                                                                   0.8150
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8150
  data arrival time                                                                   -0.7229
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0921


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_11_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U167/IN2 (NAND2X1)                                    0.0674    0.0003 *   0.2107 f
  GCDdpath0/U167/QN (NAND2X1)                                     0.0629    0.0413     0.2520 r
  GCDdpath0/n116 (net)                          3       6.4950              0.0000     0.2520 r
  GCDdpath0/U85/INP (INVX0)                                       0.0629    0.0000 *   0.2520 r
  GCDdpath0/U85/ZN (INVX0)                                        0.0485    0.0366     0.2886 f
  GCDdpath0/n89 (net)                           2       5.2016              0.0000     0.2886 f
  GCDdpath0/U44/IN1 (NOR2X0)                                      0.0485    0.0000 *   0.2886 f
  GCDdpath0/U44/QN (NOR2X0)                                       0.0650    0.0339     0.3226 r
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3226 r
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0650    0.0000 *   0.3226 r
  GCDdpath0/U41/QN (NAND2X1)                                      0.0438    0.0309     0.3535 f
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3535 f
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0438    0.0000 *   0.3535 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0316     0.3851 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3851 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.3852 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4102 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4102 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4102 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4368 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4368 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4369 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4638 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4638 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4638 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5024 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5024 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5024 r
  A_lt_B (net)                                         11.7920              0.0000     0.5024 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5024 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5024 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5024 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5254 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5254 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5254 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5497 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5497 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5497 r
  n3 (net)                                              6.7834              0.0000     0.5497 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5498 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6443 r
  n4 (net)                                     52     169.0744              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6443 r
  GCDdpath0/U290/S (MUX21X1)                                      0.0626    0.0021 *   0.6464 r
  GCDdpath0/U290/Q (MUX21X1)                                      0.0377    0.0754     0.7217 r
  GCDdpath0/B_next[11] (net)                    1       3.3821              0.0000     0.7217 r
  GCDdpath0/B_reg_reg_11_/D (DFFARX1)                             0.0377    0.0000 *   0.7218 r
  data arrival time                                                                    0.7218

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_11_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0859     0.8141
  data required time                                                                   0.8141
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8141
  data arrival time                                                                   -0.7218
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0923


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U40/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0502     0.3130 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3130 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3130 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3490 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3490 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3490 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3841 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3841 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3841 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4061 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4061 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4062 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4316 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4316 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4317 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4564 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4564 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4564 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5004 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5004 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5004 f
  A_lt_B (net)                                         11.7920              0.0000     0.5004 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5004 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5004 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5005 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5222 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5222 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5222 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5491 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5491 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5491 f
  n3 (net)                                              6.7834              0.0000     0.5491 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5491 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6426 f
  n4 (net)                                     52     169.0744              0.0000     0.6426 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6426 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6426 f
  GCDdpath0/U286/S (MUX21X1)                                      0.0574    0.0010 *   0.6436 f
  GCDdpath0/U286/Q (MUX21X1)                                      0.0409    0.0768     0.7203 r
  GCDdpath0/B_next[10] (net)                    1       4.5015              0.0000     0.7203 r
  GCDdpath0/B_reg_reg_10_/D (DFFARX1)                             0.0409    0.0001 *   0.7204 r
  data arrival time                                                                    0.7204

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0872     0.8128
  data required time                                                                   0.8128
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8128
  data arrival time                                                                   -0.7204
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0924


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0725    0.2136     0.2136 f
  GCDdpath0/B_reg[0] (net)                      3      17.2614              0.0000     0.2136 f
  GCDdpath0/U324/IN1 (NAND2X2)                                    0.0725    0.0002 *   0.2138 f
  GCDdpath0/U324/QN (NAND2X2)                                     0.0483    0.0285     0.2424 r
  GCDdpath0/n91 (net)                           2       8.6358              0.0000     0.2424 r
  GCDdpath0/U89/INP (INVX1)                                       0.0483    0.0001 *   0.2425 r
  GCDdpath0/U89/ZN (INVX1)                                        0.0344    0.0264     0.2689 f
  GCDdpath0/n80 (net)                           2       6.8627              0.0000     0.2689 f
  GCDdpath0/U43/IN1 (NAND2X1)                                     0.0344    0.0000 *   0.2689 f
  GCDdpath0/U43/QN (NAND2X1)                                      0.0502    0.0243     0.2932 r
  GCDdpath0/n43 (net)                           1       3.1645              0.0000     0.2932 r
  GCDdpath0/U42/IN1 (NAND2X1)                                     0.0502    0.0000 *   0.2932 r
  GCDdpath0/U42/QN (NAND2X1)                                      0.0457    0.0322     0.3254 f
  GCDdpath0/n42 (net)                           1       4.6977              0.0000     0.3254 f
  GCDdpath0/U41/IN2 (NAND2X1)                                     0.0457    0.0001 *   0.3254 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0296     0.3550 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3550 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3550 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3892 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3892 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3892 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4112 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4112 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4113 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4367 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4367 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4368 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4615 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4615 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4615 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5055 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5055 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5055 f
  A_lt_B (net)                                         11.7920              0.0000     0.5055 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5055 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5055 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5055 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5273 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5273 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5273 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5541 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5541 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5541 f
  n3 (net)                                              6.7834              0.0000     0.5541 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5542 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6476 f
  n4 (net)                                     52     169.0744              0.0000     0.6476 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6476 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6476 f
  GCDdpath0/U268/S (MUX21X1)                                      0.0574    0.0026 *   0.6503 f
  GCDdpath0/U268/Q (MUX21X1)                                      0.0347    0.0725     0.7227 r
  GCDdpath0/B_next[5] (net)                     1       2.3842              0.0000     0.7227 r
  GCDdpath0/B_reg_reg_5_/D (DFFARX1)                              0.0347    0.0000 *   0.7228 r
  data arrival time                                                                    0.7228

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0847     0.8153
  data required time                                                                   0.8153
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8153
  data arrival time                                                                   -0.7228
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0925


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U44/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U44/QN (NOR2X0)                                       0.0677    0.0528     0.3156 f
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3156 f
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0677    0.0000 *   0.3156 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0294     0.3449 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3449 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3450 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3791 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3791 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3791 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4011 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4011 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4012 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4266 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4266 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4267 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4514 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4514 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4514 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.4954 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.7920              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4954 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.4955 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5172 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5172 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5173 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5441 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5441 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5441 f
  n3 (net)                                              6.7834              0.0000     0.5441 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5441 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6376 f
  n4 (net)                                     52     169.0744              0.0000     0.6376 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6376 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6376 f
  GCDdpath0/U263/S (MUX21X1)                                      0.0574    0.0015 *   0.6390 f
  GCDdpath0/U263/Q (MUX21X1)                                      0.0450    0.0795     0.7185 r
  GCDdpath0/B_next[3] (net)                     1       5.9469              0.0000     0.7185 r
  GCDdpath0/B_reg_reg_3_/D (DFFARX1)                              0.0450    0.0001 *   0.7186 r
  data arrival time                                                                    0.7186

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0888     0.8112
  data required time                                                                   0.8112
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8112
  data arrival time                                                                   -0.7186
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0926


  Startpoint: GCDdpath0/B_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_5_/Q (DFFARX1)                              0.0654    0.2091     0.2091 f
  GCDdpath0/B_reg[5] (net)                      3      14.4834              0.0000     0.2091 f
  GCDdpath0/U83/IN2 (NOR2X1)                                      0.0654    0.0003 *   0.2093 f
  GCDdpath0/U83/QN (NOR2X1)                                       0.1022    0.0555     0.2648 r
  GCDdpath0/n146 (net)                          4      11.8342              0.0000     0.2648 r
  GCDdpath0/U12/INP (INVX0)                                       0.1022    0.0001 *   0.2649 r
  GCDdpath0/U12/ZN (INVX0)                                        0.0508    0.0355     0.3004 f
  GCDdpath0/n12 (net)                           1       3.5179              0.0000     0.3004 f
  GCDdpath0/U11/IN2 (NAND2X1)                                     0.0508    0.0000 *   0.3005 f
  GCDdpath0/U11/QN (NAND2X1)                                      0.0474    0.0313     0.3318 r
  GCDdpath0/n10 (net)                           1       3.5561              0.0000     0.3318 r
  GCDdpath0/U10/IN2 (NOR2X1)                                      0.0474    0.0000 *   0.3318 r
  GCDdpath0/U10/QN (NOR2X1)                                       0.0607    0.0467     0.3785 f
  GCDdpath0/n9 (net)                            1       6.8068              0.0000     0.3785 f
  GCDdpath0/U9/IN2 (NAND2X2)                                      0.0607    0.0001 *   0.3786 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0293     0.4079 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4079 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4080 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4334 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4334 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4335 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4582 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4582 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4582 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5022 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5022 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5022 f
  A_lt_B (net)                                         11.7920              0.0000     0.5022 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5022 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5022 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5022 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5240 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5240 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5240 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5508 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5508 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5508 f
  n3 (net)                                              6.7834              0.0000     0.5508 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5509 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6443 f
  n4 (net)                                     52     169.0744              0.0000     0.6443 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6443 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6443 f
  GCDdpath0/U266/S (MUX21X1)                                      0.0574    0.0025 *   0.6468 f
  GCDdpath0/U266/Q (MUX21X1)                                      0.0378    0.0745     0.7214 r
  GCDdpath0/B_next[4] (net)                     1       3.3562              0.0000     0.7214 r
  GCDdpath0/B_reg_reg_4_/D (DFFARX1)                              0.0378    0.0000 *   0.7214 r
  data arrival time                                                                    0.7214

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0860     0.8140
  data required time                                                                   0.8140
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8140
  data arrival time                                                                   -0.7214
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0926


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U167/IN2 (NAND2X1)                                    0.0674    0.0003 *   0.2107 f
  GCDdpath0/U167/QN (NAND2X1)                                     0.0629    0.0413     0.2520 r
  GCDdpath0/n116 (net)                          3       6.4950              0.0000     0.2520 r
  GCDdpath0/U85/INP (INVX0)                                       0.0629    0.0000 *   0.2520 r
  GCDdpath0/U85/ZN (INVX0)                                        0.0485    0.0366     0.2886 f
  GCDdpath0/n89 (net)                           2       5.2016              0.0000     0.2886 f
  GCDdpath0/U44/IN1 (NOR2X0)                                      0.0485    0.0000 *   0.2886 f
  GCDdpath0/U44/QN (NOR2X0)                                       0.0650    0.0339     0.3226 r
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3226 r
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0650    0.0000 *   0.3226 r
  GCDdpath0/U41/QN (NAND2X1)                                      0.0438    0.0309     0.3535 f
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3535 f
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0438    0.0000 *   0.3535 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0316     0.3851 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3851 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.3852 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4102 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4102 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4102 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4368 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4368 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4369 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4638 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4638 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4638 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5024 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5024 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5024 r
  A_lt_B (net)                                         11.7920              0.0000     0.5024 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5024 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5024 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5024 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5254 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5254 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5254 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5497 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5497 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5497 r
  n3 (net)                                              6.7834              0.0000     0.5497 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5498 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6443 r
  n4 (net)                                     52     169.0744              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6443 r
  GCDdpath0/U257/S (MUX21X1)                                      0.0626    0.0030 *   0.6473 r
  GCDdpath0/U257/Q (MUX21X1)                                      0.0365    0.0746     0.7219 r
  GCDdpath0/B_next[1] (net)                     1       3.0240              0.0000     0.7219 r
  GCDdpath0/B_reg_reg_1_/D (DFFARX1)                              0.0365    0.0000 *   0.7219 r
  data arrival time                                                                    0.7219

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_1_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0854     0.8146
  data required time                                                                   0.8146
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8146
  data arrival time                                                                   -0.7219
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0926


  Startpoint: GCDdpath0/B_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_5_/Q (DFFARX1)                              0.0654    0.2091     0.2091 f
  GCDdpath0/B_reg[5] (net)                      3      14.4834              0.0000     0.2091 f
  GCDdpath0/U83/IN2 (NOR2X1)                                      0.0654    0.0003 *   0.2093 f
  GCDdpath0/U83/QN (NOR2X1)                                       0.1022    0.0555     0.2648 r
  GCDdpath0/n146 (net)                          4      11.8342              0.0000     0.2648 r
  GCDdpath0/U12/INP (INVX0)                                       0.1022    0.0001 *   0.2649 r
  GCDdpath0/U12/ZN (INVX0)                                        0.0508    0.0355     0.3004 f
  GCDdpath0/n12 (net)                           1       3.5179              0.0000     0.3004 f
  GCDdpath0/U11/IN2 (NAND2X1)                                     0.0508    0.0000 *   0.3005 f
  GCDdpath0/U11/QN (NAND2X1)                                      0.0474    0.0313     0.3318 r
  GCDdpath0/n10 (net)                           1       3.5561              0.0000     0.3318 r
  GCDdpath0/U10/IN2 (NOR2X1)                                      0.0474    0.0000 *   0.3318 r
  GCDdpath0/U10/QN (NOR2X1)                                       0.0607    0.0467     0.3785 f
  GCDdpath0/n9 (net)                            1       6.8068              0.0000     0.3785 f
  GCDdpath0/U9/IN2 (NAND2X2)                                      0.0607    0.0001 *   0.3786 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0293     0.4079 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4079 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4080 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4334 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4334 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4335 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4582 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4582 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4582 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5022 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5022 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5022 f
  A_lt_B (net)                                         11.7920              0.0000     0.5022 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5022 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5022 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5022 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5240 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5240 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5240 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5508 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5508 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5508 f
  n3 (net)                                              6.7834              0.0000     0.5508 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5509 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6443 f
  n4 (net)                                     52     169.0744              0.0000     0.6443 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6443 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6443 f
  GCDdpath0/U260/S (MUX21X1)                                      0.0574    0.0020 *   0.6463 f
  GCDdpath0/U260/Q (MUX21X1)                                      0.0384    0.0748     0.7211 r
  GCDdpath0/B_next[2] (net)                     1       3.4697              0.0000     0.7211 r
  GCDdpath0/B_reg_reg_2_/D (DFFARX1)                              0.0384    0.0000 *   0.7211 r
  data arrival time                                                                    0.7211

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_2_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0862     0.8138
  data required time                                                                   0.8138
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8138
  data arrival time                                                                   -0.7211
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0927


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_13_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U40/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0502     0.3130 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3130 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3130 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3490 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3490 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3490 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3841 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3841 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3841 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4061 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4061 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4062 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4316 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4316 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4317 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4564 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4564 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4564 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5004 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5004 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5004 f
  A_lt_B (net)                                         11.7920              0.0000     0.5004 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5004 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5004 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5005 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5222 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5222 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5222 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5491 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5491 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5491 f
  n3 (net)                                              6.7834              0.0000     0.5491 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5491 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6426 f
  n4 (net)                                     52     169.0744              0.0000     0.6426 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6426 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6426 f
  GCDdpath0/U299/S (MUX21X1)                                      0.0574    0.0017 *   0.6443 f
  GCDdpath0/U299/Q (MUX21X1)                                      0.0398    0.0760     0.7203 r
  GCDdpath0/B_next[13] (net)                    1       4.1062              0.0000     0.7203 r
  GCDdpath0/B_reg_reg_13_/D (DFFARX1)                             0.0398    0.0000 *   0.7204 r
  data arrival time                                                                    0.7204

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0867     0.8133
  data required time                                                                   0.8133
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8133
  data arrival time                                                                   -0.7204
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0929


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0725    0.2136     0.2136 f
  GCDdpath0/B_reg[0] (net)                      3      17.2614              0.0000     0.2136 f
  GCDdpath0/U324/IN1 (NAND2X2)                                    0.0725    0.0002 *   0.2138 f
  GCDdpath0/U324/QN (NAND2X2)                                     0.0483    0.0285     0.2424 r
  GCDdpath0/n91 (net)                           2       8.6358              0.0000     0.2424 r
  GCDdpath0/U89/INP (INVX1)                                       0.0483    0.0001 *   0.2425 r
  GCDdpath0/U89/ZN (INVX1)                                        0.0344    0.0264     0.2689 f
  GCDdpath0/n80 (net)                           2       6.8627              0.0000     0.2689 f
  GCDdpath0/U43/IN1 (NAND2X1)                                     0.0344    0.0000 *   0.2689 f
  GCDdpath0/U43/QN (NAND2X1)                                      0.0502    0.0243     0.2932 r
  GCDdpath0/n43 (net)                           1       3.1645              0.0000     0.2932 r
  GCDdpath0/U42/IN1 (NAND2X1)                                     0.0502    0.0000 *   0.2932 r
  GCDdpath0/U42/QN (NAND2X1)                                      0.0457    0.0322     0.3254 f
  GCDdpath0/n42 (net)                           1       4.6977              0.0000     0.3254 f
  GCDdpath0/U41/IN2 (NAND2X1)                                     0.0457    0.0001 *   0.3254 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0296     0.3550 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3550 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3550 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3892 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3892 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3892 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4112 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4112 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4113 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4367 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4367 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4368 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4615 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4615 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4615 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5055 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5055 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5055 f
  A_lt_B (net)                                         11.7920              0.0000     0.5055 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5055 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5055 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5055 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5273 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5273 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5273 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5541 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5541 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5541 f
  n3 (net)                                              6.7834              0.0000     0.5541 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5542 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6476 f
  n4 (net)                                     52     169.0744              0.0000     0.6476 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6476 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6476 f
  GCDdpath0/U254/S (MUX21X1)                                      0.0574    0.0014 *   0.6491 f
  GCDdpath0/U254/Q (MUX21X1)                                      0.0353    0.0730     0.7221 r
  GCDdpath0/B_next[0] (net)                     1       2.6253              0.0000     0.7221 r
  GCDdpath0/B_reg_reg_0_/D (DFFARX1)                              0.0353    0.0000 *   0.7221 r
  data arrival time                                                                    0.7221

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0850     0.8150
  data required time                                                                   0.8150
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8150
  data arrival time                                                                   -0.7221
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0930


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0750    0.1920     0.1920 r
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.1920 r
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0750    0.0003 *   0.1923 r
  GCDdpath0/U90/QN (NOR2X1)                                       0.0714    0.0558     0.2482 f
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2482 f
  GCDdpath0/U82/INP (INVX0)                                       0.0714    0.0000 *   0.2482 f
  GCDdpath0/U82/ZN (INVX0)                                        0.0550    0.0342     0.2824 r
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2824 r
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0550    0.0000 *   0.2824 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0340     0.3164 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3164 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3164 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3524 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3524 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3524 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3875 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3875 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3875 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4096 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4096 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4096 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4351 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4351 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4351 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4598 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4598 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4598 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5038 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5038 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5038 f
  A_lt_B (net)                                         11.7920              0.0000     0.5038 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5038 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5038 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5039 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5256 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5256 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5257 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5525 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5525 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5525 f
  n3 (net)                                              6.7834              0.0000     0.5525 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5525 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6460 f
  n4 (net)                                     52     169.0744              0.0000     0.6460 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6460 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6460 f
  GCDdpath0/U274/S (MUX21X1)                                      0.0574    0.0026 *   0.6486 f
  GCDdpath0/U274/Q (MUX21X1)                                      0.0357    0.0732     0.7218 r
  GCDdpath0/B_next[7] (net)                     1       2.7480              0.0000     0.7218 r
  GCDdpath0/B_reg_reg_7_/D (DFFARX1)                              0.0357    0.0000 *   0.7219 r
  data arrival time                                                                    0.7219

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_7_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0851     0.8149
  data required time                                                                   0.8149
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8149
  data arrival time                                                                   -0.7219
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0930


  Startpoint: GCDdpath0/B_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_11_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_5_/Q (DFFARX1)                              0.0654    0.2091     0.2091 f
  GCDdpath0/B_reg[5] (net)                      3      14.4834              0.0000     0.2091 f
  GCDdpath0/U83/IN2 (NOR2X1)                                      0.0654    0.0003 *   0.2093 f
  GCDdpath0/U83/QN (NOR2X1)                                       0.1022    0.0555     0.2648 r
  GCDdpath0/n146 (net)                          4      11.8342              0.0000     0.2648 r
  GCDdpath0/U12/INP (INVX0)                                       0.1022    0.0001 *   0.2649 r
  GCDdpath0/U12/ZN (INVX0)                                        0.0508    0.0355     0.3004 f
  GCDdpath0/n12 (net)                           1       3.5179              0.0000     0.3004 f
  GCDdpath0/U11/IN2 (NAND2X1)                                     0.0508    0.0000 *   0.3005 f
  GCDdpath0/U11/QN (NAND2X1)                                      0.0474    0.0313     0.3318 r
  GCDdpath0/n10 (net)                           1       3.5561              0.0000     0.3318 r
  GCDdpath0/U10/IN2 (NOR2X1)                                      0.0474    0.0000 *   0.3318 r
  GCDdpath0/U10/QN (NOR2X1)                                       0.0607    0.0467     0.3785 f
  GCDdpath0/n9 (net)                            1       6.8068              0.0000     0.3785 f
  GCDdpath0/U9/IN2 (NAND2X2)                                      0.0607    0.0001 *   0.3786 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0293     0.4079 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4079 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4080 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4334 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4334 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4335 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4582 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4582 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4582 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5022 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5022 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5022 f
  A_lt_B (net)                                         11.7920              0.0000     0.5022 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5022 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5022 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5022 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5240 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5240 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5240 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5508 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5508 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5508 f
  n3 (net)                                              6.7834              0.0000     0.5508 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5509 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6443 f
  n4 (net)                                     52     169.0744              0.0000     0.6443 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6443 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6443 f
  GCDdpath0/U290/S (MUX21X1)                                      0.0574    0.0021 *   0.6464 f
  GCDdpath0/U290/Q (MUX21X1)                                      0.0377    0.0746     0.7210 r
  GCDdpath0/B_next[11] (net)                    1       3.3821              0.0000     0.7210 r
  GCDdpath0/B_reg_reg_11_/D (DFFARX1)                             0.0377    0.0000 *   0.7210 r
  data arrival time                                                                    0.7210

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_11_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0859     0.8141
  data required time                                                                   0.8141
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8141
  data arrival time                                                                   -0.7210
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0930


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U40/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0502     0.3130 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3130 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3130 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3490 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3490 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3490 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3841 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3841 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3841 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4061 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4061 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4062 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4316 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4316 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4317 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4564 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4564 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4564 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5004 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5004 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5004 f
  A_lt_B (net)                                         11.7920              0.0000     0.5004 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5004 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5004 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5005 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5222 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5222 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5222 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5491 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5491 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5491 f
  n3 (net)                                              6.7834              0.0000     0.5491 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5491 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6426 f
  n4 (net)                                     52     169.0744              0.0000     0.6426 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6426 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6426 f
  GCDdpath0/U303/S (MUX21X1)                                      0.0574    0.0007 *   0.6433 f
  GCDdpath0/U303/Q (MUX21X1)                                      0.0405    0.0765     0.7198 r
  GCDdpath0/B_next[14] (net)                    1       4.3533              0.0000     0.7198 r
  GCDdpath0/B_reg_reg_14_/D (DFFARX1)                             0.0405    0.0001 *   0.7198 r
  data arrival time                                                                    0.7198

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_14_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0870     0.8130
  data required time                                                                   0.8130
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8130
  data arrival time                                                                   -0.7198
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0931


  Startpoint: GCDdpath0/B_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_5_/Q (DFFARX1)                              0.0654    0.2091     0.2091 f
  GCDdpath0/B_reg[5] (net)                      3      14.4834              0.0000     0.2091 f
  GCDdpath0/U83/IN2 (NOR2X1)                                      0.0654    0.0003 *   0.2093 f
  GCDdpath0/U83/QN (NOR2X1)                                       0.1022    0.0555     0.2648 r
  GCDdpath0/n146 (net)                          4      11.8342              0.0000     0.2648 r
  GCDdpath0/U12/INP (INVX0)                                       0.1022    0.0001 *   0.2649 r
  GCDdpath0/U12/ZN (INVX0)                                        0.0508    0.0355     0.3004 f
  GCDdpath0/n12 (net)                           1       3.5179              0.0000     0.3004 f
  GCDdpath0/U11/IN2 (NAND2X1)                                     0.0508    0.0000 *   0.3005 f
  GCDdpath0/U11/QN (NAND2X1)                                      0.0474    0.0313     0.3318 r
  GCDdpath0/n10 (net)                           1       3.5561              0.0000     0.3318 r
  GCDdpath0/U10/IN2 (NOR2X1)                                      0.0474    0.0000 *   0.3318 r
  GCDdpath0/U10/QN (NOR2X1)                                       0.0607    0.0467     0.3785 f
  GCDdpath0/n9 (net)                            1       6.8068              0.0000     0.3785 f
  GCDdpath0/U9/IN2 (NAND2X2)                                      0.0607    0.0001 *   0.3786 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0293     0.4079 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4079 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4080 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4334 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4334 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4335 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4582 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4582 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4582 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5022 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5022 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5022 f
  A_lt_B (net)                                         11.7920              0.0000     0.5022 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5022 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5022 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5022 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5240 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5240 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5240 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5508 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5508 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5508 f
  n3 (net)                                              6.7834              0.0000     0.5508 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5509 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6443 f
  n4 (net)                                     52     169.0744              0.0000     0.6443 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6443 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6443 f
  GCDdpath0/U257/S (MUX21X1)                                      0.0574    0.0030 *   0.6473 f
  GCDdpath0/U257/Q (MUX21X1)                                      0.0365    0.0738     0.7212 r
  GCDdpath0/B_next[1] (net)                     1       3.0240              0.0000     0.7212 r
  GCDdpath0/B_reg_reg_1_/D (DFFARX1)                              0.0365    0.0000 *   0.7212 r
  data arrival time                                                                    0.7212

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_1_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0854     0.8146
  data required time                                                                   0.8146
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8146
  data arrival time                                                                   -0.7212
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0934


  Startpoint: GCDdpath0/A_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_12_/Q (DFFARX1)                             0.0459    0.1955     0.1955 f
  GCDdpath0/result_bits_data[12] (net)          3       6.8933              0.0000     0.1955 f
  GCDdpath0/U84/IN2 (NOR2X1)                                      0.0459    0.0000 *   0.1955 f
  GCDdpath0/U84/QN (NOR2X1)                                       0.1071    0.0572     0.2527 r
  GCDdpath0/n260 (net)                          4      13.3526              0.0000     0.2527 r
  GCDdpath0/U95/IN1 (NOR2X2)                                      0.1071    0.0000 *   0.2527 r
  GCDdpath0/U95/QN (NOR2X2)                                       0.0673    0.0495     0.3022 f
  GCDdpath0/n287 (net)                          5      13.6094              0.0000     0.3022 f
  GCDdpath0/U37/IN1 (NAND4X0)                                     0.0673    0.0001 *   0.3023 f
  GCDdpath0/U37/QN (NAND4X0)                                      0.0793    0.0401     0.3425 r
  GCDdpath0/n37 (net)                           1       2.5849              0.0000     0.3425 r
  GCDdpath0/U26/IN1 (NOR2X0)                                      0.0793    0.0000 *   0.3425 r
  GCDdpath0/U26/QN (NOR2X0)                                       0.0505    0.0399     0.3823 f
  GCDdpath0/n25 (net)                           1       3.0538              0.0000     0.3823 f
  GCDdpath0/U4/IN1 (NAND2X1)                                      0.0505    0.0000 *   0.3823 f
  GCDdpath0/U4/QN (NAND2X1)                                       0.0554    0.0342     0.4166 r
  GCDdpath0/n3 (net)                            1       6.3940              0.0000     0.4166 r
  GCDdpath0/U3/IN2 (NOR2X2)                                       0.0554    0.0000 *   0.4166 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0388     0.4555 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4555 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4555 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.4941 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4941 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4941 r
  A_lt_B (net)                                         11.7920              0.0000     0.4941 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4941 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4941 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4941 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5171 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5171 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5171 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5414 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5414 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5414 r
  n3 (net)                                              6.7834              0.0000     0.5414 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6360 r
  n4 (net)                                     52     169.0744              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6360 r
  GCDdpath0/U263/S (MUX21X1)                                      0.0626    0.0015 *   0.6374 r
  GCDdpath0/U263/Q (MUX21X1)                                      0.0450    0.0803     0.7177 r
  GCDdpath0/B_next[3] (net)                     1       5.9469              0.0000     0.7177 r
  GCDdpath0/B_reg_reg_3_/D (DFFARX1)                              0.0450    0.0001 *   0.7178 r
  data arrival time                                                                    0.7178

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0888     0.8112
  data required time                                                                   0.8112
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8112
  data arrival time                                                                   -0.7178
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0934


  Startpoint: GCDdpath0/A_reg_reg_8_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_3_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_8_/Q (DFFARX1)                              0.0467    0.1962     0.1962 f
  GCDdpath0/result_bits_data[8] (net)           3       7.2202              0.0000     0.1962 f
  GCDdpath0/U157/IN2 (NAND2X1)                                    0.0467    0.0000 *   0.1962 f
  GCDdpath0/U157/QN (NAND2X1)                                     0.0622    0.0396     0.2358 r
  GCDdpath0/n213 (net)                          3       7.8500              0.0000     0.2358 r
  GCDdpath0/U183/INP (INVX0)                                      0.0622    0.0000 *   0.2358 r
  GCDdpath0/U183/ZN (INVX0)                                       0.0482    0.0365     0.2723 f
  GCDdpath0/n192 (net)                          2       5.1934              0.0000     0.2723 f
  GCDdpath0/U48/IN1 (NOR2X0)                                      0.0482    0.0000 *   0.2723 f
  GCDdpath0/U48/QN (NOR2X0)                                       0.0651    0.0354     0.3077 r
  GCDdpath0/n48 (net)                           1       3.5505              0.0000     0.3077 r
  GCDdpath0/U47/IN2 (NOR2X1)                                      0.0651    0.0000 *   0.3077 r
  GCDdpath0/U47/QN (NOR2X1)                                       0.0535    0.0433     0.3510 f
  GCDdpath0/n47 (net)                           1       3.8117              0.0000     0.3510 f
  GCDdpath0/U46/INP (INVX1)                                       0.0535    0.0000 *   0.3510 f
  GCDdpath0/U46/ZN (INVX1)                                        0.0320    0.0196     0.3706 r
  GCDdpath0/n46 (net)                           1       3.2868              0.0000     0.3706 r
  GCDdpath0/U19/IN1 (NAND2X1)                                     0.0320    0.0000 *   0.3706 r
  GCDdpath0/U19/QN (NAND2X1)                                      0.0482    0.0300     0.4005 f
  GCDdpath0/n19 (net)                           1       5.2087              0.0000     0.4005 f
  GCDdpath0/U7/IN2 (NAND2X1)                                      0.0482    0.0001 *   0.4006 f
  GCDdpath0/U7/QN (NAND2X1)                                       0.0550    0.0357     0.4363 r
  GCDdpath0/n6 (net)                            1       5.8121              0.0000     0.4363 r
  GCDdpath0/U6/IN2 (NAND2X2)                                      0.0550    0.0000 *   0.4363 r
  GCDdpath0/U6/QN (NAND2X2)                                       0.0332    0.0260     0.4623 f
  GCDdpath0/n5 (net)                            1       6.9756              0.0000     0.4623 f
  GCDdpath0/U2/IN1 (NOR2X2)                                       0.0332    0.0001 *   0.4624 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0316     0.4940 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4940 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4940 r
  A_lt_B (net)                                         11.7920              0.0000     0.4940 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4940 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4940 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4940 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5170 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5170 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5170 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5413 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5413 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5413 r
  n3 (net)                                              6.7834              0.0000     0.5413 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6359 r
  n4 (net)                                     52     169.0744              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6359 r
  GCDdpath0/U263/S (MUX21X1)                                      0.0626    0.0015 *   0.6374 r
  GCDdpath0/U263/Q (MUX21X1)                                      0.0450    0.0803     0.7176 r
  GCDdpath0/B_next[3] (net)                     1       5.9469              0.0000     0.7176 r
  GCDdpath0/B_reg_reg_3_/D (DFFARX1)                              0.0450    0.0001 *   0.7177 r
  data arrival time                                                                    0.7177

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0888     0.8112
  data required time                                                                   0.8112
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8112
  data arrival time                                                                   -0.7177
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0935


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0750    0.1920     0.1920 r
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.1920 r
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0750    0.0003 *   0.1923 r
  GCDdpath0/U90/QN (NOR2X1)                                       0.0714    0.0558     0.2482 f
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2482 f
  GCDdpath0/U82/INP (INVX0)                                       0.0714    0.0000 *   0.2482 f
  GCDdpath0/U82/ZN (INVX0)                                        0.0550    0.0342     0.2824 r
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2824 r
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0550    0.0000 *   0.2824 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0340     0.3164 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3164 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3164 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3524 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3524 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3524 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3875 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3875 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3875 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4096 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4096 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4096 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4351 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4351 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4351 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4598 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4598 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4598 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5038 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5038 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5038 f
  A_lt_B (net)                                         11.7920              0.0000     0.5038 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5038 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5038 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5039 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5256 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5256 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5257 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5525 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5525 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5525 f
  n3 (net)                                              6.7834              0.0000     0.5525 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5525 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6460 f
  n4 (net)                                     52     169.0744              0.0000     0.6460 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6460 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6460 f
  GCDdpath0/U309/S (MUX21X1)                                      0.0574    0.0015 *   0.6474 f
  GCDdpath0/U309/Q (MUX21X1)                                      0.0363    0.0737     0.7211 r
  GCDdpath0/B_next[15] (net)                    1       2.9582              0.0000     0.7211 r
  GCDdpath0/B_reg_reg_15_/D (DFFARX1)                             0.0363    0.0000 *   0.7211 r
  data arrival time                                                                    0.7211

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_15_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0854     0.8146
  data required time                                                                   0.8146
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8146
  data arrival time                                                                   -0.7211
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0935


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0750    0.1920     0.1920 r
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.1920 r
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0750    0.0003 *   0.1923 r
  GCDdpath0/U90/QN (NOR2X1)                                       0.0714    0.0558     0.2482 f
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2482 f
  GCDdpath0/U82/INP (INVX0)                                       0.0714    0.0000 *   0.2482 f
  GCDdpath0/U82/ZN (INVX0)                                        0.0550    0.0342     0.2824 r
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2824 r
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0550    0.0000 *   0.2824 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0340     0.3164 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3164 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3164 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3524 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3524 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3524 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3875 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3875 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3875 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4096 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4096 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4096 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4351 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4351 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4351 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4598 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4598 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4598 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5038 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5038 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5038 f
  A_lt_B (net)                                         11.7920              0.0000     0.5038 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5038 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5038 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5039 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5256 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5256 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5257 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5525 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5525 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5525 f
  n3 (net)                                              6.7834              0.0000     0.5525 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5525 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6460 f
  n4 (net)                                     52     169.0744              0.0000     0.6460 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6460 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6460 f
  GCDdpath0/U282/S (MUX21X1)                                      0.0574    0.0024 *   0.6483 f
  GCDdpath0/U282/Q (MUX21X1)                                      0.0354    0.0729     0.7213 r
  GCDdpath0/B_next[9] (net)                     1       2.6035              0.0000     0.7213 r
  GCDdpath0/B_reg_reg_9_/D (DFFARX1)                              0.0354    0.0000 *   0.7213 r
  data arrival time                                                                    0.7213

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0850     0.8150
  data required time                                                                   0.8150
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8150
  data arrival time                                                                   -0.7213
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0937


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/clk_gate_B_reg_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U98/IN2 (NOR2X2)                                      0.0735    0.0004 *   0.2147 f
  GCDdpath0/U98/QN (NOR2X2)                                       0.0716    0.0426     0.2573 r
  GCDdpath0/n184 (net)                          4      13.1386              0.0000     0.2573 r
  GCDdpath0/U13/INP (INVX1)                                       0.0716    0.0000 *   0.2573 r
  GCDdpath0/U13/ZN (INVX1)                                        0.0447    0.0329     0.2902 f
  GCDdpath0/n13 (net)                           2       8.5720              0.0000     0.2902 f
  GCDdpath0/U11/IN1 (NAND2X1)                                     0.0447    0.0001 *   0.2904 f
  GCDdpath0/U11/QN (NAND2X1)                                      0.0474    0.0268     0.3171 r
  GCDdpath0/n10 (net)                           1       3.5561              0.0000     0.3171 r
  GCDdpath0/U10/IN2 (NOR2X1)                                      0.0474    0.0000 *   0.3171 r
  GCDdpath0/U10/QN (NOR2X1)                                       0.0607    0.0467     0.3638 f
  GCDdpath0/n9 (net)                            1       6.8068              0.0000     0.3638 f
  GCDdpath0/U9/IN2 (NAND2X2)                                      0.0607    0.0001 *   0.3639 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0293     0.3933 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.3933 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.3933 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4187 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4187 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4188 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4435 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4435 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4435 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.4875 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4875 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4875 f
  A_lt_B (net)                                         11.7920              0.0000     0.4875 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4875 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4875 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.4876 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5093 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5093 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5094 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5362 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5362 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5362 f
  n3 (net)                                              6.7834              0.0000     0.5362 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5362 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6297 f
  n4 (net)                                     52     169.0744              0.0000     0.6297 f
  U1/INP (INVX2)                                                  0.0574    0.0001 *   0.6298 f
  U1/ZN (INVX2)                                                   0.0655    0.0408     0.6706 r
  n5 (net)                                      8      30.4875              0.0000     0.6706 r
  GCDctrl0/A_mux_sel_0__hfs_netlink_0 (gcdGCDUnitCtrl)                      0.0000     0.6706 r
  GCDctrl0/A_mux_sel_0__hfs_netlink_0 (net)            30.4875              0.0000     0.6706 r
  GCDctrl0/U7/IN1 (NAND2X1)                                       0.0655    0.0004 *   0.6710 r
  GCDctrl0/U7/QN (NAND2X1)                                        0.0546    0.0384     0.7094 f
  GCDctrl0/B_en (net)                           2       6.0556              0.0000     0.7094 f
  GCDctrl0/B_en (gcdGCDUnitCtrl)                                            0.0000     0.7094 f
  B_en (net)                                            6.0556              0.0000     0.7094 f
  GCDdpath0/B_en (gcdGCDUnitDpath_W16)                                      0.0000     0.7094 f
  GCDdpath0/B_en (net)                                  6.0556              0.0000     0.7094 f
  GCDdpath0/clk_gate_B_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_gcdGCDUnitDpath_W16_0)   0.0000   0.7094 f
  GCDdpath0/clk_gate_B_reg_reg/EN (net)                 6.0556              0.0000     0.7094 f
  GCDdpath0/clk_gate_B_reg_reg/latch/EN (CGLPPRX2)                0.0546    0.0000 *   0.7094 f
  data arrival time                                                                    0.7094

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/clk_gate_B_reg_reg/latch/CLK (CGLPPRX2)                         0.0000     0.9000 r
  clock gating setup time                                                  -0.0968     0.8032
  data required time                                                                   0.8032
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8032
  data arrival time                                                                   -0.7094
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0938


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U167/IN2 (NAND2X1)                                    0.0674    0.0003 *   0.2107 f
  GCDdpath0/U167/QN (NAND2X1)                                     0.0629    0.0413     0.2520 r
  GCDdpath0/n116 (net)                          3       6.4950              0.0000     0.2520 r
  GCDdpath0/U85/INP (INVX0)                                       0.0629    0.0000 *   0.2520 r
  GCDdpath0/U85/ZN (INVX0)                                        0.0485    0.0366     0.2886 f
  GCDdpath0/n89 (net)                           2       5.2016              0.0000     0.2886 f
  GCDdpath0/U44/IN1 (NOR2X0)                                      0.0485    0.0000 *   0.2886 f
  GCDdpath0/U44/QN (NOR2X0)                                       0.0650    0.0339     0.3226 r
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3226 r
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0650    0.0000 *   0.3226 r
  GCDdpath0/U41/QN (NAND2X1)                                      0.0438    0.0309     0.3535 f
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3535 f
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0438    0.0000 *   0.3535 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0316     0.3851 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3851 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.3852 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4102 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4102 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4102 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4368 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4368 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4369 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4638 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4638 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4638 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5024 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5024 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5024 r
  A_lt_B (net)                                         11.7920              0.0000     0.5024 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5024 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5024 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5024 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5254 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5254 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5254 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5497 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5497 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5497 r
  n3 (net)                                              6.7834              0.0000     0.5497 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5498 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6443 r
  n4 (net)                                     52     169.0744              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6443 r
  GCDdpath0/U274/S (MUX21X1)                                      0.0626    0.0026 *   0.6469 r
  GCDdpath0/U274/Q (MUX21X1)                                      0.0357    0.0740     0.7209 r
  GCDdpath0/B_next[7] (net)                     1       2.7480              0.0000     0.7209 r
  GCDdpath0/B_reg_reg_7_/D (DFFARX1)                              0.0357    0.0000 *   0.7210 r
  data arrival time                                                                    0.7210

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_7_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0851     0.8149
  data required time                                                                   0.8149
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8149
  data arrival time                                                                   -0.7210
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0939


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0750    0.1920     0.1920 r
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.1920 r
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0750    0.0003 *   0.1923 r
  GCDdpath0/U90/QN (NOR2X1)                                       0.0714    0.0558     0.2482 f
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2482 f
  GCDdpath0/U82/INP (INVX0)                                       0.0714    0.0000 *   0.2482 f
  GCDdpath0/U82/ZN (INVX0)                                        0.0550    0.0342     0.2824 r
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2824 r
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0550    0.0000 *   0.2824 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0340     0.3164 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3164 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3164 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3524 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3524 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3524 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3875 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3875 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3875 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4096 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4096 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4096 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4351 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4351 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4351 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4598 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4598 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4598 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5038 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5038 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5038 f
  A_lt_B (net)                                         11.7920              0.0000     0.5038 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5038 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5038 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5039 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5256 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5256 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5257 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5525 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5525 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5525 f
  n3 (net)                                              6.7834              0.0000     0.5525 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5525 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6460 f
  n4 (net)                                     52     169.0744              0.0000     0.6460 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6460 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6460 f
  GCDdpath0/U268/S (MUX21X1)                                      0.0574    0.0026 *   0.6486 f
  GCDdpath0/U268/Q (MUX21X1)                                      0.0347    0.0725     0.7211 r
  GCDdpath0/B_next[5] (net)                     1       2.3842              0.0000     0.7211 r
  GCDdpath0/B_reg_reg_5_/D (DFFARX1)                              0.0347    0.0000 *   0.7211 r
  data arrival time                                                                    0.7211

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0847     0.8153
  data required time                                                                   0.8153
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8153
  data arrival time                                                                   -0.7211
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0942


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U167/IN2 (NAND2X1)                                    0.0674    0.0003 *   0.2107 f
  GCDdpath0/U167/QN (NAND2X1)                                     0.0629    0.0413     0.2520 r
  GCDdpath0/n116 (net)                          3       6.4950              0.0000     0.2520 r
  GCDdpath0/U85/INP (INVX0)                                       0.0629    0.0000 *   0.2520 r
  GCDdpath0/U85/ZN (INVX0)                                        0.0485    0.0366     0.2886 f
  GCDdpath0/n89 (net)                           2       5.2016              0.0000     0.2886 f
  GCDdpath0/U44/IN1 (NOR2X0)                                      0.0485    0.0000 *   0.2886 f
  GCDdpath0/U44/QN (NOR2X0)                                       0.0650    0.0339     0.3226 r
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3226 r
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0650    0.0000 *   0.3226 r
  GCDdpath0/U41/QN (NAND2X1)                                      0.0438    0.0309     0.3535 f
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3535 f
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0438    0.0000 *   0.3535 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0316     0.3851 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3851 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.3852 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4102 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4102 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4102 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4368 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4368 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4369 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4638 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4638 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4638 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5024 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5024 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5024 r
  A_lt_B (net)                                         11.7920              0.0000     0.5024 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5024 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5024 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5024 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5254 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5254 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5254 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5497 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5497 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5497 r
  n3 (net)                                              6.7834              0.0000     0.5497 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5498 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6443 r
  n4 (net)                                     52     169.0744              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6443 r
  GCDdpath0/U309/S (MUX21X1)                                      0.0626    0.0015 *   0.6458 r
  GCDdpath0/U309/Q (MUX21X1)                                      0.0363    0.0745     0.7202 r
  GCDdpath0/B_next[15] (net)                    1       2.9582              0.0000     0.7202 r
  GCDdpath0/B_reg_reg_15_/D (DFFARX1)                             0.0363    0.0000 *   0.7202 r
  data arrival time                                                                    0.7202

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_15_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0854     0.8146
  data required time                                                                   0.8146
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8146
  data arrival time                                                                   -0.7202
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0944


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U40/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0502     0.3130 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3130 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3130 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3490 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3490 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3490 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3841 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3841 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3841 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4061 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4061 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4062 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4316 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4316 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4317 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4564 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4564 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4564 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5004 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5004 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5004 f
  A_lt_B (net)                                         11.7920              0.0000     0.5004 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5004 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5004 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5005 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5222 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5222 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5222 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5491 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5491 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5491 f
  n3 (net)                                              6.7834              0.0000     0.5491 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5491 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6426 f
  n4 (net)                                     52     169.0744              0.0000     0.6426 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6426 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6426 f
  GCDdpath0/U266/S (MUX21X1)                                      0.0574    0.0025 *   0.6451 f
  GCDdpath0/U266/Q (MUX21X1)                                      0.0378    0.0745     0.7196 r
  GCDdpath0/B_next[4] (net)                     1       3.3562              0.0000     0.7196 r
  GCDdpath0/B_reg_reg_4_/D (DFFARX1)                              0.0378    0.0000 *   0.7196 r
  data arrival time                                                                    0.7196

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0860     0.8140
  data required time                                                                   0.8140
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8140
  data arrival time                                                                   -0.7196
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0944


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U40/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0502     0.3130 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3130 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3130 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3490 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3490 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3490 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3841 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3841 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3841 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4061 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4061 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4062 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4316 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4316 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4317 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4564 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4564 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4564 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5004 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5004 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5004 f
  A_lt_B (net)                                         11.7920              0.0000     0.5004 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5004 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5004 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5005 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5222 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5222 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5222 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5491 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5491 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5491 f
  n3 (net)                                              6.7834              0.0000     0.5491 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5491 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6426 f
  n4 (net)                                     52     169.0744              0.0000     0.6426 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6426 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6426 f
  GCDdpath0/U260/S (MUX21X1)                                      0.0574    0.0020 *   0.6445 f
  GCDdpath0/U260/Q (MUX21X1)                                      0.0384    0.0748     0.7193 r
  GCDdpath0/B_next[2] (net)                     1       3.4697              0.0000     0.7193 r
  GCDdpath0/B_reg_reg_2_/D (DFFARX1)                              0.0384    0.0000 *   0.7193 r
  data arrival time                                                                    0.7193

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_2_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0862     0.8138
  data required time                                                                   0.8138
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8138
  data arrival time                                                                   -0.7193
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0945


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U44/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U44/QN (NOR2X0)                                       0.0677    0.0528     0.3156 f
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3156 f
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0677    0.0000 *   0.3156 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0294     0.3449 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3449 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3450 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3791 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3791 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3791 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4011 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4011 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4012 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4266 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4266 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4267 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4514 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4514 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4514 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.4954 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.7920              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4954 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.4955 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5172 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5172 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5173 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5441 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5441 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5441 f
  n3 (net)                                              6.7834              0.0000     0.5441 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5441 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6376 f
  n4 (net)                                     52     169.0744              0.0000     0.6376 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6376 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6376 f
  GCDdpath0/U295/S (MUX21X1)                                      0.0574    0.0019 *   0.6394 f
  GCDdpath0/U295/Q (MUX21X1)                                      0.0428    0.0780     0.7174 r
  GCDdpath0/B_next[12] (net)                    1       5.1507              0.0000     0.7174 r
  GCDdpath0/B_reg_reg_12_/D (DFFARX1)                             0.0428    0.0001 *   0.7175 r
  data arrival time                                                                    0.7175

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_12_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0880     0.8120
  data required time                                                                   0.8120
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8120
  data arrival time                                                                   -0.7175
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0945


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U167/IN2 (NAND2X1)                                    0.0674    0.0003 *   0.2107 f
  GCDdpath0/U167/QN (NAND2X1)                                     0.0629    0.0413     0.2520 r
  GCDdpath0/n116 (net)                          3       6.4950              0.0000     0.2520 r
  GCDdpath0/U85/INP (INVX0)                                       0.0629    0.0000 *   0.2520 r
  GCDdpath0/U85/ZN (INVX0)                                        0.0485    0.0366     0.2886 f
  GCDdpath0/n89 (net)                           2       5.2016              0.0000     0.2886 f
  GCDdpath0/U44/IN1 (NOR2X0)                                      0.0485    0.0000 *   0.2886 f
  GCDdpath0/U44/QN (NOR2X0)                                       0.0650    0.0339     0.3226 r
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3226 r
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0650    0.0000 *   0.3226 r
  GCDdpath0/U41/QN (NAND2X1)                                      0.0438    0.0309     0.3535 f
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3535 f
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0438    0.0000 *   0.3535 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0316     0.3851 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3851 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.3852 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4102 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4102 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4102 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4368 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4368 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4369 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4638 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4638 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4638 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5024 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5024 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5024 r
  A_lt_B (net)                                         11.7920              0.0000     0.5024 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5024 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5024 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5024 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5254 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5254 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5254 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5497 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5497 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5497 r
  n3 (net)                                              6.7834              0.0000     0.5497 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5498 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6443 r
  n4 (net)                                     52     169.0744              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6443 r
  GCDdpath0/U282/S (MUX21X1)                                      0.0626    0.0024 *   0.6466 r
  GCDdpath0/U282/Q (MUX21X1)                                      0.0354    0.0737     0.7204 r
  GCDdpath0/B_next[9] (net)                     1       2.6035              0.0000     0.7204 r
  GCDdpath0/B_reg_reg_9_/D (DFFARX1)                              0.0354    0.0000 *   0.7204 r
  data arrival time                                                                    0.7204

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0850     0.8150
  data required time                                                                   0.8150
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8150
  data arrival time                                                                   -0.7204
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0946


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0750    0.1920     0.1920 r
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.1920 r
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0750    0.0003 *   0.1923 r
  GCDdpath0/U90/QN (NOR2X1)                                       0.0714    0.0558     0.2482 f
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2482 f
  GCDdpath0/U82/INP (INVX0)                                       0.0714    0.0000 *   0.2482 f
  GCDdpath0/U82/ZN (INVX0)                                        0.0550    0.0342     0.2824 r
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2824 r
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0550    0.0000 *   0.2824 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0340     0.3164 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3164 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3164 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3524 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3524 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3524 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3875 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3875 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3875 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4096 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4096 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4096 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4351 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4351 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4351 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4598 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4598 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4598 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5038 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5038 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5038 f
  A_lt_B (net)                                         11.7920              0.0000     0.5038 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5038 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5038 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5039 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5256 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5256 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5257 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5525 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5525 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5525 f
  n3 (net)                                              6.7834              0.0000     0.5525 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5525 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6460 f
  n4 (net)                                     52     169.0744              0.0000     0.6460 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6460 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6460 f
  GCDdpath0/U254/S (MUX21X1)                                      0.0574    0.0014 *   0.6474 f
  GCDdpath0/U254/Q (MUX21X1)                                      0.0353    0.0730     0.7204 r
  GCDdpath0/B_next[0] (net)                     1       2.6253              0.0000     0.7204 r
  GCDdpath0/B_reg_reg_0_/D (DFFARX1)                              0.0353    0.0000 *   0.7204 r
  data arrival time                                                                    0.7204

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0850     0.8150
  data required time                                                                   0.8150
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8150
  data arrival time                                                                   -0.7204
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0946


  Startpoint: GCDdpath0/B_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_5_/Q (DFFARX1)                              0.0654    0.2091     0.2091 f
  GCDdpath0/B_reg[5] (net)                      3      14.4834              0.0000     0.2091 f
  GCDdpath0/U83/IN2 (NOR2X1)                                      0.0654    0.0003 *   0.2093 f
  GCDdpath0/U83/QN (NOR2X1)                                       0.1022    0.0555     0.2648 r
  GCDdpath0/n146 (net)                          4      11.8342              0.0000     0.2648 r
  GCDdpath0/U12/INP (INVX0)                                       0.1022    0.0001 *   0.2649 r
  GCDdpath0/U12/ZN (INVX0)                                        0.0508    0.0355     0.3004 f
  GCDdpath0/n12 (net)                           1       3.5179              0.0000     0.3004 f
  GCDdpath0/U11/IN2 (NAND2X1)                                     0.0508    0.0000 *   0.3005 f
  GCDdpath0/U11/QN (NAND2X1)                                      0.0474    0.0313     0.3318 r
  GCDdpath0/n10 (net)                           1       3.5561              0.0000     0.3318 r
  GCDdpath0/U10/IN2 (NOR2X1)                                      0.0474    0.0000 *   0.3318 r
  GCDdpath0/U10/QN (NOR2X1)                                       0.0607    0.0467     0.3785 f
  GCDdpath0/n9 (net)                            1       6.8068              0.0000     0.3785 f
  GCDdpath0/U9/IN2 (NAND2X2)                                      0.0607    0.0001 *   0.3786 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0293     0.4079 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4079 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4080 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4334 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4334 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4335 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4582 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4582 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4582 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5022 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5022 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5022 f
  A_lt_B (net)                                         11.7920              0.0000     0.5022 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5022 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5022 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5022 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5240 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5240 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5240 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5508 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5508 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5508 f
  n3 (net)                                              6.7834              0.0000     0.5508 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5509 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6443 f
  n4 (net)                                     52     169.0744              0.0000     0.6443 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6443 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6443 f
  GCDdpath0/U274/S (MUX21X1)                                      0.0574    0.0026 *   0.6470 f
  GCDdpath0/U274/Q (MUX21X1)                                      0.0357    0.0732     0.7202 r
  GCDdpath0/B_next[7] (net)                     1       2.7480              0.0000     0.7202 r
  GCDdpath0/B_reg_reg_7_/D (DFFARX1)                              0.0357    0.0000 *   0.7202 r
  data arrival time                                                                    0.7202

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_7_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0851     0.8149
  data required time                                                                   0.8149
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8149
  data arrival time                                                                   -0.7202
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0946


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_11_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U40/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0502     0.3130 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3130 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3130 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3490 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3490 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3490 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3841 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3841 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3841 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4061 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4061 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4062 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4316 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4316 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4317 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4564 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4564 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4564 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5004 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5004 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5004 f
  A_lt_B (net)                                         11.7920              0.0000     0.5004 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5004 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5004 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5005 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5222 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5222 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5222 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5491 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5491 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5491 f
  n3 (net)                                              6.7834              0.0000     0.5491 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5491 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6426 f
  n4 (net)                                     52     169.0744              0.0000     0.6426 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6426 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6426 f
  GCDdpath0/U290/S (MUX21X1)                                      0.0574    0.0021 *   0.6446 f
  GCDdpath0/U290/Q (MUX21X1)                                      0.0377    0.0746     0.7192 r
  GCDdpath0/B_next[11] (net)                    1       3.3821              0.0000     0.7192 r
  GCDdpath0/B_reg_reg_11_/D (DFFARX1)                             0.0377    0.0000 *   0.7193 r
  data arrival time                                                                    0.7193

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_11_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0859     0.8141
  data required time                                                                   0.8141
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8141
  data arrival time                                                                   -0.7193
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0948


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U167/IN2 (NAND2X1)                                    0.0674    0.0003 *   0.2107 f
  GCDdpath0/U167/QN (NAND2X1)                                     0.0629    0.0413     0.2520 r
  GCDdpath0/n116 (net)                          3       6.4950              0.0000     0.2520 r
  GCDdpath0/U85/INP (INVX0)                                       0.0629    0.0000 *   0.2520 r
  GCDdpath0/U85/ZN (INVX0)                                        0.0485    0.0366     0.2886 f
  GCDdpath0/n89 (net)                           2       5.2016              0.0000     0.2886 f
  GCDdpath0/U44/IN1 (NOR2X0)                                      0.0485    0.0000 *   0.2886 f
  GCDdpath0/U44/QN (NOR2X0)                                       0.0650    0.0339     0.3226 r
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3226 r
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0650    0.0000 *   0.3226 r
  GCDdpath0/U41/QN (NAND2X1)                                      0.0438    0.0309     0.3535 f
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3535 f
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0438    0.0000 *   0.3535 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0316     0.3851 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3851 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.3852 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4102 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4102 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4102 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4368 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4368 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4369 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4638 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4638 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4638 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5024 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5024 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5024 r
  A_lt_B (net)                                         11.7920              0.0000     0.5024 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5024 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5024 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5024 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5254 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5254 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5254 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5497 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5497 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5497 r
  n3 (net)                                              6.7834              0.0000     0.5497 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5498 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6443 r
  n4 (net)                                     52     169.0744              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6443 r
  GCDdpath0/U268/S (MUX21X1)                                      0.0626    0.0026 *   0.6469 r
  GCDdpath0/U268/Q (MUX21X1)                                      0.0347    0.0732     0.7202 r
  GCDdpath0/B_next[5] (net)                     1       2.3842              0.0000     0.7202 r
  GCDdpath0/B_reg_reg_5_/D (DFFARX1)                              0.0347    0.0000 *   0.7202 r
  data arrival time                                                                    0.7202

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0847     0.8153
  data required time                                                                   0.8153
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8153
  data arrival time                                                                   -0.7202
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0951


  Startpoint: GCDdpath0/B_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_5_/Q (DFFARX1)                              0.0654    0.2091     0.2091 f
  GCDdpath0/B_reg[5] (net)                      3      14.4834              0.0000     0.2091 f
  GCDdpath0/U83/IN2 (NOR2X1)                                      0.0654    0.0003 *   0.2093 f
  GCDdpath0/U83/QN (NOR2X1)                                       0.1022    0.0555     0.2648 r
  GCDdpath0/n146 (net)                          4      11.8342              0.0000     0.2648 r
  GCDdpath0/U12/INP (INVX0)                                       0.1022    0.0001 *   0.2649 r
  GCDdpath0/U12/ZN (INVX0)                                        0.0508    0.0355     0.3004 f
  GCDdpath0/n12 (net)                           1       3.5179              0.0000     0.3004 f
  GCDdpath0/U11/IN2 (NAND2X1)                                     0.0508    0.0000 *   0.3005 f
  GCDdpath0/U11/QN (NAND2X1)                                      0.0474    0.0313     0.3318 r
  GCDdpath0/n10 (net)                           1       3.5561              0.0000     0.3318 r
  GCDdpath0/U10/IN2 (NOR2X1)                                      0.0474    0.0000 *   0.3318 r
  GCDdpath0/U10/QN (NOR2X1)                                       0.0607    0.0467     0.3785 f
  GCDdpath0/n9 (net)                            1       6.8068              0.0000     0.3785 f
  GCDdpath0/U9/IN2 (NAND2X2)                                      0.0607    0.0001 *   0.3786 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0293     0.4079 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4079 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4080 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4334 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4334 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4335 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4582 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4582 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4582 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5022 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5022 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5022 f
  A_lt_B (net)                                         11.7920              0.0000     0.5022 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5022 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5022 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5022 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5240 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5240 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5240 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5508 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5508 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5508 f
  n3 (net)                                              6.7834              0.0000     0.5508 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5509 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6443 f
  n4 (net)                                     52     169.0744              0.0000     0.6443 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6443 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6443 f
  GCDdpath0/U309/S (MUX21X1)                                      0.0574    0.0015 *   0.6458 f
  GCDdpath0/U309/Q (MUX21X1)                                      0.0363    0.0737     0.7195 r
  GCDdpath0/B_next[15] (net)                    1       2.9582              0.0000     0.7195 r
  GCDdpath0/B_reg_reg_15_/D (DFFARX1)                             0.0363    0.0000 *   0.7195 r
  data arrival time                                                                    0.7195

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_15_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0854     0.8146
  data required time                                                                   0.8146
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8146
  data arrival time                                                                   -0.7195
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0951


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U40/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0502     0.3130 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3130 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3130 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3490 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3490 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3490 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3841 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3841 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3841 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4061 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4061 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4062 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4316 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4316 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4317 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4564 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4564 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4564 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5004 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5004 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5004 f
  A_lt_B (net)                                         11.7920              0.0000     0.5004 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5004 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5004 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5005 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5222 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5222 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5222 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5491 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5491 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5491 f
  n3 (net)                                              6.7834              0.0000     0.5491 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5491 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6426 f
  n4 (net)                                     52     169.0744              0.0000     0.6426 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6426 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6426 f
  GCDdpath0/U257/S (MUX21X1)                                      0.0574    0.0030 *   0.6455 f
  GCDdpath0/U257/Q (MUX21X1)                                      0.0365    0.0738     0.7194 r
  GCDdpath0/B_next[1] (net)                     1       3.0240              0.0000     0.7194 r
  GCDdpath0/B_reg_reg_1_/D (DFFARX1)                              0.0365    0.0000 *   0.7194 r
  data arrival time                                                                    0.7194

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_1_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0854     0.8146
  data required time                                                                   0.8146
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8146
  data arrival time                                                                   -0.7194
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0951


  Startpoint: GCDdpath0/B_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_5_/Q (DFFARX1)                              0.0654    0.2091     0.2091 f
  GCDdpath0/B_reg[5] (net)                      3      14.4834              0.0000     0.2091 f
  GCDdpath0/U83/IN2 (NOR2X1)                                      0.0654    0.0003 *   0.2093 f
  GCDdpath0/U83/QN (NOR2X1)                                       0.1022    0.0555     0.2648 r
  GCDdpath0/n146 (net)                          4      11.8342              0.0000     0.2648 r
  GCDdpath0/U12/INP (INVX0)                                       0.1022    0.0001 *   0.2649 r
  GCDdpath0/U12/ZN (INVX0)                                        0.0508    0.0355     0.3004 f
  GCDdpath0/n12 (net)                           1       3.5179              0.0000     0.3004 f
  GCDdpath0/U11/IN2 (NAND2X1)                                     0.0508    0.0000 *   0.3005 f
  GCDdpath0/U11/QN (NAND2X1)                                      0.0474    0.0313     0.3318 r
  GCDdpath0/n10 (net)                           1       3.5561              0.0000     0.3318 r
  GCDdpath0/U10/IN2 (NOR2X1)                                      0.0474    0.0000 *   0.3318 r
  GCDdpath0/U10/QN (NOR2X1)                                       0.0607    0.0467     0.3785 f
  GCDdpath0/n9 (net)                            1       6.8068              0.0000     0.3785 f
  GCDdpath0/U9/IN2 (NAND2X2)                                      0.0607    0.0001 *   0.3786 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0293     0.4079 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4079 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4080 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4334 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4334 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4335 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4582 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4582 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4582 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5022 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5022 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5022 f
  A_lt_B (net)                                         11.7920              0.0000     0.5022 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5022 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5022 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5022 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5240 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5240 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5240 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5508 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5508 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5508 f
  n3 (net)                                              6.7834              0.0000     0.5508 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5509 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6443 f
  n4 (net)                                     52     169.0744              0.0000     0.6443 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6443 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6443 f
  GCDdpath0/U282/S (MUX21X1)                                      0.0574    0.0024 *   0.6467 f
  GCDdpath0/U282/Q (MUX21X1)                                      0.0354    0.0729     0.7196 r
  GCDdpath0/B_next[9] (net)                     1       2.6035              0.0000     0.7196 r
  GCDdpath0/B_reg_reg_9_/D (DFFARX1)                              0.0354    0.0000 *   0.7196 r
  data arrival time                                                                    0.7196

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0850     0.8150
  data required time                                                                   0.8150
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8150
  data arrival time                                                                   -0.7196
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0953


  Startpoint: GCDdpath0/A_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_12_/Q (DFFARX1)                             0.0459    0.1955     0.1955 f
  GCDdpath0/result_bits_data[12] (net)          3       6.8933              0.0000     0.1955 f
  GCDdpath0/U84/IN2 (NOR2X1)                                      0.0459    0.0000 *   0.1955 f
  GCDdpath0/U84/QN (NOR2X1)                                       0.1071    0.0572     0.2527 r
  GCDdpath0/n260 (net)                          4      13.3526              0.0000     0.2527 r
  GCDdpath0/U95/IN1 (NOR2X2)                                      0.1071    0.0000 *   0.2527 r
  GCDdpath0/U95/QN (NOR2X2)                                       0.0673    0.0495     0.3022 f
  GCDdpath0/n287 (net)                          5      13.6094              0.0000     0.3022 f
  GCDdpath0/U37/IN1 (NAND4X0)                                     0.0673    0.0001 *   0.3023 f
  GCDdpath0/U37/QN (NAND4X0)                                      0.0793    0.0401     0.3425 r
  GCDdpath0/n37 (net)                           1       2.5849              0.0000     0.3425 r
  GCDdpath0/U26/IN1 (NOR2X0)                                      0.0793    0.0000 *   0.3425 r
  GCDdpath0/U26/QN (NOR2X0)                                       0.0505    0.0399     0.3823 f
  GCDdpath0/n25 (net)                           1       3.0538              0.0000     0.3823 f
  GCDdpath0/U4/IN1 (NAND2X1)                                      0.0505    0.0000 *   0.3823 f
  GCDdpath0/U4/QN (NAND2X1)                                       0.0554    0.0342     0.4166 r
  GCDdpath0/n3 (net)                            1       6.3940              0.0000     0.4166 r
  GCDdpath0/U3/IN2 (NOR2X2)                                       0.0554    0.0000 *   0.4166 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0388     0.4555 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4555 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4555 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.4941 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4941 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4941 r
  A_lt_B (net)                                         11.7920              0.0000     0.4941 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4941 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4941 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4941 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5171 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5171 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5171 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5414 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5414 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5414 r
  n3 (net)                                              6.7834              0.0000     0.5414 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6360 r
  n4 (net)                                     52     169.0744              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6360 r
  GCDdpath0/U295/S (MUX21X1)                                      0.0626    0.0019 *   0.6378 r
  GCDdpath0/U295/Q (MUX21X1)                                      0.0428    0.0788     0.7166 r
  GCDdpath0/B_next[12] (net)                    1       5.1507              0.0000     0.7166 r
  GCDdpath0/B_reg_reg_12_/D (DFFARX1)                             0.0428    0.0001 *   0.7167 r
  data arrival time                                                                    0.7167

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_12_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0880     0.8120
  data required time                                                                   0.8120
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8120
  data arrival time                                                                   -0.7167
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0954


  Startpoint: GCDdpath0/A_reg_reg_8_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_8_/Q (DFFARX1)                              0.0467    0.1962     0.1962 f
  GCDdpath0/result_bits_data[8] (net)           3       7.2202              0.0000     0.1962 f
  GCDdpath0/U157/IN2 (NAND2X1)                                    0.0467    0.0000 *   0.1962 f
  GCDdpath0/U157/QN (NAND2X1)                                     0.0622    0.0396     0.2358 r
  GCDdpath0/n213 (net)                          3       7.8500              0.0000     0.2358 r
  GCDdpath0/U183/INP (INVX0)                                      0.0622    0.0000 *   0.2358 r
  GCDdpath0/U183/ZN (INVX0)                                       0.0482    0.0365     0.2723 f
  GCDdpath0/n192 (net)                          2       5.1934              0.0000     0.2723 f
  GCDdpath0/U48/IN1 (NOR2X0)                                      0.0482    0.0000 *   0.2723 f
  GCDdpath0/U48/QN (NOR2X0)                                       0.0651    0.0354     0.3077 r
  GCDdpath0/n48 (net)                           1       3.5505              0.0000     0.3077 r
  GCDdpath0/U47/IN2 (NOR2X1)                                      0.0651    0.0000 *   0.3077 r
  GCDdpath0/U47/QN (NOR2X1)                                       0.0535    0.0433     0.3510 f
  GCDdpath0/n47 (net)                           1       3.8117              0.0000     0.3510 f
  GCDdpath0/U46/INP (INVX1)                                       0.0535    0.0000 *   0.3510 f
  GCDdpath0/U46/ZN (INVX1)                                        0.0320    0.0196     0.3706 r
  GCDdpath0/n46 (net)                           1       3.2868              0.0000     0.3706 r
  GCDdpath0/U19/IN1 (NAND2X1)                                     0.0320    0.0000 *   0.3706 r
  GCDdpath0/U19/QN (NAND2X1)                                      0.0482    0.0300     0.4005 f
  GCDdpath0/n19 (net)                           1       5.2087              0.0000     0.4005 f
  GCDdpath0/U7/IN2 (NAND2X1)                                      0.0482    0.0001 *   0.4006 f
  GCDdpath0/U7/QN (NAND2X1)                                       0.0550    0.0357     0.4363 r
  GCDdpath0/n6 (net)                            1       5.8121              0.0000     0.4363 r
  GCDdpath0/U6/IN2 (NAND2X2)                                      0.0550    0.0000 *   0.4363 r
  GCDdpath0/U6/QN (NAND2X2)                                       0.0332    0.0260     0.4623 f
  GCDdpath0/n5 (net)                            1       6.9756              0.0000     0.4623 f
  GCDdpath0/U2/IN1 (NOR2X2)                                       0.0332    0.0001 *   0.4624 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0316     0.4940 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4940 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4940 r
  A_lt_B (net)                                         11.7920              0.0000     0.4940 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4940 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4940 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4940 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5170 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5170 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5170 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5413 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5413 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5413 r
  n3 (net)                                              6.7834              0.0000     0.5413 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6359 r
  n4 (net)                                     52     169.0744              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6359 r
  GCDdpath0/U295/S (MUX21X1)                                      0.0626    0.0019 *   0.6378 r
  GCDdpath0/U295/Q (MUX21X1)                                      0.0428    0.0788     0.7165 r
  GCDdpath0/B_next[12] (net)                    1       5.1507              0.0000     0.7165 r
  GCDdpath0/B_reg_reg_12_/D (DFFARX1)                             0.0428    0.0001 *   0.7166 r
  data arrival time                                                                    0.7166

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_12_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0880     0.8120
  data required time                                                                   0.8120
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8120
  data arrival time                                                                   -0.7166
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0954


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U167/IN2 (NAND2X1)                                    0.0674    0.0003 *   0.2107 f
  GCDdpath0/U167/QN (NAND2X1)                                     0.0629    0.0413     0.2520 r
  GCDdpath0/n116 (net)                          3       6.4950              0.0000     0.2520 r
  GCDdpath0/U85/INP (INVX0)                                       0.0629    0.0000 *   0.2520 r
  GCDdpath0/U85/ZN (INVX0)                                        0.0485    0.0366     0.2886 f
  GCDdpath0/n89 (net)                           2       5.2016              0.0000     0.2886 f
  GCDdpath0/U44/IN1 (NOR2X0)                                      0.0485    0.0000 *   0.2886 f
  GCDdpath0/U44/QN (NOR2X0)                                       0.0650    0.0339     0.3226 r
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3226 r
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0650    0.0000 *   0.3226 r
  GCDdpath0/U41/QN (NAND2X1)                                      0.0438    0.0309     0.3535 f
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3535 f
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0438    0.0000 *   0.3535 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0316     0.3851 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3851 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.3852 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4102 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4102 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4102 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4368 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4368 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4369 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4638 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4638 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4638 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5024 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5024 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5024 r
  A_lt_B (net)                                         11.7920              0.0000     0.5024 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5024 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5024 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5024 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5254 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5254 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5254 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5497 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5497 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5497 r
  n3 (net)                                              6.7834              0.0000     0.5497 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5498 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6443 r
  n4 (net)                                     52     169.0744              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6443 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6443 r
  GCDdpath0/U254/S (MUX21X1)                                      0.0626    0.0014 *   0.6457 r
  GCDdpath0/U254/Q (MUX21X1)                                      0.0353    0.0738     0.7195 r
  GCDdpath0/B_next[0] (net)                     1       2.6253              0.0000     0.7195 r
  GCDdpath0/B_reg_reg_0_/D (DFFARX1)                              0.0353    0.0000 *   0.7195 r
  data arrival time                                                                    0.7195

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0850     0.8150
  data required time                                                                   0.8150
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8150
  data arrival time                                                                   -0.7195
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0955


  Startpoint: GCDdpath0/B_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_5_/Q (DFFARX1)                              0.0654    0.2091     0.2091 f
  GCDdpath0/B_reg[5] (net)                      3      14.4834              0.0000     0.2091 f
  GCDdpath0/U83/IN2 (NOR2X1)                                      0.0654    0.0003 *   0.2093 f
  GCDdpath0/U83/QN (NOR2X1)                                       0.1022    0.0555     0.2648 r
  GCDdpath0/n146 (net)                          4      11.8342              0.0000     0.2648 r
  GCDdpath0/U12/INP (INVX0)                                       0.1022    0.0001 *   0.2649 r
  GCDdpath0/U12/ZN (INVX0)                                        0.0508    0.0355     0.3004 f
  GCDdpath0/n12 (net)                           1       3.5179              0.0000     0.3004 f
  GCDdpath0/U11/IN2 (NAND2X1)                                     0.0508    0.0000 *   0.3005 f
  GCDdpath0/U11/QN (NAND2X1)                                      0.0474    0.0313     0.3318 r
  GCDdpath0/n10 (net)                           1       3.5561              0.0000     0.3318 r
  GCDdpath0/U10/IN2 (NOR2X1)                                      0.0474    0.0000 *   0.3318 r
  GCDdpath0/U10/QN (NOR2X1)                                       0.0607    0.0467     0.3785 f
  GCDdpath0/n9 (net)                            1       6.8068              0.0000     0.3785 f
  GCDdpath0/U9/IN2 (NAND2X2)                                      0.0607    0.0001 *   0.3786 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0293     0.4079 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4079 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4080 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4334 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4334 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4335 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4582 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4582 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4582 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5022 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5022 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5022 f
  A_lt_B (net)                                         11.7920              0.0000     0.5022 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5022 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5022 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5022 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5240 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5240 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5240 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5508 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5508 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5508 f
  n3 (net)                                              6.7834              0.0000     0.5508 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5509 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6443 f
  n4 (net)                                     52     169.0744              0.0000     0.6443 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6443 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6443 f
  GCDdpath0/U268/S (MUX21X1)                                      0.0574    0.0026 *   0.6470 f
  GCDdpath0/U268/Q (MUX21X1)                                      0.0347    0.0725     0.7194 r
  GCDdpath0/B_next[5] (net)                     1       2.3842              0.0000     0.7194 r
  GCDdpath0/B_reg_reg_5_/D (DFFARX1)                              0.0347    0.0000 *   0.7195 r
  data arrival time                                                                    0.7195

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0847     0.8153
  data required time                                                                   0.8153
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8153
  data arrival time                                                                   -0.7195
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0958


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U44/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U44/QN (NOR2X0)                                       0.0677    0.0528     0.3156 f
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3156 f
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0677    0.0000 *   0.3156 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0294     0.3449 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3449 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3450 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3791 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3791 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3791 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4011 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4011 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4012 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4266 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4266 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4267 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4514 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4514 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4514 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.4954 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.7920              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4954 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.4955 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5172 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5172 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5173 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5441 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5441 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5441 f
  n3 (net)                                              6.7834              0.0000     0.5441 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5441 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6376 f
  n4 (net)                                     52     169.0744              0.0000     0.6376 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6376 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6376 f
  GCDdpath0/U271/S (MUX21X1)                                      0.0574    0.0019 *   0.6395 f
  GCDdpath0/U271/Q (MUX21X1)                                      0.0413    0.0770     0.7165 r
  GCDdpath0/B_next[6] (net)                     1       4.6221              0.0000     0.7165 r
  GCDdpath0/B_reg_reg_6_/D (DFFARX1)                              0.0413    0.0001 *   0.7166 r
  data arrival time                                                                    0.7166

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0874     0.8126
  data required time                                                                   0.8126
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8126
  data arrival time                                                                   -0.7166
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0961


  Startpoint: GCDdpath0/B_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_5_/Q (DFFARX1)                              0.0654    0.2091     0.2091 f
  GCDdpath0/B_reg[5] (net)                      3      14.4834              0.0000     0.2091 f
  GCDdpath0/U83/IN2 (NOR2X1)                                      0.0654    0.0003 *   0.2093 f
  GCDdpath0/U83/QN (NOR2X1)                                       0.1022    0.0555     0.2648 r
  GCDdpath0/n146 (net)                          4      11.8342              0.0000     0.2648 r
  GCDdpath0/U12/INP (INVX0)                                       0.1022    0.0001 *   0.2649 r
  GCDdpath0/U12/ZN (INVX0)                                        0.0508    0.0355     0.3004 f
  GCDdpath0/n12 (net)                           1       3.5179              0.0000     0.3004 f
  GCDdpath0/U11/IN2 (NAND2X1)                                     0.0508    0.0000 *   0.3005 f
  GCDdpath0/U11/QN (NAND2X1)                                      0.0474    0.0313     0.3318 r
  GCDdpath0/n10 (net)                           1       3.5561              0.0000     0.3318 r
  GCDdpath0/U10/IN2 (NOR2X1)                                      0.0474    0.0000 *   0.3318 r
  GCDdpath0/U10/QN (NOR2X1)                                       0.0607    0.0467     0.3785 f
  GCDdpath0/n9 (net)                            1       6.8068              0.0000     0.3785 f
  GCDdpath0/U9/IN2 (NAND2X2)                                      0.0607    0.0001 *   0.3786 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0293     0.4079 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4079 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4080 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4334 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4334 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4335 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4582 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4582 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4582 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5022 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5022 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5022 f
  A_lt_B (net)                                         11.7920              0.0000     0.5022 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5022 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5022 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5022 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5240 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5240 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5240 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5508 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5508 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5508 f
  n3 (net)                                              6.7834              0.0000     0.5508 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5509 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6443 f
  n4 (net)                                     52     169.0744              0.0000     0.6443 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6443 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6443 f
  GCDdpath0/U254/S (MUX21X1)                                      0.0574    0.0014 *   0.6458 f
  GCDdpath0/U254/Q (MUX21X1)                                      0.0353    0.0730     0.7188 r
  GCDdpath0/B_next[0] (net)                     1       2.6253              0.0000     0.7188 r
  GCDdpath0/B_reg_reg_0_/D (DFFARX1)                              0.0353    0.0000 *   0.7188 r
  data arrival time                                                                    0.7188

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0850     0.8150
  data required time                                                                   0.8150
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8150
  data arrival time                                                                   -0.7188
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0963


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U40/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0502     0.3130 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3130 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3130 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3490 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3490 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3490 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3841 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3841 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3841 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4061 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4061 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4062 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4316 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4316 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4317 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4564 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4564 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4564 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5004 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5004 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5004 f
  A_lt_B (net)                                         11.7920              0.0000     0.5004 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5004 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5004 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5005 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5222 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5222 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5222 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5491 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5491 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5491 f
  n3 (net)                                              6.7834              0.0000     0.5491 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5491 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6426 f
  n4 (net)                                     52     169.0744              0.0000     0.6426 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6426 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6426 f
  GCDdpath0/U274/S (MUX21X1)                                      0.0574    0.0026 *   0.6452 f
  GCDdpath0/U274/Q (MUX21X1)                                      0.0357    0.0732     0.7184 r
  GCDdpath0/B_next[7] (net)                     1       2.7480              0.0000     0.7184 r
  GCDdpath0/B_reg_reg_7_/D (DFFARX1)                              0.0357    0.0000 *   0.7184 r
  data arrival time                                                                    0.7184

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_7_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0851     0.8149
  data required time                                                                   0.8149
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8149
  data arrival time                                                                   -0.7184
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0964


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_8_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U44/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U44/QN (NOR2X0)                                       0.0677    0.0528     0.3156 f
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3156 f
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0677    0.0000 *   0.3156 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0294     0.3449 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3449 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3450 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3791 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3791 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3791 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4011 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4011 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4012 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4266 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4266 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4267 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4514 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4514 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4514 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.4954 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.7920              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4954 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.4955 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5172 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5172 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5173 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5441 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5441 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5441 f
  n3 (net)                                              6.7834              0.0000     0.5441 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5441 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6376 f
  n4 (net)                                     52     169.0744              0.0000     0.6376 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6376 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6376 f
  GCDdpath0/U279/S (MUX21X1)                                      0.0574    0.0019 *   0.6394 f
  GCDdpath0/U279/Q (MUX21X1)                                      0.0408    0.0767     0.7161 r
  GCDdpath0/B_next[8] (net)                     1       4.4525              0.0000     0.7161 r
  GCDdpath0/B_reg_reg_8_/D (DFFARX1)                              0.0408    0.0001 *   0.7162 r
  data arrival time                                                                    0.7162

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_8_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0872     0.8128
  data required time                                                                   0.8128
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8128
  data arrival time                                                                   -0.7162
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0967


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U40/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0502     0.3130 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3130 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3130 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3490 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3490 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3490 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3841 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3841 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3841 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4061 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4061 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4062 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4316 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4316 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4317 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4564 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4564 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4564 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5004 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5004 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5004 f
  A_lt_B (net)                                         11.7920              0.0000     0.5004 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5004 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5004 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5005 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5222 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5222 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5222 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5491 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5491 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5491 f
  n3 (net)                                              6.7834              0.0000     0.5491 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5491 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6426 f
  n4 (net)                                     52     169.0744              0.0000     0.6426 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6426 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6426 f
  GCDdpath0/U309/S (MUX21X1)                                      0.0574    0.0015 *   0.6440 f
  GCDdpath0/U309/Q (MUX21X1)                                      0.0363    0.0737     0.7177 r
  GCDdpath0/B_next[15] (net)                    1       2.9582              0.0000     0.7177 r
  GCDdpath0/B_reg_reg_15_/D (DFFARX1)                             0.0363    0.0000 *   0.7177 r
  data arrival time                                                                    0.7177

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_15_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0854     0.8146
  data required time                                                                   0.8146
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8146
  data arrival time                                                                   -0.7177
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0969


  Startpoint: GCDdpath0/A_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_12_/Q (DFFARX1)                             0.0459    0.1955     0.1955 f
  GCDdpath0/result_bits_data[12] (net)          3       6.8933              0.0000     0.1955 f
  GCDdpath0/U84/IN2 (NOR2X1)                                      0.0459    0.0000 *   0.1955 f
  GCDdpath0/U84/QN (NOR2X1)                                       0.1071    0.0572     0.2527 r
  GCDdpath0/n260 (net)                          4      13.3526              0.0000     0.2527 r
  GCDdpath0/U95/IN1 (NOR2X2)                                      0.1071    0.0000 *   0.2527 r
  GCDdpath0/U95/QN (NOR2X2)                                       0.0673    0.0495     0.3022 f
  GCDdpath0/n287 (net)                          5      13.6094              0.0000     0.3022 f
  GCDdpath0/U37/IN1 (NAND4X0)                                     0.0673    0.0001 *   0.3023 f
  GCDdpath0/U37/QN (NAND4X0)                                      0.0793    0.0401     0.3425 r
  GCDdpath0/n37 (net)                           1       2.5849              0.0000     0.3425 r
  GCDdpath0/U26/IN1 (NOR2X0)                                      0.0793    0.0000 *   0.3425 r
  GCDdpath0/U26/QN (NOR2X0)                                       0.0505    0.0399     0.3823 f
  GCDdpath0/n25 (net)                           1       3.0538              0.0000     0.3823 f
  GCDdpath0/U4/IN1 (NAND2X1)                                      0.0505    0.0000 *   0.3823 f
  GCDdpath0/U4/QN (NAND2X1)                                       0.0554    0.0342     0.4166 r
  GCDdpath0/n3 (net)                            1       6.3940              0.0000     0.4166 r
  GCDdpath0/U3/IN2 (NOR2X2)                                       0.0554    0.0000 *   0.4166 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0388     0.4555 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4555 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4555 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.4941 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4941 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4941 r
  A_lt_B (net)                                         11.7920              0.0000     0.4941 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4941 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4941 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4941 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5171 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5171 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5171 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5414 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5414 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5414 r
  n3 (net)                                              6.7834              0.0000     0.5414 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6360 r
  n4 (net)                                     52     169.0744              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6360 r
  GCDdpath0/U271/S (MUX21X1)                                      0.0626    0.0019 *   0.6379 r
  GCDdpath0/U271/Q (MUX21X1)                                      0.0413    0.0778     0.7157 r
  GCDdpath0/B_next[6] (net)                     1       4.6221              0.0000     0.7157 r
  GCDdpath0/B_reg_reg_6_/D (DFFARX1)                              0.0413    0.0001 *   0.7157 r
  data arrival time                                                                    0.7157

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0874     0.8126
  data required time                                                                   0.8126
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8126
  data arrival time                                                                   -0.7157
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0969


  Startpoint: GCDdpath0/A_reg_reg_8_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_6_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_8_/Q (DFFARX1)                              0.0467    0.1962     0.1962 f
  GCDdpath0/result_bits_data[8] (net)           3       7.2202              0.0000     0.1962 f
  GCDdpath0/U157/IN2 (NAND2X1)                                    0.0467    0.0000 *   0.1962 f
  GCDdpath0/U157/QN (NAND2X1)                                     0.0622    0.0396     0.2358 r
  GCDdpath0/n213 (net)                          3       7.8500              0.0000     0.2358 r
  GCDdpath0/U183/INP (INVX0)                                      0.0622    0.0000 *   0.2358 r
  GCDdpath0/U183/ZN (INVX0)                                       0.0482    0.0365     0.2723 f
  GCDdpath0/n192 (net)                          2       5.1934              0.0000     0.2723 f
  GCDdpath0/U48/IN1 (NOR2X0)                                      0.0482    0.0000 *   0.2723 f
  GCDdpath0/U48/QN (NOR2X0)                                       0.0651    0.0354     0.3077 r
  GCDdpath0/n48 (net)                           1       3.5505              0.0000     0.3077 r
  GCDdpath0/U47/IN2 (NOR2X1)                                      0.0651    0.0000 *   0.3077 r
  GCDdpath0/U47/QN (NOR2X1)                                       0.0535    0.0433     0.3510 f
  GCDdpath0/n47 (net)                           1       3.8117              0.0000     0.3510 f
  GCDdpath0/U46/INP (INVX1)                                       0.0535    0.0000 *   0.3510 f
  GCDdpath0/U46/ZN (INVX1)                                        0.0320    0.0196     0.3706 r
  GCDdpath0/n46 (net)                           1       3.2868              0.0000     0.3706 r
  GCDdpath0/U19/IN1 (NAND2X1)                                     0.0320    0.0000 *   0.3706 r
  GCDdpath0/U19/QN (NAND2X1)                                      0.0482    0.0300     0.4005 f
  GCDdpath0/n19 (net)                           1       5.2087              0.0000     0.4005 f
  GCDdpath0/U7/IN2 (NAND2X1)                                      0.0482    0.0001 *   0.4006 f
  GCDdpath0/U7/QN (NAND2X1)                                       0.0550    0.0357     0.4363 r
  GCDdpath0/n6 (net)                            1       5.8121              0.0000     0.4363 r
  GCDdpath0/U6/IN2 (NAND2X2)                                      0.0550    0.0000 *   0.4363 r
  GCDdpath0/U6/QN (NAND2X2)                                       0.0332    0.0260     0.4623 f
  GCDdpath0/n5 (net)                            1       6.9756              0.0000     0.4623 f
  GCDdpath0/U2/IN1 (NOR2X2)                                       0.0332    0.0001 *   0.4624 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0316     0.4940 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4940 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4940 r
  A_lt_B (net)                                         11.7920              0.0000     0.4940 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4940 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4940 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4940 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5170 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5170 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5170 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5413 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5413 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5413 r
  n3 (net)                                              6.7834              0.0000     0.5413 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6359 r
  n4 (net)                                     52     169.0744              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6359 r
  GCDdpath0/U271/S (MUX21X1)                                      0.0626    0.0019 *   0.6378 r
  GCDdpath0/U271/Q (MUX21X1)                                      0.0413    0.0778     0.7156 r
  GCDdpath0/B_next[6] (net)                     1       4.6221              0.0000     0.7156 r
  GCDdpath0/B_reg_reg_6_/D (DFFARX1)                              0.0413    0.0001 *   0.7157 r
  data arrival time                                                                    0.7157

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0874     0.8126
  data required time                                                                   0.8126
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8126
  data arrival time                                                                   -0.7157
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0970


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U40/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0502     0.3130 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3130 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3130 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3490 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3490 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3490 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3841 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3841 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3841 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4061 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4061 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4062 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4316 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4316 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4317 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4564 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4564 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4564 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5004 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5004 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5004 f
  A_lt_B (net)                                         11.7920              0.0000     0.5004 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5004 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5004 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5005 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5222 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5222 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5222 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5491 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5491 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5491 f
  n3 (net)                                              6.7834              0.0000     0.5491 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5491 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6426 f
  n4 (net)                                     52     169.0744              0.0000     0.6426 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6426 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6426 f
  GCDdpath0/U282/S (MUX21X1)                                      0.0574    0.0024 *   0.6449 f
  GCDdpath0/U282/Q (MUX21X1)                                      0.0354    0.0729     0.7178 r
  GCDdpath0/B_next[9] (net)                     1       2.6035              0.0000     0.7178 r
  GCDdpath0/B_reg_reg_9_/D (DFFARX1)                              0.0354    0.0000 *   0.7179 r
  data arrival time                                                                    0.7179

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0850     0.8150
  data required time                                                                   0.8150
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8150
  data arrival time                                                                   -0.7179
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0971


  Startpoint: GCDdpath0/B_reg_reg_13_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/clk_gate_B_reg_reg/latch
            (gating element for clock ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_13_/Q (DFFARX1)                             0.0478    0.1970     0.1970 f
  GCDdpath0/B_reg[13] (net)                     2       7.6328              0.0000     0.1970 f
  GCDdpath0/U249/IN2 (NOR2X0)                                     0.0478    0.0000 *   0.1970 f
  GCDdpath0/U249/QN (NOR2X0)                                      0.1009    0.0561     0.2531 r
  GCDdpath0/n276 (net)                          3       8.7187              0.0000     0.2531 r
  GCDdpath0/U35/IN1 (NOR2X0)                                      0.1009    0.0000 *   0.2531 r
  GCDdpath0/U35/QN (NOR2X0)                                       0.0619    0.0411     0.2942 f
  GCDdpath0/n35 (net)                           1       2.6699              0.0000     0.2942 f
  GCDdpath0/U25/IN1 (NOR2X0)                                      0.0619    0.0000 *   0.2942 f
  GCDdpath0/U25/QN (NOR2X0)                                       0.0851    0.0479     0.3422 r
  GCDdpath0/n24 (net)                           1       6.1388              0.0000     0.3422 r
  GCDdpath0/U24/IN1 (NAND2X1)                                     0.0851    0.0001 *   0.3423 r
  GCDdpath0/U24/QN (NAND2X1)                                      0.0479    0.0325     0.3748 f
  GCDdpath0/n23 (net)                           1       3.0149              0.0000     0.3748 f
  GCDdpath0/U18/IN1 (NAND2X1)                                     0.0479    0.0000 *   0.3748 f
  GCDdpath0/U18/QN (NAND2X1)                                      0.0487    0.0286     0.4034 r
  GCDdpath0/n18 (net)                           1       4.1332              0.0000     0.4034 r
  GCDdpath0/U8/INP (INVX1)                                        0.0487    0.0000 *   0.4034 r
  GCDdpath0/U8/ZN (INVX1)                                         0.0321    0.0246     0.4280 f
  GCDdpath0/n7 (net)                            1       5.8516              0.0000     0.4280 f
  GCDdpath0/U6/IN1 (NAND2X2)                                      0.0321    0.0000 *   0.4280 f
  GCDdpath0/U6/QN (NAND2X2)                                       0.0428    0.0210     0.4490 r
  GCDdpath0/n5 (net)                            1       6.9756              0.0000     0.4490 r
  GCDdpath0/U2/IN1 (NOR2X2)                                       0.0428    0.0001 *   0.4491 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0350     0.4841 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4841 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4841 f
  A_lt_B (net)                                         11.7920              0.0000     0.4841 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4841 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4841 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.4841 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5059 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5059 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5059 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5327 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5327 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5327 f
  n3 (net)                                              6.7834              0.0000     0.5327 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5327 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6262 f
  n4 (net)                                     52     169.0744              0.0000     0.6262 f
  U1/INP (INVX2)                                                  0.0574    0.0001 *   0.6263 f
  U1/ZN (INVX2)                                                   0.0655    0.0408     0.6671 r
  n5 (net)                                      8      30.4875              0.0000     0.6671 r
  GCDctrl0/A_mux_sel_0__hfs_netlink_0 (gcdGCDUnitCtrl)                      0.0000     0.6671 r
  GCDctrl0/A_mux_sel_0__hfs_netlink_0 (net)            30.4875              0.0000     0.6671 r
  GCDctrl0/U7/IN1 (NAND2X1)                                       0.0655    0.0004 *   0.6675 r
  GCDctrl0/U7/QN (NAND2X1)                                        0.0546    0.0384     0.7059 f
  GCDctrl0/B_en (net)                           2       6.0556              0.0000     0.7059 f
  GCDctrl0/B_en (gcdGCDUnitCtrl)                                            0.0000     0.7059 f
  B_en (net)                                            6.0556              0.0000     0.7059 f
  GCDdpath0/B_en (gcdGCDUnitDpath_W16)                                      0.0000     0.7059 f
  GCDdpath0/B_en (net)                                  6.0556              0.0000     0.7059 f
  GCDdpath0/clk_gate_B_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_gcdGCDUnitDpath_W16_0)   0.0000   0.7059 f
  GCDdpath0/clk_gate_B_reg_reg/EN (net)                 6.0556              0.0000     0.7059 f
  GCDdpath0/clk_gate_B_reg_reg/latch/EN (CGLPPRX2)                0.0546    0.0000 *   0.7059 f
  data arrival time                                                                    0.7059

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/clk_gate_B_reg_reg/latch/CLK (CGLPPRX2)                         0.0000     0.9000 r
  clock gating setup time                                                  -0.0968     0.8032
  data required time                                                                   0.8032
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8032
  data arrival time                                                                   -0.7059
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0973


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U44/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U44/QN (NOR2X0)                                       0.0677    0.0528     0.3156 f
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3156 f
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0677    0.0000 *   0.3156 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0294     0.3449 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3449 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3450 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3791 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3791 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3791 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4011 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4011 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4012 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4266 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4266 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4267 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4514 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4514 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4514 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.4954 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.7920              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4954 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.4955 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5172 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5172 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5173 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5441 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5441 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5441 f
  n3 (net)                                              6.7834              0.0000     0.5441 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5441 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6376 f
  n4 (net)                                     52     169.0744              0.0000     0.6376 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6376 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6376 f
  GCDdpath0/U286/S (MUX21X1)                                      0.0574    0.0010 *   0.6386 f
  GCDdpath0/U286/Q (MUX21X1)                                      0.0409    0.0768     0.7153 r
  GCDdpath0/B_next[10] (net)                    1       4.5015              0.0000     0.7153 r
  GCDdpath0/B_reg_reg_10_/D (DFFARX1)                             0.0409    0.0001 *   0.7154 r
  data arrival time                                                                    0.7154

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0872     0.8128
  data required time                                                                   0.8128
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8128
  data arrival time                                                                   -0.7154
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0974


  Startpoint: GCDdpath0/A_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_8_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_12_/Q (DFFARX1)                             0.0459    0.1955     0.1955 f
  GCDdpath0/result_bits_data[12] (net)          3       6.8933              0.0000     0.1955 f
  GCDdpath0/U84/IN2 (NOR2X1)                                      0.0459    0.0000 *   0.1955 f
  GCDdpath0/U84/QN (NOR2X1)                                       0.1071    0.0572     0.2527 r
  GCDdpath0/n260 (net)                          4      13.3526              0.0000     0.2527 r
  GCDdpath0/U95/IN1 (NOR2X2)                                      0.1071    0.0000 *   0.2527 r
  GCDdpath0/U95/QN (NOR2X2)                                       0.0673    0.0495     0.3022 f
  GCDdpath0/n287 (net)                          5      13.6094              0.0000     0.3022 f
  GCDdpath0/U37/IN1 (NAND4X0)                                     0.0673    0.0001 *   0.3023 f
  GCDdpath0/U37/QN (NAND4X0)                                      0.0793    0.0401     0.3425 r
  GCDdpath0/n37 (net)                           1       2.5849              0.0000     0.3425 r
  GCDdpath0/U26/IN1 (NOR2X0)                                      0.0793    0.0000 *   0.3425 r
  GCDdpath0/U26/QN (NOR2X0)                                       0.0505    0.0399     0.3823 f
  GCDdpath0/n25 (net)                           1       3.0538              0.0000     0.3823 f
  GCDdpath0/U4/IN1 (NAND2X1)                                      0.0505    0.0000 *   0.3823 f
  GCDdpath0/U4/QN (NAND2X1)                                       0.0554    0.0342     0.4166 r
  GCDdpath0/n3 (net)                            1       6.3940              0.0000     0.4166 r
  GCDdpath0/U3/IN2 (NOR2X2)                                       0.0554    0.0000 *   0.4166 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0388     0.4555 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4555 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4555 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.4941 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4941 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4941 r
  A_lt_B (net)                                         11.7920              0.0000     0.4941 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4941 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4941 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4941 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5171 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5171 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5171 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5414 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5414 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5414 r
  n3 (net)                                              6.7834              0.0000     0.5414 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6360 r
  n4 (net)                                     52     169.0744              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6360 r
  GCDdpath0/U279/S (MUX21X1)                                      0.0626    0.0019 *   0.6378 r
  GCDdpath0/U279/Q (MUX21X1)                                      0.0408    0.0775     0.7153 r
  GCDdpath0/B_next[8] (net)                     1       4.4525              0.0000     0.7153 r
  GCDdpath0/B_reg_reg_8_/D (DFFARX1)                              0.0408    0.0001 *   0.7153 r
  data arrival time                                                                    0.7153

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_8_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0872     0.8128
  data required time                                                                   0.8128
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8128
  data arrival time                                                                   -0.7153
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0975


  Startpoint: GCDdpath0/A_reg_reg_8_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_8_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_8_/Q (DFFARX1)                              0.0467    0.1962     0.1962 f
  GCDdpath0/result_bits_data[8] (net)           3       7.2202              0.0000     0.1962 f
  GCDdpath0/U157/IN2 (NAND2X1)                                    0.0467    0.0000 *   0.1962 f
  GCDdpath0/U157/QN (NAND2X1)                                     0.0622    0.0396     0.2358 r
  GCDdpath0/n213 (net)                          3       7.8500              0.0000     0.2358 r
  GCDdpath0/U183/INP (INVX0)                                      0.0622    0.0000 *   0.2358 r
  GCDdpath0/U183/ZN (INVX0)                                       0.0482    0.0365     0.2723 f
  GCDdpath0/n192 (net)                          2       5.1934              0.0000     0.2723 f
  GCDdpath0/U48/IN1 (NOR2X0)                                      0.0482    0.0000 *   0.2723 f
  GCDdpath0/U48/QN (NOR2X0)                                       0.0651    0.0354     0.3077 r
  GCDdpath0/n48 (net)                           1       3.5505              0.0000     0.3077 r
  GCDdpath0/U47/IN2 (NOR2X1)                                      0.0651    0.0000 *   0.3077 r
  GCDdpath0/U47/QN (NOR2X1)                                       0.0535    0.0433     0.3510 f
  GCDdpath0/n47 (net)                           1       3.8117              0.0000     0.3510 f
  GCDdpath0/U46/INP (INVX1)                                       0.0535    0.0000 *   0.3510 f
  GCDdpath0/U46/ZN (INVX1)                                        0.0320    0.0196     0.3706 r
  GCDdpath0/n46 (net)                           1       3.2868              0.0000     0.3706 r
  GCDdpath0/U19/IN1 (NAND2X1)                                     0.0320    0.0000 *   0.3706 r
  GCDdpath0/U19/QN (NAND2X1)                                      0.0482    0.0300     0.4005 f
  GCDdpath0/n19 (net)                           1       5.2087              0.0000     0.4005 f
  GCDdpath0/U7/IN2 (NAND2X1)                                      0.0482    0.0001 *   0.4006 f
  GCDdpath0/U7/QN (NAND2X1)                                       0.0550    0.0357     0.4363 r
  GCDdpath0/n6 (net)                            1       5.8121              0.0000     0.4363 r
  GCDdpath0/U6/IN2 (NAND2X2)                                      0.0550    0.0000 *   0.4363 r
  GCDdpath0/U6/QN (NAND2X2)                                       0.0332    0.0260     0.4623 f
  GCDdpath0/n5 (net)                            1       6.9756              0.0000     0.4623 f
  GCDdpath0/U2/IN1 (NOR2X2)                                       0.0332    0.0001 *   0.4624 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0316     0.4940 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4940 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4940 r
  A_lt_B (net)                                         11.7920              0.0000     0.4940 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4940 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4940 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4940 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5170 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5170 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5170 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5413 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5413 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5413 r
  n3 (net)                                              6.7834              0.0000     0.5413 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6359 r
  n4 (net)                                     52     169.0744              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6359 r
  GCDdpath0/U279/S (MUX21X1)                                      0.0626    0.0019 *   0.6378 r
  GCDdpath0/U279/Q (MUX21X1)                                      0.0408    0.0775     0.7152 r
  GCDdpath0/B_next[8] (net)                     1       4.4525              0.0000     0.7152 r
  GCDdpath0/B_reg_reg_8_/D (DFFARX1)                              0.0408    0.0001 *   0.7153 r
  data arrival time                                                                    0.7153

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_8_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0872     0.8128
  data required time                                                                   0.8128
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8128
  data arrival time                                                                   -0.7153
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0975


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U40/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0502     0.3130 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3130 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3130 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3490 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3490 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3490 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3841 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3841 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3841 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4061 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4061 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4062 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4316 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4316 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4317 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4564 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4564 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4564 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5004 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5004 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5004 f
  A_lt_B (net)                                         11.7920              0.0000     0.5004 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5004 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5004 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5005 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5222 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5222 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5222 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5491 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5491 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5491 f
  n3 (net)                                              6.7834              0.0000     0.5491 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5491 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6426 f
  n4 (net)                                     52     169.0744              0.0000     0.6426 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6426 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6426 f
  GCDdpath0/U268/S (MUX21X1)                                      0.0574    0.0026 *   0.6452 f
  GCDdpath0/U268/Q (MUX21X1)                                      0.0347    0.0725     0.7177 r
  GCDdpath0/B_next[5] (net)                     1       2.3842              0.0000     0.7177 r
  GCDdpath0/B_reg_reg_5_/D (DFFARX1)                              0.0347    0.0000 *   0.7177 r
  data arrival time                                                                    0.7177

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0847     0.8153
  data required time                                                                   0.8153
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8153
  data arrival time                                                                   -0.7177
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0976


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_13_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U44/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U44/QN (NOR2X0)                                       0.0677    0.0528     0.3156 f
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3156 f
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0677    0.0000 *   0.3156 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0294     0.3449 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3449 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3450 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3791 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3791 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3791 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4011 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4011 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4012 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4266 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4266 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4267 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4514 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4514 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4514 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.4954 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.7920              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4954 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.4955 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5172 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5172 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5173 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5441 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5441 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5441 f
  n3 (net)                                              6.7834              0.0000     0.5441 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5441 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6376 f
  n4 (net)                                     52     169.0744              0.0000     0.6376 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6376 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6376 f
  GCDdpath0/U299/S (MUX21X1)                                      0.0574    0.0017 *   0.6393 f
  GCDdpath0/U299/Q (MUX21X1)                                      0.0398    0.0760     0.7153 r
  GCDdpath0/B_next[13] (net)                    1       4.1062              0.0000     0.7153 r
  GCDdpath0/B_reg_reg_13_/D (DFFARX1)                             0.0398    0.0000 *   0.7154 r
  data arrival time                                                                    0.7154

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0867     0.8133
  data required time                                                                   0.8133
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8133
  data arrival time                                                                   -0.7154
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0979


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U40/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0502     0.3130 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3130 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3130 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3490 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3490 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3490 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3841 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3841 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3841 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4061 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4061 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4062 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4316 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4316 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4317 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4564 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4564 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4564 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5004 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5004 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5004 f
  A_lt_B (net)                                         11.7920              0.0000     0.5004 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5004 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5004 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5005 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5222 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5222 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5222 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5491 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5491 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5491 f
  n3 (net)                                              6.7834              0.0000     0.5491 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5491 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6426 f
  n4 (net)                                     52     169.0744              0.0000     0.6426 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6426 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6426 f
  GCDdpath0/U254/S (MUX21X1)                                      0.0574    0.0014 *   0.6440 f
  GCDdpath0/U254/Q (MUX21X1)                                      0.0353    0.0730     0.7170 r
  GCDdpath0/B_next[0] (net)                     1       2.6253              0.0000     0.7170 r
  GCDdpath0/B_reg_reg_0_/D (DFFARX1)                              0.0353    0.0000 *   0.7170 r
  data arrival time                                                                    0.7170

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0850     0.8150
  data required time                                                                   0.8150
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8150
  data arrival time                                                                   -0.7170
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0980


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U44/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U44/QN (NOR2X0)                                       0.0677    0.0528     0.3156 f
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3156 f
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0677    0.0000 *   0.3156 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0294     0.3449 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3449 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3450 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3791 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3791 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3791 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4011 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4011 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4012 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4266 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4266 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4267 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4514 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4514 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4514 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.4954 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.7920              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4954 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.4955 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5172 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5172 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5173 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5441 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5441 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5441 f
  n3 (net)                                              6.7834              0.0000     0.5441 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5441 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6376 f
  n4 (net)                                     52     169.0744              0.0000     0.6376 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6376 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6376 f
  GCDdpath0/U303/S (MUX21X1)                                      0.0574    0.0007 *   0.6383 f
  GCDdpath0/U303/Q (MUX21X1)                                      0.0405    0.0765     0.7148 r
  GCDdpath0/B_next[14] (net)                    1       4.3533              0.0000     0.7148 r
  GCDdpath0/B_reg_reg_14_/D (DFFARX1)                             0.0405    0.0001 *   0.7148 r
  data arrival time                                                                    0.7148

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_14_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0870     0.8130
  data required time                                                                   0.8130
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8130
  data arrival time                                                                   -0.7148
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0981


  Startpoint: GCDdpath0/A_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_12_/Q (DFFARX1)                             0.0459    0.1955     0.1955 f
  GCDdpath0/result_bits_data[12] (net)          3       6.8933              0.0000     0.1955 f
  GCDdpath0/U84/IN2 (NOR2X1)                                      0.0459    0.0000 *   0.1955 f
  GCDdpath0/U84/QN (NOR2X1)                                       0.1071    0.0572     0.2527 r
  GCDdpath0/n260 (net)                          4      13.3526              0.0000     0.2527 r
  GCDdpath0/U95/IN1 (NOR2X2)                                      0.1071    0.0000 *   0.2527 r
  GCDdpath0/U95/QN (NOR2X2)                                       0.0673    0.0495     0.3022 f
  GCDdpath0/n287 (net)                          5      13.6094              0.0000     0.3022 f
  GCDdpath0/U37/IN1 (NAND4X0)                                     0.0673    0.0001 *   0.3023 f
  GCDdpath0/U37/QN (NAND4X0)                                      0.0793    0.0401     0.3425 r
  GCDdpath0/n37 (net)                           1       2.5849              0.0000     0.3425 r
  GCDdpath0/U26/IN1 (NOR2X0)                                      0.0793    0.0000 *   0.3425 r
  GCDdpath0/U26/QN (NOR2X0)                                       0.0505    0.0399     0.3823 f
  GCDdpath0/n25 (net)                           1       3.0538              0.0000     0.3823 f
  GCDdpath0/U4/IN1 (NAND2X1)                                      0.0505    0.0000 *   0.3823 f
  GCDdpath0/U4/QN (NAND2X1)                                       0.0554    0.0342     0.4166 r
  GCDdpath0/n3 (net)                            1       6.3940              0.0000     0.4166 r
  GCDdpath0/U3/IN2 (NOR2X2)                                       0.0554    0.0000 *   0.4166 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0388     0.4555 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4555 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4555 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.4941 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4941 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4941 r
  A_lt_B (net)                                         11.7920              0.0000     0.4941 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4941 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4941 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4941 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5171 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5171 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5171 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5414 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5414 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5414 r
  n3 (net)                                              6.7834              0.0000     0.5414 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6360 r
  n4 (net)                                     52     169.0744              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6360 r
  GCDdpath0/U286/S (MUX21X1)                                      0.0626    0.0010 *   0.6370 r
  GCDdpath0/U286/Q (MUX21X1)                                      0.0409    0.0776     0.7145 r
  GCDdpath0/B_next[10] (net)                    1       4.5015              0.0000     0.7145 r
  GCDdpath0/B_reg_reg_10_/D (DFFARX1)                             0.0409    0.0001 *   0.7146 r
  data arrival time                                                                    0.7146

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0872     0.8128
  data required time                                                                   0.8128
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8128
  data arrival time                                                                   -0.7146
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0982


  Startpoint: GCDdpath0/A_reg_reg_8_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_8_/Q (DFFARX1)                              0.0467    0.1962     0.1962 f
  GCDdpath0/result_bits_data[8] (net)           3       7.2202              0.0000     0.1962 f
  GCDdpath0/U157/IN2 (NAND2X1)                                    0.0467    0.0000 *   0.1962 f
  GCDdpath0/U157/QN (NAND2X1)                                     0.0622    0.0396     0.2358 r
  GCDdpath0/n213 (net)                          3       7.8500              0.0000     0.2358 r
  GCDdpath0/U183/INP (INVX0)                                      0.0622    0.0000 *   0.2358 r
  GCDdpath0/U183/ZN (INVX0)                                       0.0482    0.0365     0.2723 f
  GCDdpath0/n192 (net)                          2       5.1934              0.0000     0.2723 f
  GCDdpath0/U48/IN1 (NOR2X0)                                      0.0482    0.0000 *   0.2723 f
  GCDdpath0/U48/QN (NOR2X0)                                       0.0651    0.0354     0.3077 r
  GCDdpath0/n48 (net)                           1       3.5505              0.0000     0.3077 r
  GCDdpath0/U47/IN2 (NOR2X1)                                      0.0651    0.0000 *   0.3077 r
  GCDdpath0/U47/QN (NOR2X1)                                       0.0535    0.0433     0.3510 f
  GCDdpath0/n47 (net)                           1       3.8117              0.0000     0.3510 f
  GCDdpath0/U46/INP (INVX1)                                       0.0535    0.0000 *   0.3510 f
  GCDdpath0/U46/ZN (INVX1)                                        0.0320    0.0196     0.3706 r
  GCDdpath0/n46 (net)                           1       3.2868              0.0000     0.3706 r
  GCDdpath0/U19/IN1 (NAND2X1)                                     0.0320    0.0000 *   0.3706 r
  GCDdpath0/U19/QN (NAND2X1)                                      0.0482    0.0300     0.4005 f
  GCDdpath0/n19 (net)                           1       5.2087              0.0000     0.4005 f
  GCDdpath0/U7/IN2 (NAND2X1)                                      0.0482    0.0001 *   0.4006 f
  GCDdpath0/U7/QN (NAND2X1)                                       0.0550    0.0357     0.4363 r
  GCDdpath0/n6 (net)                            1       5.8121              0.0000     0.4363 r
  GCDdpath0/U6/IN2 (NAND2X2)                                      0.0550    0.0000 *   0.4363 r
  GCDdpath0/U6/QN (NAND2X2)                                       0.0332    0.0260     0.4623 f
  GCDdpath0/n5 (net)                            1       6.9756              0.0000     0.4623 f
  GCDdpath0/U2/IN1 (NOR2X2)                                       0.0332    0.0001 *   0.4624 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0316     0.4940 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4940 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4940 r
  A_lt_B (net)                                         11.7920              0.0000     0.4940 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4940 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4940 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4940 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5170 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5170 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5170 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5413 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5413 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5413 r
  n3 (net)                                              6.7834              0.0000     0.5413 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6359 r
  n4 (net)                                     52     169.0744              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6359 r
  GCDdpath0/U286/S (MUX21X1)                                      0.0626    0.0010 *   0.6369 r
  GCDdpath0/U286/Q (MUX21X1)                                      0.0409    0.0776     0.7144 r
  GCDdpath0/B_next[10] (net)                    1       4.5015              0.0000     0.7144 r
  GCDdpath0/B_reg_reg_10_/D (DFFARX1)                             0.0409    0.0001 *   0.7145 r
  data arrival time                                                                    0.7145

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_10_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0872     0.8128
  data required time                                                                   0.8128
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8128
  data arrival time                                                                   -0.7145
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0983


  Startpoint: GCDdpath0/A_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_13_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_12_/Q (DFFARX1)                             0.0459    0.1955     0.1955 f
  GCDdpath0/result_bits_data[12] (net)          3       6.8933              0.0000     0.1955 f
  GCDdpath0/U84/IN2 (NOR2X1)                                      0.0459    0.0000 *   0.1955 f
  GCDdpath0/U84/QN (NOR2X1)                                       0.1071    0.0572     0.2527 r
  GCDdpath0/n260 (net)                          4      13.3526              0.0000     0.2527 r
  GCDdpath0/U95/IN1 (NOR2X2)                                      0.1071    0.0000 *   0.2527 r
  GCDdpath0/U95/QN (NOR2X2)                                       0.0673    0.0495     0.3022 f
  GCDdpath0/n287 (net)                          5      13.6094              0.0000     0.3022 f
  GCDdpath0/U37/IN1 (NAND4X0)                                     0.0673    0.0001 *   0.3023 f
  GCDdpath0/U37/QN (NAND4X0)                                      0.0793    0.0401     0.3425 r
  GCDdpath0/n37 (net)                           1       2.5849              0.0000     0.3425 r
  GCDdpath0/U26/IN1 (NOR2X0)                                      0.0793    0.0000 *   0.3425 r
  GCDdpath0/U26/QN (NOR2X0)                                       0.0505    0.0399     0.3823 f
  GCDdpath0/n25 (net)                           1       3.0538              0.0000     0.3823 f
  GCDdpath0/U4/IN1 (NAND2X1)                                      0.0505    0.0000 *   0.3823 f
  GCDdpath0/U4/QN (NAND2X1)                                       0.0554    0.0342     0.4166 r
  GCDdpath0/n3 (net)                            1       6.3940              0.0000     0.4166 r
  GCDdpath0/U3/IN2 (NOR2X2)                                       0.0554    0.0000 *   0.4166 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0388     0.4555 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4555 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4555 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.4941 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4941 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4941 r
  A_lt_B (net)                                         11.7920              0.0000     0.4941 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4941 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4941 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4941 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5171 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5171 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5171 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5414 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5414 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5414 r
  n3 (net)                                              6.7834              0.0000     0.5414 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6360 r
  n4 (net)                                     52     169.0744              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6360 r
  GCDdpath0/U299/S (MUX21X1)                                      0.0626    0.0017 *   0.6377 r
  GCDdpath0/U299/Q (MUX21X1)                                      0.0398    0.0768     0.7145 r
  GCDdpath0/B_next[13] (net)                    1       4.1062              0.0000     0.7145 r
  GCDdpath0/B_reg_reg_13_/D (DFFARX1)                             0.0398    0.0000 *   0.7145 r
  data arrival time                                                                    0.7145

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0867     0.8133
  data required time                                                                   0.8133
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8133
  data arrival time                                                                   -0.7145
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0987


  Startpoint: GCDdpath0/A_reg_reg_8_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_13_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_8_/Q (DFFARX1)                              0.0467    0.1962     0.1962 f
  GCDdpath0/result_bits_data[8] (net)           3       7.2202              0.0000     0.1962 f
  GCDdpath0/U157/IN2 (NAND2X1)                                    0.0467    0.0000 *   0.1962 f
  GCDdpath0/U157/QN (NAND2X1)                                     0.0622    0.0396     0.2358 r
  GCDdpath0/n213 (net)                          3       7.8500              0.0000     0.2358 r
  GCDdpath0/U183/INP (INVX0)                                      0.0622    0.0000 *   0.2358 r
  GCDdpath0/U183/ZN (INVX0)                                       0.0482    0.0365     0.2723 f
  GCDdpath0/n192 (net)                          2       5.1934              0.0000     0.2723 f
  GCDdpath0/U48/IN1 (NOR2X0)                                      0.0482    0.0000 *   0.2723 f
  GCDdpath0/U48/QN (NOR2X0)                                       0.0651    0.0354     0.3077 r
  GCDdpath0/n48 (net)                           1       3.5505              0.0000     0.3077 r
  GCDdpath0/U47/IN2 (NOR2X1)                                      0.0651    0.0000 *   0.3077 r
  GCDdpath0/U47/QN (NOR2X1)                                       0.0535    0.0433     0.3510 f
  GCDdpath0/n47 (net)                           1       3.8117              0.0000     0.3510 f
  GCDdpath0/U46/INP (INVX1)                                       0.0535    0.0000 *   0.3510 f
  GCDdpath0/U46/ZN (INVX1)                                        0.0320    0.0196     0.3706 r
  GCDdpath0/n46 (net)                           1       3.2868              0.0000     0.3706 r
  GCDdpath0/U19/IN1 (NAND2X1)                                     0.0320    0.0000 *   0.3706 r
  GCDdpath0/U19/QN (NAND2X1)                                      0.0482    0.0300     0.4005 f
  GCDdpath0/n19 (net)                           1       5.2087              0.0000     0.4005 f
  GCDdpath0/U7/IN2 (NAND2X1)                                      0.0482    0.0001 *   0.4006 f
  GCDdpath0/U7/QN (NAND2X1)                                       0.0550    0.0357     0.4363 r
  GCDdpath0/n6 (net)                            1       5.8121              0.0000     0.4363 r
  GCDdpath0/U6/IN2 (NAND2X2)                                      0.0550    0.0000 *   0.4363 r
  GCDdpath0/U6/QN (NAND2X2)                                       0.0332    0.0260     0.4623 f
  GCDdpath0/n5 (net)                            1       6.9756              0.0000     0.4623 f
  GCDdpath0/U2/IN1 (NOR2X2)                                       0.0332    0.0001 *   0.4624 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0316     0.4940 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4940 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4940 r
  A_lt_B (net)                                         11.7920              0.0000     0.4940 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4940 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4940 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4940 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5170 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5170 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5170 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5413 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5413 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5413 r
  n3 (net)                                              6.7834              0.0000     0.5413 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6359 r
  n4 (net)                                     52     169.0744              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6359 r
  GCDdpath0/U299/S (MUX21X1)                                      0.0626    0.0017 *   0.6376 r
  GCDdpath0/U299/Q (MUX21X1)                                      0.0398    0.0768     0.7144 r
  GCDdpath0/B_next[13] (net)                    1       4.1062              0.0000     0.7144 r
  GCDdpath0/B_reg_reg_13_/D (DFFARX1)                             0.0398    0.0000 *   0.7145 r
  data arrival time                                                                    0.7145

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_13_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0867     0.8133
  data required time                                                                   0.8133
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8133
  data arrival time                                                                   -0.7145
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0988


  Startpoint: GCDdpath0/A_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_12_/Q (DFFARX1)                             0.0459    0.1955     0.1955 f
  GCDdpath0/result_bits_data[12] (net)          3       6.8933              0.0000     0.1955 f
  GCDdpath0/U84/IN2 (NOR2X1)                                      0.0459    0.0000 *   0.1955 f
  GCDdpath0/U84/QN (NOR2X1)                                       0.1071    0.0572     0.2527 r
  GCDdpath0/n260 (net)                          4      13.3526              0.0000     0.2527 r
  GCDdpath0/U95/IN1 (NOR2X2)                                      0.1071    0.0000 *   0.2527 r
  GCDdpath0/U95/QN (NOR2X2)                                       0.0673    0.0495     0.3022 f
  GCDdpath0/n287 (net)                          5      13.6094              0.0000     0.3022 f
  GCDdpath0/U37/IN1 (NAND4X0)                                     0.0673    0.0001 *   0.3023 f
  GCDdpath0/U37/QN (NAND4X0)                                      0.0793    0.0401     0.3425 r
  GCDdpath0/n37 (net)                           1       2.5849              0.0000     0.3425 r
  GCDdpath0/U26/IN1 (NOR2X0)                                      0.0793    0.0000 *   0.3425 r
  GCDdpath0/U26/QN (NOR2X0)                                       0.0505    0.0399     0.3823 f
  GCDdpath0/n25 (net)                           1       3.0538              0.0000     0.3823 f
  GCDdpath0/U4/IN1 (NAND2X1)                                      0.0505    0.0000 *   0.3823 f
  GCDdpath0/U4/QN (NAND2X1)                                       0.0554    0.0342     0.4166 r
  GCDdpath0/n3 (net)                            1       6.3940              0.0000     0.4166 r
  GCDdpath0/U3/IN2 (NOR2X2)                                       0.0554    0.0000 *   0.4166 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0388     0.4555 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4555 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4555 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.4941 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4941 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4941 r
  A_lt_B (net)                                         11.7920              0.0000     0.4941 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4941 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4941 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4941 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5171 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5171 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5171 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5414 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5414 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5414 r
  n3 (net)                                              6.7834              0.0000     0.5414 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6360 r
  n4 (net)                                     52     169.0744              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6360 r
  GCDdpath0/U303/S (MUX21X1)                                      0.0626    0.0007 *   0.6367 r
  GCDdpath0/U303/Q (MUX21X1)                                      0.0405    0.0773     0.7140 r
  GCDdpath0/B_next[14] (net)                    1       4.3533              0.0000     0.7140 r
  GCDdpath0/B_reg_reg_14_/D (DFFARX1)                             0.0405    0.0001 *   0.7140 r
  data arrival time                                                                    0.7140

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_14_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0870     0.8130
  data required time                                                                   0.8130
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8130
  data arrival time                                                                   -0.7140
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0989


  Startpoint: GCDdpath0/A_reg_reg_8_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_8_/Q (DFFARX1)                              0.0467    0.1962     0.1962 f
  GCDdpath0/result_bits_data[8] (net)           3       7.2202              0.0000     0.1962 f
  GCDdpath0/U157/IN2 (NAND2X1)                                    0.0467    0.0000 *   0.1962 f
  GCDdpath0/U157/QN (NAND2X1)                                     0.0622    0.0396     0.2358 r
  GCDdpath0/n213 (net)                          3       7.8500              0.0000     0.2358 r
  GCDdpath0/U183/INP (INVX0)                                      0.0622    0.0000 *   0.2358 r
  GCDdpath0/U183/ZN (INVX0)                                       0.0482    0.0365     0.2723 f
  GCDdpath0/n192 (net)                          2       5.1934              0.0000     0.2723 f
  GCDdpath0/U48/IN1 (NOR2X0)                                      0.0482    0.0000 *   0.2723 f
  GCDdpath0/U48/QN (NOR2X0)                                       0.0651    0.0354     0.3077 r
  GCDdpath0/n48 (net)                           1       3.5505              0.0000     0.3077 r
  GCDdpath0/U47/IN2 (NOR2X1)                                      0.0651    0.0000 *   0.3077 r
  GCDdpath0/U47/QN (NOR2X1)                                       0.0535    0.0433     0.3510 f
  GCDdpath0/n47 (net)                           1       3.8117              0.0000     0.3510 f
  GCDdpath0/U46/INP (INVX1)                                       0.0535    0.0000 *   0.3510 f
  GCDdpath0/U46/ZN (INVX1)                                        0.0320    0.0196     0.3706 r
  GCDdpath0/n46 (net)                           1       3.2868              0.0000     0.3706 r
  GCDdpath0/U19/IN1 (NAND2X1)                                     0.0320    0.0000 *   0.3706 r
  GCDdpath0/U19/QN (NAND2X1)                                      0.0482    0.0300     0.4005 f
  GCDdpath0/n19 (net)                           1       5.2087              0.0000     0.4005 f
  GCDdpath0/U7/IN2 (NAND2X1)                                      0.0482    0.0001 *   0.4006 f
  GCDdpath0/U7/QN (NAND2X1)                                       0.0550    0.0357     0.4363 r
  GCDdpath0/n6 (net)                            1       5.8121              0.0000     0.4363 r
  GCDdpath0/U6/IN2 (NAND2X2)                                      0.0550    0.0000 *   0.4363 r
  GCDdpath0/U6/QN (NAND2X2)                                       0.0332    0.0260     0.4623 f
  GCDdpath0/n5 (net)                            1       6.9756              0.0000     0.4623 f
  GCDdpath0/U2/IN1 (NOR2X2)                                       0.0332    0.0001 *   0.4624 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0316     0.4940 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4940 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4940 r
  A_lt_B (net)                                         11.7920              0.0000     0.4940 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4940 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4940 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4940 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5170 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5170 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5170 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5413 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5413 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5413 r
  n3 (net)                                              6.7834              0.0000     0.5413 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6359 r
  n4 (net)                                     52     169.0744              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6359 r
  GCDdpath0/U303/S (MUX21X1)                                      0.0626    0.0007 *   0.6366 r
  GCDdpath0/U303/Q (MUX21X1)                                      0.0405    0.0773     0.7139 r
  GCDdpath0/B_next[14] (net)                    1       4.3533              0.0000     0.7139 r
  GCDdpath0/B_reg_reg_14_/D (DFFARX1)                             0.0405    0.0001 *   0.7140 r
  data arrival time                                                                    0.7140

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_14_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0870     0.8130
  data required time                                                                   0.8130
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8130
  data arrival time                                                                   -0.7140
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0990


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U44/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U44/QN (NOR2X0)                                       0.0677    0.0528     0.3156 f
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3156 f
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0677    0.0000 *   0.3156 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0294     0.3449 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3449 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3450 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3791 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3791 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3791 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4011 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4011 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4012 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4266 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4266 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4267 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4514 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4514 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4514 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.4954 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.7920              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4954 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.4955 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5172 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5172 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5173 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5441 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5441 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5441 f
  n3 (net)                                              6.7834              0.0000     0.5441 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5441 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6376 f
  n4 (net)                                     52     169.0744              0.0000     0.6376 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6376 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6376 f
  GCDdpath0/U266/S (MUX21X1)                                      0.0574    0.0025 *   0.6401 f
  GCDdpath0/U266/Q (MUX21X1)                                      0.0378    0.0745     0.7146 r
  GCDdpath0/B_next[4] (net)                     1       3.3562              0.0000     0.7146 r
  GCDdpath0/B_reg_reg_4_/D (DFFARX1)                              0.0378    0.0000 *   0.7146 r
  data arrival time                                                                    0.7146

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0860     0.8140
  data required time                                                                   0.8140
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8140
  data arrival time                                                                   -0.7146
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0994


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U44/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U44/QN (NOR2X0)                                       0.0677    0.0528     0.3156 f
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3156 f
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0677    0.0000 *   0.3156 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0294     0.3449 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3449 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3450 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3791 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3791 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3791 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4011 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4011 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4012 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4266 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4266 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4267 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4514 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4514 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4514 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.4954 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.7920              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4954 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.4955 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5172 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5172 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5173 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5441 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5441 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5441 f
  n3 (net)                                              6.7834              0.0000     0.5441 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5441 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6376 f
  n4 (net)                                     52     169.0744              0.0000     0.6376 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6376 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6376 f
  GCDdpath0/U260/S (MUX21X1)                                      0.0574    0.0020 *   0.6395 f
  GCDdpath0/U260/Q (MUX21X1)                                      0.0384    0.0748     0.7143 r
  GCDdpath0/B_next[2] (net)                     1       3.4697              0.0000     0.7143 r
  GCDdpath0/B_reg_reg_2_/D (DFFARX1)                              0.0384    0.0000 *   0.7143 r
  data arrival time                                                                    0.7143

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_2_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0862     0.8138
  data required time                                                                   0.8138
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8138
  data arrival time                                                                   -0.7143
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0994


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_11_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U44/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U44/QN (NOR2X0)                                       0.0677    0.0528     0.3156 f
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3156 f
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0677    0.0000 *   0.3156 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0294     0.3449 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3449 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3450 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3791 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3791 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3791 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4011 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4011 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4012 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4266 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4266 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4267 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4514 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4514 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4514 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.4954 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.7920              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4954 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.4955 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5172 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5172 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5173 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5441 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5441 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5441 f
  n3 (net)                                              6.7834              0.0000     0.5441 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5441 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6376 f
  n4 (net)                                     52     169.0744              0.0000     0.6376 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6376 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6376 f
  GCDdpath0/U290/S (MUX21X1)                                      0.0574    0.0021 *   0.6396 f
  GCDdpath0/U290/Q (MUX21X1)                                      0.0377    0.0746     0.7142 r
  GCDdpath0/B_next[11] (net)                    1       3.3821              0.0000     0.7142 r
  GCDdpath0/B_reg_reg_11_/D (DFFARX1)                             0.0377    0.0000 *   0.7143 r
  data arrival time                                                                    0.7143

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_11_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0859     0.8141
  data required time                                                                   0.8141
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8141
  data arrival time                                                                   -0.7143
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0998


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U44/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U44/QN (NOR2X0)                                       0.0677    0.0528     0.3156 f
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3156 f
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0677    0.0000 *   0.3156 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0294     0.3449 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3449 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3450 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3791 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3791 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3791 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4011 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4011 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4012 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4266 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4266 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4267 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4514 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4514 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4514 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.4954 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.7920              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4954 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.4955 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5172 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5172 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5173 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5441 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5441 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5441 f
  n3 (net)                                              6.7834              0.0000     0.5441 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5441 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6376 f
  n4 (net)                                     52     169.0744              0.0000     0.6376 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6376 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6376 f
  GCDdpath0/U257/S (MUX21X1)                                      0.0574    0.0030 *   0.6406 f
  GCDdpath0/U257/Q (MUX21X1)                                      0.0365    0.0738     0.7144 r
  GCDdpath0/B_next[1] (net)                     1       3.0240              0.0000     0.7144 r
  GCDdpath0/B_reg_reg_1_/D (DFFARX1)                              0.0365    0.0000 *   0.7144 r
  data arrival time                                                                    0.7144

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_1_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0854     0.8146
  data required time                                                                   0.8146
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8146
  data arrival time                                                                   -0.7144
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1001


  Startpoint: GCDdpath0/A_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_12_/Q (DFFARX1)                             0.0459    0.1955     0.1955 f
  GCDdpath0/result_bits_data[12] (net)          3       6.8933              0.0000     0.1955 f
  GCDdpath0/U84/IN2 (NOR2X1)                                      0.0459    0.0000 *   0.1955 f
  GCDdpath0/U84/QN (NOR2X1)                                       0.1071    0.0572     0.2527 r
  GCDdpath0/n260 (net)                          4      13.3526              0.0000     0.2527 r
  GCDdpath0/U95/IN1 (NOR2X2)                                      0.1071    0.0000 *   0.2527 r
  GCDdpath0/U95/QN (NOR2X2)                                       0.0673    0.0495     0.3022 f
  GCDdpath0/n287 (net)                          5      13.6094              0.0000     0.3022 f
  GCDdpath0/U37/IN1 (NAND4X0)                                     0.0673    0.0001 *   0.3023 f
  GCDdpath0/U37/QN (NAND4X0)                                      0.0793    0.0401     0.3425 r
  GCDdpath0/n37 (net)                           1       2.5849              0.0000     0.3425 r
  GCDdpath0/U26/IN1 (NOR2X0)                                      0.0793    0.0000 *   0.3425 r
  GCDdpath0/U26/QN (NOR2X0)                                       0.0505    0.0399     0.3823 f
  GCDdpath0/n25 (net)                           1       3.0538              0.0000     0.3823 f
  GCDdpath0/U4/IN1 (NAND2X1)                                      0.0505    0.0000 *   0.3823 f
  GCDdpath0/U4/QN (NAND2X1)                                       0.0554    0.0342     0.4166 r
  GCDdpath0/n3 (net)                            1       6.3940              0.0000     0.4166 r
  GCDdpath0/U3/IN2 (NOR2X2)                                       0.0554    0.0000 *   0.4166 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0388     0.4555 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4555 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4555 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.4941 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4941 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4941 r
  A_lt_B (net)                                         11.7920              0.0000     0.4941 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4941 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4941 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4941 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5171 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5171 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5171 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5414 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5414 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5414 r
  n3 (net)                                              6.7834              0.0000     0.5414 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6360 r
  n4 (net)                                     52     169.0744              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6360 r
  GCDdpath0/U266/S (MUX21X1)                                      0.0626    0.0025 *   0.6385 r
  GCDdpath0/U266/Q (MUX21X1)                                      0.0378    0.0753     0.7138 r
  GCDdpath0/B_next[4] (net)                     1       3.3562              0.0000     0.7138 r
  GCDdpath0/B_reg_reg_4_/D (DFFARX1)                              0.0378    0.0000 *   0.7138 r
  data arrival time                                                                    0.7138

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0860     0.8140
  data required time                                                                   0.8140
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8140
  data arrival time                                                                   -0.7138
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1002


  Startpoint: GCDdpath0/A_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_12_/Q (DFFARX1)                             0.0459    0.1955     0.1955 f
  GCDdpath0/result_bits_data[12] (net)          3       6.8933              0.0000     0.1955 f
  GCDdpath0/U84/IN2 (NOR2X1)                                      0.0459    0.0000 *   0.1955 f
  GCDdpath0/U84/QN (NOR2X1)                                       0.1071    0.0572     0.2527 r
  GCDdpath0/n260 (net)                          4      13.3526              0.0000     0.2527 r
  GCDdpath0/U95/IN1 (NOR2X2)                                      0.1071    0.0000 *   0.2527 r
  GCDdpath0/U95/QN (NOR2X2)                                       0.0673    0.0495     0.3022 f
  GCDdpath0/n287 (net)                          5      13.6094              0.0000     0.3022 f
  GCDdpath0/U37/IN1 (NAND4X0)                                     0.0673    0.0001 *   0.3023 f
  GCDdpath0/U37/QN (NAND4X0)                                      0.0793    0.0401     0.3425 r
  GCDdpath0/n37 (net)                           1       2.5849              0.0000     0.3425 r
  GCDdpath0/U26/IN1 (NOR2X0)                                      0.0793    0.0000 *   0.3425 r
  GCDdpath0/U26/QN (NOR2X0)                                       0.0505    0.0399     0.3823 f
  GCDdpath0/n25 (net)                           1       3.0538              0.0000     0.3823 f
  GCDdpath0/U4/IN1 (NAND2X1)                                      0.0505    0.0000 *   0.3823 f
  GCDdpath0/U4/QN (NAND2X1)                                       0.0554    0.0342     0.4166 r
  GCDdpath0/n3 (net)                            1       6.3940              0.0000     0.4166 r
  GCDdpath0/U3/IN2 (NOR2X2)                                       0.0554    0.0000 *   0.4166 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0388     0.4555 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4555 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4555 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.4941 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4941 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4941 r
  A_lt_B (net)                                         11.7920              0.0000     0.4941 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4941 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4941 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4941 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5171 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5171 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5171 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5414 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5414 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5414 r
  n3 (net)                                              6.7834              0.0000     0.5414 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6360 r
  n4 (net)                                     52     169.0744              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6360 r
  GCDdpath0/U260/S (MUX21X1)                                      0.0626    0.0020 *   0.6379 r
  GCDdpath0/U260/Q (MUX21X1)                                      0.0384    0.0756     0.7135 r
  GCDdpath0/B_next[2] (net)                     1       3.4697              0.0000     0.7135 r
  GCDdpath0/B_reg_reg_2_/D (DFFARX1)                              0.0384    0.0000 *   0.7135 r
  data arrival time                                                                    0.7135

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_2_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0862     0.8138
  data required time                                                                   0.8138
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8138
  data arrival time                                                                   -0.7135
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1003


  Startpoint: GCDdpath0/A_reg_reg_8_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_4_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_8_/Q (DFFARX1)                              0.0467    0.1962     0.1962 f
  GCDdpath0/result_bits_data[8] (net)           3       7.2202              0.0000     0.1962 f
  GCDdpath0/U157/IN2 (NAND2X1)                                    0.0467    0.0000 *   0.1962 f
  GCDdpath0/U157/QN (NAND2X1)                                     0.0622    0.0396     0.2358 r
  GCDdpath0/n213 (net)                          3       7.8500              0.0000     0.2358 r
  GCDdpath0/U183/INP (INVX0)                                      0.0622    0.0000 *   0.2358 r
  GCDdpath0/U183/ZN (INVX0)                                       0.0482    0.0365     0.2723 f
  GCDdpath0/n192 (net)                          2       5.1934              0.0000     0.2723 f
  GCDdpath0/U48/IN1 (NOR2X0)                                      0.0482    0.0000 *   0.2723 f
  GCDdpath0/U48/QN (NOR2X0)                                       0.0651    0.0354     0.3077 r
  GCDdpath0/n48 (net)                           1       3.5505              0.0000     0.3077 r
  GCDdpath0/U47/IN2 (NOR2X1)                                      0.0651    0.0000 *   0.3077 r
  GCDdpath0/U47/QN (NOR2X1)                                       0.0535    0.0433     0.3510 f
  GCDdpath0/n47 (net)                           1       3.8117              0.0000     0.3510 f
  GCDdpath0/U46/INP (INVX1)                                       0.0535    0.0000 *   0.3510 f
  GCDdpath0/U46/ZN (INVX1)                                        0.0320    0.0196     0.3706 r
  GCDdpath0/n46 (net)                           1       3.2868              0.0000     0.3706 r
  GCDdpath0/U19/IN1 (NAND2X1)                                     0.0320    0.0000 *   0.3706 r
  GCDdpath0/U19/QN (NAND2X1)                                      0.0482    0.0300     0.4005 f
  GCDdpath0/n19 (net)                           1       5.2087              0.0000     0.4005 f
  GCDdpath0/U7/IN2 (NAND2X1)                                      0.0482    0.0001 *   0.4006 f
  GCDdpath0/U7/QN (NAND2X1)                                       0.0550    0.0357     0.4363 r
  GCDdpath0/n6 (net)                            1       5.8121              0.0000     0.4363 r
  GCDdpath0/U6/IN2 (NAND2X2)                                      0.0550    0.0000 *   0.4363 r
  GCDdpath0/U6/QN (NAND2X2)                                       0.0332    0.0260     0.4623 f
  GCDdpath0/n5 (net)                            1       6.9756              0.0000     0.4623 f
  GCDdpath0/U2/IN1 (NOR2X2)                                       0.0332    0.0001 *   0.4624 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0316     0.4940 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4940 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4940 r
  A_lt_B (net)                                         11.7920              0.0000     0.4940 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4940 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4940 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4940 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5170 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5170 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5170 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5413 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5413 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5413 r
  n3 (net)                                              6.7834              0.0000     0.5413 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6359 r
  n4 (net)                                     52     169.0744              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6359 r
  GCDdpath0/U266/S (MUX21X1)                                      0.0626    0.0025 *   0.6384 r
  GCDdpath0/U266/Q (MUX21X1)                                      0.0378    0.0753     0.7137 r
  GCDdpath0/B_next[4] (net)                     1       3.3562              0.0000     0.7137 r
  GCDdpath0/B_reg_reg_4_/D (DFFARX1)                              0.0378    0.0000 *   0.7137 r
  data arrival time                                                                    0.7137

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_4_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0860     0.8140
  data required time                                                                   0.8140
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8140
  data arrival time                                                                   -0.7137
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1003


  Startpoint: GCDdpath0/A_reg_reg_8_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_8_/Q (DFFARX1)                              0.0467    0.1962     0.1962 f
  GCDdpath0/result_bits_data[8] (net)           3       7.2202              0.0000     0.1962 f
  GCDdpath0/U157/IN2 (NAND2X1)                                    0.0467    0.0000 *   0.1962 f
  GCDdpath0/U157/QN (NAND2X1)                                     0.0622    0.0396     0.2358 r
  GCDdpath0/n213 (net)                          3       7.8500              0.0000     0.2358 r
  GCDdpath0/U183/INP (INVX0)                                      0.0622    0.0000 *   0.2358 r
  GCDdpath0/U183/ZN (INVX0)                                       0.0482    0.0365     0.2723 f
  GCDdpath0/n192 (net)                          2       5.1934              0.0000     0.2723 f
  GCDdpath0/U48/IN1 (NOR2X0)                                      0.0482    0.0000 *   0.2723 f
  GCDdpath0/U48/QN (NOR2X0)                                       0.0651    0.0354     0.3077 r
  GCDdpath0/n48 (net)                           1       3.5505              0.0000     0.3077 r
  GCDdpath0/U47/IN2 (NOR2X1)                                      0.0651    0.0000 *   0.3077 r
  GCDdpath0/U47/QN (NOR2X1)                                       0.0535    0.0433     0.3510 f
  GCDdpath0/n47 (net)                           1       3.8117              0.0000     0.3510 f
  GCDdpath0/U46/INP (INVX1)                                       0.0535    0.0000 *   0.3510 f
  GCDdpath0/U46/ZN (INVX1)                                        0.0320    0.0196     0.3706 r
  GCDdpath0/n46 (net)                           1       3.2868              0.0000     0.3706 r
  GCDdpath0/U19/IN1 (NAND2X1)                                     0.0320    0.0000 *   0.3706 r
  GCDdpath0/U19/QN (NAND2X1)                                      0.0482    0.0300     0.4005 f
  GCDdpath0/n19 (net)                           1       5.2087              0.0000     0.4005 f
  GCDdpath0/U7/IN2 (NAND2X1)                                      0.0482    0.0001 *   0.4006 f
  GCDdpath0/U7/QN (NAND2X1)                                       0.0550    0.0357     0.4363 r
  GCDdpath0/n6 (net)                            1       5.8121              0.0000     0.4363 r
  GCDdpath0/U6/IN2 (NAND2X2)                                      0.0550    0.0000 *   0.4363 r
  GCDdpath0/U6/QN (NAND2X2)                                       0.0332    0.0260     0.4623 f
  GCDdpath0/n5 (net)                            1       6.9756              0.0000     0.4623 f
  GCDdpath0/U2/IN1 (NOR2X2)                                       0.0332    0.0001 *   0.4624 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0316     0.4940 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4940 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4940 r
  A_lt_B (net)                                         11.7920              0.0000     0.4940 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4940 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4940 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4940 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5170 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5170 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5170 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5413 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5413 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5413 r
  n3 (net)                                              6.7834              0.0000     0.5413 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6359 r
  n4 (net)                                     52     169.0744              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6359 r
  GCDdpath0/U260/S (MUX21X1)                                      0.0626    0.0020 *   0.6379 r
  GCDdpath0/U260/Q (MUX21X1)                                      0.0384    0.0756     0.7134 r
  GCDdpath0/B_next[2] (net)                     1       3.4697              0.0000     0.7134 r
  GCDdpath0/B_reg_reg_2_/D (DFFARX1)                              0.0384    0.0000 *   0.7135 r
  data arrival time                                                                    0.7135

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_2_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0862     0.8138
  data required time                                                                   0.8138
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8138
  data arrival time                                                                   -0.7135
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1003


  Startpoint: GCDdpath0/A_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_11_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_12_/Q (DFFARX1)                             0.0459    0.1955     0.1955 f
  GCDdpath0/result_bits_data[12] (net)          3       6.8933              0.0000     0.1955 f
  GCDdpath0/U84/IN2 (NOR2X1)                                      0.0459    0.0000 *   0.1955 f
  GCDdpath0/U84/QN (NOR2X1)                                       0.1071    0.0572     0.2527 r
  GCDdpath0/n260 (net)                          4      13.3526              0.0000     0.2527 r
  GCDdpath0/U95/IN1 (NOR2X2)                                      0.1071    0.0000 *   0.2527 r
  GCDdpath0/U95/QN (NOR2X2)                                       0.0673    0.0495     0.3022 f
  GCDdpath0/n287 (net)                          5      13.6094              0.0000     0.3022 f
  GCDdpath0/U37/IN1 (NAND4X0)                                     0.0673    0.0001 *   0.3023 f
  GCDdpath0/U37/QN (NAND4X0)                                      0.0793    0.0401     0.3425 r
  GCDdpath0/n37 (net)                           1       2.5849              0.0000     0.3425 r
  GCDdpath0/U26/IN1 (NOR2X0)                                      0.0793    0.0000 *   0.3425 r
  GCDdpath0/U26/QN (NOR2X0)                                       0.0505    0.0399     0.3823 f
  GCDdpath0/n25 (net)                           1       3.0538              0.0000     0.3823 f
  GCDdpath0/U4/IN1 (NAND2X1)                                      0.0505    0.0000 *   0.3823 f
  GCDdpath0/U4/QN (NAND2X1)                                       0.0554    0.0342     0.4166 r
  GCDdpath0/n3 (net)                            1       6.3940              0.0000     0.4166 r
  GCDdpath0/U3/IN2 (NOR2X2)                                       0.0554    0.0000 *   0.4166 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0388     0.4555 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4555 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4555 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.4941 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4941 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4941 r
  A_lt_B (net)                                         11.7920              0.0000     0.4941 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4941 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4941 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4941 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5171 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5171 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5171 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5414 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5414 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5414 r
  n3 (net)                                              6.7834              0.0000     0.5414 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6360 r
  n4 (net)                                     52     169.0744              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6360 r
  GCDdpath0/U290/S (MUX21X1)                                      0.0626    0.0021 *   0.6380 r
  GCDdpath0/U290/Q (MUX21X1)                                      0.0377    0.0754     0.7134 r
  GCDdpath0/B_next[11] (net)                    1       3.3821              0.0000     0.7134 r
  GCDdpath0/B_reg_reg_11_/D (DFFARX1)                             0.0377    0.0000 *   0.7134 r
  data arrival time                                                                    0.7134

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_11_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0859     0.8141
  data required time                                                                   0.8141
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8141
  data arrival time                                                                   -0.7134
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1007


  Startpoint: GCDdpath0/A_reg_reg_8_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_11_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_8_/Q (DFFARX1)                              0.0467    0.1962     0.1962 f
  GCDdpath0/result_bits_data[8] (net)           3       7.2202              0.0000     0.1962 f
  GCDdpath0/U157/IN2 (NAND2X1)                                    0.0467    0.0000 *   0.1962 f
  GCDdpath0/U157/QN (NAND2X1)                                     0.0622    0.0396     0.2358 r
  GCDdpath0/n213 (net)                          3       7.8500              0.0000     0.2358 r
  GCDdpath0/U183/INP (INVX0)                                      0.0622    0.0000 *   0.2358 r
  GCDdpath0/U183/ZN (INVX0)                                       0.0482    0.0365     0.2723 f
  GCDdpath0/n192 (net)                          2       5.1934              0.0000     0.2723 f
  GCDdpath0/U48/IN1 (NOR2X0)                                      0.0482    0.0000 *   0.2723 f
  GCDdpath0/U48/QN (NOR2X0)                                       0.0651    0.0354     0.3077 r
  GCDdpath0/n48 (net)                           1       3.5505              0.0000     0.3077 r
  GCDdpath0/U47/IN2 (NOR2X1)                                      0.0651    0.0000 *   0.3077 r
  GCDdpath0/U47/QN (NOR2X1)                                       0.0535    0.0433     0.3510 f
  GCDdpath0/n47 (net)                           1       3.8117              0.0000     0.3510 f
  GCDdpath0/U46/INP (INVX1)                                       0.0535    0.0000 *   0.3510 f
  GCDdpath0/U46/ZN (INVX1)                                        0.0320    0.0196     0.3706 r
  GCDdpath0/n46 (net)                           1       3.2868              0.0000     0.3706 r
  GCDdpath0/U19/IN1 (NAND2X1)                                     0.0320    0.0000 *   0.3706 r
  GCDdpath0/U19/QN (NAND2X1)                                      0.0482    0.0300     0.4005 f
  GCDdpath0/n19 (net)                           1       5.2087              0.0000     0.4005 f
  GCDdpath0/U7/IN2 (NAND2X1)                                      0.0482    0.0001 *   0.4006 f
  GCDdpath0/U7/QN (NAND2X1)                                       0.0550    0.0357     0.4363 r
  GCDdpath0/n6 (net)                            1       5.8121              0.0000     0.4363 r
  GCDdpath0/U6/IN2 (NAND2X2)                                      0.0550    0.0000 *   0.4363 r
  GCDdpath0/U6/QN (NAND2X2)                                       0.0332    0.0260     0.4623 f
  GCDdpath0/n5 (net)                            1       6.9756              0.0000     0.4623 f
  GCDdpath0/U2/IN1 (NOR2X2)                                       0.0332    0.0001 *   0.4624 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0316     0.4940 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4940 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4940 r
  A_lt_B (net)                                         11.7920              0.0000     0.4940 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4940 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4940 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4940 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5170 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5170 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5170 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5413 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5413 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5413 r
  n3 (net)                                              6.7834              0.0000     0.5413 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6359 r
  n4 (net)                                     52     169.0744              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6359 r
  GCDdpath0/U290/S (MUX21X1)                                      0.0626    0.0021 *   0.6380 r
  GCDdpath0/U290/Q (MUX21X1)                                      0.0377    0.0754     0.7133 r
  GCDdpath0/B_next[11] (net)                    1       3.3821              0.0000     0.7133 r
  GCDdpath0/B_reg_reg_11_/D (DFFARX1)                             0.0377    0.0000 *   0.7134 r
  data arrival time                                                                    0.7134

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_11_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0859     0.8141
  data required time                                                                   0.8141
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8141
  data arrival time                                                                   -0.7134
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1007


  Startpoint: GCDdpath0/A_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_12_/Q (DFFARX1)                             0.0459    0.1955     0.1955 f
  GCDdpath0/result_bits_data[12] (net)          3       6.8933              0.0000     0.1955 f
  GCDdpath0/U84/IN2 (NOR2X1)                                      0.0459    0.0000 *   0.1955 f
  GCDdpath0/U84/QN (NOR2X1)                                       0.1071    0.0572     0.2527 r
  GCDdpath0/n260 (net)                          4      13.3526              0.0000     0.2527 r
  GCDdpath0/U95/IN1 (NOR2X2)                                      0.1071    0.0000 *   0.2527 r
  GCDdpath0/U95/QN (NOR2X2)                                       0.0673    0.0495     0.3022 f
  GCDdpath0/n287 (net)                          5      13.6094              0.0000     0.3022 f
  GCDdpath0/U37/IN1 (NAND4X0)                                     0.0673    0.0001 *   0.3023 f
  GCDdpath0/U37/QN (NAND4X0)                                      0.0793    0.0401     0.3425 r
  GCDdpath0/n37 (net)                           1       2.5849              0.0000     0.3425 r
  GCDdpath0/U26/IN1 (NOR2X0)                                      0.0793    0.0000 *   0.3425 r
  GCDdpath0/U26/QN (NOR2X0)                                       0.0505    0.0399     0.3823 f
  GCDdpath0/n25 (net)                           1       3.0538              0.0000     0.3823 f
  GCDdpath0/U4/IN1 (NAND2X1)                                      0.0505    0.0000 *   0.3823 f
  GCDdpath0/U4/QN (NAND2X1)                                       0.0554    0.0342     0.4166 r
  GCDdpath0/n3 (net)                            1       6.3940              0.0000     0.4166 r
  GCDdpath0/U3/IN2 (NOR2X2)                                       0.0554    0.0000 *   0.4166 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0388     0.4555 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4555 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4555 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.4941 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4941 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4941 r
  A_lt_B (net)                                         11.7920              0.0000     0.4941 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4941 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4941 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4941 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5171 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5171 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5171 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5414 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5414 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5414 r
  n3 (net)                                              6.7834              0.0000     0.5414 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6360 r
  n4 (net)                                     52     169.0744              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6360 r
  GCDdpath0/U257/S (MUX21X1)                                      0.0626    0.0030 *   0.6389 r
  GCDdpath0/U257/Q (MUX21X1)                                      0.0365    0.0746     0.7136 r
  GCDdpath0/B_next[1] (net)                     1       3.0240              0.0000     0.7136 r
  GCDdpath0/B_reg_reg_1_/D (DFFARX1)                              0.0365    0.0000 *   0.7136 r
  data arrival time                                                                    0.7136

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_1_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0854     0.8146
  data required time                                                                   0.8146
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8146
  data arrival time                                                                   -0.7136
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1010


  Startpoint: GCDdpath0/A_reg_reg_8_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_8_/Q (DFFARX1)                              0.0467    0.1962     0.1962 f
  GCDdpath0/result_bits_data[8] (net)           3       7.2202              0.0000     0.1962 f
  GCDdpath0/U157/IN2 (NAND2X1)                                    0.0467    0.0000 *   0.1962 f
  GCDdpath0/U157/QN (NAND2X1)                                     0.0622    0.0396     0.2358 r
  GCDdpath0/n213 (net)                          3       7.8500              0.0000     0.2358 r
  GCDdpath0/U183/INP (INVX0)                                      0.0622    0.0000 *   0.2358 r
  GCDdpath0/U183/ZN (INVX0)                                       0.0482    0.0365     0.2723 f
  GCDdpath0/n192 (net)                          2       5.1934              0.0000     0.2723 f
  GCDdpath0/U48/IN1 (NOR2X0)                                      0.0482    0.0000 *   0.2723 f
  GCDdpath0/U48/QN (NOR2X0)                                       0.0651    0.0354     0.3077 r
  GCDdpath0/n48 (net)                           1       3.5505              0.0000     0.3077 r
  GCDdpath0/U47/IN2 (NOR2X1)                                      0.0651    0.0000 *   0.3077 r
  GCDdpath0/U47/QN (NOR2X1)                                       0.0535    0.0433     0.3510 f
  GCDdpath0/n47 (net)                           1       3.8117              0.0000     0.3510 f
  GCDdpath0/U46/INP (INVX1)                                       0.0535    0.0000 *   0.3510 f
  GCDdpath0/U46/ZN (INVX1)                                        0.0320    0.0196     0.3706 r
  GCDdpath0/n46 (net)                           1       3.2868              0.0000     0.3706 r
  GCDdpath0/U19/IN1 (NAND2X1)                                     0.0320    0.0000 *   0.3706 r
  GCDdpath0/U19/QN (NAND2X1)                                      0.0482    0.0300     0.4005 f
  GCDdpath0/n19 (net)                           1       5.2087              0.0000     0.4005 f
  GCDdpath0/U7/IN2 (NAND2X1)                                      0.0482    0.0001 *   0.4006 f
  GCDdpath0/U7/QN (NAND2X1)                                       0.0550    0.0357     0.4363 r
  GCDdpath0/n6 (net)                            1       5.8121              0.0000     0.4363 r
  GCDdpath0/U6/IN2 (NAND2X2)                                      0.0550    0.0000 *   0.4363 r
  GCDdpath0/U6/QN (NAND2X2)                                       0.0332    0.0260     0.4623 f
  GCDdpath0/n5 (net)                            1       6.9756              0.0000     0.4623 f
  GCDdpath0/U2/IN1 (NOR2X2)                                       0.0332    0.0001 *   0.4624 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0316     0.4940 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4940 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4940 r
  A_lt_B (net)                                         11.7920              0.0000     0.4940 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4940 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4940 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4940 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5170 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5170 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5170 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5413 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5413 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5413 r
  n3 (net)                                              6.7834              0.0000     0.5413 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6359 r
  n4 (net)                                     52     169.0744              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6359 r
  GCDdpath0/U257/S (MUX21X1)                                      0.0626    0.0030 *   0.6389 r
  GCDdpath0/U257/Q (MUX21X1)                                      0.0365    0.0746     0.7135 r
  GCDdpath0/B_next[1] (net)                     1       3.0240              0.0000     0.7135 r
  GCDdpath0/B_reg_reg_1_/D (DFFARX1)                              0.0365    0.0000 *   0.7135 r
  data arrival time                                                                    0.7135

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_1_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0854     0.8146
  data required time                                                                   0.8146
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8146
  data arrival time                                                                   -0.7135
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1010


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U44/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U44/QN (NOR2X0)                                       0.0677    0.0528     0.3156 f
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3156 f
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0677    0.0000 *   0.3156 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0294     0.3449 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3449 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3450 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3791 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3791 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3791 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4011 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4011 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4012 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4266 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4266 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4267 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4514 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4514 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4514 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.4954 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.7920              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4954 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.4955 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5172 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5172 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5173 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5441 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5441 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5441 f
  n3 (net)                                              6.7834              0.0000     0.5441 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5441 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6376 f
  n4 (net)                                     52     169.0744              0.0000     0.6376 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6376 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6376 f
  GCDdpath0/U274/S (MUX21X1)                                      0.0574    0.0026 *   0.6402 f
  GCDdpath0/U274/Q (MUX21X1)                                      0.0357    0.0732     0.7134 r
  GCDdpath0/B_next[7] (net)                     1       2.7480              0.0000     0.7134 r
  GCDdpath0/B_reg_reg_7_/D (DFFARX1)                              0.0357    0.0000 *   0.7134 r
  data arrival time                                                                    0.7134

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_7_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0851     0.8149
  data required time                                                                   0.8149
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8149
  data arrival time                                                                   -0.7134
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1014


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U44/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U44/QN (NOR2X0)                                       0.0677    0.0528     0.3156 f
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3156 f
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0677    0.0000 *   0.3156 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0294     0.3449 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3449 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3450 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3791 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3791 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3791 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4011 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4011 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4012 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4266 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4266 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4267 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4514 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4514 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4514 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.4954 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.7920              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4954 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.4955 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5172 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5172 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5173 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5441 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5441 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5441 f
  n3 (net)                                              6.7834              0.0000     0.5441 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5441 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6376 f
  n4 (net)                                     52     169.0744              0.0000     0.6376 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6376 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6376 f
  GCDdpath0/U309/S (MUX21X1)                                      0.0574    0.0015 *   0.6390 f
  GCDdpath0/U309/Q (MUX21X1)                                      0.0363    0.0737     0.7127 r
  GCDdpath0/B_next[15] (net)                    1       2.9582              0.0000     0.7127 r
  GCDdpath0/B_reg_reg_15_/D (DFFARX1)                             0.0363    0.0000 *   0.7127 r
  data arrival time                                                                    0.7127

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_15_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0854     0.8146
  data required time                                                                   0.8146
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8146
  data arrival time                                                                   -0.7127
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1019


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U44/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U44/QN (NOR2X0)                                       0.0677    0.0528     0.3156 f
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3156 f
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0677    0.0000 *   0.3156 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0294     0.3449 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3449 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3450 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3791 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3791 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3791 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4011 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4011 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4012 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4266 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4266 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4267 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4514 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4514 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4514 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.4954 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.7920              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4954 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.4955 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5172 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5172 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5173 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5441 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5441 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5441 f
  n3 (net)                                              6.7834              0.0000     0.5441 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5441 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6376 f
  n4 (net)                                     52     169.0744              0.0000     0.6376 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6376 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6376 f
  GCDdpath0/U282/S (MUX21X1)                                      0.0574    0.0024 *   0.6399 f
  GCDdpath0/U282/Q (MUX21X1)                                      0.0354    0.0729     0.7128 r
  GCDdpath0/B_next[9] (net)                     1       2.6035              0.0000     0.7128 r
  GCDdpath0/B_reg_reg_9_/D (DFFARX1)                              0.0354    0.0000 *   0.7129 r
  data arrival time                                                                    0.7129

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0850     0.8150
  data required time                                                                   0.8150
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8150
  data arrival time                                                                   -0.7129
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1021


  Startpoint: GCDdpath0/A_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_12_/Q (DFFARX1)                             0.0459    0.1955     0.1955 f
  GCDdpath0/result_bits_data[12] (net)          3       6.8933              0.0000     0.1955 f
  GCDdpath0/U84/IN2 (NOR2X1)                                      0.0459    0.0000 *   0.1955 f
  GCDdpath0/U84/QN (NOR2X1)                                       0.1071    0.0572     0.2527 r
  GCDdpath0/n260 (net)                          4      13.3526              0.0000     0.2527 r
  GCDdpath0/U95/IN1 (NOR2X2)                                      0.1071    0.0000 *   0.2527 r
  GCDdpath0/U95/QN (NOR2X2)                                       0.0673    0.0495     0.3022 f
  GCDdpath0/n287 (net)                          5      13.6094              0.0000     0.3022 f
  GCDdpath0/U37/IN1 (NAND4X0)                                     0.0673    0.0001 *   0.3023 f
  GCDdpath0/U37/QN (NAND4X0)                                      0.0793    0.0401     0.3425 r
  GCDdpath0/n37 (net)                           1       2.5849              0.0000     0.3425 r
  GCDdpath0/U26/IN1 (NOR2X0)                                      0.0793    0.0000 *   0.3425 r
  GCDdpath0/U26/QN (NOR2X0)                                       0.0505    0.0399     0.3823 f
  GCDdpath0/n25 (net)                           1       3.0538              0.0000     0.3823 f
  GCDdpath0/U4/IN1 (NAND2X1)                                      0.0505    0.0000 *   0.3823 f
  GCDdpath0/U4/QN (NAND2X1)                                       0.0554    0.0342     0.4166 r
  GCDdpath0/n3 (net)                            1       6.3940              0.0000     0.4166 r
  GCDdpath0/U3/IN2 (NOR2X2)                                       0.0554    0.0000 *   0.4166 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0388     0.4555 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4555 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4555 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.4941 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4941 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4941 r
  A_lt_B (net)                                         11.7920              0.0000     0.4941 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4941 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4941 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4941 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5171 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5171 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5171 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5414 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5414 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5414 r
  n3 (net)                                              6.7834              0.0000     0.5414 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6360 r
  n4 (net)                                     52     169.0744              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6360 r
  GCDdpath0/U274/S (MUX21X1)                                      0.0626    0.0026 *   0.6386 r
  GCDdpath0/U274/Q (MUX21X1)                                      0.0357    0.0740     0.7126 r
  GCDdpath0/B_next[7] (net)                     1       2.7480              0.0000     0.7126 r
  GCDdpath0/B_reg_reg_7_/D (DFFARX1)                              0.0357    0.0000 *   0.7126 r
  data arrival time                                                                    0.7126

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_7_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0851     0.8149
  data required time                                                                   0.8149
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8149
  data arrival time                                                                   -0.7126
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1022


  Startpoint: GCDdpath0/A_reg_reg_8_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_7_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_8_/Q (DFFARX1)                              0.0467    0.1962     0.1962 f
  GCDdpath0/result_bits_data[8] (net)           3       7.2202              0.0000     0.1962 f
  GCDdpath0/U157/IN2 (NAND2X1)                                    0.0467    0.0000 *   0.1962 f
  GCDdpath0/U157/QN (NAND2X1)                                     0.0622    0.0396     0.2358 r
  GCDdpath0/n213 (net)                          3       7.8500              0.0000     0.2358 r
  GCDdpath0/U183/INP (INVX0)                                      0.0622    0.0000 *   0.2358 r
  GCDdpath0/U183/ZN (INVX0)                                       0.0482    0.0365     0.2723 f
  GCDdpath0/n192 (net)                          2       5.1934              0.0000     0.2723 f
  GCDdpath0/U48/IN1 (NOR2X0)                                      0.0482    0.0000 *   0.2723 f
  GCDdpath0/U48/QN (NOR2X0)                                       0.0651    0.0354     0.3077 r
  GCDdpath0/n48 (net)                           1       3.5505              0.0000     0.3077 r
  GCDdpath0/U47/IN2 (NOR2X1)                                      0.0651    0.0000 *   0.3077 r
  GCDdpath0/U47/QN (NOR2X1)                                       0.0535    0.0433     0.3510 f
  GCDdpath0/n47 (net)                           1       3.8117              0.0000     0.3510 f
  GCDdpath0/U46/INP (INVX1)                                       0.0535    0.0000 *   0.3510 f
  GCDdpath0/U46/ZN (INVX1)                                        0.0320    0.0196     0.3706 r
  GCDdpath0/n46 (net)                           1       3.2868              0.0000     0.3706 r
  GCDdpath0/U19/IN1 (NAND2X1)                                     0.0320    0.0000 *   0.3706 r
  GCDdpath0/U19/QN (NAND2X1)                                      0.0482    0.0300     0.4005 f
  GCDdpath0/n19 (net)                           1       5.2087              0.0000     0.4005 f
  GCDdpath0/U7/IN2 (NAND2X1)                                      0.0482    0.0001 *   0.4006 f
  GCDdpath0/U7/QN (NAND2X1)                                       0.0550    0.0357     0.4363 r
  GCDdpath0/n6 (net)                            1       5.8121              0.0000     0.4363 r
  GCDdpath0/U6/IN2 (NAND2X2)                                      0.0550    0.0000 *   0.4363 r
  GCDdpath0/U6/QN (NAND2X2)                                       0.0332    0.0260     0.4623 f
  GCDdpath0/n5 (net)                            1       6.9756              0.0000     0.4623 f
  GCDdpath0/U2/IN1 (NOR2X2)                                       0.0332    0.0001 *   0.4624 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0316     0.4940 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4940 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4940 r
  A_lt_B (net)                                         11.7920              0.0000     0.4940 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4940 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4940 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4940 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5170 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5170 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5170 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5413 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5413 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5413 r
  n3 (net)                                              6.7834              0.0000     0.5413 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6359 r
  n4 (net)                                     52     169.0744              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6359 r
  GCDdpath0/U274/S (MUX21X1)                                      0.0626    0.0026 *   0.6385 r
  GCDdpath0/U274/Q (MUX21X1)                                      0.0357    0.0740     0.7125 r
  GCDdpath0/B_next[7] (net)                     1       2.7480              0.0000     0.7125 r
  GCDdpath0/B_reg_reg_7_/D (DFFARX1)                              0.0357    0.0000 *   0.7126 r
  data arrival time                                                                    0.7126

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_7_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0851     0.8149
  data required time                                                                   0.8149
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8149
  data arrival time                                                                   -0.7126
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1023


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U44/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U44/QN (NOR2X0)                                       0.0677    0.0528     0.3156 f
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3156 f
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0677    0.0000 *   0.3156 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0294     0.3449 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3449 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3450 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3791 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3791 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3791 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4011 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4011 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4012 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4266 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4266 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4267 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4514 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4514 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4514 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.4954 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.7920              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4954 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.4955 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5172 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5172 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5173 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5441 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5441 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5441 f
  n3 (net)                                              6.7834              0.0000     0.5441 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5441 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6376 f
  n4 (net)                                     52     169.0744              0.0000     0.6376 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6376 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6376 f
  GCDdpath0/U268/S (MUX21X1)                                      0.0574    0.0026 *   0.6402 f
  GCDdpath0/U268/Q (MUX21X1)                                      0.0347    0.0725     0.7127 r
  GCDdpath0/B_next[5] (net)                     1       2.3842              0.0000     0.7127 r
  GCDdpath0/B_reg_reg_5_/D (DFFARX1)                              0.0347    0.0000 *   0.7127 r
  data arrival time                                                                    0.7127

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0847     0.8153
  data required time                                                                   0.8153
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8153
  data arrival time                                                                   -0.7127
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1026


  Startpoint: GCDdpath0/A_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_12_/Q (DFFARX1)                             0.0459    0.1955     0.1955 f
  GCDdpath0/result_bits_data[12] (net)          3       6.8933              0.0000     0.1955 f
  GCDdpath0/U84/IN2 (NOR2X1)                                      0.0459    0.0000 *   0.1955 f
  GCDdpath0/U84/QN (NOR2X1)                                       0.1071    0.0572     0.2527 r
  GCDdpath0/n260 (net)                          4      13.3526              0.0000     0.2527 r
  GCDdpath0/U95/IN1 (NOR2X2)                                      0.1071    0.0000 *   0.2527 r
  GCDdpath0/U95/QN (NOR2X2)                                       0.0673    0.0495     0.3022 f
  GCDdpath0/n287 (net)                          5      13.6094              0.0000     0.3022 f
  GCDdpath0/U37/IN1 (NAND4X0)                                     0.0673    0.0001 *   0.3023 f
  GCDdpath0/U37/QN (NAND4X0)                                      0.0793    0.0401     0.3425 r
  GCDdpath0/n37 (net)                           1       2.5849              0.0000     0.3425 r
  GCDdpath0/U26/IN1 (NOR2X0)                                      0.0793    0.0000 *   0.3425 r
  GCDdpath0/U26/QN (NOR2X0)                                       0.0505    0.0399     0.3823 f
  GCDdpath0/n25 (net)                           1       3.0538              0.0000     0.3823 f
  GCDdpath0/U4/IN1 (NAND2X1)                                      0.0505    0.0000 *   0.3823 f
  GCDdpath0/U4/QN (NAND2X1)                                       0.0554    0.0342     0.4166 r
  GCDdpath0/n3 (net)                            1       6.3940              0.0000     0.4166 r
  GCDdpath0/U3/IN2 (NOR2X2)                                       0.0554    0.0000 *   0.4166 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0388     0.4555 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4555 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4555 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.4941 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4941 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4941 r
  A_lt_B (net)                                         11.7920              0.0000     0.4941 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4941 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4941 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4941 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5171 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5171 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5171 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5414 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5414 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5414 r
  n3 (net)                                              6.7834              0.0000     0.5414 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6360 r
  n4 (net)                                     52     169.0744              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6360 r
  GCDdpath0/U309/S (MUX21X1)                                      0.0626    0.0015 *   0.6374 r
  GCDdpath0/U309/Q (MUX21X1)                                      0.0363    0.0745     0.7119 r
  GCDdpath0/B_next[15] (net)                    1       2.9582              0.0000     0.7119 r
  GCDdpath0/B_reg_reg_15_/D (DFFARX1)                             0.0363    0.0000 *   0.7119 r
  data arrival time                                                                    0.7119

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_15_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0854     0.8146
  data required time                                                                   0.8146
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8146
  data arrival time                                                                   -0.7119
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1027


  Startpoint: GCDdpath0/A_reg_reg_8_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_15_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_8_/Q (DFFARX1)                              0.0467    0.1962     0.1962 f
  GCDdpath0/result_bits_data[8] (net)           3       7.2202              0.0000     0.1962 f
  GCDdpath0/U157/IN2 (NAND2X1)                                    0.0467    0.0000 *   0.1962 f
  GCDdpath0/U157/QN (NAND2X1)                                     0.0622    0.0396     0.2358 r
  GCDdpath0/n213 (net)                          3       7.8500              0.0000     0.2358 r
  GCDdpath0/U183/INP (INVX0)                                      0.0622    0.0000 *   0.2358 r
  GCDdpath0/U183/ZN (INVX0)                                       0.0482    0.0365     0.2723 f
  GCDdpath0/n192 (net)                          2       5.1934              0.0000     0.2723 f
  GCDdpath0/U48/IN1 (NOR2X0)                                      0.0482    0.0000 *   0.2723 f
  GCDdpath0/U48/QN (NOR2X0)                                       0.0651    0.0354     0.3077 r
  GCDdpath0/n48 (net)                           1       3.5505              0.0000     0.3077 r
  GCDdpath0/U47/IN2 (NOR2X1)                                      0.0651    0.0000 *   0.3077 r
  GCDdpath0/U47/QN (NOR2X1)                                       0.0535    0.0433     0.3510 f
  GCDdpath0/n47 (net)                           1       3.8117              0.0000     0.3510 f
  GCDdpath0/U46/INP (INVX1)                                       0.0535    0.0000 *   0.3510 f
  GCDdpath0/U46/ZN (INVX1)                                        0.0320    0.0196     0.3706 r
  GCDdpath0/n46 (net)                           1       3.2868              0.0000     0.3706 r
  GCDdpath0/U19/IN1 (NAND2X1)                                     0.0320    0.0000 *   0.3706 r
  GCDdpath0/U19/QN (NAND2X1)                                      0.0482    0.0300     0.4005 f
  GCDdpath0/n19 (net)                           1       5.2087              0.0000     0.4005 f
  GCDdpath0/U7/IN2 (NAND2X1)                                      0.0482    0.0001 *   0.4006 f
  GCDdpath0/U7/QN (NAND2X1)                                       0.0550    0.0357     0.4363 r
  GCDdpath0/n6 (net)                            1       5.8121              0.0000     0.4363 r
  GCDdpath0/U6/IN2 (NAND2X2)                                      0.0550    0.0000 *   0.4363 r
  GCDdpath0/U6/QN (NAND2X2)                                       0.0332    0.0260     0.4623 f
  GCDdpath0/n5 (net)                            1       6.9756              0.0000     0.4623 f
  GCDdpath0/U2/IN1 (NOR2X2)                                       0.0332    0.0001 *   0.4624 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0316     0.4940 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4940 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4940 r
  A_lt_B (net)                                         11.7920              0.0000     0.4940 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4940 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4940 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4940 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5170 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5170 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5170 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5413 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5413 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5413 r
  n3 (net)                                              6.7834              0.0000     0.5413 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6359 r
  n4 (net)                                     52     169.0744              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6359 r
  GCDdpath0/U309/S (MUX21X1)                                      0.0626    0.0015 *   0.6374 r
  GCDdpath0/U309/Q (MUX21X1)                                      0.0363    0.0745     0.7118 r
  GCDdpath0/B_next[15] (net)                    1       2.9582              0.0000     0.7118 r
  GCDdpath0/B_reg_reg_15_/D (DFFARX1)                             0.0363    0.0000 *   0.7118 r
  data arrival time                                                                    0.7118

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_15_/CLK (DFFARX1)                                     0.0000     0.9000 r
  library setup time                                                       -0.0854     0.8146
  data required time                                                                   0.8146
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8146
  data arrival time                                                                   -0.7118
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1028


  Startpoint: GCDdpath0/A_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_12_/Q (DFFARX1)                             0.0459    0.1955     0.1955 f
  GCDdpath0/result_bits_data[12] (net)          3       6.8933              0.0000     0.1955 f
  GCDdpath0/U84/IN2 (NOR2X1)                                      0.0459    0.0000 *   0.1955 f
  GCDdpath0/U84/QN (NOR2X1)                                       0.1071    0.0572     0.2527 r
  GCDdpath0/n260 (net)                          4      13.3526              0.0000     0.2527 r
  GCDdpath0/U95/IN1 (NOR2X2)                                      0.1071    0.0000 *   0.2527 r
  GCDdpath0/U95/QN (NOR2X2)                                       0.0673    0.0495     0.3022 f
  GCDdpath0/n287 (net)                          5      13.6094              0.0000     0.3022 f
  GCDdpath0/U37/IN1 (NAND4X0)                                     0.0673    0.0001 *   0.3023 f
  GCDdpath0/U37/QN (NAND4X0)                                      0.0793    0.0401     0.3425 r
  GCDdpath0/n37 (net)                           1       2.5849              0.0000     0.3425 r
  GCDdpath0/U26/IN1 (NOR2X0)                                      0.0793    0.0000 *   0.3425 r
  GCDdpath0/U26/QN (NOR2X0)                                       0.0505    0.0399     0.3823 f
  GCDdpath0/n25 (net)                           1       3.0538              0.0000     0.3823 f
  GCDdpath0/U4/IN1 (NAND2X1)                                      0.0505    0.0000 *   0.3823 f
  GCDdpath0/U4/QN (NAND2X1)                                       0.0554    0.0342     0.4166 r
  GCDdpath0/n3 (net)                            1       6.3940              0.0000     0.4166 r
  GCDdpath0/U3/IN2 (NOR2X2)                                       0.0554    0.0000 *   0.4166 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0388     0.4555 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4555 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4555 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.4941 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4941 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4941 r
  A_lt_B (net)                                         11.7920              0.0000     0.4941 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4941 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4941 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4941 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5171 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5171 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5171 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5414 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5414 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5414 r
  n3 (net)                                              6.7834              0.0000     0.5414 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6360 r
  n4 (net)                                     52     169.0744              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6360 r
  GCDdpath0/U282/S (MUX21X1)                                      0.0626    0.0024 *   0.6383 r
  GCDdpath0/U282/Q (MUX21X1)                                      0.0354    0.0737     0.7120 r
  GCDdpath0/B_next[9] (net)                     1       2.6035              0.0000     0.7120 r
  GCDdpath0/B_reg_reg_9_/D (DFFARX1)                              0.0354    0.0000 *   0.7120 r
  data arrival time                                                                    0.7120

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0850     0.8150
  data required time                                                                   0.8150
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8150
  data arrival time                                                                   -0.7120
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1030


  Startpoint: GCDdpath0/A_reg_reg_8_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_8_/Q (DFFARX1)                              0.0467    0.1962     0.1962 f
  GCDdpath0/result_bits_data[8] (net)           3       7.2202              0.0000     0.1962 f
  GCDdpath0/U157/IN2 (NAND2X1)                                    0.0467    0.0000 *   0.1962 f
  GCDdpath0/U157/QN (NAND2X1)                                     0.0622    0.0396     0.2358 r
  GCDdpath0/n213 (net)                          3       7.8500              0.0000     0.2358 r
  GCDdpath0/U183/INP (INVX0)                                      0.0622    0.0000 *   0.2358 r
  GCDdpath0/U183/ZN (INVX0)                                       0.0482    0.0365     0.2723 f
  GCDdpath0/n192 (net)                          2       5.1934              0.0000     0.2723 f
  GCDdpath0/U48/IN1 (NOR2X0)                                      0.0482    0.0000 *   0.2723 f
  GCDdpath0/U48/QN (NOR2X0)                                       0.0651    0.0354     0.3077 r
  GCDdpath0/n48 (net)                           1       3.5505              0.0000     0.3077 r
  GCDdpath0/U47/IN2 (NOR2X1)                                      0.0651    0.0000 *   0.3077 r
  GCDdpath0/U47/QN (NOR2X1)                                       0.0535    0.0433     0.3510 f
  GCDdpath0/n47 (net)                           1       3.8117              0.0000     0.3510 f
  GCDdpath0/U46/INP (INVX1)                                       0.0535    0.0000 *   0.3510 f
  GCDdpath0/U46/ZN (INVX1)                                        0.0320    0.0196     0.3706 r
  GCDdpath0/n46 (net)                           1       3.2868              0.0000     0.3706 r
  GCDdpath0/U19/IN1 (NAND2X1)                                     0.0320    0.0000 *   0.3706 r
  GCDdpath0/U19/QN (NAND2X1)                                      0.0482    0.0300     0.4005 f
  GCDdpath0/n19 (net)                           1       5.2087              0.0000     0.4005 f
  GCDdpath0/U7/IN2 (NAND2X1)                                      0.0482    0.0001 *   0.4006 f
  GCDdpath0/U7/QN (NAND2X1)                                       0.0550    0.0357     0.4363 r
  GCDdpath0/n6 (net)                            1       5.8121              0.0000     0.4363 r
  GCDdpath0/U6/IN2 (NAND2X2)                                      0.0550    0.0000 *   0.4363 r
  GCDdpath0/U6/QN (NAND2X2)                                       0.0332    0.0260     0.4623 f
  GCDdpath0/n5 (net)                            1       6.9756              0.0000     0.4623 f
  GCDdpath0/U2/IN1 (NOR2X2)                                       0.0332    0.0001 *   0.4624 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0316     0.4940 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4940 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4940 r
  A_lt_B (net)                                         11.7920              0.0000     0.4940 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4940 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4940 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4940 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5170 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5170 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5170 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5413 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5413 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5413 r
  n3 (net)                                              6.7834              0.0000     0.5413 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6359 r
  n4 (net)                                     52     169.0744              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6359 r
  GCDdpath0/U282/S (MUX21X1)                                      0.0626    0.0024 *   0.6382 r
  GCDdpath0/U282/Q (MUX21X1)                                      0.0354    0.0737     0.7120 r
  GCDdpath0/B_next[9] (net)                     1       2.6035              0.0000     0.7120 r
  GCDdpath0/B_reg_reg_9_/D (DFFARX1)                              0.0354    0.0000 *   0.7120 r
  data arrival time                                                                    0.7120

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_9_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0850     0.8150
  data required time                                                                   0.8150
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8150
  data arrival time                                                                   -0.7120
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1030


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U44/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U44/QN (NOR2X0)                                       0.0677    0.0528     0.3156 f
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3156 f
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0677    0.0000 *   0.3156 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0294     0.3449 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3449 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3450 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3791 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3791 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3791 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4011 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4011 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4012 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4266 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4266 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4267 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4514 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4514 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4514 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.4954 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.7920              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4954 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.4955 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5172 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5172 r
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0355    0.0000 *   0.5173 r
  GCDctrl0/U9/QN (NOR2X2)                                         0.0583    0.0268     0.5441 f
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5441 f
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5441 f
  n3 (net)                                              6.7834              0.0000     0.5441 f
  U2/INP (NBUFFX16)                                               0.0583    0.0000 *   0.5441 f
  U2/Z (NBUFFX16)                                                 0.0574    0.0935     0.6376 f
  n4 (net)                                     52     169.0744              0.0000     0.6376 f
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6376 f
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6376 f
  GCDdpath0/U254/S (MUX21X1)                                      0.0574    0.0014 *   0.6390 f
  GCDdpath0/U254/Q (MUX21X1)                                      0.0353    0.0730     0.7120 r
  GCDdpath0/B_next[0] (net)                     1       2.6253              0.0000     0.7120 r
  GCDdpath0/B_reg_reg_0_/D (DFFARX1)                              0.0353    0.0000 *   0.7120 r
  data arrival time                                                                    0.7120

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0850     0.8150
  data required time                                                                   0.8150
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8150
  data arrival time                                                                   -0.7120
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1030


  Startpoint: GCDdpath0/A_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_12_/Q (DFFARX1)                             0.0459    0.1955     0.1955 f
  GCDdpath0/result_bits_data[12] (net)          3       6.8933              0.0000     0.1955 f
  GCDdpath0/U84/IN2 (NOR2X1)                                      0.0459    0.0000 *   0.1955 f
  GCDdpath0/U84/QN (NOR2X1)                                       0.1071    0.0572     0.2527 r
  GCDdpath0/n260 (net)                          4      13.3526              0.0000     0.2527 r
  GCDdpath0/U95/IN1 (NOR2X2)                                      0.1071    0.0000 *   0.2527 r
  GCDdpath0/U95/QN (NOR2X2)                                       0.0673    0.0495     0.3022 f
  GCDdpath0/n287 (net)                          5      13.6094              0.0000     0.3022 f
  GCDdpath0/U37/IN1 (NAND4X0)                                     0.0673    0.0001 *   0.3023 f
  GCDdpath0/U37/QN (NAND4X0)                                      0.0793    0.0401     0.3425 r
  GCDdpath0/n37 (net)                           1       2.5849              0.0000     0.3425 r
  GCDdpath0/U26/IN1 (NOR2X0)                                      0.0793    0.0000 *   0.3425 r
  GCDdpath0/U26/QN (NOR2X0)                                       0.0505    0.0399     0.3823 f
  GCDdpath0/n25 (net)                           1       3.0538              0.0000     0.3823 f
  GCDdpath0/U4/IN1 (NAND2X1)                                      0.0505    0.0000 *   0.3823 f
  GCDdpath0/U4/QN (NAND2X1)                                       0.0554    0.0342     0.4166 r
  GCDdpath0/n3 (net)                            1       6.3940              0.0000     0.4166 r
  GCDdpath0/U3/IN2 (NOR2X2)                                       0.0554    0.0000 *   0.4166 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0388     0.4555 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4555 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4555 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.4941 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4941 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4941 r
  A_lt_B (net)                                         11.7920              0.0000     0.4941 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4941 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4941 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4941 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5171 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5171 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5171 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5414 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5414 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5414 r
  n3 (net)                                              6.7834              0.0000     0.5414 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6360 r
  n4 (net)                                     52     169.0744              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6360 r
  GCDdpath0/U268/S (MUX21X1)                                      0.0626    0.0026 *   0.6386 r
  GCDdpath0/U268/Q (MUX21X1)                                      0.0347    0.0732     0.7118 r
  GCDdpath0/B_next[5] (net)                     1       2.3842              0.0000     0.7118 r
  GCDdpath0/B_reg_reg_5_/D (DFFARX1)                              0.0347    0.0000 *   0.7118 r
  data arrival time                                                                    0.7118

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0847     0.8153
  data required time                                                                   0.8153
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8153
  data arrival time                                                                   -0.7118
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1034


  Startpoint: GCDdpath0/A_reg_reg_8_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_5_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_8_/Q (DFFARX1)                              0.0467    0.1962     0.1962 f
  GCDdpath0/result_bits_data[8] (net)           3       7.2202              0.0000     0.1962 f
  GCDdpath0/U157/IN2 (NAND2X1)                                    0.0467    0.0000 *   0.1962 f
  GCDdpath0/U157/QN (NAND2X1)                                     0.0622    0.0396     0.2358 r
  GCDdpath0/n213 (net)                          3       7.8500              0.0000     0.2358 r
  GCDdpath0/U183/INP (INVX0)                                      0.0622    0.0000 *   0.2358 r
  GCDdpath0/U183/ZN (INVX0)                                       0.0482    0.0365     0.2723 f
  GCDdpath0/n192 (net)                          2       5.1934              0.0000     0.2723 f
  GCDdpath0/U48/IN1 (NOR2X0)                                      0.0482    0.0000 *   0.2723 f
  GCDdpath0/U48/QN (NOR2X0)                                       0.0651    0.0354     0.3077 r
  GCDdpath0/n48 (net)                           1       3.5505              0.0000     0.3077 r
  GCDdpath0/U47/IN2 (NOR2X1)                                      0.0651    0.0000 *   0.3077 r
  GCDdpath0/U47/QN (NOR2X1)                                       0.0535    0.0433     0.3510 f
  GCDdpath0/n47 (net)                           1       3.8117              0.0000     0.3510 f
  GCDdpath0/U46/INP (INVX1)                                       0.0535    0.0000 *   0.3510 f
  GCDdpath0/U46/ZN (INVX1)                                        0.0320    0.0196     0.3706 r
  GCDdpath0/n46 (net)                           1       3.2868              0.0000     0.3706 r
  GCDdpath0/U19/IN1 (NAND2X1)                                     0.0320    0.0000 *   0.3706 r
  GCDdpath0/U19/QN (NAND2X1)                                      0.0482    0.0300     0.4005 f
  GCDdpath0/n19 (net)                           1       5.2087              0.0000     0.4005 f
  GCDdpath0/U7/IN2 (NAND2X1)                                      0.0482    0.0001 *   0.4006 f
  GCDdpath0/U7/QN (NAND2X1)                                       0.0550    0.0357     0.4363 r
  GCDdpath0/n6 (net)                            1       5.8121              0.0000     0.4363 r
  GCDdpath0/U6/IN2 (NAND2X2)                                      0.0550    0.0000 *   0.4363 r
  GCDdpath0/U6/QN (NAND2X2)                                       0.0332    0.0260     0.4623 f
  GCDdpath0/n5 (net)                            1       6.9756              0.0000     0.4623 f
  GCDdpath0/U2/IN1 (NOR2X2)                                       0.0332    0.0001 *   0.4624 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0316     0.4940 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4940 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4940 r
  A_lt_B (net)                                         11.7920              0.0000     0.4940 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4940 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4940 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4940 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5170 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5170 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5170 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5413 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5413 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5413 r
  n3 (net)                                              6.7834              0.0000     0.5413 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6359 r
  n4 (net)                                     52     169.0744              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6359 r
  GCDdpath0/U268/S (MUX21X1)                                      0.0626    0.0026 *   0.6385 r
  GCDdpath0/U268/Q (MUX21X1)                                      0.0347    0.0732     0.7118 r
  GCDdpath0/B_next[5] (net)                     1       2.3842              0.0000     0.7118 r
  GCDdpath0/B_reg_reg_5_/D (DFFARX1)                              0.0347    0.0000 *   0.7118 r
  data arrival time                                                                    0.7118

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0847     0.8153
  data required time                                                                   0.8153
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8153
  data arrival time                                                                   -0.7118
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1035


  Startpoint: GCDdpath0/A_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_12_/Q (DFFARX1)                             0.0459    0.1955     0.1955 f
  GCDdpath0/result_bits_data[12] (net)          3       6.8933              0.0000     0.1955 f
  GCDdpath0/U84/IN2 (NOR2X1)                                      0.0459    0.0000 *   0.1955 f
  GCDdpath0/U84/QN (NOR2X1)                                       0.1071    0.0572     0.2527 r
  GCDdpath0/n260 (net)                          4      13.3526              0.0000     0.2527 r
  GCDdpath0/U95/IN1 (NOR2X2)                                      0.1071    0.0000 *   0.2527 r
  GCDdpath0/U95/QN (NOR2X2)                                       0.0673    0.0495     0.3022 f
  GCDdpath0/n287 (net)                          5      13.6094              0.0000     0.3022 f
  GCDdpath0/U37/IN1 (NAND4X0)                                     0.0673    0.0001 *   0.3023 f
  GCDdpath0/U37/QN (NAND4X0)                                      0.0793    0.0401     0.3425 r
  GCDdpath0/n37 (net)                           1       2.5849              0.0000     0.3425 r
  GCDdpath0/U26/IN1 (NOR2X0)                                      0.0793    0.0000 *   0.3425 r
  GCDdpath0/U26/QN (NOR2X0)                                       0.0505    0.0399     0.3823 f
  GCDdpath0/n25 (net)                           1       3.0538              0.0000     0.3823 f
  GCDdpath0/U4/IN1 (NAND2X1)                                      0.0505    0.0000 *   0.3823 f
  GCDdpath0/U4/QN (NAND2X1)                                       0.0554    0.0342     0.4166 r
  GCDdpath0/n3 (net)                            1       6.3940              0.0000     0.4166 r
  GCDdpath0/U3/IN2 (NOR2X2)                                       0.0554    0.0000 *   0.4166 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0388     0.4555 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4555 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4555 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.4941 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4941 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4941 r
  A_lt_B (net)                                         11.7920              0.0000     0.4941 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4941 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4941 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4941 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5171 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5171 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5171 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5414 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5414 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5414 r
  n3 (net)                                              6.7834              0.0000     0.5414 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6360 r
  n4 (net)                                     52     169.0744              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6360 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6360 r
  GCDdpath0/U254/S (MUX21X1)                                      0.0626    0.0014 *   0.6374 r
  GCDdpath0/U254/Q (MUX21X1)                                      0.0353    0.0738     0.7111 r
  GCDdpath0/B_next[0] (net)                     1       2.6253              0.0000     0.7111 r
  GCDdpath0/B_reg_reg_0_/D (DFFARX1)                              0.0353    0.0000 *   0.7112 r
  data arrival time                                                                    0.7112

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0850     0.8150
  data required time                                                                   0.8150
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8150
  data arrival time                                                                   -0.7112
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1039


  Startpoint: GCDdpath0/A_reg_reg_8_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/B_reg_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_8_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_8_/Q (DFFARX1)                              0.0467    0.1962     0.1962 f
  GCDdpath0/result_bits_data[8] (net)           3       7.2202              0.0000     0.1962 f
  GCDdpath0/U157/IN2 (NAND2X1)                                    0.0467    0.0000 *   0.1962 f
  GCDdpath0/U157/QN (NAND2X1)                                     0.0622    0.0396     0.2358 r
  GCDdpath0/n213 (net)                          3       7.8500              0.0000     0.2358 r
  GCDdpath0/U183/INP (INVX0)                                      0.0622    0.0000 *   0.2358 r
  GCDdpath0/U183/ZN (INVX0)                                       0.0482    0.0365     0.2723 f
  GCDdpath0/n192 (net)                          2       5.1934              0.0000     0.2723 f
  GCDdpath0/U48/IN1 (NOR2X0)                                      0.0482    0.0000 *   0.2723 f
  GCDdpath0/U48/QN (NOR2X0)                                       0.0651    0.0354     0.3077 r
  GCDdpath0/n48 (net)                           1       3.5505              0.0000     0.3077 r
  GCDdpath0/U47/IN2 (NOR2X1)                                      0.0651    0.0000 *   0.3077 r
  GCDdpath0/U47/QN (NOR2X1)                                       0.0535    0.0433     0.3510 f
  GCDdpath0/n47 (net)                           1       3.8117              0.0000     0.3510 f
  GCDdpath0/U46/INP (INVX1)                                       0.0535    0.0000 *   0.3510 f
  GCDdpath0/U46/ZN (INVX1)                                        0.0320    0.0196     0.3706 r
  GCDdpath0/n46 (net)                           1       3.2868              0.0000     0.3706 r
  GCDdpath0/U19/IN1 (NAND2X1)                                     0.0320    0.0000 *   0.3706 r
  GCDdpath0/U19/QN (NAND2X1)                                      0.0482    0.0300     0.4005 f
  GCDdpath0/n19 (net)                           1       5.2087              0.0000     0.4005 f
  GCDdpath0/U7/IN2 (NAND2X1)                                      0.0482    0.0001 *   0.4006 f
  GCDdpath0/U7/QN (NAND2X1)                                       0.0550    0.0357     0.4363 r
  GCDdpath0/n6 (net)                            1       5.8121              0.0000     0.4363 r
  GCDdpath0/U6/IN2 (NAND2X2)                                      0.0550    0.0000 *   0.4363 r
  GCDdpath0/U6/QN (NAND2X2)                                       0.0332    0.0260     0.4623 f
  GCDdpath0/n5 (net)                            1       6.9756              0.0000     0.4623 f
  GCDdpath0/U2/IN1 (NOR2X2)                                       0.0332    0.0001 *   0.4624 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0316     0.4940 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4940 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4940 r
  A_lt_B (net)                                         11.7920              0.0000     0.4940 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4940 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4940 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.4940 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5170 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5170 f
  GCDctrl0/U9/IN1 (NOR2X2)                                        0.0312    0.0000 *   0.5170 f
  GCDctrl0/U9/QN (NOR2X2)                                         0.0526    0.0243     0.5413 r
  GCDctrl0/A_mux_sel[0] (net)                   1       6.7834              0.0000     0.5413 r
  GCDctrl0/A_mux_sel[0] (gcdGCDUnitCtrl)                                    0.0000     0.5413 r
  n3 (net)                                              6.7834              0.0000     0.5413 r
  U2/INP (NBUFFX16)                                               0.0526    0.0000 *   0.5414 r
  U2/Z (NBUFFX16)                                                 0.0626    0.0945     0.6359 r
  n4 (net)                                     52     169.0744              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (gcdGCDUnitDpath_W16)                              0.0000     0.6359 r
  GCDdpath0/A_mux_sel[0] (net)                        169.0744              0.0000     0.6359 r
  GCDdpath0/U254/S (MUX21X1)                                      0.0626    0.0014 *   0.6373 r
  GCDdpath0/U254/Q (MUX21X1)                                      0.0353    0.0738     0.7111 r
  GCDdpath0/B_next[0] (net)                     1       2.6253              0.0000     0.7111 r
  GCDdpath0/B_reg_reg_0_/D (DFFARX1)                              0.0353    0.0000 *   0.7111 r
  data arrival time                                                                    0.7111

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                                      0.0000     0.9000 r
  library setup time                                                       -0.0850     0.8150
  data required time                                                                   0.8150
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8150
  data arrival time                                                                   -0.7111
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1039


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0735    0.0003 *   0.2146 f
  GCDdpath0/U159/QN (NAND2X1)                                     0.1121    0.0675     0.2820 r
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2820 r
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1121    0.0003 *   0.2824 r
  GCDdpath0/U322/Q (AND2X1)                                       0.0364    0.0663     0.3487 r
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3487 r
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0364    0.0000 *   0.3487 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0327     0.3814 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3814 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3815 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.4182 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.4182 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.4182 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4446 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4446 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4447 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4694 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4694 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4694 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5134 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5134 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5134 f
  A_lt_B (net)                                         11.7920              0.0000     0.5134 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5134 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5134 f
  GCDctrl0/U16/IN2 (OA21X1)                                       0.0566    0.0000 *   0.5134 f
  GCDctrl0/U16/Q (OA21X1)                                         0.0430    0.0821     0.5955 f
  GCDctrl0/n19 (net)                            1       5.9025              0.0000     0.5955 f
  GCDctrl0/U15/IN1 (NOR2X0)                                       0.0430    0.0001 *   0.5956 f
  GCDctrl0/U15/QN (NOR2X0)                                        0.0588    0.0330     0.6286 r
  GCDctrl0/n14 (net)                            1       3.1772              0.0000     0.6286 r
  GCDctrl0/state_reg_0_/D (DFFX1)                                 0.0588    0.0000 *   0.6286 r
  data arrival time                                                                    0.6286

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDctrl0/state_reg_0_/CLK (DFFX1)                                         0.0000     0.9000 r
  library setup time                                                       -0.0691     0.8309
  data required time                                                                   0.8309
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8309
  data arrival time                                                                   -0.6286
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2023


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0725    0.2136     0.2136 f
  GCDdpath0/B_reg[0] (net)                      3      17.2614              0.0000     0.2136 f
  GCDdpath0/U324/IN1 (NAND2X2)                                    0.0725    0.0002 *   0.2138 f
  GCDdpath0/U324/QN (NAND2X2)                                     0.0483    0.0285     0.2424 r
  GCDdpath0/n91 (net)                           2       8.6358              0.0000     0.2424 r
  GCDdpath0/U89/INP (INVX1)                                       0.0483    0.0001 *   0.2425 r
  GCDdpath0/U89/ZN (INVX1)                                        0.0344    0.0264     0.2689 f
  GCDdpath0/n80 (net)                           2       6.8627              0.0000     0.2689 f
  GCDdpath0/U43/IN1 (NAND2X1)                                     0.0344    0.0000 *   0.2689 f
  GCDdpath0/U43/QN (NAND2X1)                                      0.0502    0.0243     0.2932 r
  GCDdpath0/n43 (net)                           1       3.1645              0.0000     0.2932 r
  GCDdpath0/U42/IN1 (NAND2X1)                                     0.0502    0.0000 *   0.2932 r
  GCDdpath0/U42/QN (NAND2X1)                                      0.0457    0.0322     0.3254 f
  GCDdpath0/n42 (net)                           1       4.6977              0.0000     0.3254 f
  GCDdpath0/U41/IN2 (NAND2X1)                                     0.0457    0.0001 *   0.3254 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0296     0.3550 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3550 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3550 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3892 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3892 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3892 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4112 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4112 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4113 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4367 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4367 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4368 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4615 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4615 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4615 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5055 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5055 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5055 f
  A_lt_B (net)                                         11.7920              0.0000     0.5055 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5055 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5055 f
  GCDctrl0/U16/IN2 (OA21X1)                                       0.0566    0.0000 *   0.5055 f
  GCDctrl0/U16/Q (OA21X1)                                         0.0430    0.0821     0.5876 f
  GCDctrl0/n19 (net)                            1       5.9025              0.0000     0.5876 f
  GCDctrl0/U15/IN1 (NOR2X0)                                       0.0430    0.0001 *   0.5877 f
  GCDctrl0/U15/QN (NOR2X0)                                        0.0588    0.0330     0.6207 r
  GCDctrl0/n14 (net)                            1       3.1772              0.0000     0.6207 r
  GCDctrl0/state_reg_0_/D (DFFX1)                                 0.0588    0.0000 *   0.6207 r
  data arrival time                                                                    0.6207

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDctrl0/state_reg_0_/CLK (DFFX1)                                         0.0000     0.9000 r
  library setup time                                                       -0.0691     0.8309
  data required time                                                                   0.8309
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8309
  data arrival time                                                                   -0.6207
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2102


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0750    0.1920     0.1920 r
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.1920 r
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0750    0.0003 *   0.1923 r
  GCDdpath0/U90/QN (NOR2X1)                                       0.0714    0.0558     0.2482 f
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2482 f
  GCDdpath0/U82/INP (INVX0)                                       0.0714    0.0000 *   0.2482 f
  GCDdpath0/U82/ZN (INVX0)                                        0.0550    0.0342     0.2824 r
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2824 r
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0550    0.0000 *   0.2824 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0340     0.3164 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3164 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3164 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3524 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3524 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3524 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3875 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3875 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3875 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4096 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4096 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4096 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4351 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4351 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4351 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4598 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4598 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4598 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5038 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5038 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5038 f
  A_lt_B (net)                                         11.7920              0.0000     0.5038 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5038 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5038 f
  GCDctrl0/U16/IN2 (OA21X1)                                       0.0566    0.0000 *   0.5038 f
  GCDctrl0/U16/Q (OA21X1)                                         0.0430    0.0821     0.5859 f
  GCDctrl0/n19 (net)                            1       5.9025              0.0000     0.5859 f
  GCDctrl0/U15/IN1 (NOR2X0)                                       0.0430    0.0001 *   0.5860 f
  GCDctrl0/U15/QN (NOR2X0)                                        0.0588    0.0330     0.6190 r
  GCDctrl0/n14 (net)                            1       3.1772              0.0000     0.6190 r
  GCDctrl0/state_reg_0_/D (DFFX1)                                 0.0588    0.0000 *   0.6190 r
  data arrival time                                                                    0.6190

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDctrl0/state_reg_0_/CLK (DFFX1)                                         0.0000     0.9000 r
  library setup time                                                       -0.0691     0.8309
  data required time                                                                   0.8309
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8309
  data arrival time                                                                   -0.6190
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2119


  Startpoint: GCDdpath0/B_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_5_/Q (DFFARX1)                              0.0654    0.2091     0.2091 f
  GCDdpath0/B_reg[5] (net)                      3      14.4834              0.0000     0.2091 f
  GCDdpath0/U83/IN2 (NOR2X1)                                      0.0654    0.0003 *   0.2093 f
  GCDdpath0/U83/QN (NOR2X1)                                       0.1022    0.0555     0.2648 r
  GCDdpath0/n146 (net)                          4      11.8342              0.0000     0.2648 r
  GCDdpath0/U12/INP (INVX0)                                       0.1022    0.0001 *   0.2649 r
  GCDdpath0/U12/ZN (INVX0)                                        0.0508    0.0355     0.3004 f
  GCDdpath0/n12 (net)                           1       3.5179              0.0000     0.3004 f
  GCDdpath0/U11/IN2 (NAND2X1)                                     0.0508    0.0000 *   0.3005 f
  GCDdpath0/U11/QN (NAND2X1)                                      0.0474    0.0313     0.3318 r
  GCDdpath0/n10 (net)                           1       3.5561              0.0000     0.3318 r
  GCDdpath0/U10/IN2 (NOR2X1)                                      0.0474    0.0000 *   0.3318 r
  GCDdpath0/U10/QN (NOR2X1)                                       0.0607    0.0467     0.3785 f
  GCDdpath0/n9 (net)                            1       6.8068              0.0000     0.3785 f
  GCDdpath0/U9/IN2 (NAND2X2)                                      0.0607    0.0001 *   0.3786 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0293     0.4079 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4079 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4080 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4334 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4334 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4335 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4582 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4582 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4582 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5022 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5022 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5022 f
  A_lt_B (net)                                         11.7920              0.0000     0.5022 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5022 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5022 f
  GCDctrl0/U16/IN2 (OA21X1)                                       0.0566    0.0000 *   0.5022 f
  GCDctrl0/U16/Q (OA21X1)                                         0.0430    0.0821     0.5843 f
  GCDctrl0/n19 (net)                            1       5.9025              0.0000     0.5843 f
  GCDctrl0/U15/IN1 (NOR2X0)                                       0.0430    0.0001 *   0.5844 f
  GCDctrl0/U15/QN (NOR2X0)                                        0.0588    0.0330     0.6174 r
  GCDctrl0/n14 (net)                            1       3.1772              0.0000     0.6174 r
  GCDctrl0/state_reg_0_/D (DFFX1)                                 0.0588    0.0000 *   0.6174 r
  data arrival time                                                                    0.6174

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDctrl0/state_reg_0_/CLK (DFFX1)                                         0.0000     0.9000 r
  library setup time                                                       -0.0691     0.8309
  data required time                                                                   0.8309
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8309
  data arrival time                                                                   -0.6174
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2135


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U40/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0502     0.3130 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3130 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3130 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3490 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3490 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3490 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3841 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3841 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3841 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4061 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4061 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4062 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4316 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4316 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4317 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4564 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4564 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4564 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5004 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5004 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5004 f
  A_lt_B (net)                                         11.7920              0.0000     0.5004 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5004 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5004 f
  GCDctrl0/U16/IN2 (OA21X1)                                       0.0566    0.0000 *   0.5004 f
  GCDctrl0/U16/Q (OA21X1)                                         0.0430    0.0821     0.5825 f
  GCDctrl0/n19 (net)                            1       5.9025              0.0000     0.5825 f
  GCDctrl0/U15/IN1 (NOR2X0)                                       0.0430    0.0001 *   0.5826 f
  GCDctrl0/U15/QN (NOR2X0)                                        0.0588    0.0330     0.6156 r
  GCDctrl0/n14 (net)                            1       3.1772              0.0000     0.6156 r
  GCDctrl0/state_reg_0_/D (DFFX1)                                 0.0588    0.0000 *   0.6156 r
  data arrival time                                                                    0.6156

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDctrl0/state_reg_0_/CLK (DFFX1)                                         0.0000     0.9000 r
  library setup time                                                       -0.0691     0.8309
  data required time                                                                   0.8309
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8309
  data arrival time                                                                   -0.6156
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2153


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U44/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U44/QN (NOR2X0)                                       0.0677    0.0528     0.3156 f
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3156 f
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0677    0.0000 *   0.3156 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0294     0.3449 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3449 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3450 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3791 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3791 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3791 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4011 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4011 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4012 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4266 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4266 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4267 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4514 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4514 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4514 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.4954 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.7920              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4954 f
  GCDctrl0/U16/IN2 (OA21X1)                                       0.0566    0.0000 *   0.4954 f
  GCDctrl0/U16/Q (OA21X1)                                         0.0430    0.0821     0.5775 f
  GCDctrl0/n19 (net)                            1       5.9025              0.0000     0.5775 f
  GCDctrl0/U15/IN1 (NOR2X0)                                       0.0430    0.0001 *   0.5776 f
  GCDctrl0/U15/QN (NOR2X0)                                        0.0588    0.0330     0.6106 r
  GCDctrl0/n14 (net)                            1       3.1772              0.0000     0.6106 r
  GCDctrl0/state_reg_0_/D (DFFX1)                                 0.0588    0.0000 *   0.6106 r
  data arrival time                                                                    0.6106

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDctrl0/state_reg_0_/CLK (DFFX1)                                         0.0000     0.9000 r
  library setup time                                                       -0.0691     0.8309
  data required time                                                                   0.8309
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8309
  data arrival time                                                                   -0.6106
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2203


  Startpoint: GCDdpath0/B_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_5_/Q (DFFARX1)                              0.0654    0.2091     0.2091 f
  GCDdpath0/B_reg[5] (net)                      3      14.4834              0.0000     0.2091 f
  GCDdpath0/U83/IN2 (NOR2X1)                                      0.0654    0.0003 *   0.2093 f
  GCDdpath0/U83/QN (NOR2X1)                                       0.1022    0.0555     0.2648 r
  GCDdpath0/n146 (net)                          4      11.8342              0.0000     0.2648 r
  GCDdpath0/U33/INP (INVX0)                                       0.1022    0.0000 *   0.2649 r
  GCDdpath0/U33/ZN (INVX0)                                        0.0516    0.0362     0.3010 f
  GCDdpath0/n32 (net)                           1       3.6567              0.0000     0.3010 f
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0516    0.0000 *   0.3011 f
  GCDdpath0/U31/QN (NAND2X1)                                      0.0445    0.0278     0.3289 r
  GCDdpath0/n30 (net)                           1       3.5304              0.0000     0.3289 r
  GCDdpath0/U16/IN2 (NAND2X1)                                     0.0445    0.0000 *   0.3289 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0333     0.3621 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3621 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3623 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.3989 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.3989 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.3989 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4254 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4254 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4255 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4501 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4501 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4501 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.4942 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4942 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4942 f
  A_lt_B (net)                                         11.7920              0.0000     0.4942 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4942 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4942 f
  GCDctrl0/U16/IN2 (OA21X1)                                       0.0566    0.0000 *   0.4942 f
  GCDctrl0/U16/Q (OA21X1)                                         0.0430    0.0821     0.5762 f
  GCDctrl0/n19 (net)                            1       5.9025              0.0000     0.5762 f
  GCDctrl0/U15/IN1 (NOR2X0)                                       0.0430    0.0001 *   0.5763 f
  GCDctrl0/U15/QN (NOR2X0)                                        0.0588    0.0330     0.6093 r
  GCDctrl0/n14 (net)                            1       3.1772              0.0000     0.6093 r
  GCDctrl0/state_reg_0_/D (DFFX1)                                 0.0588    0.0000 *   0.6093 r
  data arrival time                                                                    0.6093

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDctrl0/state_reg_0_/CLK (DFFX1)                                         0.0000     0.9000 r
  library setup time                                                       -0.0691     0.8309
  data required time                                                                   0.8309
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8309
  data arrival time                                                                   -0.6093
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2216


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0674    0.0003 *   0.2107 f
  GCDdpath0/U90/QN (NOR2X1)                                       0.0824    0.0450     0.2557 r
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2557 r
  GCDdpath0/U82/INP (INVX0)                                       0.0824    0.0000 *   0.2557 r
  GCDdpath0/U82/ZN (INVX0)                                        0.0501    0.0366     0.2923 f
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2923 f
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0501    0.0000 *   0.2923 f
  GCDdpath0/U40/QN (NOR2X0)                                       0.0606    0.0316     0.3240 r
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3240 r
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0606    0.0000 *   0.3240 r
  GCDdpath0/U39/QN (NOR2X0)                                       0.0686    0.0371     0.3610 f
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3610 f
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0686    0.0000 *   0.3611 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0399     0.4009 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.4009 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.4009 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4260 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4260 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4260 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4526 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4526 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4527 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4796 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4796 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4796 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5182 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5182 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5182 r
  A_lt_B (net)                                         11.7920              0.0000     0.5182 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5182 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5182 r
  GCDctrl0/U16/IN2 (OA21X1)                                       0.0597    0.0000 *   0.5182 r
  GCDctrl0/U16/Q (OA21X1)                                         0.0475    0.0828     0.6010 r
  GCDctrl0/n19 (net)                            1       5.9025              0.0000     0.6010 r
  GCDctrl0/U15/IN1 (NOR2X0)                                       0.0475    0.0001 *   0.6011 r
  GCDctrl0/U15/QN (NOR2X0)                                        0.0487    0.0347     0.6358 f
  GCDctrl0/n14 (net)                            1       3.1772              0.0000     0.6358 f
  GCDctrl0/state_reg_0_/D (DFFX1)                                 0.0487    0.0000 *   0.6358 f
  data arrival time                                                                    0.6358

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDctrl0/state_reg_0_/CLK (DFFX1)                                         0.0000     0.9000 r
  library setup time                                                       -0.0417     0.8583
  data required time                                                                   0.8583
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8583
  data arrival time                                                                   -0.6358
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2225


  Startpoint: GCDdpath0/B_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_12_/Q (DFFARX1)                             0.0514    0.1994     0.1994 f
  GCDdpath0/B_reg[12] (net)                     2       9.0195              0.0000     0.1994 f
  GCDdpath0/U250/IN2 (NOR2X1)                                     0.0514    0.0001 *   0.1995 f
  GCDdpath0/U250/QN (NOR2X1)                                      0.0947    0.0530     0.2525 r
  GCDdpath0/n273 (net)                          4      11.4452              0.0000     0.2525 r
  GCDdpath0/U35/IN2 (NOR2X0)                                      0.0947    0.0000 *   0.2525 r
  GCDdpath0/U35/QN (NOR2X0)                                       0.0619    0.0487     0.3012 f
  GCDdpath0/n35 (net)                           1       2.6699              0.0000     0.3012 f
  GCDdpath0/U25/IN1 (NOR2X0)                                      0.0619    0.0000 *   0.3012 f
  GCDdpath0/U25/QN (NOR2X0)                                       0.0851    0.0479     0.3492 r
  GCDdpath0/n24 (net)                           1       6.1388              0.0000     0.3492 r
  GCDdpath0/U24/IN1 (NAND2X1)                                     0.0851    0.0001 *   0.3493 r
  GCDdpath0/U24/QN (NAND2X1)                                      0.0479    0.0325     0.3818 f
  GCDdpath0/n23 (net)                           1       3.0149              0.0000     0.3818 f
  GCDdpath0/U18/IN1 (NAND2X1)                                     0.0479    0.0000 *   0.3818 f
  GCDdpath0/U18/QN (NAND2X1)                                      0.0487    0.0286     0.4104 r
  GCDdpath0/n18 (net)                           1       4.1332              0.0000     0.4104 r
  GCDdpath0/U8/INP (INVX1)                                        0.0487    0.0000 *   0.4104 r
  GCDdpath0/U8/ZN (INVX1)                                         0.0321    0.0246     0.4350 f
  GCDdpath0/n7 (net)                            1       5.8516              0.0000     0.4350 f
  GCDdpath0/U6/IN1 (NAND2X2)                                      0.0321    0.0000 *   0.4350 f
  GCDdpath0/U6/QN (NAND2X2)                                       0.0428    0.0210     0.4560 r
  GCDdpath0/n5 (net)                            1       6.9756              0.0000     0.4560 r
  GCDdpath0/U2/IN1 (NOR2X2)                                       0.0428    0.0001 *   0.4560 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0350     0.4910 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4910 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4910 f
  A_lt_B (net)                                         11.7920              0.0000     0.4910 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4910 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4910 f
  GCDctrl0/U16/IN2 (OA21X1)                                       0.0566    0.0000 *   0.4911 f
  GCDctrl0/U16/Q (OA21X1)                                         0.0430    0.0821     0.5731 f
  GCDctrl0/n19 (net)                            1       5.9025              0.0000     0.5731 f
  GCDctrl0/U15/IN1 (NOR2X0)                                       0.0430    0.0001 *   0.5732 f
  GCDctrl0/U15/QN (NOR2X0)                                        0.0588    0.0330     0.6062 r
  GCDctrl0/n14 (net)                            1       3.1772              0.0000     0.6062 r
  GCDctrl0/state_reg_0_/D (DFFX1)                                 0.0588    0.0000 *   0.6062 r
  data arrival time                                                                    0.6062

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDctrl0/state_reg_0_/CLK (DFFX1)                                         0.0000     0.9000 r
  library setup time                                                       -0.0691     0.8309
  data required time                                                                   0.8309
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8309
  data arrival time                                                                   -0.6062
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2247


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U98/IN2 (NOR2X2)                                      0.0735    0.0004 *   0.2147 f
  GCDdpath0/U98/QN (NOR2X2)                                       0.0716    0.0426     0.2573 r
  GCDdpath0/n184 (net)                          4      13.1386              0.0000     0.2573 r
  GCDdpath0/U13/INP (INVX1)                                       0.0716    0.0000 *   0.2573 r
  GCDdpath0/U13/ZN (INVX1)                                        0.0447    0.0329     0.2902 f
  GCDdpath0/n13 (net)                           2       8.5720              0.0000     0.2902 f
  GCDdpath0/U11/IN1 (NAND2X1)                                     0.0447    0.0001 *   0.2904 f
  GCDdpath0/U11/QN (NAND2X1)                                      0.0474    0.0268     0.3171 r
  GCDdpath0/n10 (net)                           1       3.5561              0.0000     0.3171 r
  GCDdpath0/U10/IN2 (NOR2X1)                                      0.0474    0.0000 *   0.3171 r
  GCDdpath0/U10/QN (NOR2X1)                                       0.0607    0.0467     0.3638 f
  GCDdpath0/n9 (net)                            1       6.8068              0.0000     0.3638 f
  GCDdpath0/U9/IN2 (NAND2X2)                                      0.0607    0.0001 *   0.3639 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0293     0.3933 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.3933 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.3933 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4187 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4187 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4188 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4435 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4435 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4435 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.4875 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4875 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4875 f
  A_lt_B (net)                                         11.7920              0.0000     0.4875 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4875 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4875 f
  GCDctrl0/U16/IN2 (OA21X1)                                       0.0566    0.0000 *   0.4875 f
  GCDctrl0/U16/Q (OA21X1)                                         0.0430    0.0821     0.5696 f
  GCDctrl0/n19 (net)                            1       5.9025              0.0000     0.5696 f
  GCDctrl0/U15/IN1 (NOR2X0)                                       0.0430    0.0001 *   0.5697 f
  GCDctrl0/U15/QN (NOR2X0)                                        0.0588    0.0330     0.6027 r
  GCDctrl0/n14 (net)                            1       3.1772              0.0000     0.6027 r
  GCDctrl0/state_reg_0_/D (DFFX1)                                 0.0588    0.0000 *   0.6027 r
  data arrival time                                                                    0.6027

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDctrl0/state_reg_0_/CLK (DFFX1)                                         0.0000     0.9000 r
  library setup time                                                       -0.0691     0.8309
  data required time                                                                   0.8309
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8309
  data arrival time                                                                   -0.6027
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2282


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U159/IN2 (NAND2X1)                                    0.0735    0.0003 *   0.2146 f
  GCDdpath0/U159/QN (NAND2X1)                                     0.1121    0.0675     0.2820 r
  GCDdpath0/n178 (net)                          6      19.1022              0.0000     0.2820 r
  GCDdpath0/U322/IN2 (AND2X1)                                     0.1121    0.0003 *   0.2824 r
  GCDdpath0/U322/Q (AND2X1)                                       0.0364    0.0663     0.3487 r
  GCDdpath0/n27 (net)                           1       3.6578              0.0000     0.3487 r
  GCDdpath0/U16/IN1 (NAND2X1)                                     0.0364    0.0000 *   0.3487 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0327     0.3814 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3814 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3815 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.4182 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.4182 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.4182 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4446 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4446 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4447 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4694 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4694 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4694 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5134 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5134 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5134 f
  A_lt_B (net)                                         11.7920              0.0000     0.5134 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5134 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5134 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5135 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5352 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5352 r
  GCDctrl0/U24/IN1 (NAND3X0)                                      0.0355    0.0000 *   0.5352 r
  GCDctrl0/U24/QN (NAND3X0)                                       0.0597    0.0363     0.5715 f
  GCDctrl0/n12 (net)                            1       5.4950              0.0000     0.5715 f
  GCDctrl0/U6/IN1 (NAND2X1)                                       0.0597    0.0001 *   0.5716 f
  GCDctrl0/U6/QN (NAND2X1)                                        0.0566    0.0307     0.6024 r
  GCDctrl0/n13 (net)                            1       4.1905              0.0000     0.6024 r
  GCDctrl0/state_reg_1_/D (DFFX1)                                 0.0566    0.0000 *   0.6024 r
  data arrival time                                                                    0.6024

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDctrl0/state_reg_1_/CLK (DFFX1)                                         0.0000     0.9000 r
  library setup time                                                       -0.0686     0.8314
  data required time                                                                   0.8314
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8314
  data arrival time                                                                   -0.6024
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2290


  Startpoint: GCDdpath0/B_reg_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_0_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_0_/Q (DFFARX1)                              0.0725    0.2136     0.2136 f
  GCDdpath0/B_reg[0] (net)                      3      17.2614              0.0000     0.2136 f
  GCDdpath0/U324/IN1 (NAND2X2)                                    0.0725    0.0002 *   0.2138 f
  GCDdpath0/U324/QN (NAND2X2)                                     0.0483    0.0285     0.2424 r
  GCDdpath0/n91 (net)                           2       8.6358              0.0000     0.2424 r
  GCDdpath0/U89/INP (INVX1)                                       0.0483    0.0001 *   0.2425 r
  GCDdpath0/U89/ZN (INVX1)                                        0.0344    0.0264     0.2689 f
  GCDdpath0/n80 (net)                           2       6.8627              0.0000     0.2689 f
  GCDdpath0/U43/IN1 (NAND2X1)                                     0.0344    0.0000 *   0.2689 f
  GCDdpath0/U43/QN (NAND2X1)                                      0.0502    0.0243     0.2932 r
  GCDdpath0/n43 (net)                           1       3.1645              0.0000     0.2932 r
  GCDdpath0/U42/IN1 (NAND2X1)                                     0.0502    0.0000 *   0.2932 r
  GCDdpath0/U42/QN (NAND2X1)                                      0.0457    0.0322     0.3254 f
  GCDdpath0/n42 (net)                           1       4.6977              0.0000     0.3254 f
  GCDdpath0/U41/IN2 (NAND2X1)                                     0.0457    0.0001 *   0.3254 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0296     0.3550 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3550 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3550 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3892 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3892 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3892 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4112 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4112 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4113 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4367 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4367 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4368 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4615 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4615 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4615 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5055 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5055 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5055 f
  A_lt_B (net)                                         11.7920              0.0000     0.5055 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5055 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5055 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5055 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5273 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5273 r
  GCDctrl0/U24/IN1 (NAND3X0)                                      0.0355    0.0000 *   0.5273 r
  GCDctrl0/U24/QN (NAND3X0)                                       0.0597    0.0363     0.5636 f
  GCDctrl0/n12 (net)                            1       5.4950              0.0000     0.5636 f
  GCDctrl0/U6/IN1 (NAND2X1)                                       0.0597    0.0001 *   0.5637 f
  GCDctrl0/U6/QN (NAND2X1)                                        0.0566    0.0307     0.5945 r
  GCDctrl0/n13 (net)                            1       4.1905              0.0000     0.5945 r
  GCDctrl0/state_reg_1_/D (DFFX1)                                 0.0566    0.0000 *   0.5945 r
  data arrival time                                                                    0.5945

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDctrl0/state_reg_1_/CLK (DFFX1)                                         0.0000     0.9000 r
  library setup time                                                       -0.0686     0.8314
  data required time                                                                   0.8314
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8314
  data arrival time                                                                   -0.5945
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2369


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0750    0.1920     0.1920 r
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.1920 r
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0750    0.0003 *   0.1923 r
  GCDdpath0/U90/QN (NOR2X1)                                       0.0714    0.0558     0.2482 f
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2482 f
  GCDdpath0/U82/INP (INVX0)                                       0.0714    0.0000 *   0.2482 f
  GCDdpath0/U82/ZN (INVX0)                                        0.0550    0.0342     0.2824 r
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2824 r
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0550    0.0000 *   0.2824 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0340     0.3164 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3164 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3164 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3524 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3524 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3524 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3875 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3875 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3875 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4096 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4096 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4096 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4351 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4351 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4351 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4598 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4598 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4598 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5038 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5038 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5038 f
  A_lt_B (net)                                         11.7920              0.0000     0.5038 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5038 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5038 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5039 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5256 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5256 r
  GCDctrl0/U24/IN1 (NAND3X0)                                      0.0355    0.0000 *   0.5256 r
  GCDctrl0/U24/QN (NAND3X0)                                       0.0597    0.0363     0.5620 f
  GCDctrl0/n12 (net)                            1       5.4950              0.0000     0.5620 f
  GCDctrl0/U6/IN1 (NAND2X1)                                       0.0597    0.0001 *   0.5620 f
  GCDctrl0/U6/QN (NAND2X1)                                        0.0566    0.0307     0.5928 r
  GCDctrl0/n13 (net)                            1       4.1905              0.0000     0.5928 r
  GCDctrl0/state_reg_1_/D (DFFX1)                                 0.0566    0.0000 *   0.5928 r
  data arrival time                                                                    0.5928

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDctrl0/state_reg_1_/CLK (DFFX1)                                         0.0000     0.9000 r
  library setup time                                                       -0.0686     0.8314
  data required time                                                                   0.8314
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8314
  data arrival time                                                                   -0.5928
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2385


  Startpoint: GCDdpath0/B_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_5_/Q (DFFARX1)                              0.0654    0.2091     0.2091 f
  GCDdpath0/B_reg[5] (net)                      3      14.4834              0.0000     0.2091 f
  GCDdpath0/U83/IN2 (NOR2X1)                                      0.0654    0.0003 *   0.2093 f
  GCDdpath0/U83/QN (NOR2X1)                                       0.1022    0.0555     0.2648 r
  GCDdpath0/n146 (net)                          4      11.8342              0.0000     0.2648 r
  GCDdpath0/U12/INP (INVX0)                                       0.1022    0.0001 *   0.2649 r
  GCDdpath0/U12/ZN (INVX0)                                        0.0508    0.0355     0.3004 f
  GCDdpath0/n12 (net)                           1       3.5179              0.0000     0.3004 f
  GCDdpath0/U11/IN2 (NAND2X1)                                     0.0508    0.0000 *   0.3005 f
  GCDdpath0/U11/QN (NAND2X1)                                      0.0474    0.0313     0.3318 r
  GCDdpath0/n10 (net)                           1       3.5561              0.0000     0.3318 r
  GCDdpath0/U10/IN2 (NOR2X1)                                      0.0474    0.0000 *   0.3318 r
  GCDdpath0/U10/QN (NOR2X1)                                       0.0607    0.0467     0.3785 f
  GCDdpath0/n9 (net)                            1       6.8068              0.0000     0.3785 f
  GCDdpath0/U9/IN2 (NAND2X2)                                      0.0607    0.0001 *   0.3786 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0293     0.4079 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4079 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4080 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4334 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4334 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4335 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4582 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4582 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4582 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5022 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5022 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5022 f
  A_lt_B (net)                                         11.7920              0.0000     0.5022 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5022 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5022 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5022 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5240 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5240 r
  GCDctrl0/U24/IN1 (NAND3X0)                                      0.0355    0.0000 *   0.5240 r
  GCDctrl0/U24/QN (NAND3X0)                                       0.0597    0.0363     0.5603 f
  GCDctrl0/n12 (net)                            1       5.4950              0.0000     0.5603 f
  GCDctrl0/U6/IN1 (NAND2X1)                                       0.0597    0.0001 *   0.5604 f
  GCDctrl0/U6/QN (NAND2X1)                                        0.0566    0.0307     0.5912 r
  GCDctrl0/n13 (net)                            1       4.1905              0.0000     0.5912 r
  GCDctrl0/state_reg_1_/D (DFFX1)                                 0.0566    0.0000 *   0.5912 r
  data arrival time                                                                    0.5912

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDctrl0/state_reg_1_/CLK (DFFX1)                                         0.0000     0.9000 r
  library setup time                                                       -0.0686     0.8314
  data required time                                                                   0.8314
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8314
  data arrival time                                                                   -0.5912
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2402


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U40/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U40/QN (NOR2X0)                                       0.0643    0.0502     0.3130 f
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3130 f
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0643    0.0000 *   0.3130 f
  GCDdpath0/U39/QN (NOR2X0)                                       0.0643    0.0360     0.3490 r
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3490 r
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0643    0.0000 *   0.3490 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0351     0.3841 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3841 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3841 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4061 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4061 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4062 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4316 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4316 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4317 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4564 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4564 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4564 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.5004 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5004 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5004 f
  A_lt_B (net)                                         11.7920              0.0000     0.5004 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5004 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5004 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.5005 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5222 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5222 r
  GCDctrl0/U24/IN1 (NAND3X0)                                      0.0355    0.0000 *   0.5222 r
  GCDctrl0/U24/QN (NAND3X0)                                       0.0597    0.0363     0.5585 f
  GCDctrl0/n12 (net)                            1       5.4950              0.0000     0.5585 f
  GCDctrl0/U6/IN1 (NAND2X1)                                       0.0597    0.0001 *   0.5586 f
  GCDctrl0/U6/QN (NAND2X1)                                        0.0566    0.0307     0.5894 r
  GCDctrl0/n13 (net)                            1       4.1905              0.0000     0.5894 r
  GCDctrl0/state_reg_1_/D (DFFX1)                                 0.0566    0.0000 *   0.5894 r
  data arrival time                                                                    0.5894

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDctrl0/state_reg_1_/CLK (DFFX1)                                         0.0000     0.9000 r
  library setup time                                                       -0.0686     0.8314
  data required time                                                                   0.8314
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8314
  data arrival time                                                                   -0.5894
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2420


  Startpoint: GCDdpath0/A_reg_reg_2_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/A_reg_reg_2_/Q (DFFARX1)                              0.0674    0.2104     0.2104 f
  GCDdpath0/result_bits_data[2] (net)           4      15.2583              0.0000     0.2104 f
  GCDdpath0/U90/IN2 (NOR2X1)                                      0.0674    0.0003 *   0.2107 f
  GCDdpath0/U90/QN (NOR2X1)                                       0.0824    0.0450     0.2557 r
  GCDdpath0/n113 (net)                          3       7.7268              0.0000     0.2557 r
  GCDdpath0/U82/INP (INVX0)                                       0.0824    0.0000 *   0.2557 r
  GCDdpath0/U82/ZN (INVX0)                                        0.0501    0.0366     0.2923 f
  GCDdpath0/n102 (net)                          2       4.4139              0.0000     0.2923 f
  GCDdpath0/U40/IN1 (NOR2X0)                                      0.0501    0.0000 *   0.2923 f
  GCDdpath0/U40/QN (NOR2X0)                                       0.0606    0.0316     0.3240 r
  GCDdpath0/n40 (net)                           1       2.5732              0.0000     0.3240 r
  GCDdpath0/U39/IN1 (NOR2X0)                                      0.0606    0.0000 *   0.3240 r
  GCDdpath0/U39/QN (NOR2X0)                                       0.0686    0.0371     0.3610 f
  GCDdpath0/n39 (net)                           1       3.0587              0.0000     0.3610 f
  GCDdpath0/U14/IN2 (NAND2X1)                                     0.0686    0.0000 *   0.3611 f
  GCDdpath0/U14/QN (NAND2X1)                                      0.0608    0.0399     0.4009 r
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.4009 r
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0608    0.0000 *   0.4009 r
  GCDdpath0/U9/QN (NAND2X2)                                       0.0363    0.0250     0.4260 f
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4260 f
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0363    0.0000 *   0.4260 f
  GCDdpath0/U5/QN (NAND2X2)                                       0.0391    0.0266     0.4526 r
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4526 r
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0391    0.0001 *   0.4527 r
  GCDdpath0/U3/QN (NOR2X2)                                        0.0480    0.0269     0.4796 f
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4796 f
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0480    0.0000 *   0.4796 f
  GCDdpath0/U2/QN (NOR2X2)                                        0.0597    0.0386     0.5182 r
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.5182 r
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.5182 r
  A_lt_B (net)                                         11.7920              0.0000     0.5182 r
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.5182 r
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.5182 r
  GCDctrl0/U5/INP (INVX2)                                         0.0597    0.0000 *   0.5182 r
  GCDctrl0/U5/ZN (INVX2)                                          0.0312    0.0230     0.5412 f
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5412 f
  GCDctrl0/U24/IN1 (NAND3X0)                                      0.0312    0.0000 *   0.5412 f
  GCDctrl0/U24/QN (NAND3X0)                                       0.0769    0.0358     0.5770 r
  GCDctrl0/n12 (net)                            1       5.4950              0.0000     0.5770 r
  GCDctrl0/U6/IN1 (NAND2X1)                                       0.0769    0.0001 *   0.5771 r
  GCDctrl0/U6/QN (NAND2X1)                                        0.0504    0.0349     0.6120 f
  GCDctrl0/n13 (net)                            1       4.1905              0.0000     0.6120 f
  GCDctrl0/state_reg_1_/D (DFFX1)                                 0.0504    0.0000 *   0.6120 f
  data arrival time                                                                    0.6120

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDctrl0/state_reg_1_/CLK (DFFX1)                                         0.0000     0.9000 r
  library setup time                                                       -0.0419     0.8581
  data required time                                                                   0.8581
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8581
  data arrival time                                                                   -0.6120
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2461


  Startpoint: GCDdpath0/B_reg_reg_3_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_3_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_3_/Q (DFFARX1)                              0.0575    0.2036     0.2036 f
  GCDdpath0/B_reg[3] (net)                      2      11.3955              0.0000     0.2036 f
  GCDdpath0/U87/IN2 (NOR2X1)                                      0.0575    0.0002 *   0.2039 f
  GCDdpath0/U87/QN (NOR2X1)                                       0.1050    0.0588     0.2626 r
  GCDdpath0/n118 (net)                          4      13.4402              0.0000     0.2626 r
  GCDdpath0/U44/IN2 (NOR2X0)                                      0.1050    0.0002 *   0.2628 r
  GCDdpath0/U44/QN (NOR2X0)                                       0.0677    0.0528     0.3156 f
  GCDdpath0/n44 (net)                           1       3.1886              0.0000     0.3156 f
  GCDdpath0/U41/IN1 (NAND2X1)                                     0.0677    0.0000 *   0.3156 f
  GCDdpath0/U41/QN (NAND2X1)                                      0.0463    0.0294     0.3449 r
  GCDdpath0/n41 (net)                           1       3.2034              0.0000     0.3449 r
  GCDdpath0/U14/IN1 (NAND2X1)                                     0.0463    0.0000 *   0.3450 r
  GCDdpath0/U14/QN (NAND2X1)                                      0.0490    0.0341     0.3791 f
  GCDdpath0/n14 (net)                           1       5.8216              0.0000     0.3791 f
  GCDdpath0/U9/IN1 (NAND2X2)                                      0.0490    0.0000 *   0.3791 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0221     0.4011 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.4011 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.4012 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4266 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4266 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4267 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4514 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4514 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4514 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.4954 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4954 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4954 f
  A_lt_B (net)                                         11.7920              0.0000     0.4954 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4954 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4954 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.4955 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5172 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5172 r
  GCDctrl0/U24/IN1 (NAND3X0)                                      0.0355    0.0000 *   0.5172 r
  GCDctrl0/U24/QN (NAND3X0)                                       0.0597    0.0363     0.5535 f
  GCDctrl0/n12 (net)                            1       5.4950              0.0000     0.5535 f
  GCDctrl0/U6/IN1 (NAND2X1)                                       0.0597    0.0001 *   0.5536 f
  GCDctrl0/U6/QN (NAND2X1)                                        0.0566    0.0307     0.5844 r
  GCDctrl0/n13 (net)                            1       4.1905              0.0000     0.5844 r
  GCDctrl0/state_reg_1_/D (DFFX1)                                 0.0566    0.0000 *   0.5844 r
  data arrival time                                                                    0.5844

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDctrl0/state_reg_1_/CLK (DFFX1)                                         0.0000     0.9000 r
  library setup time                                                       -0.0686     0.8314
  data required time                                                                   0.8314
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8314
  data arrival time                                                                   -0.5844
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2470


  Startpoint: GCDdpath0/B_reg_reg_5_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_5_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_5_/Q (DFFARX1)                              0.0654    0.2091     0.2091 f
  GCDdpath0/B_reg[5] (net)                      3      14.4834              0.0000     0.2091 f
  GCDdpath0/U83/IN2 (NOR2X1)                                      0.0654    0.0003 *   0.2093 f
  GCDdpath0/U83/QN (NOR2X1)                                       0.1022    0.0555     0.2648 r
  GCDdpath0/n146 (net)                          4      11.8342              0.0000     0.2648 r
  GCDdpath0/U33/INP (INVX0)                                       0.1022    0.0000 *   0.2649 r
  GCDdpath0/U33/ZN (INVX0)                                        0.0516    0.0362     0.3010 f
  GCDdpath0/n32 (net)                           1       3.6567              0.0000     0.3010 f
  GCDdpath0/U31/IN1 (NAND2X1)                                     0.0516    0.0000 *   0.3011 f
  GCDdpath0/U31/QN (NAND2X1)                                      0.0445    0.0278     0.3289 r
  GCDdpath0/n30 (net)                           1       3.5304              0.0000     0.3289 r
  GCDdpath0/U16/IN2 (NAND2X1)                                     0.0445    0.0000 *   0.3289 r
  GCDdpath0/U16/QN (NAND2X1)                                      0.0475    0.0333     0.3621 f
  GCDdpath0/n16 (net)                           1       6.0647              0.0000     0.3621 f
  GCDdpath0/U15/IN2 (NAND2X1)                                     0.0475    0.0001 *   0.3623 f
  GCDdpath0/U15/QN (NAND2X1)                                      0.0568    0.0366     0.3989 r
  GCDdpath0/n15 (net)                           1       6.3445              0.0000     0.3989 r
  GCDdpath0/U5/IN1 (NAND2X2)                                      0.0568    0.0000 *   0.3989 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0264     0.4254 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4254 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4255 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4501 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4501 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4501 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.4942 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4942 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4942 f
  A_lt_B (net)                                         11.7920              0.0000     0.4942 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4942 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4942 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.4942 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5160 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5160 r
  GCDctrl0/U24/IN1 (NAND3X0)                                      0.0355    0.0000 *   0.5160 r
  GCDctrl0/U24/QN (NAND3X0)                                       0.0597    0.0363     0.5523 f
  GCDctrl0/n12 (net)                            1       5.4950              0.0000     0.5523 f
  GCDctrl0/U6/IN1 (NAND2X1)                                       0.0597    0.0001 *   0.5524 f
  GCDctrl0/U6/QN (NAND2X1)                                        0.0566    0.0307     0.5831 r
  GCDctrl0/n13 (net)                            1       4.1905              0.0000     0.5831 r
  GCDctrl0/state_reg_1_/D (DFFX1)                                 0.0566    0.0000 *   0.5832 r
  data arrival time                                                                    0.5832

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDctrl0/state_reg_1_/CLK (DFFX1)                                         0.0000     0.9000 r
  library setup time                                                       -0.0686     0.8314
  data required time                                                                   0.8314
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8314
  data arrival time                                                                   -0.5832
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2482


  Startpoint: GCDdpath0/B_reg_reg_12_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_12_/CLK (DFFARX1)                           0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_12_/Q (DFFARX1)                             0.0514    0.1994     0.1994 f
  GCDdpath0/B_reg[12] (net)                     2       9.0195              0.0000     0.1994 f
  GCDdpath0/U250/IN2 (NOR2X1)                                     0.0514    0.0001 *   0.1995 f
  GCDdpath0/U250/QN (NOR2X1)                                      0.0947    0.0530     0.2525 r
  GCDdpath0/n273 (net)                          4      11.4452              0.0000     0.2525 r
  GCDdpath0/U35/IN2 (NOR2X0)                                      0.0947    0.0000 *   0.2525 r
  GCDdpath0/U35/QN (NOR2X0)                                       0.0619    0.0487     0.3012 f
  GCDdpath0/n35 (net)                           1       2.6699              0.0000     0.3012 f
  GCDdpath0/U25/IN1 (NOR2X0)                                      0.0619    0.0000 *   0.3012 f
  GCDdpath0/U25/QN (NOR2X0)                                       0.0851    0.0479     0.3492 r
  GCDdpath0/n24 (net)                           1       6.1388              0.0000     0.3492 r
  GCDdpath0/U24/IN1 (NAND2X1)                                     0.0851    0.0001 *   0.3493 r
  GCDdpath0/U24/QN (NAND2X1)                                      0.0479    0.0325     0.3818 f
  GCDdpath0/n23 (net)                           1       3.0149              0.0000     0.3818 f
  GCDdpath0/U18/IN1 (NAND2X1)                                     0.0479    0.0000 *   0.3818 f
  GCDdpath0/U18/QN (NAND2X1)                                      0.0487    0.0286     0.4104 r
  GCDdpath0/n18 (net)                           1       4.1332              0.0000     0.4104 r
  GCDdpath0/U8/INP (INVX1)                                        0.0487    0.0000 *   0.4104 r
  GCDdpath0/U8/ZN (INVX1)                                         0.0321    0.0246     0.4350 f
  GCDdpath0/n7 (net)                            1       5.8516              0.0000     0.4350 f
  GCDdpath0/U6/IN1 (NAND2X2)                                      0.0321    0.0000 *   0.4350 f
  GCDdpath0/U6/QN (NAND2X2)                                       0.0428    0.0210     0.4560 r
  GCDdpath0/n5 (net)                            1       6.9756              0.0000     0.4560 r
  GCDdpath0/U2/IN1 (NOR2X2)                                       0.0428    0.0001 *   0.4560 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0350     0.4910 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4910 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4910 f
  A_lt_B (net)                                         11.7920              0.0000     0.4910 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4910 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4910 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.4911 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5129 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5129 r
  GCDctrl0/U24/IN1 (NAND3X0)                                      0.0355    0.0000 *   0.5129 r
  GCDctrl0/U24/QN (NAND3X0)                                       0.0597    0.0363     0.5492 f
  GCDctrl0/n12 (net)                            1       5.4950              0.0000     0.5492 f
  GCDctrl0/U6/IN1 (NAND2X1)                                       0.0597    0.0001 *   0.5493 f
  GCDctrl0/U6/QN (NAND2X1)                                        0.0566    0.0307     0.5800 r
  GCDctrl0/n13 (net)                            1       4.1905              0.0000     0.5800 r
  GCDctrl0/state_reg_1_/D (DFFX1)                                 0.0566    0.0000 *   0.5801 r
  data arrival time                                                                    0.5801

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDctrl0/state_reg_1_/CLK (DFFX1)                                         0.0000     0.9000 r
  library setup time                                                       -0.0686     0.8314
  data required time                                                                   0.8314
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8314
  data arrival time                                                                   -0.5801
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2513


  Startpoint: GCDdpath0/B_reg_reg_6_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDctrl0/state_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                            0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  GCDdpath0/B_reg_reg_6_/CLK (DFFARX1)                            0.0000    0.0000     0.0000 r
  GCDdpath0/B_reg_reg_6_/Q (DFFARX1)                              0.0735    0.2142     0.2142 f
  GCDdpath0/B_reg[6] (net)                      3      17.6455              0.0000     0.2142 f
  GCDdpath0/U98/IN2 (NOR2X2)                                      0.0735    0.0004 *   0.2147 f
  GCDdpath0/U98/QN (NOR2X2)                                       0.0716    0.0426     0.2573 r
  GCDdpath0/n184 (net)                          4      13.1386              0.0000     0.2573 r
  GCDdpath0/U13/INP (INVX1)                                       0.0716    0.0000 *   0.2573 r
  GCDdpath0/U13/ZN (INVX1)                                        0.0447    0.0329     0.2902 f
  GCDdpath0/n13 (net)                           2       8.5720              0.0000     0.2902 f
  GCDdpath0/U11/IN1 (NAND2X1)                                     0.0447    0.0001 *   0.2904 f
  GCDdpath0/U11/QN (NAND2X1)                                      0.0474    0.0268     0.3171 r
  GCDdpath0/n10 (net)                           1       3.5561              0.0000     0.3171 r
  GCDdpath0/U10/IN2 (NOR2X1)                                      0.0474    0.0000 *   0.3171 r
  GCDdpath0/U10/QN (NOR2X1)                                       0.0607    0.0467     0.3638 f
  GCDdpath0/n9 (net)                            1       6.8068              0.0000     0.3638 f
  GCDdpath0/U9/IN2 (NAND2X2)                                      0.0607    0.0001 *   0.3639 f
  GCDdpath0/U9/QN (NAND2X2)                                       0.0430    0.0293     0.3933 r
  GCDdpath0/n8 (net)                            1       5.9524              0.0000     0.3933 r
  GCDdpath0/U5/IN2 (NAND2X2)                                      0.0430    0.0000 *   0.3933 r
  GCDdpath0/U5/QN (NAND2X2)                                       0.0382    0.0255     0.4187 f
  GCDdpath0/n4 (net)                            1       7.3872              0.0000     0.4187 f
  GCDdpath0/U3/IN1 (NOR2X2)                                       0.0382    0.0001 *   0.4188 f
  GCDdpath0/U3/QN (NOR2X2)                                        0.0469    0.0247     0.4435 r
  GCDdpath0/n2 (net)                            1       6.3788              0.0000     0.4435 r
  GCDdpath0/U2/IN2 (NOR2X2)                                       0.0469    0.0000 *   0.4435 r
  GCDdpath0/U2/QN (NOR2X2)                                        0.0566    0.0440     0.4875 f
  GCDdpath0/A_lt_B (net)                        3      11.7920              0.0000     0.4875 f
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                    0.0000     0.4875 f
  A_lt_B (net)                                         11.7920              0.0000     0.4875 f
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                          0.0000     0.4875 f
  GCDctrl0/A_lt_B (net)                                11.7920              0.0000     0.4875 f
  GCDctrl0/U5/INP (INVX2)                                         0.0566    0.0000 *   0.4876 f
  GCDctrl0/U5/ZN (INVX2)                                          0.0355    0.0218     0.5093 r
  GCDctrl0/n9 (net)                             2       8.4970              0.0000     0.5093 r
  GCDctrl0/U24/IN1 (NAND3X0)                                      0.0355    0.0000 *   0.5093 r
  GCDctrl0/U24/QN (NAND3X0)                                       0.0597    0.0363     0.5456 f
  GCDctrl0/n12 (net)                            1       5.4950              0.0000     0.5456 f
  GCDctrl0/U6/IN1 (NAND2X1)                                       0.0597    0.0001 *   0.5457 f
  GCDctrl0/U6/QN (NAND2X1)                                        0.0566    0.0307     0.5765 r
  GCDctrl0/n13 (net)                            1       4.1905              0.0000     0.5765 r
  GCDctrl0/state_reg_1_/D (DFFX1)                                 0.0566    0.0000 *   0.5765 r
  data arrival time                                                                    0.5765

  clock ideal_clock1 (rise edge)                                            0.9000     0.9000
  clock network delay (ideal)                                               0.0000     0.9000
  GCDctrl0/state_reg_1_/CLK (DFFX1)                                         0.0000     0.9000 r
  library setup time                                                       -0.0686     0.8314
  data required time                                                                   0.8314
  ----------------------------------------------------------------------------------------------
  data required time                                                                   0.8314
  data arrival time                                                                   -0.5765
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2549


1
