# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Signal Generator.srcs/sources_1/new/testDDS.vhd" \
"../../../../Signal Generator.srcs/sim_1/new/squareDDStb.vhd" \

# Do not sort compile order
nosort
