{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1426949369892 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426949369894 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 21 22:49:29 2015 " "Processing started: Sat Mar 21 22:49:29 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426949369894 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1426949369894 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fsac -c fsac " "Command: quartus_map --read_settings_files=on --write_settings_files=off fsac -c fsac" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1426949369895 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1426949370100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface/reg_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file interface/reg_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_interface " "Found entity 1: reg_interface" {  } { { "interface/reg_interface.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/interface/reg_interface.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426949370189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426949370189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface/crc8.v 1 1 " "Found 1 design units, including 1 entities, in source file interface/crc8.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc8 " "Found entity 1: crc8" {  } { { "interface/crc8.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/interface/crc8.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426949370191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426949370191 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spi_slave.v(123) " "Verilog HDL information at spi_slave.v(123): always construct contains both blocking and non-blocking assignments" {  } { { "interface/spi_slave.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/interface/spi_slave.v" 123 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1426949370192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface/spi_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file interface/spi_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "interface/spi_slave.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/interface/spi_slave.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426949370192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426949370192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/fsac.v 1 1 " "Found 1 design units, including 1 entities, in source file top/fsac.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsac " "Found entity 1: fsac" {  } { { "top/fsac.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/top/fsac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426949370194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426949370194 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fsac " "Elaborating entity \"fsac\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1426949370261 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "filter_switch fsac.v(20) " "Output port \"filter_switch\" at fsac.v(20) has no driver" {  } { { "top/fsac.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/top/fsac.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1426949370265 "|fsac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:spi_interface " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:spi_interface\"" {  } { { "top/fsac.v" "spi_interface" { Text "/home/jun/prj/frequencySampleAndContrl/src/top/fsac.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426949370282 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sck_fallingedge spi_slave.v(73) " "Verilog HDL or VHDL warning at spi_slave.v(73): object \"sck_fallingedge\" assigned a value but never read" {  } { { "interface/spi_slave.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/interface/spi_slave.v" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1426949370283 "|fsac|spi_slave:spi_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spi_mosi_data spi_slave.v(77) " "Verilog HDL or VHDL warning at spi_slave.v(77): object \"spi_mosi_data\" assigned a value but never read" {  } { { "interface/spi_slave.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/interface/spi_slave.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1426949370283 "|fsac|spi_slave:spi_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc8 crc8:get_crc " "Elaborating entity \"crc8\" for hierarchy \"crc8:get_crc\"" {  } { { "top/fsac.v" "get_crc" { Text "/home/jun/prj/frequencySampleAndContrl/src/top/fsac.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426949370294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_interface reg_interface:reg_if " "Elaborating entity \"reg_interface\" for hierarchy \"reg_interface:reg_if\"" {  } { { "top/fsac.v" "reg_if" { Text "/home/jun/prj/frequencySampleAndContrl/src/top/fsac.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426949370295 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "filter_switch\[0\] GND " "Pin \"filter_switch\[0\]\" is stuck at GND" {  } { { "top/fsac.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/top/fsac.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426949370577 "|fsac|filter_switch[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_switch\[1\] GND " "Pin \"filter_switch\[1\]\" is stuck at GND" {  } { { "top/fsac.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/top/fsac.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426949370577 "|fsac|filter_switch[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_switch\[2\] GND " "Pin \"filter_switch\[2\]\" is stuck at GND" {  } { { "top/fsac.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/top/fsac.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426949370577 "|fsac|filter_switch[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_switch\[3\] GND " "Pin \"filter_switch\[3\]\" is stuck at GND" {  } { { "top/fsac.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/top/fsac.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426949370577 "|fsac|filter_switch[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_switch\[4\] GND " "Pin \"filter_switch\[4\]\" is stuck at GND" {  } { { "top/fsac.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/top/fsac.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426949370577 "|fsac|filter_switch[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_switch\[5\] GND " "Pin \"filter_switch\[5\]\" is stuck at GND" {  } { { "top/fsac.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/top/fsac.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426949370577 "|fsac|filter_switch[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_switch\[6\] GND " "Pin \"filter_switch\[6\]\" is stuck at GND" {  } { { "top/fsac.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/top/fsac.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426949370577 "|fsac|filter_switch[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_switch\[7\] GND " "Pin \"filter_switch\[7\]\" is stuck at GND" {  } { { "top/fsac.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/top/fsac.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426949370577 "|fsac|filter_switch[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1426949370577 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "83 " "Implemented 83 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1426949370628 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1426949370628 ""} { "Info" "ICUT_CUT_TM_LCELLS" "69 " "Implemented 69 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1426949370628 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1426949370628 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jun/prj/frequencySampleAndContrl/src/output_files/fsac.map.smsg " "Generated suppressed messages file /home/jun/prj/frequencySampleAndContrl/src/output_files/fsac.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1426949370722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "728 " "Peak virtual memory: 728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426949370734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 21 22:49:30 2015 " "Processing ended: Sat Mar 21 22:49:30 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426949370734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426949370734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426949370734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426949370734 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1426949373966 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426949373967 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 21 22:49:32 2015 " "Processing started: Sat Mar 21 22:49:32 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426949373967 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1426949373967 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fsac -c fsac " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fsac -c fsac" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1426949373968 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1426949374000 ""}
{ "Info" "0" "" "Project  = fsac" {  } {  } 0 0 "Project  = fsac" 0 0 "Fitter" 0 0 1426949374001 ""}
{ "Info" "0" "" "Revision = fsac" {  } {  } 0 0 "Revision = fsac" 0 0 "Fitter" 0 0 1426949374001 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1426949374046 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "fsac EPM240T100C3 " "Automatically selected device EPM240T100C3 for design fsac" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1426949374129 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1426949374211 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C3 " "Device EPM570T100C3 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1426949374310 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1426949374310 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 14 " "No exact pin location assignment(s) for 14 pins of 14 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spi_miso " "Pin spi_miso not assigned to an exact location on the device" {  } { { "/home/jun/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jun/altera/13.1/quartus/linux64/pin_planner.ppl" { spi_miso } } } { "top/fsac.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/top/fsac.v" 18 -1 0 } } { "/home/jun/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/jun/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { spi_miso } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jun/prj/frequencySampleAndContrl/src/" { { 0 { 0 ""} 0 219 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1426949374322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_switch\[0\] " "Pin filter_switch\[0\] not assigned to an exact location on the device" {  } { { "/home/jun/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jun/altera/13.1/quartus/linux64/pin_planner.ppl" { filter_switch[0] } } } { "top/fsac.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/top/fsac.v" 20 -1 0 } } { "/home/jun/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/jun/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { filter_switch[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jun/prj/frequencySampleAndContrl/src/" { { 0 { 0 ""} 0 182 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1426949374322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_switch\[1\] " "Pin filter_switch\[1\] not assigned to an exact location on the device" {  } { { "/home/jun/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jun/altera/13.1/quartus/linux64/pin_planner.ppl" { filter_switch[1] } } } { "top/fsac.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/top/fsac.v" 20 -1 0 } } { "/home/jun/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/jun/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { filter_switch[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jun/prj/frequencySampleAndContrl/src/" { { 0 { 0 ""} 0 183 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1426949374322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_switch\[2\] " "Pin filter_switch\[2\] not assigned to an exact location on the device" {  } { { "/home/jun/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jun/altera/13.1/quartus/linux64/pin_planner.ppl" { filter_switch[2] } } } { "top/fsac.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/top/fsac.v" 20 -1 0 } } { "/home/jun/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/jun/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { filter_switch[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jun/prj/frequencySampleAndContrl/src/" { { 0 { 0 ""} 0 184 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1426949374322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_switch\[3\] " "Pin filter_switch\[3\] not assigned to an exact location on the device" {  } { { "/home/jun/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jun/altera/13.1/quartus/linux64/pin_planner.ppl" { filter_switch[3] } } } { "top/fsac.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/top/fsac.v" 20 -1 0 } } { "/home/jun/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/jun/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { filter_switch[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jun/prj/frequencySampleAndContrl/src/" { { 0 { 0 ""} 0 185 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1426949374322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_switch\[4\] " "Pin filter_switch\[4\] not assigned to an exact location on the device" {  } { { "/home/jun/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jun/altera/13.1/quartus/linux64/pin_planner.ppl" { filter_switch[4] } } } { "top/fsac.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/top/fsac.v" 20 -1 0 } } { "/home/jun/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/jun/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { filter_switch[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jun/prj/frequencySampleAndContrl/src/" { { 0 { 0 ""} 0 186 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1426949374322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_switch\[5\] " "Pin filter_switch\[5\] not assigned to an exact location on the device" {  } { { "/home/jun/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jun/altera/13.1/quartus/linux64/pin_planner.ppl" { filter_switch[5] } } } { "top/fsac.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/top/fsac.v" 20 -1 0 } } { "/home/jun/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/jun/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { filter_switch[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jun/prj/frequencySampleAndContrl/src/" { { 0 { 0 ""} 0 187 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1426949374322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_switch\[6\] " "Pin filter_switch\[6\] not assigned to an exact location on the device" {  } { { "/home/jun/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jun/altera/13.1/quartus/linux64/pin_planner.ppl" { filter_switch[6] } } } { "top/fsac.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/top/fsac.v" 20 -1 0 } } { "/home/jun/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/jun/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { filter_switch[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jun/prj/frequencySampleAndContrl/src/" { { 0 { 0 ""} 0 188 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1426949374322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_switch\[7\] " "Pin filter_switch\[7\] not assigned to an exact location on the device" {  } { { "/home/jun/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jun/altera/13.1/quartus/linux64/pin_planner.ppl" { filter_switch[7] } } } { "top/fsac.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/top/fsac.v" 20 -1 0 } } { "/home/jun/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/jun/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { filter_switch[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jun/prj/frequencySampleAndContrl/src/" { { 0 { 0 ""} 0 189 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1426949374322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sys_clk_25m " "Pin sys_clk_25m not assigned to an exact location on the device" {  } { { "/home/jun/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jun/altera/13.1/quartus/linux64/pin_planner.ppl" { sys_clk_25m } } } { "top/fsac.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/top/fsac.v" 13 -1 0 } } { "/home/jun/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/jun/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sys_clk_25m } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jun/prj/frequencySampleAndContrl/src/" { { 0 { 0 ""} 0 214 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1426949374322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sys_rstn " "Pin sys_rstn not assigned to an exact location on the device" {  } { { "/home/jun/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jun/altera/13.1/quartus/linux64/pin_planner.ppl" { sys_rstn } } } { "top/fsac.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/top/fsac.v" 14 -1 0 } } { "/home/jun/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/jun/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sys_rstn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jun/prj/frequencySampleAndContrl/src/" { { 0 { 0 ""} 0 215 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1426949374322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spi_clk " "Pin spi_clk not assigned to an exact location on the device" {  } { { "/home/jun/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jun/altera/13.1/quartus/linux64/pin_planner.ppl" { spi_clk } } } { "top/fsac.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/top/fsac.v" 15 -1 0 } } { "/home/jun/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/jun/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { spi_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jun/prj/frequencySampleAndContrl/src/" { { 0 { 0 ""} 0 216 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1426949374322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spi_cs_n " "Pin spi_cs_n not assigned to an exact location on the device" {  } { { "/home/jun/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jun/altera/13.1/quartus/linux64/pin_planner.ppl" { spi_cs_n } } } { "top/fsac.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/top/fsac.v" 17 -1 0 } } { "/home/jun/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/jun/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { spi_cs_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jun/prj/frequencySampleAndContrl/src/" { { 0 { 0 ""} 0 217 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1426949374322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spi_mosi " "Pin spi_mosi not assigned to an exact location on the device" {  } { { "/home/jun/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jun/altera/13.1/quartus/linux64/pin_planner.ppl" { spi_mosi } } } { "top/fsac.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/top/fsac.v" 16 -1 0 } } { "/home/jun/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/jun/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { spi_mosi } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jun/prj/frequencySampleAndContrl/src/" { { 0 { 0 ""} 0 218 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1426949374322 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1426949374322 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fsac.sdc " "Synopsys Design Constraints File file not found: 'fsac.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1426949374383 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1426949374385 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1426949374390 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1426949374390 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1426949374390 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1426949374390 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000  sys_clk_25m " "   1.000  sys_clk_25m" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1426949374390 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1426949374390 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1426949374395 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1426949374396 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1426949374401 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "sys_clk_25m Global clock in PIN 14 " "Automatically promoted signal \"sys_clk_25m\" to use Global clock in PIN 14" {  } { { "top/fsac.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/top/fsac.v" 13 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1426949374407 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1426949374408 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1426949374412 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1426949374425 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1426949374445 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1426949374445 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1426949374445 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1426949374446 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "13 unused 3.3V 4 9 0 " "Number of I/O pins in group: 13 (unused VREF, 3.3V VCCIO, 4 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1426949374447 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1426949374447 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1426949374447 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 37 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1426949374448 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 42 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1426949374448 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1426949374448 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1426949374448 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1426949374459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1426949374544 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1426949374612 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1426949374623 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1426949374978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1426949374979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1426949375009 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/home/jun/prj/frequencySampleAndContrl/src/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1426949375125 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1426949375125 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1426949375195 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1426949375196 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1426949375196 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1426949375206 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1426949375217 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1426949375230 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jun/prj/frequencySampleAndContrl/src/output_files/fsac.fit.smsg " "Generated suppressed messages file /home/jun/prj/frequencySampleAndContrl/src/output_files/fsac.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1426949375277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "839 " "Peak virtual memory: 839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426949375294 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 21 22:49:35 2015 " "Processing ended: Sat Mar 21 22:49:35 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426949375294 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426949375294 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426949375294 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1426949375294 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1426949378389 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426949378391 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 21 22:49:38 2015 " "Processing started: Sat Mar 21 22:49:38 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426949378391 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1426949378391 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fsac -c fsac " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fsac -c fsac" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1426949378392 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1426949378633 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1426949378638 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "666 " "Peak virtual memory: 666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426949378794 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 21 22:49:38 2015 " "Processing ended: Sat Mar 21 22:49:38 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426949378794 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426949378794 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426949378794 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1426949378794 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1426949379379 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1426949382067 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426949382068 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 21 22:49:41 2015 " "Processing started: Sat Mar 21 22:49:41 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426949382068 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1426949382068 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fsac -c fsac " "Command: quartus_sta fsac -c fsac" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1426949382069 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1426949382105 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1426949382254 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1426949382356 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1426949382488 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fsac.sdc " "Synopsys Design Constraints File file not found: 'fsac.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1426949382522 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1426949382523 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sys_clk_25m sys_clk_25m " "create_clock -period 1.000 -name sys_clk_25m sys_clk_25m" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1426949382526 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1426949382526 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1426949382528 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1426949382537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.770 " "Worst-case setup slack is -3.770" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426949382538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426949382538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.770            -130.800 sys_clk_25m  " "   -3.770            -130.800 sys_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426949382538 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1426949382538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.861 " "Worst-case hold slack is 0.861" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426949382539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426949382539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.861               0.000 sys_clk_25m  " "    0.861               0.000 sys_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426949382539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1426949382539 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1426949382540 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1426949382541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426949382542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426949382542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 sys_clk_25m  " "   -2.289              -2.289 sys_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426949382542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1426949382542 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1426949382560 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1426949382566 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1426949382566 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "644 " "Peak virtual memory: 644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426949382590 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 21 22:49:42 2015 " "Processing ended: Sat Mar 21 22:49:42 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426949382590 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426949382590 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426949382590 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426949382590 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1426949386687 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426949386689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 21 22:49:46 2015 " "Processing started: Sat Mar 21 22:49:46 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426949386689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1426949386689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off fsac -c fsac " "Command: quartus_eda --read_settings_files=off --write_settings_files=off fsac -c fsac" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1426949386690 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "fsac.vo fsac_v.sdo /home/jun/prj/frequencySampleAndContrl/src/simulation/modelsim/ simulation " "Generated files \"fsac.vo\" and \"fsac_v.sdo\" in directory \"/home/jun/prj/frequencySampleAndContrl/src/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "Quartus II" 0 -1 1426949387015 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "923 " "Peak virtual memory: 923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426949387051 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 21 22:49:47 2015 " "Processing ended: Sat Mar 21 22:49:47 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426949387051 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426949387051 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426949387051 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426949387051 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Quartus II Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426949387144 ""}
