set_property PACKAGE_PIN Y19 [get_ports AFE_RST]
set_property PACKAGE_PIN W16 [get_ports AFE_SCK]
set_property PACKAGE_PIN Y17 [get_ports AFE_SDATA]
set_property PACKAGE_PIN Y18 [get_ports AFE_SL]
set_property PACKAGE_PIN T11 [get_ports AFE_SYNC]
set_property IOSTANDARD LVCMOS18 [get_ports AFE_RST]
set_property IOSTANDARD LVCMOS18 [get_ports AFE_SCK]
set_property IOSTANDARD LVCMOS18 [get_ports AFE_SDATA]
set_property IOSTANDARD LVCMOS18 [get_ports AFE_SL]
set_property IOSTANDARD LVCMOS18 [get_ports AFE_SYNC]

set_property PACKAGE_PIN U20 [get_ports {DSI_HS_DN[0]}]
set_property PACKAGE_PIN P20 [get_ports {DSI_HS_DN[1]}]
set_property PACKAGE_PIN W20 [get_ports DSI_HS_CN]
set_property IOSTANDARD DIFF_HSTL_I_18 [get_ports {DSI_HS_DP[0]}]
set_property IOSTANDARD DIFF_HSTL_I_18 [get_ports {DSI_HS_DN[0]}]
set_property IOSTANDARD DIFF_HSTL_I_18 [get_ports {DSI_HS_DP[1]}]
set_property IOSTANDARD DIFF_HSTL_I_18 [get_ports {DSI_HS_DN[1]}]
set_property IOSTANDARD DIFF_HSTL_I_18 [get_ports DSI_HS_CP]
set_property IOSTANDARD DIFF_HSTL_I_18 [get_ports DSI_HS_CN]

set_property SLEW FAST [get_ports {DSI_HS_DP[0]}]
set_property SLEW FAST [get_ports {DSI_HS_DN[0]}]
set_property SLEW FAST [get_ports {DSI_HS_DP[1]}]
set_property SLEW FAST [get_ports {DSI_HS_DN[1]}]
set_property SLEW FAST [get_ports DSI_HS_CP]
set_property SLEW FAST [get_ports DSI_HS_CN]

set_property PACKAGE_PIN W19 [get_ports DSI_LP_CN]
set_property PACKAGE_PIN U19 [get_ports DSI_LP_CP]
set_property PACKAGE_PIN N18 [get_ports {DSI_LP_DP[1]}]
set_property PACKAGE_PIN R19 [get_ports {DSI_LP_DP[0]}]
set_property PACKAGE_PIN T19 [get_ports {DSI_LP_DN[0]}]
set_property PACKAGE_PIN P19 [get_ports {DSI_LP_DN[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports DSI_LP_CN]
set_property IOSTANDARD LVCMOS18 [get_ports DSI_LP_CP]
set_property IOSTANDARD LVCMOS18 [get_ports {DSI_LP_DP[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DSI_LP_DP[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DSI_LP_DN[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DSI_LP_DN[1]}]


set_property PACKAGE_PIN C20 [get_ports TCON_V2]
set_property PACKAGE_PIN M18 [get_ports TCON_V1]
set_property PACKAGE_PIN A20 [get_ports TCON_V23]
set_property PACKAGE_PIN M15 [get_ports TCON_STROBE]
set_property PACKAGE_PIN H17 [get_ports TCON_RG]
set_property PACKAGE_PIN L16 [get_ports TCON_H2]
set_property PACKAGE_PIN L17 [get_ports TCON_H1]
set_property PACKAGE_PIN L19 [get_ports TCON_FDG]
set_property IOSTANDARD LVCMOS33 [get_ports TCON_FDG]
set_property IOSTANDARD LVCMOS33 [get_ports TCON_H1]
set_property IOSTANDARD LVCMOS33 [get_ports TCON_H2]
set_property IOSTANDARD LVCMOS33 [get_ports TCON_RG]
set_property IOSTANDARD LVCMOS33 [get_ports TCON_STROBE]
set_property IOSTANDARD LVCMOS33 [get_ports TCON_V1]
set_property IOSTANDARD LVCMOS33 [get_ports TCON_V2]
set_property IOSTANDARD LVCMOS33 [get_ports TCON_V23]
set_property SLEW FAST [get_ports TCON_RG]
set_property SLEW FAST [get_ports TCON_H2]
set_property SLEW FAST [get_ports TCON_H1]

set_property PACKAGE_PIN U14 [get_ports DVP_PCLK]
set_property PACKAGE_PIN Y16 [get_ports DVP_HSYNC]
set_property PACKAGE_PIN W15 [get_ports DVP_VSYNC]
set_property PACKAGE_PIN V16 [get_ports {DVP_D[0]}]
set_property PACKAGE_PIN U17 [get_ports {DVP_D[1]}]
set_property PACKAGE_PIN V12 [get_ports {DVP_D[2]}]
set_property PACKAGE_PIN T16 [get_ports {DVP_D[3]}]
set_property PACKAGE_PIN T12 [get_ports {DVP_D[4]}]
set_property PACKAGE_PIN T10 [get_ports {DVP_D[5]}]
set_property PACKAGE_PIN V13 [get_ports {DVP_D[6]}]
set_property PACKAGE_PIN W18 [get_ports {DVP_D[7]}]
set_property PACKAGE_PIN V17 [get_ports {DVP_D[8]}]
set_property PACKAGE_PIN W13 [get_ports {DVP_D[9]}]
set_property PACKAGE_PIN U12 [get_ports {DVP_D[10]}]
set_property PACKAGE_PIN U18 [get_ports {DVP_D[11]}]
set_property PACKAGE_PIN V18 [get_ports {DVP_D[12]}]
set_property PACKAGE_PIN Y14 [get_ports {DVP_D[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports DVP_PCLK]
set_property IOSTANDARD LVCMOS18 [get_ports DVP_HSYNC]
set_property IOSTANDARD LVCMOS18 [get_ports DVP_VSYNC]
set_property IOSTANDARD LVCMOS18 [get_ports {DVP_D[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DVP_D[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DVP_D[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DVP_D[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DVP_D[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DVP_D[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DVP_D[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DVP_D[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DVP_D[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DVP_D[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DVP_D[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DVP_D[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DVP_D[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DVP_D[13]}]

set_property PACKAGE_PIN B19 [get_ports VAB_PWM]
set_property IOSTANDARD LVCMOS33 [get_ports VAB_PWM]

set_property PACKAGE_PIN D20 [get_ports I2C_PL0_SCL]
set_property PACKAGE_PIN D19 [get_ports I2C_PL0_SDA]
set_property PACKAGE_PIN E19 [get_ports I2C_PL1_SCL]
set_property PACKAGE_PIN F20 [get_ports I2C_PL1_SDA]
set_property IOSTANDARD LVCMOS33 [get_ports I2C_PL0_SCL]
set_property IOSTANDARD LVCMOS33 [get_ports I2C_PL0_SDA]
set_property IOSTANDARD LVCMOS33 [get_ports I2C_PL1_SCL]
set_property IOSTANDARD LVCMOS33 [get_ports I2C_PL1_SDA]

create_clock -period 37.040 -name dvp_clock -waveform {0.000 18.520} [get_ports DVP_PCLK]

set_max_delay -from [get_pins {system/mu_dsilite/dsi_outbuf_reg[0]/C}] -to [get_pins {dphy/genblk1[0].data_serdes/D1}] 2
set_max_delay -from [get_pins {system/mu_dsilite/dsi_outbuf_reg[1]/C}] -to [get_pins {dphy/genblk1[0].data_serdes/D2}] 2
set_max_delay -from [get_pins {system/mu_dsilite/dsi_outbuf_reg[2]/C}] -to [get_pins {dphy/genblk1[0].data_serdes/D3}] 2
set_max_delay -from [get_pins {system/mu_dsilite/dsi_outbuf_reg[3]/C}] -to [get_pins {dphy/genblk1[0].data_serdes/D4}] 2
set_max_delay -from [get_pins {system/mu_dsilite/dsi_outbuf_reg[4]/C}] -to [get_pins {dphy/genblk1[0].data_serdes/D5}] 2
set_max_delay -from [get_pins {system/mu_dsilite/dsi_outbuf_reg[5]/C}] -to [get_pins {dphy/genblk1[0].data_serdes/D6}] 2
set_max_delay -from [get_pins {system/mu_dsilite/dsi_outbuf_reg[6]/C}] -to [get_pins {dphy/genblk1[0].data_serdes/D7}] 2
set_max_delay -from [get_pins {system/mu_dsilite/dsi_outbuf_reg[7]/C}] -to [get_pins {dphy/genblk1[0].data_serdes/D8}] 2
set_max_delay -from [get_pins {system/mu_dsilite/dsi_outbuf_reg[8]/C}] -to [get_pins {dphy/genblk1[1].data_serdes/D1}] 2
set_max_delay -from [get_pins {system/mu_dsilite/dsi_outbuf_reg[9]/C}] -to [get_pins {dphy/genblk1[1].data_serdes/D2}] 2
set_max_delay -from [get_pins {system/mu_dsilite/dsi_outbuf_reg[10]/C}] -to [get_pins {dphy/genblk1[1].data_serdes/D3}] 2
set_max_delay -from [get_pins {system/mu_dsilite/dsi_outbuf_reg[11]/C}] -to [get_pins {dphy/genblk1[1].data_serdes/D4}] 2
set_max_delay -from [get_pins {system/mu_dsilite/dsi_outbuf_reg[12]/C}] -to [get_pins {dphy/genblk1[1].data_serdes/D5}] 2
set_max_delay -from [get_pins {system/mu_dsilite/dsi_outbuf_reg[13]/C}] -to [get_pins {dphy/genblk1[1].data_serdes/D6}] 2
set_max_delay -from [get_pins {system/mu_dsilite/dsi_outbuf_reg[14]/C}] -to [get_pins {dphy/genblk1[1].data_serdes/D7}] 2
set_max_delay -from [get_pins {system/mu_dsilite/dsi_outbuf_reg[15]/C}] -to [get_pins {dphy/genblk1[1].data_serdes/D8}] 2
