<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>artix7</ProductFamily>
        <Part>xc7a100t-csg324-1</Part>
        <TopModelName>fpga_test_initialize</TopModelName>
        <TargetClockPeriod>50000.00</TargetClockPeriod>
        <ClockUncertainty>13500.00</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>4.181</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>14</Best-caseLatency>
            <Average-caseLatency>14</Average-caseLatency>
            <Worst-caseLatency>14</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.700 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.700 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.700 ms</Worst-caseRealTimeLatency>
            <Interval-min>15</Interval-min>
            <Interval-max>15</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <init_1>
                <Slack>36500.00</Slack>
                <TripCount>2</TripCount>
                <Latency>8</Latency>
                <AbsoluteTimeLatency>400000</AbsoluteTimeLatency>
                <IterationLatency>4</IterationLatency>
                <InstanceList/>
                <init_2>
                    <Slack>36500.00</Slack>
                    <TripCount>2</TripCount>
                    <Latency>2</Latency>
                    <AbsoluteTimeLatency>100000</AbsoluteTimeLatency>
                    <IterationLatency>1</IterationLatency>
                    <InstanceList/>
                </init_2>
            </init_1>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <FF>235</FF>
            <LUT>410</LUT>
            <BRAM_18K>0</BRAM_18K>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>270</BRAM_18K>
            <DSP>240</DSP>
            <FF>126800</FF>
            <LUT>63400</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>fpga_test_initialize</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>fpga_test_initialize</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>fpga_test_initialize</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>fpga_test_initialize</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>fpga_test_initialize</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>fpga_test_initialize</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_B_AC</name>
            <Object>p_fpga_test_B_AC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_B_AC_ap_vld</name>
            <Object>p_fpga_test_B_AC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_B_StateSpace_o1_address0</name>
            <Object>p_fpga_test_B_StateSpace_o1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_B_StateSpace_o1_ce0</name>
            <Object>p_fpga_test_B_StateSpace_o1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_B_StateSpace_o1_we0</name>
            <Object>p_fpga_test_B_StateSpace_o1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_B_StateSpace_o1_d0</name>
            <Object>p_fpga_test_B_StateSpace_o1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_B_StateSpace_o1_address1</name>
            <Object>p_fpga_test_B_StateSpace_o1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_B_StateSpace_o1_ce1</name>
            <Object>p_fpga_test_B_StateSpace_o1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_B_StateSpace_o1_we1</name>
            <Object>p_fpga_test_B_StateSpace_o1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_B_StateSpace_o1_d1</name>
            <Object>p_fpga_test_B_StateSpace_o1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_B_StateSpace_o2</name>
            <Object>p_fpga_test_B_StateSpace_o2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_B_StateSpace_o2_ap_vld</name>
            <Object>p_fpga_test_B_StateSpace_o2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_B_DataTypeConversion2</name>
            <Object>p_fpga_test_B_DataTypeConversion2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_B_DataTypeConversion2_ap_vld</name>
            <Object>p_fpga_test_B_DataTypeConversion2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_B_LookUpTable</name>
            <Object>p_fpga_test_B_LookUpTable</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_B_LookUpTable_ap_vld</name>
            <Object>p_fpga_test_B_LookUpTable</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_B_IC</name>
            <Object>p_fpga_test_B_IC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_B_IC_ap_vld</name>
            <Object>p_fpga_test_B_IC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_B_Derivative</name>
            <Object>p_fpga_test_B_Derivative</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_B_Derivative_ap_vld</name>
            <Object>p_fpga_test_B_Derivative</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_B_DataTypeConversion1</name>
            <Object>p_fpga_test_B_DataTypeConversion1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_B_DataTypeConversion1_ap_vld</name>
            <Object>p_fpga_test_B_DataTypeConversion1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_DW_DelayTs_DSTATE</name>
            <Object>p_fpga_test_DW_DelayTs_DSTATE</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_DW_DelayTs_DSTATE_ap_vld</name>
            <Object>p_fpga_test_DW_DelayTs_DSTATE</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_DW_DelayTs_DSTATE_f</name>
            <Object>p_fpga_test_DW_DelayTs_DSTATE_f</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_DW_DelayTs_DSTATE_f_ap_vld</name>
            <Object>p_fpga_test_DW_DelayTs_DSTATE_f</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_DW_IC_FirstOutputTime</name>
            <Object>p_fpga_test_DW_IC_FirstOutputTime</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_DW_IC_FirstOutputTime_ap_vld</name>
            <Object>p_fpga_test_DW_IC_FirstOutputTime</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_DW_TimeStampA</name>
            <Object>p_fpga_test_DW_TimeStampA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_DW_TimeStampA_ap_vld</name>
            <Object>p_fpga_test_DW_TimeStampA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_DW_LastUAtTimeA</name>
            <Object>p_fpga_test_DW_LastUAtTimeA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_DW_LastUAtTimeA_ap_vld</name>
            <Object>p_fpga_test_DW_LastUAtTimeA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_DW_TimeStampB</name>
            <Object>p_fpga_test_DW_TimeStampB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_DW_TimeStampB_ap_vld</name>
            <Object>p_fpga_test_DW_TimeStampB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_DW_LastUAtTimeB</name>
            <Object>p_fpga_test_DW_LastUAtTimeB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_DW_LastUAtTimeB_ap_vld</name>
            <Object>p_fpga_test_DW_LastUAtTimeB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_DW_StateSpace_PWORK</name>
            <Object>p_fpga_test_DW_StateSpace_PWORK</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>832</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_DW_StateSpace_PWORK_ap_vld</name>
            <Object>p_fpga_test_DW_StateSpace_PWORK</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_DW_StateSpace_IWORK_address0</name>
            <Object>p_fpga_test_DW_StateSpace_IWORK</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_DW_StateSpace_IWORK_ce0</name>
            <Object>p_fpga_test_DW_StateSpace_IWORK</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_DW_StateSpace_IWORK_we0</name>
            <Object>p_fpga_test_DW_StateSpace_IWORK</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_DW_StateSpace_IWORK_d0</name>
            <Object>p_fpga_test_DW_StateSpace_IWORK</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_DW_StateSpace_IWORK_address1</name>
            <Object>p_fpga_test_DW_StateSpace_IWORK</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_DW_StateSpace_IWORK_ce1</name>
            <Object>p_fpga_test_DW_StateSpace_IWORK</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_DW_StateSpace_IWORK_we1</name>
            <Object>p_fpga_test_DW_StateSpace_IWORK</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_DW_StateSpace_IWORK_d1</name>
            <Object>p_fpga_test_DW_StateSpace_IWORK</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_DW_u5_Mode</name>
            <Object>p_fpga_test_DW_u5_Mode</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_DW_u5_Mode_ap_vld</name>
            <Object>p_fpga_test_DW_u5_Mode</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_M</name>
            <Object>p_fpga_test_M</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>520</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fpga_test_M_ap_vld</name>
            <Object>p_fpga_test_M</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>fpga_test_initialize</ModuleName>
            <BindInstances>add_ln90_fu_463_p2 add_ln91_fu_479_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>fpga_test_initialize</Name>
            <Loops>
                <init_1>
                    <init_2/>
                </init_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50000.00</TargetClockPeriod>
                    <ClockUncertainty>13500.00</ClockUncertainty>
                    <EstimatedClockPeriod>4.181</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.700 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.700 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.700 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <init_1>
                        <Name>init_1</Name>
                        <Slack>36500.00</Slack>
                        <TripCount>2</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>0.400 ms</AbsoluteTimeLatency>
                        <IterationLatency>4</IterationLatency>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <init_2>
                            <Name>init_2</Name>
                            <Slack>36500.00</Slack>
                            <TripCount>2</TripCount>
                            <Latency>2</Latency>
                            <AbsoluteTimeLatency>0.100 ms</AbsoluteTimeLatency>
                            <IterationLatency>1</IterationLatency>
                            <PipelineDepth>1</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </init_2>
                    </init_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>235</FF>
                    <AVAIL_FF>126800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>410</LUT>
                    <AVAIL_LUT>63400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>270</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>240</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_463_p2" SOURCE="fpga_test_grt_rtw/fpga_test.c:90" URAM="0" VARIABLE="add_ln90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_479_p2" SOURCE="fpga_test_grt_rtw/fpga_test.c:91" URAM="0" VARIABLE="add_ln91"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export output="C:/Users/nikgal/Vivado/fpga_model/fil_step"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="_fpga_test_B" index="0" direction="out" srcType="*" srcSize="576">
            <hwRefs>
                <hwRef type="port" interface="p_fpga_test_B_AC" name="p_fpga_test_B_AC" usage="data" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_B_AC_ap_vld" name="p_fpga_test_B_AC_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_B_StateSpace_o1_address0" name="p_fpga_test_B_StateSpace_o1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_B_StateSpace_o1_ce0" name="p_fpga_test_B_StateSpace_o1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_B_StateSpace_o1_we0" name="p_fpga_test_B_StateSpace_o1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_B_StateSpace_o1_d0" name="p_fpga_test_B_StateSpace_o1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_B_StateSpace_o1_address1" name="p_fpga_test_B_StateSpace_o1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_B_StateSpace_o1_ce1" name="p_fpga_test_B_StateSpace_o1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_B_StateSpace_o1_we1" name="p_fpga_test_B_StateSpace_o1_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_B_StateSpace_o1_d1" name="p_fpga_test_B_StateSpace_o1_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_B_StateSpace_o2" name="p_fpga_test_B_StateSpace_o2" usage="data" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_B_StateSpace_o2_ap_vld" name="p_fpga_test_B_StateSpace_o2_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_B_DataTypeConversion2" name="p_fpga_test_B_DataTypeConversion2" usage="data" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_B_DataTypeConversion2_ap_vld" name="p_fpga_test_B_DataTypeConversion2_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_B_LookUpTable" name="p_fpga_test_B_LookUpTable" usage="data" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_B_LookUpTable_ap_vld" name="p_fpga_test_B_LookUpTable_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_B_IC" name="p_fpga_test_B_IC" usage="data" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_B_IC_ap_vld" name="p_fpga_test_B_IC_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_B_Derivative" name="p_fpga_test_B_Derivative" usage="data" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_B_Derivative_ap_vld" name="p_fpga_test_B_Derivative_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_B_DataTypeConversion1" name="p_fpga_test_B_DataTypeConversion1" usage="data" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_B_DataTypeConversion1_ap_vld" name="p_fpga_test_B_DataTypeConversion1_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="_fpga_test_DW" index="1" direction="out" srcType="*" srcSize="1664">
            <hwRefs>
                <hwRef type="port" interface="p_fpga_test_DW_DelayTs_DSTATE" name="p_fpga_test_DW_DelayTs_DSTATE" usage="data" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_DW_DelayTs_DSTATE_ap_vld" name="p_fpga_test_DW_DelayTs_DSTATE_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_DW_DelayTs_DSTATE_f" name="p_fpga_test_DW_DelayTs_DSTATE_f" usage="data" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_DW_DelayTs_DSTATE_f_ap_vld" name="p_fpga_test_DW_DelayTs_DSTATE_f_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_DW_IC_FirstOutputTime" name="p_fpga_test_DW_IC_FirstOutputTime" usage="data" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_DW_IC_FirstOutputTime_ap_vld" name="p_fpga_test_DW_IC_FirstOutputTime_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_DW_TimeStampA" name="p_fpga_test_DW_TimeStampA" usage="data" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_DW_TimeStampA_ap_vld" name="p_fpga_test_DW_TimeStampA_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_DW_LastUAtTimeA" name="p_fpga_test_DW_LastUAtTimeA" usage="data" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_DW_LastUAtTimeA_ap_vld" name="p_fpga_test_DW_LastUAtTimeA_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_DW_TimeStampB" name="p_fpga_test_DW_TimeStampB" usage="data" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_DW_TimeStampB_ap_vld" name="p_fpga_test_DW_TimeStampB_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_DW_LastUAtTimeB" name="p_fpga_test_DW_LastUAtTimeB" usage="data" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_DW_LastUAtTimeB_ap_vld" name="p_fpga_test_DW_LastUAtTimeB_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_DW_StateSpace_PWORK" name="p_fpga_test_DW_StateSpace_PWORK" usage="data" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_DW_StateSpace_PWORK_ap_vld" name="p_fpga_test_DW_StateSpace_PWORK_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_DW_StateSpace_IWORK_address0" name="p_fpga_test_DW_StateSpace_IWORK_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_DW_StateSpace_IWORK_ce0" name="p_fpga_test_DW_StateSpace_IWORK_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_DW_StateSpace_IWORK_we0" name="p_fpga_test_DW_StateSpace_IWORK_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_DW_StateSpace_IWORK_d0" name="p_fpga_test_DW_StateSpace_IWORK_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_DW_StateSpace_IWORK_address1" name="p_fpga_test_DW_StateSpace_IWORK_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_DW_StateSpace_IWORK_ce1" name="p_fpga_test_DW_StateSpace_IWORK_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_DW_StateSpace_IWORK_we1" name="p_fpga_test_DW_StateSpace_IWORK_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_DW_StateSpace_IWORK_d1" name="p_fpga_test_DW_StateSpace_IWORK_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_DW_u5_Mode" name="p_fpga_test_DW_u5_Mode" usage="data" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_DW_u5_Mode_ap_vld" name="p_fpga_test_DW_u5_Mode_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="_fpga_test_M" index="2" direction="out" srcType="tag_RTM_fpga_test_T*" srcSize="576">
            <hwRefs>
                <hwRef type="port" interface="p_fpga_test_M" name="p_fpga_test_M" usage="data" direction="out"/>
                <hwRef type="port" interface="p_fpga_test_M_ap_vld" name="p_fpga_test_M_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="p_fpga_test_B_AC" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="p_fpga_test_B_AC">DATA</portMap>
            </portMaps>
            <ports>
                <port>p_fpga_test_B_AC</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="_fpga_test_B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="p_fpga_test_B_StateSpace_o1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="p_fpga_test_B_StateSpace_o1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>p_fpga_test_B_StateSpace_o1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="_fpga_test_B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="p_fpga_test_B_StateSpace_o1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="p_fpga_test_B_StateSpace_o1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>p_fpga_test_B_StateSpace_o1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="_fpga_test_B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="p_fpga_test_B_StateSpace_o1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="p_fpga_test_B_StateSpace_o1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>p_fpga_test_B_StateSpace_o1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="_fpga_test_B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="p_fpga_test_B_StateSpace_o1_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="p_fpga_test_B_StateSpace_o1_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>p_fpga_test_B_StateSpace_o1_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="_fpga_test_B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="p_fpga_test_B_StateSpace_o2" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="p_fpga_test_B_StateSpace_o2">DATA</portMap>
            </portMaps>
            <ports>
                <port>p_fpga_test_B_StateSpace_o2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="_fpga_test_B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="p_fpga_test_B_DataTypeConversion2" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="p_fpga_test_B_DataTypeConversion2">DATA</portMap>
            </portMaps>
            <ports>
                <port>p_fpga_test_B_DataTypeConversion2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="_fpga_test_B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="p_fpga_test_B_LookUpTable" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="p_fpga_test_B_LookUpTable">DATA</portMap>
            </portMaps>
            <ports>
                <port>p_fpga_test_B_LookUpTable</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="_fpga_test_B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="p_fpga_test_B_IC" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="p_fpga_test_B_IC">DATA</portMap>
            </portMaps>
            <ports>
                <port>p_fpga_test_B_IC</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="_fpga_test_B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="p_fpga_test_B_Derivative" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="p_fpga_test_B_Derivative">DATA</portMap>
            </portMaps>
            <ports>
                <port>p_fpga_test_B_Derivative</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="_fpga_test_B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="p_fpga_test_B_DataTypeConversion1" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="p_fpga_test_B_DataTypeConversion1">DATA</portMap>
            </portMaps>
            <ports>
                <port>p_fpga_test_B_DataTypeConversion1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="_fpga_test_B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="p_fpga_test_DW_DelayTs_DSTATE" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="p_fpga_test_DW_DelayTs_DSTATE">DATA</portMap>
            </portMaps>
            <ports>
                <port>p_fpga_test_DW_DelayTs_DSTATE</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="_fpga_test_DW"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="p_fpga_test_DW_DelayTs_DSTATE_f" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="p_fpga_test_DW_DelayTs_DSTATE_f">DATA</portMap>
            </portMaps>
            <ports>
                <port>p_fpga_test_DW_DelayTs_DSTATE_f</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="_fpga_test_DW"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="p_fpga_test_DW_IC_FirstOutputTime" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="p_fpga_test_DW_IC_FirstOutputTime">DATA</portMap>
            </portMaps>
            <ports>
                <port>p_fpga_test_DW_IC_FirstOutputTime</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="_fpga_test_DW"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="p_fpga_test_DW_TimeStampA" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="p_fpga_test_DW_TimeStampA">DATA</portMap>
            </portMaps>
            <ports>
                <port>p_fpga_test_DW_TimeStampA</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="_fpga_test_DW"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="p_fpga_test_DW_LastUAtTimeA" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="p_fpga_test_DW_LastUAtTimeA">DATA</portMap>
            </portMaps>
            <ports>
                <port>p_fpga_test_DW_LastUAtTimeA</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="_fpga_test_DW"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="p_fpga_test_DW_TimeStampB" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="p_fpga_test_DW_TimeStampB">DATA</portMap>
            </portMaps>
            <ports>
                <port>p_fpga_test_DW_TimeStampB</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="_fpga_test_DW"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="p_fpga_test_DW_LastUAtTimeB" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="p_fpga_test_DW_LastUAtTimeB">DATA</portMap>
            </portMaps>
            <ports>
                <port>p_fpga_test_DW_LastUAtTimeB</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="_fpga_test_DW"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="p_fpga_test_DW_StateSpace_PWORK" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="832">
            <portMaps>
                <portMap portMapName="p_fpga_test_DW_StateSpace_PWORK">DATA</portMap>
            </portMaps>
            <ports>
                <port>p_fpga_test_DW_StateSpace_PWORK</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="_fpga_test_DW"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="p_fpga_test_DW_StateSpace_IWORK_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="p_fpga_test_DW_StateSpace_IWORK_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>p_fpga_test_DW_StateSpace_IWORK_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="_fpga_test_DW"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="p_fpga_test_DW_StateSpace_IWORK_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="p_fpga_test_DW_StateSpace_IWORK_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>p_fpga_test_DW_StateSpace_IWORK_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="_fpga_test_DW"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="p_fpga_test_DW_StateSpace_IWORK_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="p_fpga_test_DW_StateSpace_IWORK_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>p_fpga_test_DW_StateSpace_IWORK_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="_fpga_test_DW"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="p_fpga_test_DW_StateSpace_IWORK_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="p_fpga_test_DW_StateSpace_IWORK_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>p_fpga_test_DW_StateSpace_IWORK_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="_fpga_test_DW"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="p_fpga_test_DW_u5_Mode" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="p_fpga_test_DW_u5_Mode">DATA</portMap>
            </portMaps>
            <ports>
                <port>p_fpga_test_DW_u5_Mode</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="_fpga_test_DW"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="p_fpga_test_M" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="520">
            <portMaps>
                <portMap portMapName="p_fpga_test_M">DATA</portMap>
            </portMaps>
            <ports>
                <port>p_fpga_test_M</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="_fpga_test_M"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="p_fpga_test_B_StateSpace_o1_address0">out, 1</column>
                    <column name="p_fpga_test_B_StateSpace_o1_address1">out, 1</column>
                    <column name="p_fpga_test_B_StateSpace_o1_d0">out, 64</column>
                    <column name="p_fpga_test_B_StateSpace_o1_d1">out, 64</column>
                    <column name="p_fpga_test_DW_StateSpace_IWORK_address0">out, 4</column>
                    <column name="p_fpga_test_DW_StateSpace_IWORK_address1">out, 4</column>
                    <column name="p_fpga_test_DW_StateSpace_IWORK_d0">out, 32</column>
                    <column name="p_fpga_test_DW_StateSpace_IWORK_d1">out, 32</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="p_fpga_test_B_AC">ap_vld, out, 32</column>
                    <column name="p_fpga_test_B_DataTypeConversion1">ap_vld, out, 8</column>
                    <column name="p_fpga_test_B_DataTypeConversion2">ap_vld, out, 64</column>
                    <column name="p_fpga_test_B_Derivative">ap_vld, out, 64</column>
                    <column name="p_fpga_test_B_IC">ap_vld, out, 64</column>
                    <column name="p_fpga_test_B_LookUpTable">ap_vld, out, 64</column>
                    <column name="p_fpga_test_B_StateSpace_o2">ap_vld, out, 64</column>
                    <column name="p_fpga_test_DW_DelayTs_DSTATE">ap_vld, out, 64</column>
                    <column name="p_fpga_test_DW_DelayTs_DSTATE_f">ap_vld, out, 64</column>
                    <column name="p_fpga_test_DW_IC_FirstOutputTime">ap_vld, out, 64</column>
                    <column name="p_fpga_test_DW_LastUAtTimeA">ap_vld, out, 64</column>
                    <column name="p_fpga_test_DW_LastUAtTimeB">ap_vld, out, 64</column>
                    <column name="p_fpga_test_DW_StateSpace_PWORK">ap_vld, out, 832</column>
                    <column name="p_fpga_test_DW_TimeStampA">ap_vld, out, 64</column>
                    <column name="p_fpga_test_DW_TimeStampB">ap_vld, out, 64</column>
                    <column name="p_fpga_test_DW_u5_Mode">ap_vld, out, 8</column>
                    <column name="p_fpga_test_M">ap_vld, out, 520</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="_fpga_test_B">out, pointer</column>
                    <column name="_fpga_test_DW">out, pointer</column>
                    <column name="_fpga_test_M">out, tag_RTM_fpga_test_T*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="_fpga_test_B">p_fpga_test_B_AC, port, </column>
                    <column name="_fpga_test_B">p_fpga_test_B_AC_ap_vld, port, </column>
                    <column name="_fpga_test_B">p_fpga_test_B_StateSpace_o1_address0, port, offset</column>
                    <column name="_fpga_test_B">p_fpga_test_B_StateSpace_o1_ce0, port, </column>
                    <column name="_fpga_test_B">p_fpga_test_B_StateSpace_o1_we0, port, </column>
                    <column name="_fpga_test_B">p_fpga_test_B_StateSpace_o1_d0, port, </column>
                    <column name="_fpga_test_B">p_fpga_test_B_StateSpace_o1_address1, port, offset</column>
                    <column name="_fpga_test_B">p_fpga_test_B_StateSpace_o1_ce1, port, </column>
                    <column name="_fpga_test_B">p_fpga_test_B_StateSpace_o1_we1, port, </column>
                    <column name="_fpga_test_B">p_fpga_test_B_StateSpace_o1_d1, port, </column>
                    <column name="_fpga_test_B">p_fpga_test_B_StateSpace_o2, port, </column>
                    <column name="_fpga_test_B">p_fpga_test_B_StateSpace_o2_ap_vld, port, </column>
                    <column name="_fpga_test_B">p_fpga_test_B_DataTypeConversion2, port, </column>
                    <column name="_fpga_test_B">p_fpga_test_B_DataTypeConversion2_ap_vld, port, </column>
                    <column name="_fpga_test_B">p_fpga_test_B_LookUpTable, port, </column>
                    <column name="_fpga_test_B">p_fpga_test_B_LookUpTable_ap_vld, port, </column>
                    <column name="_fpga_test_B">p_fpga_test_B_IC, port, </column>
                    <column name="_fpga_test_B">p_fpga_test_B_IC_ap_vld, port, </column>
                    <column name="_fpga_test_B">p_fpga_test_B_Derivative, port, </column>
                    <column name="_fpga_test_B">p_fpga_test_B_Derivative_ap_vld, port, </column>
                    <column name="_fpga_test_B">p_fpga_test_B_DataTypeConversion1, port, </column>
                    <column name="_fpga_test_B">p_fpga_test_B_DataTypeConversion1_ap_vld, port, </column>
                    <column name="_fpga_test_DW">p_fpga_test_DW_DelayTs_DSTATE, port, </column>
                    <column name="_fpga_test_DW">p_fpga_test_DW_DelayTs_DSTATE_ap_vld, port, </column>
                    <column name="_fpga_test_DW">p_fpga_test_DW_DelayTs_DSTATE_f, port, </column>
                    <column name="_fpga_test_DW">p_fpga_test_DW_DelayTs_DSTATE_f_ap_vld, port, </column>
                    <column name="_fpga_test_DW">p_fpga_test_DW_IC_FirstOutputTime, port, </column>
                    <column name="_fpga_test_DW">p_fpga_test_DW_IC_FirstOutputTime_ap_vld, port, </column>
                    <column name="_fpga_test_DW">p_fpga_test_DW_TimeStampA, port, </column>
                    <column name="_fpga_test_DW">p_fpga_test_DW_TimeStampA_ap_vld, port, </column>
                    <column name="_fpga_test_DW">p_fpga_test_DW_LastUAtTimeA, port, </column>
                    <column name="_fpga_test_DW">p_fpga_test_DW_LastUAtTimeA_ap_vld, port, </column>
                    <column name="_fpga_test_DW">p_fpga_test_DW_TimeStampB, port, </column>
                    <column name="_fpga_test_DW">p_fpga_test_DW_TimeStampB_ap_vld, port, </column>
                    <column name="_fpga_test_DW">p_fpga_test_DW_LastUAtTimeB, port, </column>
                    <column name="_fpga_test_DW">p_fpga_test_DW_LastUAtTimeB_ap_vld, port, </column>
                    <column name="_fpga_test_DW">p_fpga_test_DW_StateSpace_PWORK, port, </column>
                    <column name="_fpga_test_DW">p_fpga_test_DW_StateSpace_PWORK_ap_vld, port, </column>
                    <column name="_fpga_test_DW">p_fpga_test_DW_StateSpace_IWORK_address0, port, offset</column>
                    <column name="_fpga_test_DW">p_fpga_test_DW_StateSpace_IWORK_ce0, port, </column>
                    <column name="_fpga_test_DW">p_fpga_test_DW_StateSpace_IWORK_we0, port, </column>
                    <column name="_fpga_test_DW">p_fpga_test_DW_StateSpace_IWORK_d0, port, </column>
                    <column name="_fpga_test_DW">p_fpga_test_DW_StateSpace_IWORK_address1, port, offset</column>
                    <column name="_fpga_test_DW">p_fpga_test_DW_StateSpace_IWORK_ce1, port, </column>
                    <column name="_fpga_test_DW">p_fpga_test_DW_StateSpace_IWORK_we1, port, </column>
                    <column name="_fpga_test_DW">p_fpga_test_DW_StateSpace_IWORK_d1, port, </column>
                    <column name="_fpga_test_DW">p_fpga_test_DW_u5_Mode, port, </column>
                    <column name="_fpga_test_DW">p_fpga_test_DW_u5_Mode_ap_vld, port, </column>
                    <column name="_fpga_test_M">p_fpga_test_M, port, </column>
                    <column name="_fpga_test_M">p_fpga_test_M_ap_vld, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="inline" location="fpga_test_grt_rtw/fpga_test.c:48" status="valid" parentFunction="fpga_test_initialize" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="fpga_test_grt_rtw/fpga_test.c:49" status="valid" parentFunction="fpga_test_initialize" variable="" isDirective="0" options="off"/>
        <Pragma type="disaggregate" location="fpga_test_grt_rtw/fpga_test.c:50" status="valid" parentFunction="fpga_test_initialize" variable="" isDirective="0" options="variable = _fpga_test_B"/>
        <Pragma type="disaggregate" location="fpga_test_grt_rtw/fpga_test.c:51" status="valid" parentFunction="fpga_test_initialize" variable="" isDirective="0" options="variable = _fpga_test_DW"/>
        <Pragma type="disaggregate" location="fpga_test_grt_rtw/fpga_test.c:52" status="valid" parentFunction="fpga_test_initialize" variable="" isDirective="0" options="variable = _fpga_test_M"/>
        <Pragma type="disaggregate" location="fpga_test_grt_rtw/fpga_test.c:128" status="valid" parentFunction="fpga_test_step" variable="" isDirective="0" options="variable = _fpga_test_B"/>
        <Pragma type="disaggregate" location="fpga_test_grt_rtw/fpga_test.c:129" status="valid" parentFunction="fpga_test_step" variable="" isDirective="0" options="variable = fpga_test_B"/>
        <Pragma type="disaggregate" location="fpga_test_grt_rtw/fpga_test.c:130" status="valid" parentFunction="fpga_test_step" variable="" isDirective="0" options="variable = _fpga_test_DW"/>
        <Pragma type="disaggregate" location="fpga_test_grt_rtw/fpga_test.c:131" status="valid" parentFunction="fpga_test_step" variable="" isDirective="0" options="variable = fpga_test_DW"/>
        <Pragma type="disaggregate" location="fpga_test_grt_rtw/fpga_test.c:132" status="valid" parentFunction="fpga_test_step" variable="" isDirective="0" options="variable = fpga_test_M"/>
        <Pragma type="inline" location="fpga_test_grt_rtw/fpga_test.c:149" status="valid" parentFunction="fpga_test_step" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="fpga_test_grt_rtw/fpga_test.c:150" status="valid" parentFunction="fpga_test_step" variable="" isDirective="0" options="off"/>
    </PragmaReport>
</profile>

