Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Mar 19 18:44:26 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/ALU.vhd
    Info (12022): Found design unit 1: ALU-mixed File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/ALU.vhd Line: 33
    Info (12023): Found entity 1: ALU File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/ALU.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/adder_subber.vhd
    Info (12022): Found design unit 1: adder_subber-structural File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/adder_subber.vhd Line: 30
    Info (12023): Found entity 1: adder_subber File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/adder_subber.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/branch.vhd
    Info (12022): Found design unit 1: branch-structural File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/branch.vhd Line: 25
    Info (12023): Found entity 1: branch File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/branch.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/full_adder.vhd
    Info (12022): Found design unit 1: full_adder-behavorial File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/full_adder.vhd Line: 28
    Info (12023): Found entity 1: full_adder File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/full_adder.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/invg.vhd
    Info (12022): Found design unit 1: invg-dataflow File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/invg.vhd Line: 30
    Info (12023): Found entity 1: invg File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/invg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/logic.vhd
    Info (12022): Found design unit 1: logic-structural File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/logic.vhd Line: 25
    Info (12023): Found entity 1: logic File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/logic.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/mux2t1_N.vhd
    Info (12022): Found design unit 1: mux2t1_N-dataflow File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/mux2t1_N.vhd Line: 28
    Info (12023): Found entity 1: mux2t1_N File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/mux2t1_N.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/ones_comp.vhd
    Info (12022): Found design unit 1: ones_comp-structural File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/ones_comp.vhd Line: 25
    Info (12023): Found entity 1: ones_comp File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/ones_comp.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/ripple_adder.vhd
    Info (12022): Found design unit 1: ripple_adder-structural File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/ripple_adder.vhd Line: 30
    Info (12023): Found entity 1: ripple_adder File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/ripple_adder.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/shift.vhd
    Info (12022): Found design unit 1: shift-structural File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/shift.vhd Line: 25
    Info (12023): Found entity 1: shift File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/shift.vhd Line: 17
Info (12021): Found 2 design units, including 0 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/MIPS_types.vhd
    Info (12022): Found design unit 1: MIPS_types File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/MIPS_types.vhd Line: 16
    Info (12022): Found design unit 2: MIPS_types-body File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/MIPS_types.vhd Line: 32
Info (12021): Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/RegFile/decoder_5t32.vhd
    Info (12022): Found design unit 1: decoder_5t32-dataflow File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/RegFile/decoder_5t32.vhd Line: 25
    Info (12023): Found entity 1: decoder_5t32 File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/RegFile/decoder_5t32.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/RegFile/dffg.vhd
    Info (12022): Found design unit 1: dffg-mixed File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/RegFile/dffg.vhd Line: 32
    Info (12023): Found entity 1: dffg File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/RegFile/dffg.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/RegFile/mux_32t1_32b.vhd
    Info (12022): Found design unit 1: mux_32t1_32b-dataflow File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/RegFile/mux_32t1_32b.vhd Line: 28
    Info (12023): Found entity 1: mux_32t1_32b File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/RegFile/mux_32t1_32b.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/RegFile/reg_N.vhd
    Info (12022): Found design unit 1: reg_N-structural File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/RegFile/reg_N.vhd Line: 29
    Info (12023): Found entity 1: reg_N File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/RegFile/reg_N.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/RegFile/reg_file.vhd
    Info (12022): Found design unit 1: reg_file-structural File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/RegFile/reg_file.vhd Line: 32
    Info (12023): Found entity 1: reg_file File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/RegFile/reg_file.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd
    Info (12022): Found design unit 1: MIPS_Processor-mixed File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd Line: 30
    Info (12023): Found entity 1: MIPS_Processor File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/mem.vhd
    Info (12022): Found design unit 1: mem-rtl File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/mem.vhd Line: 27
    Info (12023): Found entity 1: mem File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/mem.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/control/control.vhd
    Info (12022): Found design unit 1: control-dataflow File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/control/control.vhd Line: 41
    Info (12023): Found entity 1: control File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/control/control.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/extender/extend_16t32.vhd
    Info (12022): Found design unit 1: extend_16t32-dataflow File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/extender/extend_16t32.vhd Line: 17
    Info (12023): Found entity 1: extend_16t32 File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/extender/extend_16t32.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/fetch/fetch.vhd
    Info (12022): Found design unit 1: fetch-mixed File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/fetch/fetch.vhd Line: 32
    Info (12023): Found entity 1: fetch File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/fetch/fetch.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/fetch/program_counter.vhd
    Info (12022): Found design unit 1: program_counter-datapath File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/fetch/program_counter.vhd Line: 28
    Info (12023): Found entity 1: program_counter File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/fetch/program_counter.vhd Line: 19
Info (12127): Elaborating entity "MIPS_Processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(49): object "s_Halt" assigned a value but never read File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd Line: 49
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(52): object "s_Ovfl" assigned a value but never read File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd Line: 52
Info (12128): Elaborating entity "mem" for hierarchy "mem:IMem" File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd Line: 196
Info (12128): Elaborating entity "fetch" for hierarchy "fetch:g_fetch" File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd Line: 230
Info (12128): Elaborating entity "program_counter" for hierarchy "fetch:g_fetch|program_counter:g_PC_DFF" File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/fetch/fetch.vhd Line: 72
Info (12128): Elaborating entity "ripple_adder" for hierarchy "fetch:g_fetch|ripple_adder:g_PC_plus_4" File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/fetch/fetch.vhd Line: 82
Info (12128): Elaborating entity "full_adder" for hierarchy "fetch:g_fetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:0:ADDERI" File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/ripple_adder.vhd Line: 47
Info (12128): Elaborating entity "control" for hierarchy "control:g_control" File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd Line: 244
Info (12128): Elaborating entity "reg_file" for hierarchy "reg_file:g_reg_File" File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd Line: 266
Info (12128): Elaborating entity "decoder_5t32" for hierarchy "reg_file:g_reg_File|decoder_5t32:G_5t32_DECODER" File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/RegFile/reg_file.vhd Line: 64
Info (12128): Elaborating entity "reg_N" for hierarchy "reg_file:g_reg_File|reg_N:REG_0" File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/RegFile/reg_file.vhd Line: 71
Info (12128): Elaborating entity "dffg" for hierarchy "reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:0:DFFI" File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/RegFile/reg_N.vhd Line: 44
Info (12128): Elaborating entity "mux_32t1_32b" for hierarchy "reg_file:g_reg_File|mux_32t1_32b:G_MUX_RS" File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/RegFile/reg_file.vhd Line: 91
Info (12128): Elaborating entity "extend_16t32" for hierarchy "extend_16t32:g_extend" File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd Line: 278
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:g_ALU" File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd Line: 284
Info (12128): Elaborating entity "adder_subber" for hierarchy "ALU:g_ALU|adder_subber:g_add_sub" File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/ALU.vhd Line: 94
Info (12128): Elaborating entity "ones_comp" for hierarchy "ALU:g_ALU|adder_subber:g_add_sub|ones_comp:g_ones_comp" File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/adder_subber.vhd Line: 64
Info (12128): Elaborating entity "invg" for hierarchy "ALU:g_ALU|adder_subber:g_add_sub|ones_comp:g_ones_comp|invg:\G_NBit_ones_comp:0:INVI" File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/ones_comp.vhd Line: 38
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "ALU:g_ALU|adder_subber:g_add_sub|mux2t1_N:g_mux2t1_N" File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/adder_subber.vhd Line: 70
Info (12128): Elaborating entity "logic" for hierarchy "ALU:g_ALU|logic:g_logic" File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/ALU.vhd Line: 104
Info (12128): Elaborating entity "shift" for hierarchy "ALU:g_ALU|shift:g_shift" File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/ALU.vhd Line: 111
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "ALU:g_ALU|shift:g_shift|mux2t1_N:shampt" File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/shift.vhd Line: 48
Info (12128): Elaborating entity "branch" for hierarchy "ALU:g_ALU|branch:g_branch" File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/ALU.vhd Line: 118
Info (12128): Elaborating entity "ripple_adder" for hierarchy "ALU:g_ALU|ripple_adder:g_ripple_sll" File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/ALU.vhd Line: 126
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "mem:IMem|ram" is uninferred due to asynchronous read logic File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/mem.vhd Line: 35
    Info (276007): RAM logic "mem:DMem|ram" is uninferred due to asynchronous read logic File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/mem.vhd Line: 35
Warning (276002): Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/fetch/program_counter.vhd Line: 46
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iInstAddr[0]" File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[1]" File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[12]" File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[13]" File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[14]" File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[15]" File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[16]" File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[17]" File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[18]" File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[19]" File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[20]" File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[21]" File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[22]" File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[23]" File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[24]" File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[25]" File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[26]" File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[27]" File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[28]" File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[29]" File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[30]" File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[31]" File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
Info (21057): Implemented 114725 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 114626 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 1081 megabytes
    Info: Processing ended: Sun Mar 19 18:50:44 2023
    Info: Elapsed time: 00:06:18
    Info: Total CPU time (on all processors): 00:06:16
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Mar 19 18:50:45 2023
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Info: qfit2_default_script.tcl version: #1
Info: Project  = toolflow
Info: Revision = toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE115F29C7 for design "toolflow"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C7 is compatible
    Info (176445): Device EP4CE40F29I7 is compatible
    Info (176445): Device EP4CE30F29C7 is compatible
    Info (176445): Device EP4CE30F29I7 is compatible
    Info (176445): Device EP4CE55F29C7 is compatible
    Info (176445): Device EP4CE55F29I7 is compatible
    Info (176445): Device EP4CE75F29C7 is compatible
    Info (176445): Device EP4CE75F29I7 is compatible
    Info (176445): Device EP4CE115F29I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location P28
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 99 pins of 99 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (332104): Reading SDC File: 'toolflow.sdc'
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000         iCLK
Info (176353): Automatically promoted node iCLK~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd Line: 22
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node iRST~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) File: /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd Line: 23
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 97 (unused VREF, 2.5V VCCIO, 65 input, 32 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:01:51
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:37
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:06:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 35% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 63% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:43:27
Info (11888): Total time spent on timing analysis during the Fitter is 1530.22 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:42
Info (144001): Generated suppressed messages file /home/tvgaul/Documents/CPRE 381/cpre381/Project1/internal/QuartusWork/output_files/toolflow.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 2529 megabytes
    Info: Processing ended: Sun Mar 19 19:44:58 2023
    Info: Elapsed time: 00:54:13
    Info: Total CPU time (on all processors): 01:58:35
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Mar 19 19:44:59 2023
Info: Command: quartus_asm --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 769 megabytes
    Info: Processing ended: Sun Mar 19 19:45:09 2023
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:10
