*$
* TPS62770
*****************************************************************************
* (C) Copyright 2016 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPS62770
* Date: 19FEB2016
* Model Type:  TRANSIENT
* Simulator: PSPICE
* Simulator Version: 16.2.0.p001
* EVM Order Number: 
* EVM Users Guide: 
* Datasheet: SLVSCX0 – OCTOBER 2015
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
*
* Model Usage Notes:
*
* 1. The following features have been modeled
*      STEP DOWN CONVERTER:
*      a. Switching Characteristics and variation with VOUT and IOUT
*      b. 8 selectable output voltages
*      c. Output discharge function
*	   d. Slew rate controlled load switch
*
*      DUAL MODE BOOST CONVERTER
*      a. Switching Characteristics and variation with VOUT and IOUT
*      b. Constant Output voltage adjustable up to 15V
*      c. Load Disconnect
*      d. LED Current Driver with PWM to current conversion (max VFB voltage 200mV @ D=100%
*
* 2. Temperature effects and Quiescent current have not been modeled. 
*
*****************************************************************************
.SUBCKT TPS62770_TRANS BM CTRL EN1 EN2 FB GND1 GND2 LOAD SW1 SW2 VIN VO1 VO2
+  VSEL1 VSEL2 VSEL3  PARAMS: STEADY=0
R_U3_R5         0 U3_FB_INT  71.5k TC=0,0 
R_U3_R6         U3_FB_INT U3_N16789963  1000k TC=0,0 
E_U3_U6_ABM12         U3_U6_N16967912 0 VALUE { V(VIN)-0.10    }
X_U3_U6_U4         U3_U6_P_SS_BAR U3_U6_N16808424 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U6_S6    U3_U6_SHORT_PULSE 0 U3_VO U3_U6_N17002565 DRIVER_A_U3_U6_S6 
C_U3_U6_C18         0 U3_U6_CUR_LIM_VAR  120n  
E_U3_U6_ABM9         U3_U6_N16816076 0 VALUE { IF (V(U3_U6_N16912393) < 0.63,
+  30m, 90m)    }
C_U3_U6_C3         U3_ISENSE_N 0  1n  TC=0,0 
X_U3_U6_U52         U3_GATE_N U3_U6_PREBIAS_DONE U3_U6_N16805342 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U3_U6_V8         U3_VO U3_U6_N16921664 0Vdc
R_U3_U6_R11         U3_U6_N16810141 U3_U6_N16834224  1 TC=0,0 
R_U3_U6_R20         U3_U6_N167757991 U3_U6_N16932864  100 TC=0,0 
R_U3_U6_R15         U3_U6_N16967912 0  250 TC=0,0 
E_U3_U6_ABM8         U3_U6_N167761631 0 VALUE { V(U3_EN_CTL)    }
C_U3_U6_C14         U3_U6_N16932864 0  55u  TC=0,0 
D_U3_U6_D4         U3_U6_N00219 SW2 D_D1_MODEL
R_U3_U6_R23         U3_U6_CUR_LIM_VAR U3_U6_N16816076  10 TC=0,0 
D_U3_U6_D6         U3_U6_N16995902 U3_U6_N16967912 D_D1_MODEL
E_U3_U6_ABM11         U3_U6_N167757991 0 VALUE { V(U3_EN_CTL)    }
R_U3_U6_R13         U3_U6_P_SS_BAR U3_U6_N16915680  10 TC=0,0 
X_U3_U6_U7         VO2 U3_U6_N24200 U3_U6_CUR_LIM_VAR CURRENT_LIMIT_PROG
+  PARAMS:  IMIN=0 ROUT=1
C_U3_U6_C8         0 U3_U6_N16810141  1n  
E_U3_U6_ABM13         U3_U6_N17013637 0 VALUE { IF (V(U3_U6_SHORT) > 2.5 ,1,0) 
+    }
E_U3_U6_ABM10         U3_U6_N16915680 0 VALUE { IF ( V(U3_EN_CTL)  > 0.5 &
+  V(U3_U6_N16912393) < 0.63 & {STEADY} < 1, 1, 0)    }
X_U3_U6_S1    U3_U6_N16805342 0 SW2 U3_U6_N00219 DRIVER_A_U3_U6_S1 
R_U3_U6_R14         U3_U6_SHORT U3_U6_N17006595  1 TC=0,0 
E_U3_U6_ABM15         U3_U6_N17023435 0 VALUE { IF ( V(U3_U6_SHORT)  > 2.5 &
+  V(U3_U6_SHORT_EXIT) < 2.5, 5, 0)    }
C_U3_U6_C17         0 U3_U6_SHORT_PULSE  1n  
R_U3_U6_R21         U3_U6_SHORT_EXIT U3_U6_N17017257  1 TC=0,0 
C_U3_U6_C10         U3_PRE_SS 0  1n  TC=0,0 
R_U3_U6_R22         U3_U6_SHORT_PULSE U3_U6_N17023435  1 TC=0,0 
C_U3_U6_C13         0 U3_U6_P_SS_BAR  1n  
R_U3_U6_R16         U3_U6_N17002565 U3_U6_N16967912  5 TC=0,0 
X_U3_U6_H1    U3_U6_N00219 0 U3_U6_N16916644 0 DRIVER_A_U3_U6_H1 
R_U3_U6_R12         U3_U6_N16810156 U3_U6_N16954870  10 TC=0,0 
R_U3_U6_R17         U3_U6_N16808424 U3_PRE_SS  10 TC=0,0 
X_U3_U6_S2    U3_U6_PREBIAS_DONE 0 U3_U6_N24200 VO2 DRIVER_A_U3_U6_S2 
C_U3_U6_C11         0 U3_U6_SHORT  1n  
E_U3_U6_ABM14         U3_U6_N17017257 0 VALUE { IF ( V(U3_U6_N17013619)  > 0.5
+  & V(VO2) > 100p, 5, 0)    }
R_U3_U6_R19         U3_U6_N167761631 U3_U6_N16912393  100 TC=0,0 
X_U3_U6_H2    U3_U6_N24146 U3_U6_N24200 U3_U6_N16750328 0 DRIVER_A_U3_U6_H2 
D_U3_U6_D5         U3_U6_N16990504 U3_U6_N16967912 D_D1_MODEL
X_U3_U6_S4    U3_U6_SHORT_PULSE 0 VIN U3_U6_N16990504 DRIVER_A_U3_U6_S4 
C_U3_U6_C12         U3_U6_N16912393 0  50u  TC=0,0 
C_U3_U6_C2         U3_ISENSE_P 0  1n  TC=0,0 
R_U3_U6_R10         U3_U6_N16916644 U3_ISENSE_N  5m TC=0,0 
C_U3_U6_C9         0 U3_U6_N16810156  1n  
R_U3_U6_R9         U3_U6_N16750328 U3_ISENSE_P  5 TC=0,0 
E_U3_U6_ABM6         U3_U6_N16954870 0 VALUE { IF ( V(U3_EN_CTL)  > 0.5 &
+  V(U3_U6_N16932864) < 0.63 & {STEADY} < 1, 1, 0)    }
X_U3_U6_S3    U3_U6_N16810141 0 U3_VO U3_U6_N24146 DRIVER_A_U3_U6_S3 
X_U3_U6_U5         U3_U6_N16810156 U3_U6_PREBIAS_DONE INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U3_U6_ABM5         U3_U6_N16834224 0 VALUE { if(V(U3_EN_CTL)>0.5 &
+  V(U3_U6_SHORT_PULSE) < 2.5 ,1,0)    }
C_U3_U6_C16         0 U3_U6_SHORT_EXIT  1n  
D_U3_U6_D1         SW2 U3_U6_N16921664 D_D1_MODEL
E_U3_U6_ABM7         U3_U6_N17006595 0 VALUE { IF (V(VO2)<1 & V(U3_START_SW) >
+  0.5 ,5,0)    }
R_U3_U6_R18         U3_U6_N17013619 U3_U6_N17013637  10 TC=0,0 
C_U3_U6_C15         0 U3_U6_N17013619  0.5u  
X_U3_U6_S5    U3_U6_SHORT_PULSE 0 VO2 U3_U6_N16995902 DRIVER_A_U3_U6_S5 
X_U3_U3_U2         EN2 U3_U3_N00637 U3_U3_N106263 U3_U3_EN_OK COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U3_U1         VIN U3_U3_N00226 U3_U3_N106563 U3_U3_VIN_OK
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U3_U3_C1         U3_U3_N16780527 0  24n  TC=0,0 
V_U3_U3_V3         U3_U3_N106563 0 230m
V_U3_U3_V4         U3_U3_N00637 0 1.0
V_U3_U3_V2         U3_U3_N00226 0 2.13
E_U3_U3_E1         U3_U3_N16780225 0 EN2 0 1
X_U3_U3_U3         U3_U3_VIN_OK U3_U3_N03235 U3_EN_CTL AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U3_U3_ABM1         U3_U3_N03235 0 VALUE { IF(V(BM)>0.5,  
+ V(U3_U3_N16781253),V(U3_U3_EN_OK))   }
R_U3_U3_R1         U3_U3_N16780225 U3_U3_N16780527  10.3k  
V_U3_U3_V5         U3_U3_N106263 0 0.6
X_U3_U3_U122         U3_U3_N16780527 U3_U3_N16780225 U3_U3_N16781253
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U3_U3_D9         U3_U3_N16780225 U3_U3_N16780527 D_D1_MODEL
X_U3_S3    U3_TESTER 0 VO2 U3_N16789963 TPS61046_U3_S3 
D_U3_U5_D5         U3_U5_SS U3_U5_N16754130 D_D1_MODEL
E_U3_U5_E2         U3_U5_N16745403 0 VIN 0 0.5
V_U3_U5_V3         U3_U5_N16754130 0 1.2
C_U3_U5_C4         U3_U5_N16745403 U3_U5_VREF_FEED  0.1n IC=0 TC=0,0 
V_U3_U5_V1         U3_U5_N16747625 0 0.025
V_U3_U5_V2         U3_U5_N16746214 0 0.075
E_U3_U5_ABM6         U3_U5_N16744571 0 VALUE { if( V(U3_U5_VREF_INT)>0.79,
+  V(U3_U5_VREF_FEED),0)    }
C_U3_U5_C3         U3_U5_SS 0  18.75p IC=0 TC=0,0 
R_U3_U5_R1         0 U3_U5_VREF_FEED  1k TC=0,0 
G_U3_U5_ABM2I1         VIN U3_U5_SS VALUE { if(V(U3_EN_CTL) >0.5 & V(U3_PRE_SS)
+  > 0.6, V(U3_U5_SS_CUR_SRC),0)    }
D_U3_U5_D4         U3_U5_VREF_FEED U3_U5_N16746214 D_D1_MODEL
E_U3_U5_ABM2         U3_U5_VREF_INT 0 VALUE { if( V(U3_U5_SS)>V(U3_U5_BG),
+  V(U3_U5_BG),V(U3_U5_SS))    }
E_U3_U5_ABM5         U3_U5_BG 0 VALUE { if( V(U3_EN_CTL)>0.5,0.795,0)    }
E_U3_U5_ABM7         U3_U5_SS_CUR_SRC 0 VALUE { IF ( {STEADY} < 1, 3n, 100u)   
+  }
E_U3_U5_E1         U3_VREF U3_U5_N16744571 U3_U5_VREF_INT 0 1
D_U3_U5_D3         U3_U5_N16747625 U3_U5_VREF_FEED D_D1_MODEL
D_U3_U5_D2         U3_U5_SS VIN D_D1_MODEL
E_U3_ABM10         U3_VREF_IN 0 VALUE { IF(V(BM)<0.6,  
+ V(U3_VREF),V(U3_VREF_MOD))   }
E_U3_E2         U3_FB_MULTX4 0 FB GND2 4
C_U3_PFM_CONTROL1_C100         0 U3_PFM_CONTROL1_VFB_GT_VREF  1n IC=0 
X_U3_PFM_CONTROL1_U614         U3_PFM_CONTROL1_VFB_LT_VREF U3_PFM_DETECT
+  U3_PFM_CONTROL1_N16233 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U3_PFM_CONTROL1_R6         U3_PFM_CONTROL1_N20875 U3_PFM_CONTROL1_PFM_END  10
+  TC=0,0 
E_U3_PFM_CONTROL1_ABM3         U3_PFM_CONTROL1_N20363 0 VALUE { IF(
+  V(U3_PFM_CONTROL1_N13643) > 0.63, 1, 0)    }
E_U3_PFM_CONTROL1_ABM2         U3_PFM_CONTROL1_N18764 0 VALUE { IF (
+  V(U3_PFM_CONTROL1_VFB) < 1.01*V(U3_VREF_IN), 1, 0)    }
R_U3_PFM_CONTROL1_R4         U3_PFM_CONTROL1_N18764 U3_PFM_CONTROL1_VFB_LT_VREF
+   10 TC=0,0 
E_U3_PFM_CONTROL1_ABM1         U3_PFM_CONTROL1_N17990 0 VALUE { IF (
+  V(U3_PFM_CONTROL1_VFB) > 1.01*V(U3_VREF_IN), 1, 0)    }
E_U3_PFM_CONTROL1_ABM10         U3_PFM_CONTROL1_VFB 0 VALUE { ( IF
+  (V(U3_INT_TEST) > 0.5 , V(U3_FB_INT), V(U3_FB_IN)))    }
E_U3_PFM_CONTROL1_ABM4         U3_PFM_CONTROL1_N20875 0 VALUE { IF(
+  V(U3_PFM_CONTROL1_N16193) > 0.63, 1, 0)    }
R_U3_PFM_CONTROL1_R2         U3_PFM_CONTROL1_N16233 U3_PFM_CONTROL1_N16193  1k
+  TC=0,0 
C_U3_PFM_CONTROL1_C10         0 U3_PFM_CONTROL1_PFM_END  1n IC=0 
C_U3_PFM_CONTROL1_C9         0 U3_PFM_CONTROL1_PFM_BEGIN  1n IC=0 
X_U3_PFM_CONTROL1_U615         U3_PFM_CONTROL1_VFB_GT_VREF
+  U3_PFM_CONTROL1_PFM_DETECT_BAR U3_PFM_CONTROL1_N15079 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U3_PFM_CONTROL1_C6         0 U3_PFM_CONTROL1_N16193  5n IC=0 
R_U3_PFM_CONTROL1_R3         U3_PFM_CONTROL1_N17990 U3_PFM_CONTROL1_VFB_GT_VREF
+   10 TC=0,0 
R_U3_PFM_CONTROL1_R5         U3_PFM_CONTROL1_N20363 U3_PFM_CONTROL1_PFM_BEGIN 
+  10 TC=0,0 
C_U3_PFM_CONTROL1_C8         0 U3_PFM_CONTROL1_VFB_LT_VREF  1n IC=0 
X_U3_PFM_CONTROL1_U119         U3_PFM_CONTROL1_PFM_BEGIN U3_PFM_CONTROL1_N00986
+  U3_PFM_DETECT U3_PFM_CONTROL1_PFM_DETECT_BAR SRLATCHRHP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U3_PFM_CONTROL1_U122         U3_PFM_CONTROL1_PFM_END 0 U3_PFM_CONTROL1_N00986
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U3_PFM_CONTROL1_C5         0 U3_PFM_CONTROL1_N13643  5n IC=0 
R_U3_PFM_CONTROL1_R1         U3_PFM_CONTROL1_N15079 U3_PFM_CONTROL1_N13643  1k
+  TC=0,0 
E_U3_REF_GEN1_ABM1         U3_REF_GEN1_N14789049 0 VALUE { IF(V(EN2)>0.5,  
+ V(U3_VREF),0)   }
C_U3_REF_GEN1_C1         U3_REF_GEN1_N14785545 0  6.4p  TC=0,0 
C_U3_REF_GEN1_C3         U3_REF_GEN1_N14785558 0  6.4p  TC=0,0 
R_U3_REF_GEN1_R1         U3_REF_GEN1_N14789049 U3_REF_GEN1_N14785545  10E6  
R_U3_REF_GEN1_R2         U3_REF_GEN1_N14785545 U3_REF_GEN1_N14785551  10E6  
C_U3_REF_GEN1_C4         U3_VREF_MOD 0  6.4p  TC=0,0 
R_U3_REF_GEN1_R3         U3_REF_GEN1_N14785551 U3_REF_GEN1_N14785558  10E6  
C_U3_REF_GEN1_C2         U3_REF_GEN1_N14785551 0  6.4p  TC=0,0 
R_U3_REF_GEN1_R4         U3_REF_GEN1_N14785558 U3_VREF_MOD  10E6  
E_U3_ABM11         U3_TESTER 0 VALUE { IF ( V(U3_EN_CTL)  > 0.5 &
+  V(U3_INT_TEST) > 0.5, 1, 0)    }
E_U3_ABM13         U3_FB_IN 0 VALUE { IF(V(BM)<0.6,  
+ V(FB),V(U3_FB_MULTX4))   }
E_U3_ABM12         U3_INT_TEST 0 VALUE { IF (V(VIN) > V(FB), 0, 1)    }
X_U3_LOOP1_U55         U3_LOOP1_LSD_TON_MIN U3_LOOP1_N16680180 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U3_LOOP1_C6         U3_LOOP1_THRESH 0  3p  TC=0,0 
R_U3_LOOP1_R13         U3_LOOP1_N16682818 U3_LOOP1_N16682120  160 TC=0,0 
C_U3_LOOP1_C3         U3_LOOP1_COMP_IN 0  15p  TC=0,0 
X_U3_LOOP1_U49         U3_LOOP1_LSD_ON U3_LOOP1_N16692190 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
R_U3_LOOP1_R11         U3_LOOP1_ICTRL U3_LOOP1_N16641040  10 TC=0,0 
C_U3_LOOP1_C7         0 U3_LOOP1_N16639333  100n  
E_U3_LOOP1_ABM1         U3_LOOP1_N16641040 0 VALUE { MIN(((V(U3_LOOP1_COMP) -
+  0.2)/1.4 + 0.22), V(U3_LOOP1_VAL_CUR_LIM))    }
X_U3_LOOP1_U37         U3_LOOP1_LSD_ON U3_LOOP1_EN_CTL_BAR U3_START_SW
+  N17016622 SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_LOOP1_U57         U3_EN_CTL U3_LOOP1_EN_CTL_BAR INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_LOOP1_U54         U3_LOOP1_COMP_OUT U3_LOOP1_SET_LAT INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U3_LOOP1_ABM4         U3_LOOP1_N16949121 0 VALUE { IF(V(VO2)>4.3,1,0)    }
C_U3_LOOP1_C10         0 U3_LOOP1_N16682818  1n  
C_U3_LOOP1_C13         0 U3_LOOP1_N16949390  1n  
R_U3_LOOP1_R6         U3_LOOP1_N16634464 SW2  900k TC=0,0 
X_U3_LOOP1_U48         U3_LOOP1_N16680180 U3_LOOP1_N16680856
+  INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
R_U3_LOOP1_R30         U3_OVP U3_LOOP1_N16913651  10 TC=0,0 
X_U3_LOOP1_U33         U3_LOOP1_THRESH U3_LOOP1_COMP_IN U3_LOOP1_N16635953
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U3_LOOP1_ABM2         U3_LOOP1_N16889941 0 VALUE { V(U3_GATE_N)    }
R_U3_LOOP1_R17         U3_LOOP1_N16949390 U3_LOOP1_N16949121  10 TC=0,0 
X_U3_LOOP1_S3    U3_LOOP1_N16949390 0 U3_LOOP1_N16946661 0 LOOP_U3_LOOP1_S3 
X_U3_LOOP1_U56         U3_LOOP1_N16688292 U3_GATE_N INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
G_U3_LOOP1_ABM2I1         0 U3_LOOP1_N16631329 VALUE { {LIMIT(V(U3_VREF_IN,
+  U3_LOOP1_INT_FB_TEST)*4.7u, -20u, 20u)}    }
R_U3_LOOP1_R8         U3_LOOP1_N16634513 U3_LOOP1_N16634464  2000k TC=0,0 
C_U3_LOOP1_C27         U3_LOOP1_N16913651 0  1n  TC=0,0 
R_U3_LOOP1_R9         U3_LOOP1_THRESH U3_LOOP1_N16634513  2000k TC=0,0 
V_U3_LOOP1_V10         U3_LOOP1_N167758750 0 0.26
X_U3_LOOP1_U65         U3_LOOP1_N16707117 U3_LOOP1_EN_CTL_BAR
+  U3_LOOP1_N16792841 U3_LOOP1_RES_LAT OR3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_LOOP1_U66         U3_PRE_SS U3_LOOP1_N16792356 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U3_LOOP1_C12         0 U3_LOOP1_VAL_CUR_LIM  1n  
X_U3_LOOP1_U52         U3_LOOP1_N16680856 U3_LOOP1_N16680180 U3_LOOP1_N16682120
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_LOOP1_U60         U3_LOOP1_N16635953 U3_LOOP1_COMP_OUT BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=25n
D_U3_LOOP1_D8         U3_LOOP1_N167758750 U3_LOOP1_COMP D_D1_MODEL
C_U3_LOOP1_C5         0 U3_LOOP1_N16996507  80p  
X_U3_LOOP1_U36         U3_LOOP1_SET_LAT U3_LOOP1_RES_LAT U3_LOOP1_LSD_ON
+  U3_LOOP1_GATE_BAR SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U3_LOOP1_C4         U3_LOOP1_N16634513 0  3p  TC=0,0 
R_U3_LOOP1_R10         U3_LOOP1_N16639333 U3_LOOP1_N16889941  1 TC=0,0 
X_U3_LOOP1_S1    U3_LOOP1_LSD_ON 0 U3_LOOP1_COMP_IN 0 LOOP_U3_LOOP1_S1 
E_U3_LOOP1_ABM11         U3_LOOP1_N16912086 0 VALUE {
+  if(V(U3_LOOP1_N16913651)>0.5,16.9,17.7)    }
D_U3_LOOP1_D9         U3_LOOP1_COMP U3_LOOP1_N167768830 D_D1_MODEL
E_U3_LOOP1_ABM3         U3_LOOP1_N17027035 0 VALUE { IF(V(VO2)<1 &
+  V(U3_START_SW)>0.5, 0.15, 0.96)    }
X_U3_LOOP1_U62         U3_LOOP1_N16692190 U3_LOOP1_LSD_ON U3_LOOP1_N16691966
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U3_LOOP1_D5         U3_LOOP1_N16682120 U3_LOOP1_N16682818 D_D1_MODEL
V_U3_LOOP1_V8         U3_LOOP1_COMP U3_LOOP1_N16631329 0Vdc
R_U3_LOOP1_R12         U3_LOOP1_N16996507 U3_LOOP1_COMP  1.2MEG  
V_U3_LOOP1_V9         U3_LOOP1_N167768830 0 1.7
E_U3_LOOP1_ABM9         U3_LOOP1_N16902296 0 VALUE { ( IF
+  (V(U3_LOOP1_N16639333) > 0.5 , V(U3_ISENSE_N), 0))    }
X_U3_LOOP1_U63         U3_LOOP1_N16691966 U3_LOOP1_N16691990 U3_LOOP1_LSD_ON
+  U3_LOOP1_LSD_TON_MIN OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U3_LOOP1_C11         0 U3_LOOP1_N16691990  1n  
D_U3_LOOP1_D7         U3_LOOP1_N16691966 U3_LOOP1_N16691990 D_D1_MODEL
X_U3_LOOP1_U35         VO2 U3_LOOP1_N16912086 U3_OVP COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_U3_LOOP1_R16         U3_LOOP1_VAL_CUR_LIM U3_LOOP1_N17027035  10 TC=0,0 
R_U3_LOOP1_R5         U3_LOOP1_COMP_IN SW2  600k TC=0,0 
X_U3_LOOP1_U67         U3_OVP U3_PFM_DETECT U3_LOOP1_N16792356
+  U3_LOOP1_N16792841 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_LOOP1_U61         U3_LOOP1_N16682120 U3_LOOP1_N16682818 U3_LOOP1_N16680180
+  U3_LOOP1_N16688292 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U3_LOOP1_ABM10         U3_LOOP1_INT_FB_TEST 0 VALUE { ( IF (V(U3_INT_TEST) >
+  0.5 , V(U3_FB_INT), V(U3_FB_IN)))    }
R_U3_LOOP1_R15         U3_LOOP1_ISW_LSD U3_LOOP1_N16902296  10 TC=0,0 
R_U3_LOOP1_R14         U3_LOOP1_N16691990 U3_LOOP1_N16691966  210 TC=0,0 
C_U3_LOOP1_C8         0 U3_LOOP1_ICTRL  5n  
X_U3_LOOP1_U32         U3_LOOP1_ISW_LSD U3_LOOP1_ICTRL U3_LOOP1_N16707117
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U3_LOOP1_C9         0 U3_LOOP1_ISW_LSD  5n  
R_U3_LOOP1_R7         U3_LOOP1_N16946661 U3_LOOP1_N16634464  100k TC=0,0 
R_U3_LOOP1_R4         0 U3_LOOP1_COMP  4155MEG  

R_U2_R6         0 GND1  1k  
X_U2_U23         U2_CLIMIT_HS U2_N14439433 U2_N66056 U2_N51036
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U2_UCM_C1         U2_UCM_N14517817 0  1n IC=0 TC=0,0 
X_U2_UCM_U1         U2_UCM_N14517915 U2_UCM_N14517817 U2_SLEEP COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U2_UCM_V1         U2_UCM_N14517915 0 1.5m
R_U2_UCM_R1         U2_IAVG U2_UCM_N14517817  288.6k  
X_U2_U26         U2_N73924 U2_P100 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U2_U_DIS_S12    U2_U_DIS_DISCH 0 VO1 0 VOUT_DISCHARGE_U2_U_DIS_S12 
E_U2_U_DIS_ABM1         U2_U_DIS_DISCH 0 VALUE { if ( V(EN1) >0.5 &  
+ V(U2_UVLO) > 0.5 , 1 , 0 )   }
X_U2_U22         U2_MIN_TOFF_N U2_PWM U2_N15895 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U2_C1         0 U2_HS_RST  10p  
R_U2_R3         U2_N73876 U2_N73924  14.4k  
X_U2_U17         U2_CAPRIO U2_N11237 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U2_U4_V1         U2_U4_N171212 0 2.075
V_U2_U4_V6         U2_U4_N171258 0 0.15
V_U2_U4_V2         U2_U4_N171636 0 1.2
X_U2_U4_U3         EN1 U2_U4_N171636 U2_U4_N147373630 U2_U4_N14737027
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U2_U4_R6         U2_U4_N171352 U2_U4_N171432  1  
C_U2_U4_C2         0 U2_EN_BYP  1n  
C_U2_U4_C1         0 U2_UVLO  1n  
X_U2_U4_U5         U2_EN_BYP U2_AUTO_BYP U2_EN_INT AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U2_U4_U8         U2_EN_BYP U2_U4_N14737027 D_D1
R_U2_U4_R1         U2_U4_N171304 U2_UVLO  1  
E_U2_U4_ABM2         U2_AUTO_BYP 0 VALUE { IF(V(U2_PG)>0.5,  
+ V(U2_U4_N171352),1)   }
X_U2_U4_U1         VIN U2_U4_N171212 U2_U4_N171258 U2_U4_N171304
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U2_U4_ABM1         U2_U4_N171484 0 VALUE { V(U2_VSEL_INT)+0.25    }
C_U2_U4_C4         0 U2_U4_N171352  1n  
R_U2_U4_R2         U2_U4_N14737027 U2_EN_BYP  1.449Meg  
V_U2_U4_V3         U2_U4_N147373630 0 0.8
V_U2_U4_V5         U2_U4_N147371450 0 0.05
X_U2_U4_U4         VIN U2_U4_N171484 U2_U4_N147371450 U2_U4_N171432
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U2_Cin         0 VIN  4.7u  
E_U2_U_PG_ABM1         U2_U_PG_N16778305 0 VALUE { IF( V(EN1) > 0.5 &  
+ V(U2_UVLO) > 0.5 ,1, 0)   }
E_U2_U_PG_ABM2         U2_U_PG_PG_DEC 0 VALUE { IF(V(U2_U_PG_N16778305) > 0.5 ,
+  V(U2_FB) ,0)    }
X_U2_U_PG_U14         U2_U_PG_N16779829 U2_SOFTSTART_COMP BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20u
X_U2_U_PG_U12         U2_U_PG_PG_OUT U2_U_PG_N16779829 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=7.5u
X_U2_U_PG_U2         U2_U_PG_PG_DEC U2_U_PG_PG_TH U2_U_PG_PG_HYS U2_U_PG_PG_OUT
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U2_U_PG_ABM4         U2_U_PG_PG_HYS 0 VALUE { IF(V(VSEL3) >
+  0.5,1.2*0.03,1.0*0.03)    }
E_U2_U_PG_ABM3         U2_U_PG_PG_TH 0 VALUE { IF(V(VSEL3) >
+  0.5,1.2*0.975,1.0*0.975)    }
X_U2_U_PG_S1    U2_U_PG_N16779829 0 U2_PG 0 PG_U2_U_PG_S1 
R_U2_U_PG_R_pg         U2_PG VO1  1Meg  
V_U2_U5_V3         U2_U5_N12138 0  
+PULSE 0 1 1u 10n 10n 1000 2000
E_U2_U5_ABM4         U2_U5_N14883937 0 VALUE { IF (V(U2_CL_SET) > 0.5, 0.6 ,
+  0.15)    }
E_U2_U5_ABM1         U2_U5_N06376 0 VALUE { (V(U2_U5_OUT) * -100m)    }
X_U2_U5_U3         U2_ISENSE_HS U2_U5_N03621 U2_U5_N14917161 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_U5_S5    EN1 0 U2_U5_SS 0 Enable_U2_U5_S5 
X_U2_U5_U1         U2_U5_N14883937 U2_ISENSE_LS U2_U5_N14890894 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U2_U5_ABM2         U2_U5_N148721771 0 VALUE { (V(U2_U5_N06443) + 1.1)    }
R_U2_U5_R31         0 U2_U5_SS  1E11  
X_U2_U5_U5         EN1 U2_U5_N03743 U2_U5_OUT COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U2_U5_U2         U2_DRVL_PRE U2_U5_N14911952 U2_CLIMIT_LS AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U2_U5_R2         U2_U5_N06376 U2_U5_N06443  1  
R_U2_U5_R3         U2_U5_N148721771 U2_U5_N03743  1  
X_U2_U5_U9         U2_U5_SS U2_U5_VDD D_D1
X_U2_U5_U11         U2_U5_N14917161 U2_U5_N14920714 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
X_U2_U5_U4         U2_U5_N14917735 U2_DRVH_PRE U2_CLIMIT_HS AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U5_U10         U2_U5_N14890894 U2_U5_N14911952 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
E_U2_U5_ABM6         U2_CL_SET 0 VALUE { if(V(U2_U5_SS)>0.7, 1,0)    }
X_U2_U5_U12         U2_U5_N14917374 U2_U5_N14920714 U2_CL_SET U2_U5_N14917735
+  MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_U5_U13         U2_U5_N14917161 U2_U5_N14917374 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=7n
X_U2_U5_U6         U2_U5_OUT U2_U5_N12138 U2_SDWN_N AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U2_U5_C2         0 U2_U5_N06443  1n  
G_U2_U5_ABMII2         U2_U5_VDD U2_U5_SS VALUE { if(V(U2_EN_BYP)>0.5, 1u ,0)  
+   }
V_U2_U5_V4         U2_U5_VDD 0 5Vdc
C_U2_U5_C4         0 U2_U5_SS  1n  
C_U2_U5_C3         0 U2_U5_N03743  1n  
E_U2_U5_ABM3         U2_U5_N03621 0 VALUE { IF (V(U2_CL_SET) > 0.5, 0.6 , 0.15)
+     }
X_U2_U8         U2_HS_SET U2_HS_RST U2_HS_ON U2_N39158 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_U24         U2_PWMIN U2_N51036 U2_PWM AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_U11         U2_CLIMIT_HS U2_N02441 U2_SDWN U2_N03055 OR3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U9         U2_PWM U2_N02382 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_U18         U2_LS_SET U2_LS_RST U2_N70988 U2_LS_ON_PRE
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U2_C2         0 U2_N73924  1n  
R_U2_R9         U2_N66056 U2_N14507524  8 TC=0,0 
X_U2_U13         U2_HS_ON_N U2_N02382 U2_N48885 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U2_U25         U2_CLIMIT_LS U2_SDWN U2_N14439433 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U2_U12         U2_N03055 U2_HS_RST D_D1
X_U2_U4         U2_MIN_TOFF U2_MIN_TOFF_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_U14         U2_HS_ON U2_HS_ON_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U2_R4         U2_N15064262 U2_LS_SET  800  
X_U2_U19         U2_N73924 U2_N73876 D_D1
X_U2_U7         U2_LS_ON_PRE U2_SDWN_N U2_PWM U2_HS_SET AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U16         U2_N48885 U2_N11237 U2_SDWN_N U2_N15064262 AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U10         U2_N02382 U2_MIN_TON_N U2_N02441 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U2_U7_ABM2         U2_U7_N14955959 0 VALUE { 1m*((-302.17/(V(VIN) +
+  0.88))+912.92)    }
X_U2_U7_U5         U2_U7_N14955277 U2_U7_N14956521 d_d1special PARAMS:
C_U2_U7_C3         0 U2_U7_N14955667  1n  
X_U2_U7_U1         U2_HS_ON U2_U7_N14956025 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=2n
X_U2_U7_U13         U2_HS_ON U2_UVLO U2_U7_N14956025 U2_DRVH_PRE AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U7_S1    U2_U7_PMOS_CTRL 0 U2_U7_N14955161 SW1 Driver_U2_U7_S1 
X_U2_U7_H2    U2_U7_N14955277 0 0 U2_ISENSE_LS Driver_U2_U7_H2 
X_U2_U7_U4         U2_LS_ON U2_U7_N14955245 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=2n
X_U2_U7_S2    U2_U7_NMOS_CTRL 0 SW1 U2_U7_N14955277 Driver_U2_U7_S2 
E_U2_U7_ABM3         U2_U7_N14956411 0 VALUE { 1m*((-219.375/(V(VIN) +
+  0.5))+858.75)    }
R_U2_U7_R4         U2_U7_N14955959 U2_U7_N14955265  1  
E_U2_U7_ABM6         U2_U7_N14955383 0 VALUE { IF( V(U2_UVLO) >0.5 &  
+ V(U2_AUTO_BYP) < 0.5 , 1 , 0)   }
V_U2_U7_V2         SW1 U2_U7_N149568151 545m
X_U2_U7_H1    VIN U2_U7_N14955161 U2_ISENSE_HS 0 Driver_U2_U7_H1 
R_U2_U7_R2         0 U2_ISENSE_LS  1k  
X_U2_U7_U10         U2_EN_INT U2_DRVH_PRE U2_U7_N14955877 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U7_U8         0 U2_U7_N14955667 U2_U7_N14955685 U2_U7_NMOS_CTRL
+  MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_U7_U6         U2_U7_N149568151 U2_U7_N14955161 d_d1special PARAMS:
C_U2_U7_C2         0 U2_U7_N14955265  1n  
V_U2_U7_V1         U2_U7_N14956521 SW1 545m
R_U2_U7_R1         0 U2_ISENSE_HS  1k  
X_U2_U7_U12         U2_DRVL_PRE U2_EN_INT U2_U7_N14955685 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U7_U7         U2_U7_N14955383 U2_U7_N14955265 U2_U7_N14955877
+  U2_U7_PMOS_CTRL MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U2_U7_R5         U2_U7_N14956411 U2_U7_N14955667  1  
X_U2_U7_U14         U2_LS_ON U2_UVLO U2_U7_N14955245 U2_DRVL_PRE AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U15         U2_HS_ON_N U2_N70988 U2_LS_ON AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U2_C4         0 U2_N14507524  1n  TC=0,0 
X_U2_U1_S13    U2_U1_VOUT_SEL2 0 U2_U1_N15053924 U2_U1_N15052765
+  ErrorAmp_U2_U1_S13 
E_U2_U1_E1         U2_U1_VOUT_SEL1 0 U2_U1_N15023791 0 1
C_U2_U1_C14         0 U2_U1_VEQN  1n  
E_U2_U1_GAIN1         U2_U1_INNER_FB 0 VALUE {1 * V(U2_U1_N14974676)}
E_U2_U1_GAIN2         U2_U1_N15237623 0 VALUE {1E3 * V(U2_IAVG)}
X_U2_U1_U10         U2_SLEEP U2_PAUSE U2_U1_PWM_DELAY AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U2_U1_V1         U2_U1_N14975572 0 10m
X_U2_U1_U44         U2_U1_N14986653 U2_U1_N14986637 U2_U1_N14986645
+  U2_U1_N15023791 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U1_U47         U2_U1_N14993699 VSEL2 VSEL1 U2_U1_VOUT_SEL4 AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U2_U1_ABM16         U2_VSEL_INT 0 VALUE { ( V(U2_U1_N14974800)  
+ +V(U2_U1_N15037307) ) / 1.0   }
E_U2_U1_ABM14         U2_U1_N14974800 0 VALUE {
+  1*V(U2_U1_VOUT_SEL1)+1.05*V(U2_U1_VOUT_SEL2)+1.1*V(U2_U1_VOUT_SEL3)+1.2*V(U2_U1_VOUT_SEL4)
+     }
R_U2_U1_R13         U2_U1_VCLAMP U2_U1_N14975772  1  
C_U2_U1_C4         0 U2_U1_N14975146  1n  
X_U2_U1_S17    U2_U1_VOUT_SEL6 0 U2_U1_N15011417 U2_U1_N15011875
+  ErrorAmp_U2_U1_S17 
E_U2_U1_ABM4         U2_U1_N14975772 0 VALUE { LIMIT(((V(U2_U1_N14975146)
+  -V(U2_FB))*1.36u),  
+ 100n,-100n)   }
V_U2_U1_V3         U2_U1_N14976224 0 3.0
X_U2_U1_U49         VSEL3 VSEL2 U2_U1_N14995434 U2_U1_VOUT_SEL7 AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U1_U13         VSEL3 U2_U1_N14986653 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_U1_U48         VSEL3 VSEL2 VSEL1 U2_U1_VOUT_SEL8 AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U1_S9    U2_SOFTSTART_COMP 0 U2_U1_N14974738 U2_U1_INNER_REF
+  ErrorAmp_U2_U1_S9 
X_U2_U1_U6         U2_U1_INNER_REF U2_U1_N14976224 D_D1
E_U2_U1_ABM19         U2_U1_N15241462 0 VALUE { MAX(( V(U2_U1_N15157837)  
+ +V(U2_U1_N15180954) ), 0)   }
X_U2_U1_U50         VSEL3 U2_U1_N14995396 VSEL1 U2_U1_VOUT_SEL6 AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U2_U1_ABMII2         U2_U1_N14975572 U2_U1_N14975376 VALUE { (V(U2_U1_VEQN)) 
+    }
X_U2_U1_U14         VSEL1 U2_U1_N14986645 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_U1_S14    U2_U1_VOUT_SEL3 0 U2_U1_N15052765 U2_U1_N15010516
+  ErrorAmp_U2_U1_S14 
E_U2_U1_ABM5         U2_U1_VREF_INT_2 0 VALUE { IF(V(VSEL3) > 0.5,1.14,0.95)   
+  }
X_U2_U1_U1         U2_U1_N14975376 U2_U1_N14975572 D_D1
X_U2_U1_U15         VSEL2 U2_U1_N14986637 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U2_U1_ABM17         U2_U1_N15157693 0 VALUE { ((
+  -0.0164809508880808*(pwr(V(U2_IAVG),6)) +
+  0.0298454076825617*(pwr(V(U2_IAVG),5)) -
+  0.0219467248788638*(pwr(V(U2_IAVG),4)) +  
+ 0.00836834407062939*(pwr(V(U2_IAVG),3)) -
+  0.00174039645545789*(pwr(V(U2_IAVG),2)) +
+  0.000186505291083563*(pwr(V(U2_IAVG),1)) - 7.01635112971111E-06))  
+ + MAX(MIN(((- 0.1095434*V(VIN) + 1.1304351)*V(U2_IAVG)*V(U2_IAVG) +
+  (0.0089649*V(VIN) - 0.1792158)*V(U2_IAVG) + (0.0002009*V(VIN) +
+  0.0069606))*1m,  
+ ((- 3.5203367*V(VIN) - 51.382322)*V(U2_IAVG) + (0.4326396*V(VIN) +
+  4.5904994))*1u),0) }
X_U2_U1_S2    U2_HS_ON 0 U2_U1_N14975376 U2_U1_N14975048 ErrorAmp_U2_U1_S2 
X_U2_U1_U21         VSEL1 U2_U1_N14993138 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_U1_U29         VSEL1 U2_U1_N14995236 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U2_U1_R3         0 U2_U1_N14974966  666k  
X_U2_U1_S3    U2_U1_N14976006 0 U2_U1_INNER_FB U2_U1_INNER_REF
+  ErrorAmp_U2_U1_S3 
X_U2_U1_S16    U2_U1_VOUT_SEL5 0 U2_U1_ABC U2_U1_N15011417 ErrorAmp_U2_U1_S16 
X_U2_U1_U11         U2_ILIM U2_PAUSE U2_P100 U2_U1_FBREF_SHORT OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U2_U1_R6         U2_U1_N14974738 U2_U1_N14975058  {0.01MEG}  
X_U2_U1_U2         U2_U1_INNER_REF U2_U1_INNER_FB U2_U1_N14975826
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U2_U1_C13         0 U2_U1_N15180954  1n  
R_U2_U1_R17         U2_U1_N15157693 U2_U1_N15157837  1  
C_U2_U1_C1         VO1 U2_U1_N14974676  10p  
R_U2_U1_R11         U2_U1_INNER_REF 0  61.4G  
C_U2_U1_C3         U2_U1_N14975048 U2_U1_INNER_REF  10p  
X_U2_U1_U36         VSEL1 U2_U1_N14995434 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U2_U1_R18         U2_U1_N15180928 U2_U1_N15180954  1  
E_U2_U1_ABM12         U2_U1_N15237567 0 VALUE { if{ V(VIN) <3.6,  
+  (-1*((1.1389e-5*pwr(V(U2_U1_N15237623),3))+(-0.0049405*pwr(V(U2_U1_N15237623),2))+(1.3946*V(U2_U1_N15237623))-6.643)),   
+  ((1.1389e-5*pwr(V(U2_U1_N15237623),3))+(-0.0079405*pwr(V(U2_U1_N15237623),2))+(.9946*V(U2_U1_N15237623))-15.643)}
+   }
R_U2_U1_R9         U2_U1_N14975146 U2_U1_N14975150  1  
X_U2_U1_U20         VSEL3 U2_U1_N14993130 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_U1_S12    U2_U1_VOUT_SEL1 0 VO1 U2_U1_N15053924 ErrorAmp_U2_U1_S12 
C_U2_U1_C5         0 U2_U1_INNER_REF  11.8f  
E_U2_U1_ABM2         U2_U1_N14975150 0 VALUE { IF(V(U2_SDWN_N) <
+  0.5,0,V(U2_U1_VREF_INT))    }
E_U2_U1_ABM6         U2_U1_N15242248 0 VALUE { 
+ {(V(U2_U1_N15237629)*((1-(V(VIN)-3.6)/6))) * 1n + 1.5u  
+ }   }
R_U2_U1_R19         U2_U1_N15247653 U2_U1_VEQN  1  
E_U2_U1_ABM3         U2_U1_VREF_INT 0 VALUE { IF(V(VSEL3) > 0.5,1.2,1.0)    }
X_U2_U1_U45         U2_U1_N14992577 U2_U1_N14992673 VSEL1 U2_U1_VOUT_SEL2
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U1_U33         VSEL2 U2_U1_N14995396 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_U1_S1    U2_U1_FBREF_SHORT 0 U2_U1_INNER_FB U2_U1_N14975058
+  ErrorAmp_U2_U1_S1 
E_U2_U1_ABM15         U2_U1_N15037307 0 VALUE {
+  1.8*V(U2_U1_VOUT_SEL5)+1.9*V(U2_U1_VOUT_SEL6)+2*V(U2_U1_VOUT_SEL7)+3*V(U2_U1_VOUT_SEL8)
+     }
X_U2_U1_S4    U2_EN_BYP 0 U2_U1_N14976432 0 ErrorAmp_U2_U1_S4 
R_U2_U1_R5         U2_U1_N14976432 U2_FB  210k  
R_U2_U1_R7         0 U2_U1_N14975048  6.67k  
C_U2_U1_C12         0 U2_U1_N15157837  1n  
X_U2_U1_U24         VSEL3 U2_U1_N14993699 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U2_U1_ABMII1         0 U2_U1_INNER_REF VALUE { V(U2_U1_VCLAMP)    }
X_U2_U1_S8    U2_U1_PWM_DELAY 0 U2_PWMIN U2_U1_N14975826 ErrorAmp_U2_U1_S8 
R_U2_U1_R2         U2_U1_N14974966 SW1  333k  
E_U2_U1_ABM18         U2_U1_N15180928 0 VALUE { MAX(if( V(VIN) <3.0,  
+ 0.9100022*V(VIN)*V(VIN) - 4.8699002*V(VIN) + 6.4196807,  
+ 0.174*V(VIN) - 0.522) * 1u, 0)  }
C_U2_U1_C2         U2_FB VO1  4p  
C_U2_U1_C7         0 U2_U1_VCLAMP  1n  
R_U2_U1_R10         0 U2_U1_N14975376  100MEG  
X_U2_U1_S15    U2_U1_VOUT_SEL4 0 U2_U1_N15010516 U2_U1_ABC ErrorAmp_U2_U1_S15 
X_U2_U1_U16         VSEL3 U2_U1_N14992577 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U2_U1_C9         0 U2_U1_N15237629  1n  
X_U2_U1_U30         VSEL2 U2_U1_N14995702 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U2_U1_ABM20         U2_U1_N15247653 0 VALUE { IF( V(U2_VSEL_INT) > 1.15,
+  V(U2_U1_N15242248), V(U2_U1_N15241462))    }
X_U2_U1_U51         VSEL3 U2_U1_N14995702 U2_U1_N14995236 U2_U1_VOUT_SEL5
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U1_S18    U2_U1_VOUT_SEL7 0 U2_U1_N15011875 U2_U1_N15012338
+  ErrorAmp_U2_U1_S18 
R_U2_U1_R1         U2_U1_N14974676 U2_U1_N14974966  6.1Meg  
R_U2_U1_R15         U2_U1_N15237567 U2_U1_N15237629  1  
X_U2_U1_S19    U2_U1_VOUT_SEL8 0 U2_U1_N15012338 U2_FB ErrorAmp_U2_U1_S19 
X_U2_U1_U46         U2_U1_N14993130 VSEL2 U2_U1_N14993138 U2_U1_VOUT_SEL3
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U1_U9         U2_EN_BYP U2_SDWN_N U2_U1_N14976006 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U1_U18         VSEL2 U2_U1_N14992673 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U2_U1_C11         0 U2_PWMIN  1n  TC=0,0 
X_U2_U28         U2_N15064262 U2_LS_SET D_D1
X_U2_U27         U2_PWMIN U2_N14507524 U2_ILIM AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U2_R7         U2_IAVG U2_N15031241  10k  
X_U2_U3         U2_MIN_TON U2_MIN_TON_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U2_ABM2         U2_N15031241 0 VALUE { {{IF(V(U2_DRVH_PRE) >
+  0.5,V(U2_ISENSE_HS),V(U2_ISENSE_LS))  
+ }  
+ }  }
X_U2_U20         U2_LS_ON U2_LS_ON_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_U21         U2_CAPRIO U2_SDWN U2_N15895 U2_LS_RST OR3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U2_R2         0 U2_N39158  10k  
C_U2_C5         0 U2_LS_SET  10p  
E_U2_GAIN1         U2_N73876 0 VALUE {1 * V(U2_HS_ON)}
X_U2_U2_U9         U2_U2_N14352 U2_U2_N10820 U2_MIN_TON COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_U2_U2_R3         SW1 U2_U2_N14527  750k  
R_U2_U2_R1         U2_U2_N10820 VIN  365k  
X_U2_U2_S1    U2_U2_N12733 0 U2_U2_N10820 0 Minton_U2_U2_S1 
C_U2_U2_C3         0 U2_U2_N14352  5p  
C_U2_U2_C2         0 U2_U2_N10820  4p  
R_U2_U2_R4         U2_U2_N14527 0  250k  
X_U2_U2_U11         U2_DRVH_PRE U2_U2_N12733 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U2_U2_R2         U2_U2_N14527 U2_U2_N14352  1.3MEG  
R_U2_U6_R1         U2_U6_N13835 U2_U6_N13806  1  
X_U2_U6_U13         U2_DRVL_PRE U2_U6_N14289 U2_U6_N15145 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U6_U12         SW1 U2_U6_N13806 U2_U6_N14289 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
E_U2_U6_ABM1         U2_U6_N13835 0 VALUE { IF(V(0) > 0.5, 208.5m,-1.5m)    }
X_U2_U6_U14         U2_U6_N15145 U2_DRVH_PRE U2_CAPRIO U2_U6_N20123
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_U6_U16         0 U2_U6_N16390 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U2_U6_C3         0 U2_U6_N13806  1n  
R_U2_U6_R3         U2_U6_N17195 U2_U6_N16592  36  
X_U2_U6_U15         U2_U6_N16390 U2_U6_N16592 U2_PAUSE AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U6_U18         U2_DRVH_PRE U2_DRVL_PRE U2_U6_N17195 NOR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U2_U6_C4         0 U2_U6_N16592  1n  
X_U2_U6_U17         U2_U6_N16592 U2_U6_N17195 D_D1
R_U2_U6_R4         0 U2_U6_N20123  10k  
C_U2_C3         0 U2_IAVG  1n  
X_U2_U6         U2_SDWN_N U2_SDWN INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U2_R1         U2_N03055 U2_HS_RST  800  
E_U2_U8_GAIN1         U2_U8_VOUT_COPY 0 VALUE {1 * V(VO1)}
X_U2_U8_U30         0 U2_U8_NMOS_GATE d_dideal PARAMS:
X_U2_U8_U36         0 U2_U8_NMOS_GATE_VOUT_DISCH d_dideal PARAMS:
R_U2_U8_R4         VO1 LOAD  100MEG TC=0,0 
C_U2_U8_C7         U2_U8_NMOS_GATE 0  20p  TC=0,0 
X_U2_U8_S1    U2_U8_NMOS_GATE 0 LOAD 0 LOAD_SWITCH_U2_U8_S1 
C_U2_U8_C8         U2_U8_CTRL_ON 0  1n  TC=0,0 
R_U2_U8_R5         VO1 0  100MEG TC=0,0 
R_U2_U8_R6         U2_U8_NMOS_GATE 0  100MEG TC=0,0 
R_U2_U8_R1         U2_U8_N15012058 U2_U8_CTRL_ON  {70/0.692} TC=0,0 
R_U2_U8_R2         LOAD 0  1MEG TC=0,0 
X_U2_U8_U32         0 LOAD d_dideal PARAMS:
V_U2_U8_V2         U2_U8_LOAD_INT 0 1.5
R_U2_U8_R7         U2_U8_NMOS_GATE_VOUT_DISCH 0  100MEG TC=0,0 
C_U2_U8_C12         LOAD 0  1n  TC=0,0 
C_U2_U8_C9         U2_U8_NMOS_GATE_VOUT_DISCH 0  20p  TC=0,0 
X_U2_U8_U34         U2_U8_N15012058 U2_U8_CTRL_ON d_dideal PARAMS:
X_U2_U8_U37         U2_U8_NMOS_GATE_VOUT_DISCH VIN d_dideal PARAMS:
E_U2_U8_ABM5         U2_U8_N15012058 0 VALUE { If(V(U2_U8_N15012058)< 0.5,
+  IF(V(CTRL)> 1.1, 1, 0), IF(V(CTRL)>0.4, 1, 0) )    }
C_U2_U8_C6         U2_U8_LOAD_SW_GATE LOAD  12p  TC=0,0 
C_U2_U8_C11         U2_U8_LOAD_SW_GATE 0  1f  TC=0,0 
G_U2_U8_ABMII3         U2_U8_NMOS_GATE_VOUT_DISCH 0 VALUE {
+  IF(V(U2_U8_N15020018)> 0.5 & V(U2_U8_NO_FAULT)>0.5, 0.6m,
+  -0.48m*(0.7+0.25*V(LOAD)))     }
X_U2_U8_S2    U2_U8_NMOS_GATE_VOUT_DISCH 0 VO1 0 LOAD_SWITCH_U2_U8_S2 
X_U2_U8_U31         U2_U8_NMOS_GATE VIN d_dideal PARAMS:
X_U2_U8_U35         U2_EN_BYP U2_UVLO U2_U8_NO_FAULT AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U8_U28         U2_U8_LOAD_SW_GATE U2_U8_VOUT_COPY d_dideal PARAMS:
G_U2_U8_ABMII1         U2_U8_LOAD_SW_GATE 0 VALUE { IF(V(U2_U8_CTRL_ON)> 0.5 &
+  V(U2_U8_NO_FAULT)>0.5, IF(V(U2_VSEL_INT)-V(U2_U8_LOAD_SW_GATE) <
+  0.650,85n*185,85n*(0.9+0.35*(V(U2_VSEL_INT)-V(U2_U8_LOAD_INT)))),
+  -0.48m*(0.7+0.25*V(U2_U8_LOAD_INT)))     }
R_U2_U8_R3         U2_U8_LOAD_SW_GATE 0  100MEG TC=0,0 
C_U2_U8_C5         VO1 U2_U8_LOAD_SW_GATE  {19p}  TC=0,0 
M_U2_U8_M1         LOAD U2_U8_LOAD_SW_GATE VO1 VO1 MbreakP           
V_U2_U8_V1         U2_U8_N15020018 0 1
X_U2_U8_U38         0 VO1 d_dideal PARAMS:
G_U2_U8_ABMII2         U2_U8_NMOS_GATE 0 VALUE { IF(V(U2_U8_CTRL_ON)> 0.5 &
+  V(U2_U8_NO_FAULT)>0.5, 0.6m, -0.48m*(0.7+0.25*V(LOAD)))     }
X_U2_U8_U29         0 U2_U8_LOAD_SW_GATE d_dideal PARAMS:
R_U2_U8_R9         U2_U8_VOUT_COPY U2_U8_LOAD_SW_GATE  100MEG TC=0,0 
X_U2_U8_U33         LOAD VO1 d_dideal PARAMS:
R_U2_R8         0 VIN  60Meg  
C_U2_U3_C2         0 U2_U3_N10820  2400f  
V_U2_U3_V5         U2_U3_N11301 0 1.2
V_U2_U3_V4         U2_U3_N13984 0 667m
X_U2_U3_S1    U2_U3_N12733 0 U2_U3_N10820 0 Mintoff_U2_U3_S1 
I_U2_U3_I1         U2_U3_N11301 U2_U3_N10820 DC 8u  
X_U2_U3_U9         U2_U3_N13984 U2_U3_N10820 U2_MIN_TOFF COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U2_U3_U11         U2_DRVL_PRE U2_U3_N12733 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_U3_U10         U2_U3_N10820 U2_U3_N11301 D_D1
.IC         V(U2_EN_BYP )={1*STEADY}
.IC         V(U2_U5_SS )={5*STEADY}
.ENDS TPS62770_TRANS
*$
.subckt DRIVER_A_U3_U6_S6 1 2 3 4  
S_U3_U6_S6         3 4 1 2 _U3_U6_S6
RS_U3_U6_S6         1 2 1G
.MODEL         _U3_U6_S6 VSWITCH Roff=1e9 Ron=0.01 Voff=0.2 Von=0.8
.ends DRIVER_A_U3_U6_S6
*$
.subckt DRIVER_A_U3_U6_S1 1 2 3 4  
S_U3_U6_S1         3 4 1 2 _U3_U6_S1
RS_U3_U6_S1         1 2 1G
.MODEL         _U3_U6_S1 VSWITCH Roff=1e9 Ron=0.450 Voff=0.5V Von=0.51V
.ends DRIVER_A_U3_U6_S1
*$
.subckt DRIVER_A_U3_U6_H1 1 2 3 4  
H_U3_U6_H1         3 4 VH_U3_U6_H1 1
VH_U3_U6_H1         1 2 0V
.ends DRIVER_A_U3_U6_H1
*$
.subckt DRIVER_A_U3_U6_S2 1 2 3 4  
S_U3_U6_S2         3 4 1 2 _U3_U6_S2
RS_U3_U6_S2         1 2 1G
.MODEL         _U3_U6_S2 VSWITCH Roff=1e9 Ron=1m Voff=0.5V Von=0.51V
.ends DRIVER_A_U3_U6_S2
*$
.subckt DRIVER_A_U3_U6_H2 1 2 3 4  
H_U3_U6_H2         3 4 VH_U3_U6_H2 1
VH_U3_U6_H2         1 2 0V
.ends DRIVER_A_U3_U6_H2
*$
.subckt DRIVER_A_U3_U6_S4 1 2 3 4  
S_U3_U6_S4         3 4 1 2 _U3_U6_S4
RS_U3_U6_S4         1 2 1G
.MODEL         _U3_U6_S4 VSWITCH Roff=1e9 Ron=0.01 Voff=0.2 Von=0.8
.ends DRIVER_A_U3_U6_S4
*$
.subckt DRIVER_A_U3_U6_S3 1 2 3 4  
S_U3_U6_S3         3 4 1 2 _U3_U6_S3
RS_U3_U6_S3         1 2 1G
.MODEL         _U3_U6_S3 VSWITCH Roff=1e9 Ron=0.8 Voff=0.5V Von=0.51V
.ends DRIVER_A_U3_U6_S3
*$
.subckt DRIVER_A_U3_U6_S5 1 2 3 4  
S_U3_U6_S5         3 4 1 2 _U3_U6_S5
RS_U3_U6_S5         1 2 1G
.MODEL         _U3_U6_S5 VSWITCH Roff=1e9 Ron=0.01 Voff=0.2 Von=0.8
.ends DRIVER_A_U3_U6_S5
*$
.subckt TPS61046_U3_S3 1 2 3 4  
S_U3_S3         3 4 1 2 _U3_S3
RS_U3_S3         1 2 1G
.MODEL         _U3_S3 VSWITCH Roff=1e10 Ron=0.001 Voff=0.2V Von=0.8V
.ends TPS61046_U3_S3
*$
.subckt LOOP_U3_LOOP1_S3 1 2 3 4  
S_U3_LOOP1_S3         3 4 1 2 _U3_LOOP1_S3
RS_U3_LOOP1_S3         1 2 1G
.MODEL         _U3_LOOP1_S3 VSWITCH Roff=200k Ron=0.001 Voff=0.45V Von=0.55V
.ends LOOP_U3_LOOP1_S3
*$
.subckt LOOP_U3_LOOP1_S1 1 2 3 4  
S_U3_LOOP1_S1         3 4 1 2 _U3_LOOP1_S1
RS_U3_LOOP1_S1         1 2 1G
.MODEL         _U3_LOOP1_S1 VSWITCH Roff=1e9 Ron=0.001 Voff=0.45V Von=0.55V
.ends LOOP_U3_LOOP1_S1
*$
.subckt VOUT_DISCHARGE_U2_U_DIS_S12 1 2 3 4  
S_U2_U_DIS_S12         3 4 1 2 _U2_U_DIS_S12
RS_U2_U_DIS_S12         1 2 1G
.MODEL         _U2_U_DIS_S12 VSWITCH Roff=1e11 Ron=30 Voff=.6 Von=.4
.ends VOUT_DISCHARGE_U2_U_DIS_S12
*$
.subckt PG_U2_U_PG_S1 1 2 3 4  
S_U2_U_PG_S1         3 4 1 2 _U2_U_PG_S1
RS_U2_U_PG_S1         1 2 1G
.MODEL         _U2_U_PG_S1 VSWITCH Roff=1 Ron=1G Voff=0.2V Von=0.8V
.ends PG_U2_U_PG_S1
*$
.subckt Enable_U2_U5_S5 1 2 3 4  
S_U2_U5_S5         3 4 1 2 _U2_U5_S5
RS_U2_U5_S5         1 2 1G
.MODEL         _U2_U5_S5 VSWITCH Roff=1e11 Ron=10 Voff=.75 Von=.25
.ends Enable_U2_U5_S5
*$
.subckt Driver_U2_U7_S1 1 2 3 4  
S_U2_U7_S1         3 4 1 2 _U2_U7_S1
RS_U2_U7_S1         1 2 1G
.MODEL         _U2_U7_S1 VSWITCH Roff=10e6 Ron=0.6 Voff=0.4 Von=0.6
.ends Driver_U2_U7_S1
*$
.subckt Driver_U2_U7_H2 1 2 3 4  
H_U2_U7_H2         3 4 VH_U2_U7_H2 1
VH_U2_U7_H2         1 2 0V
.ends Driver_U2_U7_H2
*$
.subckt Driver_U2_U7_S2 1 2 3 4  
S_U2_U7_S2         3 4 1 2 _U2_U7_S2
RS_U2_U7_S2         1 2 1G
.MODEL         _U2_U7_S2 VSWITCH Roff=10e6 Ron=0.36 Voff=0.4 Von=0.6
.ends Driver_U2_U7_S2
*$
.subckt Driver_U2_U7_H1 1 2 3 4  
H_U2_U7_H1         3 4 VH_U2_U7_H1 1
VH_U2_U7_H1         1 2 0V
.ends Driver_U2_U7_H1
*$
.subckt ErrorAmp_U2_U1_S13 1 2 3 4  
S_U2_U1_S13         3 4 1 2 _U2_U1_S13
RS_U2_U1_S13         1 2 1G
.MODEL         _U2_U1_S13 VSWITCH Roff=0.1 Ron=10.5k Voff=0.25V Von=0.75
.ends ErrorAmp_U2_U1_S13
*$
.subckt ErrorAmp_U2_U1_S17 1 2 3 4  
S_U2_U1_S17         3 4 1 2 _U2_U1_S17
RS_U2_U1_S17         1 2 1G
.MODEL         _U2_U1_S17 VSWITCH Roff=0.1 Ron=123k Voff=0.25V Von=0.75
.ends ErrorAmp_U2_U1_S17
*$
.subckt ErrorAmp_U2_U1_S9 1 2 3 4  
S_U2_U1_S9         3 4 1 2 _U2_U1_S9
RS_U2_U1_S9         1 2 1G
.MODEL         _U2_U1_S9 VSWITCH Roff=1m Ron=2.99MEG Voff=0.4V Von=0.8V
.ends ErrorAmp_U2_U1_S9
*$
.subckt ErrorAmp_U2_U1_S14 1 2 3 4  
S_U2_U1_S14         3 4 1 2 _U2_U1_S14
RS_U2_U1_S14         1 2 1G
.MODEL         _U2_U1_S14 VSWITCH Roff=0.1 Ron=21k Voff=0.25V Von=0.75
.ends ErrorAmp_U2_U1_S14
*$
.subckt ErrorAmp_U2_U1_S2 1 2 3 4  
S_U2_U1_S2         3 4 1 2 _U2_U1_S2
RS_U2_U1_S2         1 2 1G
.MODEL         _U2_U1_S2 VSWITCH Roff=100e6 Ron=1m Voff=0.4V Von=0.8V
.ends ErrorAmp_U2_U1_S2
*$
.subckt ErrorAmp_U2_U1_S3 1 2 3 4  
S_U2_U1_S3         3 4 1 2 _U2_U1_S3
RS_U2_U1_S3         1 2 1G
.MODEL         _U2_U1_S3 VSWITCH Roff=1 Ron=10G Voff=0.2V Von=0.9V
.ends ErrorAmp_U2_U1_S3
*$
.subckt ErrorAmp_U2_U1_S16 1 2 3 4  
S_U2_U1_S16         3 4 1 2 _U2_U1_S16
RS_U2_U1_S16         1 2 1G
.MODEL         _U2_U1_S16 VSWITCH Roff=0.1 Ron=105k Voff=0.25V Von=0.75
.ends ErrorAmp_U2_U1_S16
*$
.subckt ErrorAmp_U2_U1_S12 1 2 3 4  
S_U2_U1_S12         3 4 1 2 _U2_U1_S12
RS_U2_U1_S12         1 2 1G
.MODEL         _U2_U1_S12 VSWITCH Roff=0.1 Ron=0.15 Voff=0.25V Von=0.75
.ends ErrorAmp_U2_U1_S12
*$
.subckt ErrorAmp_U2_U1_S1 1 2 3 4  
S_U2_U1_S1         3 4 1 2 _U2_U1_S1
RS_U2_U1_S1         1 2 1G
.MODEL         _U2_U1_S1 VSWITCH Roff=1000e6 Ron=1m Voff=0.4V Von=0.8V
.ends ErrorAmp_U2_U1_S1
*$
.subckt ErrorAmp_U2_U1_S4 1 2 3 4  
S_U2_U1_S4         3 4 1 2 _U2_U1_S4
RS_U2_U1_S4         1 2 1G
.MODEL         _U2_U1_S4 VSWITCH Roff=100e6 Ron=1.0 Voff=0.25V Von=0.75
.ends ErrorAmp_U2_U1_S4
*$
.subckt ErrorAmp_U2_U1_S8 1 2 3 4  
S_U2_U1_S8         3 4 1 2 _U2_U1_S8
RS_U2_U1_S8         1 2 1G
.MODEL         _U2_U1_S8 VSWITCH Roff=3.607k Ron=1m Voff=0.8V Von=0.2V
.ends ErrorAmp_U2_U1_S8
*$
.subckt ErrorAmp_U2_U1_S15 1 2 3 4  
S_U2_U1_S15         3 4 1 2 _U2_U1_S15
RS_U2_U1_S15         1 2 1G
.MODEL         _U2_U1_S15 VSWITCH Roff=0.1 Ron=42k Voff=0.25V Von=0.75
.ends ErrorAmp_U2_U1_S15
*$
.subckt ErrorAmp_U2_U1_S18 1 2 3 4  
S_U2_U1_S18         3 4 1 2 _U2_U1_S18
RS_U2_U1_S18         1 2 1G
.MODEL         _U2_U1_S18 VSWITCH Roff=0.1 Ron=140k Voff=0.25V Von=0.75
.ends ErrorAmp_U2_U1_S18
*$
.subckt ErrorAmp_U2_U1_S19 1 2 3 4  
S_U2_U1_S19         3 4 1 2 _U2_U1_S19
RS_U2_U1_S19         1 2 1G
.MODEL         _U2_U1_S19 VSWITCH Roff=0.1 Ron=315k Voff=0.25V Von=0.75
.ends ErrorAmp_U2_U1_S19
*$
.subckt Minton_U2_U2_S1 1 2 3 4  
S_U2_U2_S1         3 4 1 2 _U2_U2_S1
RS_U2_U2_S1         1 2 1G
.MODEL         _U2_U2_S1 VSWITCH Roff=100e6 Ron=1 Voff=0.2 Von=0.8
.ends Minton_U2_U2_S1
*$
.subckt LOAD_SWITCH_U2_U8_S1 1 2 3 4  
S_U2_U8_S1         3 4 1 2 _U2_U8_S1
RS_U2_U8_S1         1 2 1G
.MODEL         _U2_U8_S1 VSWITCH Roff=100e6 Ron=48 Voff=0 Von=1.0V
.ends LOAD_SWITCH_U2_U8_S1
*$
.subckt LOAD_SWITCH_U2_U8_S2 1 2 3 4  
S_U2_U8_S2         3 4 1 2 _U2_U8_S2
RS_U2_U8_S2         1 2 1G
.MODEL         _U2_U8_S2 VSWITCH Roff=100e6 Ron=48 Voff=0 Von=1.0V
.ends LOAD_SWITCH_U2_U8_S2
*$
.subckt Mintoff_U2_U3_S1 1 2 3 4  
S_U2_U3_S1         3 4 1 2 _U2_U3_S1
RS_U2_U3_S1         1 2 1G
.MODEL         _U2_U3_S1 VSWITCH Roff=10e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Mintoff_U2_U3_S1
*$
.subckt d_d1special 1 2
d1 1 2 dd1spec
.model dd1spec d
+ is=1e-015
+ tt=1e-011
+ rs=0.23
+ n=0.1
.ends d_d1special
*$
.subckt d_dideal 1 2
d1 1 2 dd1
.model dd1 d
+ is=1e-015
+ rs=0.01
+ n=0.005
.ends d_dideal
.model MbreakP pmos
+ vto=-0.65
+ kp=1.434
+ lambda=0.001
+ rds=1e+008
+ w=1
+ l=1
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_NOR1 R QB Q1 NOR2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
R_8242 Q1 Q 1
C_8242 Q 0 1n IC=0
X_NOR2 S1 Q QB1 NOR2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
R_6252 QB1 QB 1
C_6252 QB 0 1n
E_RHP S1 0 VALUE = {IF((V(S)>{VTHRESH} & V(R)>{VTHRESH}),{VSS},V(S))}
.ENDS SRLATCHRHP_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT D_D1 1 2
D1 1 2 DD1
.MODEL DD1 D( IS=1e-15 TT=10p Rs=0.05 N=0.1  )
.ENDS D_D1
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT LDCR IN OUT
+ PARAMs:  L=1u DCR=0.01
L	IN 1  {L}
RDCR	1 OUT {DCR}
.ENDS LDCR
*$
.SUBCKT CESR IN OUT
+ PARAMs:  C=100u ESR=0.01 X=2 IC=0
C	IN 1  {C*X} IC={IC}
RESR	1 OUT {ESR/X}
.ENDS CESR
*$
.SUBCKT CESR_NOIC IN OUT
+ PARAMs:  C=100u ESR=0.01
C	IN 1  {C}
RESR	1 OUT {ESR}
.ENDS CESR_NOIC
*$
.MODEL D_D1_MODEL D( IS=1e-15 TT=10p Rs=0.05 N=.1  )
*.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1  )
*$
.SUBCKT current_limit_prog out vin lim PARAMS: 
+  imin = -10m 
+  rout =  10m
E1 vyy   0 VALUE = {LIMIT(V(vin), V(out)+imin*rout, V(out)+V(lim)*rout)}
R1 vyy vzz { rout }
F1 vin vyy V1 1
V1 vzz out 0V
.ENDS current_limit_prog
*$
.SUBCKT WLED3P2_1 1 2
dpwc1 1 2 wled3p2
.model wled3p2 d 
+level=1
+is=3.114E-27  
+rs=19.84    
+n=1.889 
*+ik=11.09m     
+tt=432.8E-9        
+cjo=63.87E-12   
+vj=2.02      
+m=0.1513       
+eg=3.6         
+xti=5     
+fc=0.5          
+bv=12           
+ibv=369.5E-6        
+isr=1.304E-3           
+Nr=3.4E6
+tnom=25
.ends
*$
.SUBCKT WLED3P2_2 1 2
dpwc1 1 2 wled3p2
.model wled3p2 d 
+level=1
+is=6.699E-27  
+rs=29.59    
+n=1.868 
+tt=432.8E-9        
+cjo=63.87E-12   
+vj=2.02      
+m=0.1513       
+eg=3.6         
+xti=5     
+fc=0.5          
+bv=12           
+ibv=369.5E-6        
+isr=1.304E-3           
+Nr=3.4E6
+tnom=25
.ends
*$