==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.2 seconds. CPU system time: 0.63 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.1 seconds. CPU system time: 0.6 seconds. Elapsed time: 2.76 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.199 GB.
INFO: [XFORM 203-510] Pipelining loop 'lprd_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:10) in function 'k3mm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'lp2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:10) in function 'k3mm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'lp5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:10) in function 'k3mm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'lp8' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:10) in function 'k3mm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'lpwr_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:10) in function 'k3mm' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'lp2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:10) in function 'k3mm' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'lp5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:10) in function 'k3mm' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'lp8' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:10) in function 'k3mm' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'lp3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:10) in function 'k3mm' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'lp6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:10) in function 'k3mm' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'lp9' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:10) in function 'k3mm' completely with a factor of 64.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.224 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'lprd_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:10:9) in function 'k3mm'.
INFO: [XFORM 203-541] Flattening a loop nest 'lp1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:10:9) in function 'k3mm'.
INFO: [XFORM 203-541] Flattening a loop nest 'lp4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:10:9) in function 'k3mm'.
INFO: [XFORM 203-541] Flattening a loop nest 'lp7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:10:9) in function 'k3mm'.
INFO: [XFORM 203-541] Flattening a loop nest 'lpwr_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:10:9) in function 'k3mm'.
INFO: [HLS 200-472] Inferring partial write operation for 'buff_A' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:22:26)
INFO: [HLS 200-472] Inferring partial write operation for 'buff_B' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:23:26)
INFO: [HLS 200-472] Inferring partial write operation for 'buff_C' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:24:26)
INFO: [HLS 200-472] Inferring partial write operation for 'buff_D' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:25:26)
INFO: [HLS 200-472] Inferring partial write operation for 'buff_E_out' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:26:30)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:27:24)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:28:24)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:35:28)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43:28)
INFO: [HLS 200-472] Inferring partial write operation for 'buff_E_out' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:51:34)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.271 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'k3mm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k3mm_Pipeline_lprd_1_lprd_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'buff_D'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'buff_C'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'buff_B'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'buff_A'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'lprd_1_lprd_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'lprd_1_lprd_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.272 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k3mm_Pipeline_lp1_lp2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'buff_B'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'buff_A'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'lp1_lp2'.
WARNING: [HLS 200-885] The II Violation in module 'k3mm_Pipeline_lp1_lp2' (loop 'lp1_lp2'): Unable to schedule 'load' operation ('buff_A_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:32) on array 'buff_A' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buff_A'.
WARNING: [HLS 200-885] The II Violation in module 'k3mm_Pipeline_lp1_lp2' (loop 'lp1_lp2'): Unable to schedule 'load' operation ('buff_A_load_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:32) on array 'buff_A' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buff_A'.
WARNING: [HLS 200-885] The II Violation in module 'k3mm_Pipeline_lp1_lp2' (loop 'lp1_lp2'): Unable to schedule 'load' operation ('buff_A_load_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:32) on array 'buff_A' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buff_A'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 327, loop 'lp1_lp2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.65 seconds. CPU system time: 0 seconds. Elapsed time: 1.67 seconds; current allocated memory: 1.279 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.93 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k3mm_Pipeline_lp4_lp5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'buff_D'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'buff_C'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'lp4_lp5'.
WARNING: [HLS 200-885] The II Violation in module 'k3mm_Pipeline_lp4_lp5' (loop 'lp4_lp5'): Unable to schedule 'load' operation ('buff_C_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40) on array 'buff_C' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buff_C'.
WARNING: [HLS 200-885] The II Violation in module 'k3mm_Pipeline_lp4_lp5' (loop 'lp4_lp5'): Unable to schedule 'load' operation ('buff_C_load_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40) on array 'buff_C' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buff_C'.
WARNING: [HLS 200-885] The II Violation in module 'k3mm_Pipeline_lp4_lp5' (loop 'lp4_lp5'): Unable to schedule 'load' operation ('buff_C_load_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40) on array 'buff_C' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buff_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 327, loop 'lp4_lp5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.77 seconds; current allocated memory: 1.287 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.95 seconds; current allocated memory: 1.287 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k3mm_Pipeline_lp7_lp8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'lp7_lp8'.
WARNING: [HLS 200-885] The II Violation in module 'k3mm_Pipeline_lp7_lp8' (loop 'lp7_lp8'): Unable to schedule 'load' operation ('empty_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:48) on array 'tmp1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'tmp1'.
WARNING: [HLS 200-885] The II Violation in module 'k3mm_Pipeline_lp7_lp8' (loop 'lp7_lp8'): Unable to schedule 'load' operation ('empty_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:48) on array 'tmp1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'tmp1'.
WARNING: [HLS 200-885] The II Violation in module 'k3mm_Pipeline_lp7_lp8' (loop 'lp7_lp8'): Unable to schedule 'load' operation ('empty_61', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:48) on array 'tmp1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'tmp1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 327, loop 'lp7_lp8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.78 seconds; current allocated memory: 1.295 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.94 seconds; current allocated memory: 1.295 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k3mm_Pipeline_lpwr_1_lpwr_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lpwr_1_lpwr_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'lpwr_1_lpwr_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.297 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.297 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k3mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.297 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.297 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k3mm_Pipeline_lprd_1_lprd_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'k3mm_Pipeline_lprd_1_lprd_2' pipeline 'lprd_1_lprd_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'k3mm_Pipeline_lprd_1_lprd_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k3mm_Pipeline_lp1_lp2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'k3mm_Pipeline_lp1_lp2' pipeline 'lp1_lp2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'k3mm_Pipeline_lp1_lp2' is 36029 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k3mm_Pipeline_lp1_lp2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.311 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k3mm_Pipeline_lp4_lp5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'k3mm_Pipeline_lp4_lp5' pipeline 'lp4_lp5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'k3mm_Pipeline_lp4_lp5' is 36029 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k3mm_Pipeline_lp4_lp5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.3 seconds; current allocated memory: 1.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k3mm_Pipeline_lp7_lp8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'k3mm_Pipeline_lp7_lp8' pipeline 'lp7_lp8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'k3mm_Pipeline_lp7_lp8' is 36029 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k3mm_Pipeline_lp7_lp8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.66 seconds; current allocated memory: 1.359 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k3mm_Pipeline_lpwr_1_lpwr_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'k3mm_Pipeline_lpwr_1_lpwr_2' pipeline 'lpwr_1_lpwr_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'k3mm_Pipeline_lpwr_1_lpwr_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.03 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k3mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'k3mm/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k3mm/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k3mm/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k3mm/D' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k3mm/E_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'k3mm' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k3mm'.
INFO: [RTMG 210-278] Implementing memory 'k3mm_buff_A_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'k3mm_buff_E_out_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.376 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.44 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.59 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.386 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for k3mm.
INFO: [VLOG 209-307] Generating Verilog RTL for k3mm.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 293.79 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 28.16 seconds. CPU system time: 1.64 seconds. Elapsed time: 30.47 seconds; current allocated memory: 194.484 MB.
INFO: [HLS 200-112] Total CPU user time: 30.57 seconds. Total CPU system time: 2.16 seconds. Total elapsed time: 43.35 seconds; peak allocated memory: 1.386 GB.
INFO: [Common 17-206] Exiting vitis_hls at Fri Feb 21 05:28:26 2025...
