

================================================================
== Vitis HLS Report for 'pool3'
================================================================
* Date:           Tue Feb 27 17:37:52 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        SoC
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.866 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      523|      523|  5.230 us|  5.230 us|  523|  523|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                          |                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274  |sp_pool_ap_fixed_32_6_5_3_0_2  |      522|      522|  5.220 us|  5.220 us|  522|  522|       no|
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|    4709|    9163|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      50|    -|
|Register         |        -|     -|    2053|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    6762|    9215|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|       1|       3|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+----+------+------+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------+-------------------------------+---------+----+------+------+-----+
    |grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274  |sp_pool_ap_fixed_32_6_5_3_0_2  |        0|   0|  4709|  9163|    0|
    +------------------------------------------+-------------------------------+---------+----+------+------+-----+
    |Total                                     |                               |        0|   0|  4709|  9163|    0|
    +------------------------------------------+-------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  14|          3|    1|          3|
    |ap_done                 |   9|          2|    1|          2|
    |conv3_out21_read        |   9|          2|    1|          2|
    |full_out_float16_write  |   9|          2|    1|          2|
    |real_start              |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  50|         11|    5|         11|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                              |   2|   0|    2|          0|
    |ap_done_reg                                            |   1|   0|    1|          0|
    |grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_ap_start_reg  |   1|   0|    1|          0|
    |pool_buf3_V_10_fu_58                                   |  32|   0|   32|          0|
    |pool_buf3_V_11_fu_62                                   |  32|   0|   32|          0|
    |pool_buf3_V_12_fu_66                                   |  32|   0|   32|          0|
    |pool_buf3_V_13_fu_70                                   |  32|   0|   32|          0|
    |pool_buf3_V_14_fu_74                                   |  32|   0|   32|          0|
    |pool_buf3_V_15_fu_78                                   |  32|   0|   32|          0|
    |pool_buf3_V_16_fu_82                                   |  32|   0|   32|          0|
    |pool_buf3_V_17_fu_86                                   |  32|   0|   32|          0|
    |pool_buf3_V_18_fu_90                                   |  32|   0|   32|          0|
    |pool_buf3_V_19_fu_94                                   |  32|   0|   32|          0|
    |pool_buf3_V_1_fu_22                                    |  32|   0|   32|          0|
    |pool_buf3_V_20_fu_98                                   |  32|   0|   32|          0|
    |pool_buf3_V_21_fu_102                                  |  32|   0|   32|          0|
    |pool_buf3_V_22_fu_106                                  |  32|   0|   32|          0|
    |pool_buf3_V_23_fu_110                                  |  32|   0|   32|          0|
    |pool_buf3_V_24_fu_114                                  |  32|   0|   32|          0|
    |pool_buf3_V_25_fu_118                                  |  32|   0|   32|          0|
    |pool_buf3_V_26_fu_122                                  |  32|   0|   32|          0|
    |pool_buf3_V_27_fu_126                                  |  32|   0|   32|          0|
    |pool_buf3_V_28_fu_130                                  |  32|   0|   32|          0|
    |pool_buf3_V_29_fu_134                                  |  32|   0|   32|          0|
    |pool_buf3_V_2_fu_26                                    |  32|   0|   32|          0|
    |pool_buf3_V_30_fu_138                                  |  32|   0|   32|          0|
    |pool_buf3_V_31_fu_142                                  |  32|   0|   32|          0|
    |pool_buf3_V_32_fu_146                                  |  32|   0|   32|          0|
    |pool_buf3_V_33_fu_150                                  |  32|   0|   32|          0|
    |pool_buf3_V_34_fu_154                                  |  32|   0|   32|          0|
    |pool_buf3_V_35_fu_158                                  |  32|   0|   32|          0|
    |pool_buf3_V_36_fu_162                                  |  32|   0|   32|          0|
    |pool_buf3_V_37_fu_166                                  |  32|   0|   32|          0|
    |pool_buf3_V_38_fu_170                                  |  32|   0|   32|          0|
    |pool_buf3_V_39_fu_174                                  |  32|   0|   32|          0|
    |pool_buf3_V_3_fu_30                                    |  32|   0|   32|          0|
    |pool_buf3_V_40_fu_178                                  |  32|   0|   32|          0|
    |pool_buf3_V_41_fu_182                                  |  32|   0|   32|          0|
    |pool_buf3_V_42_fu_186                                  |  32|   0|   32|          0|
    |pool_buf3_V_43_fu_190                                  |  32|   0|   32|          0|
    |pool_buf3_V_44_fu_194                                  |  32|   0|   32|          0|
    |pool_buf3_V_45_fu_198                                  |  32|   0|   32|          0|
    |pool_buf3_V_46_fu_202                                  |  32|   0|   32|          0|
    |pool_buf3_V_47_fu_206                                  |  32|   0|   32|          0|
    |pool_buf3_V_48_fu_210                                  |  32|   0|   32|          0|
    |pool_buf3_V_49_fu_214                                  |  32|   0|   32|          0|
    |pool_buf3_V_4_fu_34                                    |  32|   0|   32|          0|
    |pool_buf3_V_50_fu_218                                  |  32|   0|   32|          0|
    |pool_buf3_V_51_fu_222                                  |  32|   0|   32|          0|
    |pool_buf3_V_52_fu_226                                  |  32|   0|   32|          0|
    |pool_buf3_V_53_fu_230                                  |  32|   0|   32|          0|
    |pool_buf3_V_54_fu_234                                  |  32|   0|   32|          0|
    |pool_buf3_V_55_fu_238                                  |  32|   0|   32|          0|
    |pool_buf3_V_56_fu_242                                  |  32|   0|   32|          0|
    |pool_buf3_V_57_fu_246                                  |  32|   0|   32|          0|
    |pool_buf3_V_58_fu_250                                  |  32|   0|   32|          0|
    |pool_buf3_V_59_fu_254                                  |  32|   0|   32|          0|
    |pool_buf3_V_5_fu_38                                    |  32|   0|   32|          0|
    |pool_buf3_V_60_fu_258                                  |  32|   0|   32|          0|
    |pool_buf3_V_61_fu_262                                  |  32|   0|   32|          0|
    |pool_buf3_V_62_fu_266                                  |  32|   0|   32|          0|
    |pool_buf3_V_63_fu_270                                  |  32|   0|   32|          0|
    |pool_buf3_V_6_fu_42                                    |  32|   0|   32|          0|
    |pool_buf3_V_7_fu_46                                    |  32|   0|   32|          0|
    |pool_buf3_V_8_fu_50                                    |  32|   0|   32|          0|
    |pool_buf3_V_9_fu_54                                    |  32|   0|   32|          0|
    |pool_buf3_V_fu_18                                      |  32|   0|   32|          0|
    |start_once_reg                                         |   1|   0|    1|          0|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  |2053|   0| 2053|          0|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|             pool3|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|             pool3|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|             pool3|  return value|
|start_full_n                     |   in|    1|  ap_ctrl_hs|             pool3|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|             pool3|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|             pool3|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|             pool3|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|             pool3|  return value|
|start_out                        |  out|    1|  ap_ctrl_hs|             pool3|  return value|
|start_write                      |  out|    1|  ap_ctrl_hs|             pool3|  return value|
|conv3_out21_dout                 |   in|   32|     ap_fifo|       conv3_out21|       pointer|
|conv3_out21_num_data_valid       |   in|    2|     ap_fifo|       conv3_out21|       pointer|
|conv3_out21_fifo_cap             |   in|    2|     ap_fifo|       conv3_out21|       pointer|
|conv3_out21_empty_n              |   in|    1|     ap_fifo|       conv3_out21|       pointer|
|conv3_out21_read                 |  out|    1|     ap_fifo|       conv3_out21|       pointer|
|full_out_float16_din             |  out|   32|     ap_fifo|  full_out_float16|       pointer|
|full_out_float16_num_data_valid  |   in|    2|     ap_fifo|  full_out_float16|       pointer|
|full_out_float16_fifo_cap        |   in|    2|     ap_fifo|  full_out_float16|       pointer|
|full_out_float16_full_n          |   in|    1|     ap_fifo|  full_out_float16|       pointer|
|full_out_float16_write           |  out|    1|     ap_fifo|  full_out_float16|       pointer|
+---------------------------------+-----+-----+------------+------------------+--------------+

