module RamAndFlash(
	CLOCK_50,
	//SDRAM
	DRAM_CLK,
	DRAM_ADDR,
	DRAM_DQ,
	DRAM_BA_1,
	DRAM_BA_0,
	DRAM_CAS_N,
	DRAM_CKE,
	DRAM_CS_N,
	DRAM_UDQM,
	DRAM_LDQM,
	DRAM_RAS_N,
	DRAM_WE_N,
	//FALSH MEMORY
	FL_OE_N,
	FL_CE_N,
	FL_WE_N,
	FL_RST_N,
	FL_WP_N,
	FL_BYTE_N,
	FL_ADDR,
	FL_RY,
	FL_DATA
);
//CLOCK
input wire CLOCK_50;
//IO FOR SDRAM
output wire [11:0] DRAM_ADDR;
inout wire [15:0] DRAM_DQ;
output wire DRAM_CLK;
output wire DRAM_BA_1;
output wire DRAM_BA_0;
output wire DRAM_CAS_N;
output wire DRAM_CKE;
output wire DRAM_CS_N;
output wire DRAM_UDQM;
output wire DRAM_LDQM;
output wire DRAM_RAS_N;
output wire DRAM_WE_N;
//IO for FM
output wire [21:0] FL_ADDR;
inout wire [15:0] FL_DATA;
output wire FL_OE_N;
output wire FL_CE_N;
output wire FL_WE_N;
output wire FL_RST_N;
output wire FL_WP_N;
output wire FL_BYTE_N;
input wire FL_RY;

//Internal Wires
wire [1:0] SYNTHESIZED_WIRE_0;
wire [1:0] SYNTHESIZED_WIRE_1;

assign DRAM_BA_1 = SYNTHESIZED_WIRE_0[1];
assign DRAM_BA_0 = SYNTHESIZED_WIRE_0[0];
assign DRAM_UDQM = SYNTHESIZED_WIRE_1[1];
assign DRAM_LDQM = SYNTHESIZED_WIRE_1[0];

wire system_reset_n;
assign system_reset_n=1'b1;
assign FL_RST_N = system_reset_n;
assign FL_WPL_N = 1'b1;
assign FL_BYTE_N=1'b1;
wire FLASH_16BIT_IP_A0;

RamAndFlash_sopc RamAndFlash_inst(
	.clk_0(CLOCK_50),
	.reset_n(1'b1),
	
	.clk_pllc0(DRAM_CLK),
	.zs_dq_to_and_from_the_sdram(DRAM_DQ),
	.zs_cas_n_from_the_sdram(DRAM_CAS_N),
	.zs_cke_from_the_sdram(DRAM_CKE),
	.zs_cs_n_from_the_sdram(DRAM_CS_N),
	.zs_ras_n_from_the_sdram(DRAM_RAS_N),
	.zs_we_n_from_the_sdram(DRAM_WE_N),
	.zs_addr_from_the_sdram(DRAM_ADDR),
	.zs_ba_from_the_sdram(SYNTHESIZED_WIRE_0),
	.zs_dqm_from_the_sdram(SYNTHESIZED_WIRE_1),
	//the_tristate_bridge_avalon_slave(16-bit mode)
	.address_to_the_cfi_flash({FL_ADDR,FLASH_16BIT_IP_A0}),
	.data_to_and_from_the_cfi_flash(FL_DATA),
	.read_n_to_the_cfi_flash(FL_OE_N),
	.select_n_to_the_cfi_flash(FL_CE_N),
	.write_n_to_the_cfi_flash(FL_WE_N)
);
endmodule