# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../hdmi_ctrl_1_0/hdl/hdmi_ctrl_slave_stream_v1_0_S00_AXIS.vhd" \
"../../../../../hdmi_ctrl_1_0/hdl/hdmi_ctrl_slave_stream_v1_0_S01_AXIS.vhd" \
"../../../../../hdmi_ctrl_1_0/hdl/hdmi_ctrl.vhd" \

# Do not sort compile order
nosort
