{
  "module_name": "initvals.c",
  "hash_id": "ec063c2fdc231b1aa3c89ff567affdb29b25ec38863942beb12f892c7458c0c4",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/ath/ath5k/initvals.c",
  "human_readable_source": " \n\n#define pr_fmt(fmt) KBUILD_MODNAME \": \" fmt\n\n#include \"ath5k.h\"\n#include \"reg.h\"\n#include \"debug.h\"\n\n \nstruct ath5k_ini {\n\tu16\tini_register;\n\tu32\tini_value;\n\n\tenum {\n\t\tAR5K_INI_WRITE = 0,\t \n\t\tAR5K_INI_READ = 1,\n\t} ini_mode;\n};\n\n \nstruct ath5k_ini_mode {\n\tu16\tmode_register;\n\tu32\tmode_value[3];\n};\n\n \nstatic const struct ath5k_ini ar5210_ini[] = {\n\t \n\t{ AR5K_NOQCU_TXDP0,\t0 },\n\t{ AR5K_NOQCU_TXDP1,\t0 },\n\t{ AR5K_RXDP,\t\t0 },\n\t{ AR5K_CR,\t\t0 },\n\t{ AR5K_ISR,\t\t0, AR5K_INI_READ },\n\t{ AR5K_IMR,\t\t0 },\n\t{ AR5K_IER,\t\tAR5K_IER_DISABLE },\n\t{ AR5K_BSR,\t\t0, AR5K_INI_READ },\n\t{ AR5K_TXCFG,\t\tAR5K_DMASIZE_128B },\n\t{ AR5K_RXCFG,\t\tAR5K_DMASIZE_128B },\n\t{ AR5K_CFG,\t\tAR5K_INIT_CFG },\n\t{ AR5K_TOPS,\t\t8 },\n\t{ AR5K_RXNOFRM,\t\t8 },\n\t{ AR5K_RPGTO,\t\t0 },\n\t{ AR5K_TXNOFRM,\t\t0 },\n\t{ AR5K_SFR,\t\t0 },\n\t{ AR5K_MIBC,\t\t0 },\n\t{ AR5K_MISC,\t\t0 },\n\t{ AR5K_RX_FILTER_5210,\t0 },\n\t{ AR5K_MCAST_FILTER0_5210, 0 },\n\t{ AR5K_MCAST_FILTER1_5210, 0 },\n\t{ AR5K_TX_MASK0,\t0 },\n\t{ AR5K_TX_MASK1,\t0 },\n\t{ AR5K_CLR_TMASK,\t0 },\n\t{ AR5K_TRIG_LVL,\tAR5K_TUNE_MIN_TX_FIFO_THRES },\n\t{ AR5K_DIAG_SW_5210,\t0 },\n\t{ AR5K_RSSI_THR,\tAR5K_TUNE_RSSI_THRES },\n\t{ AR5K_TSF_L32_5210,\t0 },\n\t{ AR5K_TIMER0_5210,\t0 },\n\t{ AR5K_TIMER1_5210,\t0xffffffff },\n\t{ AR5K_TIMER2_5210,\t0xffffffff },\n\t{ AR5K_TIMER3_5210,\t1 },\n\t{ AR5K_CFP_DUR_5210,\t0 },\n\t{ AR5K_CFP_PERIOD_5210,\t0 },\n\t \n\t{ AR5K_PHY(0),\t0x00000047 },\n\t{ AR5K_PHY_AGC,\t0x00000000 },\n\t{ AR5K_PHY(3),\t0x09848ea6 },\n\t{ AR5K_PHY(4),\t0x3d32e000 },\n\t{ AR5K_PHY(5),\t0x0000076b },\n\t{ AR5K_PHY_ACT,\tAR5K_PHY_ACT_DISABLE },\n\t{ AR5K_PHY(8),\t0x02020200 },\n\t{ AR5K_PHY(9),\t0x00000e0e },\n\t{ AR5K_PHY(10),\t0x0a020201 },\n\t{ AR5K_PHY(11),\t0x00036ffc },\n\t{ AR5K_PHY(12),\t0x00000000 },\n\t{ AR5K_PHY(13),\t0x00000e0e },\n\t{ AR5K_PHY(14),\t0x00000007 },\n\t{ AR5K_PHY(15),\t0x00020100 },\n\t{ AR5K_PHY(16),\t0x89630000 },\n\t{ AR5K_PHY(17),\t0x1372169c },\n\t{ AR5K_PHY(18),\t0x0018b633 },\n\t{ AR5K_PHY(19),\t0x1284613c },\n\t{ AR5K_PHY(20),\t0x0de8b8e0 },\n\t{ AR5K_PHY(21),\t0x00074859 },\n\t{ AR5K_PHY(22),\t0x7e80beba },\n\t{ AR5K_PHY(23),\t0x313a665e },\n\t{ AR5K_PHY_AGCCTL, 0x00001d08 },\n\t{ AR5K_PHY(25),\t0x0001ce00 },\n\t{ AR5K_PHY(26),\t0x409a4190 },\n\t{ AR5K_PHY(28),\t0x0000000f },\n\t{ AR5K_PHY(29),\t0x00000080 },\n\t{ AR5K_PHY(30),\t0x00000004 },\n\t{ AR5K_PHY(31),\t0x00000018 },\t \n\t{ AR5K_PHY(64),\t0x00000000 },\t \n\t{ AR5K_PHY(65),\t0x00000000 },\n\t{ AR5K_PHY(66),\t0x00000000 },\n\t{ AR5K_PHY(67),\t0x00800000 },\n\t{ AR5K_PHY(68),\t0x00000003 },\n\t \n\t{ AR5K_BB_GAIN(0), 0x00000000 },\n\t{ AR5K_BB_GAIN(1), 0x00000020 },\n\t{ AR5K_BB_GAIN(2), 0x00000010 },\n\t{ AR5K_BB_GAIN(3), 0x00000030 },\n\t{ AR5K_BB_GAIN(4), 0x00000008 },\n\t{ AR5K_BB_GAIN(5), 0x00000028 },\n\t{ AR5K_BB_GAIN(6), 0x00000028 },\n\t{ AR5K_BB_GAIN(7), 0x00000004 },\n\t{ AR5K_BB_GAIN(8), 0x00000024 },\n\t{ AR5K_BB_GAIN(9), 0x00000014 },\n\t{ AR5K_BB_GAIN(10), 0x00000034 },\n\t{ AR5K_BB_GAIN(11), 0x0000000c },\n\t{ AR5K_BB_GAIN(12), 0x0000002c },\n\t{ AR5K_BB_GAIN(13), 0x00000002 },\n\t{ AR5K_BB_GAIN(14), 0x00000022 },\n\t{ AR5K_BB_GAIN(15), 0x00000012 },\n\t{ AR5K_BB_GAIN(16), 0x00000032 },\n\t{ AR5K_BB_GAIN(17), 0x0000000a },\n\t{ AR5K_BB_GAIN(18), 0x0000002a },\n\t{ AR5K_BB_GAIN(19), 0x00000001 },\n\t{ AR5K_BB_GAIN(20), 0x00000021 },\n\t{ AR5K_BB_GAIN(21), 0x00000011 },\n\t{ AR5K_BB_GAIN(22), 0x00000031 },\n\t{ AR5K_BB_GAIN(23), 0x00000009 },\n\t{ AR5K_BB_GAIN(24), 0x00000029 },\n\t{ AR5K_BB_GAIN(25), 0x00000005 },\n\t{ AR5K_BB_GAIN(26), 0x00000025 },\n\t{ AR5K_BB_GAIN(27), 0x00000015 },\n\t{ AR5K_BB_GAIN(28), 0x00000035 },\n\t{ AR5K_BB_GAIN(29), 0x0000000d },\n\t{ AR5K_BB_GAIN(30), 0x0000002d },\n\t{ AR5K_BB_GAIN(31), 0x00000003 },\n\t{ AR5K_BB_GAIN(32), 0x00000023 },\n\t{ AR5K_BB_GAIN(33), 0x00000013 },\n\t{ AR5K_BB_GAIN(34), 0x00000033 },\n\t{ AR5K_BB_GAIN(35), 0x0000000b },\n\t{ AR5K_BB_GAIN(36), 0x0000002b },\n\t{ AR5K_BB_GAIN(37), 0x00000007 },\n\t{ AR5K_BB_GAIN(38), 0x00000027 },\n\t{ AR5K_BB_GAIN(39), 0x00000017 },\n\t{ AR5K_BB_GAIN(40), 0x00000037 },\n\t{ AR5K_BB_GAIN(41), 0x0000000f },\n\t{ AR5K_BB_GAIN(42), 0x0000002f },\n\t{ AR5K_BB_GAIN(43), 0x0000002f },\n\t{ AR5K_BB_GAIN(44), 0x0000002f },\n\t{ AR5K_BB_GAIN(45), 0x0000002f },\n\t{ AR5K_BB_GAIN(46), 0x0000002f },\n\t{ AR5K_BB_GAIN(47), 0x0000002f },\n\t{ AR5K_BB_GAIN(48), 0x0000002f },\n\t{ AR5K_BB_GAIN(49), 0x0000002f },\n\t{ AR5K_BB_GAIN(50), 0x0000002f },\n\t{ AR5K_BB_GAIN(51), 0x0000002f },\n\t{ AR5K_BB_GAIN(52), 0x0000002f },\n\t{ AR5K_BB_GAIN(53), 0x0000002f },\n\t{ AR5K_BB_GAIN(54), 0x0000002f },\n\t{ AR5K_BB_GAIN(55), 0x0000002f },\n\t{ AR5K_BB_GAIN(56), 0x0000002f },\n\t{ AR5K_BB_GAIN(57), 0x0000002f },\n\t{ AR5K_BB_GAIN(58), 0x0000002f },\n\t{ AR5K_BB_GAIN(59), 0x0000002f },\n\t{ AR5K_BB_GAIN(60), 0x0000002f },\n\t{ AR5K_BB_GAIN(61), 0x0000002f },\n\t{ AR5K_BB_GAIN(62), 0x0000002f },\n\t{ AR5K_BB_GAIN(63), 0x0000002f },\n\t \n\t{ AR5K_RF_GAIN(0), 0x0000001d },\n\t{ AR5K_RF_GAIN(1), 0x0000005d },\n\t{ AR5K_RF_GAIN(2), 0x0000009d },\n\t{ AR5K_RF_GAIN(3), 0x000000dd },\n\t{ AR5K_RF_GAIN(4), 0x0000011d },\n\t{ AR5K_RF_GAIN(5), 0x00000021 },\n\t{ AR5K_RF_GAIN(6), 0x00000061 },\n\t{ AR5K_RF_GAIN(7), 0x000000a1 },\n\t{ AR5K_RF_GAIN(8), 0x000000e1 },\n\t{ AR5K_RF_GAIN(9), 0x00000031 },\n\t{ AR5K_RF_GAIN(10), 0x00000071 },\n\t{ AR5K_RF_GAIN(11), 0x000000b1 },\n\t{ AR5K_RF_GAIN(12), 0x0000001c },\n\t{ AR5K_RF_GAIN(13), 0x0000005c },\n\t{ AR5K_RF_GAIN(14), 0x00000029 },\n\t{ AR5K_RF_GAIN(15), 0x00000069 },\n\t{ AR5K_RF_GAIN(16), 0x000000a9 },\n\t{ AR5K_RF_GAIN(17), 0x00000020 },\n\t{ AR5K_RF_GAIN(18), 0x00000019 },\n\t{ AR5K_RF_GAIN(19), 0x00000059 },\n\t{ AR5K_RF_GAIN(20), 0x00000099 },\n\t{ AR5K_RF_GAIN(21), 0x00000030 },\n\t{ AR5K_RF_GAIN(22), 0x00000005 },\n\t{ AR5K_RF_GAIN(23), 0x00000025 },\n\t{ AR5K_RF_GAIN(24), 0x00000065 },\n\t{ AR5K_RF_GAIN(25), 0x000000a5 },\n\t{ AR5K_RF_GAIN(26), 0x00000028 },\n\t{ AR5K_RF_GAIN(27), 0x00000068 },\n\t{ AR5K_RF_GAIN(28), 0x0000001f },\n\t{ AR5K_RF_GAIN(29), 0x0000001e },\n\t{ AR5K_RF_GAIN(30), 0x00000018 },\n\t{ AR5K_RF_GAIN(31), 0x00000058 },\n\t{ AR5K_RF_GAIN(32), 0x00000098 },\n\t{ AR5K_RF_GAIN(33), 0x00000003 },\n\t{ AR5K_RF_GAIN(34), 0x00000004 },\n\t{ AR5K_RF_GAIN(35), 0x00000044 },\n\t{ AR5K_RF_GAIN(36), 0x00000084 },\n\t{ AR5K_RF_GAIN(37), 0x00000013 },\n\t{ AR5K_RF_GAIN(38), 0x00000012 },\n\t{ AR5K_RF_GAIN(39), 0x00000052 },\n\t{ AR5K_RF_GAIN(40), 0x00000092 },\n\t{ AR5K_RF_GAIN(41), 0x000000d2 },\n\t{ AR5K_RF_GAIN(42), 0x0000002b },\n\t{ AR5K_RF_GAIN(43), 0x0000002a },\n\t{ AR5K_RF_GAIN(44), 0x0000006a },\n\t{ AR5K_RF_GAIN(45), 0x000000aa },\n\t{ AR5K_RF_GAIN(46), 0x0000001b },\n\t{ AR5K_RF_GAIN(47), 0x0000001a },\n\t{ AR5K_RF_GAIN(48), 0x0000005a },\n\t{ AR5K_RF_GAIN(49), 0x0000009a },\n\t{ AR5K_RF_GAIN(50), 0x000000da },\n\t{ AR5K_RF_GAIN(51), 0x00000006 },\n\t{ AR5K_RF_GAIN(52), 0x00000006 },\n\t{ AR5K_RF_GAIN(53), 0x00000006 },\n\t{ AR5K_RF_GAIN(54), 0x00000006 },\n\t{ AR5K_RF_GAIN(55), 0x00000006 },\n\t{ AR5K_RF_GAIN(56), 0x00000006 },\n\t{ AR5K_RF_GAIN(57), 0x00000006 },\n\t{ AR5K_RF_GAIN(58), 0x00000006 },\n\t{ AR5K_RF_GAIN(59), 0x00000006 },\n\t{ AR5K_RF_GAIN(60), 0x00000006 },\n\t{ AR5K_RF_GAIN(61), 0x00000006 },\n\t{ AR5K_RF_GAIN(62), 0x00000006 },\n\t{ AR5K_RF_GAIN(63), 0x00000006 },\n\t \n\t{ AR5K_PHY(53), 0x00000020 },\n\t{ AR5K_PHY(51), 0x00000004 },\n\t{ AR5K_PHY(50), 0x00060106 },\n\t{ AR5K_PHY(39), 0x0000006d },\n\t{ AR5K_PHY(48), 0x00000000 },\n\t{ AR5K_PHY(52), 0x00000014 },\n\t{ AR5K_PHY_ACT, AR5K_PHY_ACT_ENABLE },\n};\n\n \nstatic const struct ath5k_ini ar5211_ini[] = {\n\t{ AR5K_RXDP,\t\t0x00000000 },\n\t{ AR5K_RTSD0,\t\t0x84849c9c },\n\t{ AR5K_RTSD1,\t\t0x7c7c7c7c },\n\t{ AR5K_RXCFG,\t\t0x00000005 },\n\t{ AR5K_MIBC,\t\t0x00000000 },\n\t{ AR5K_TOPS,\t\t0x00000008 },\n\t{ AR5K_RXNOFRM,\t\t0x00000008 },\n\t{ AR5K_TXNOFRM,\t\t0x00000010 },\n\t{ AR5K_RPGTO,\t\t0x00000000 },\n\t{ AR5K_RFCNT,\t\t0x0000001f },\n\t{ AR5K_QUEUE_TXDP(0),\t0x00000000 },\n\t{ AR5K_QUEUE_TXDP(1),\t0x00000000 },\n\t{ AR5K_QUEUE_TXDP(2),\t0x00000000 },\n\t{ AR5K_QUEUE_TXDP(3),\t0x00000000 },\n\t{ AR5K_QUEUE_TXDP(4),\t0x00000000 },\n\t{ AR5K_QUEUE_TXDP(5),\t0x00000000 },\n\t{ AR5K_QUEUE_TXDP(6),\t0x00000000 },\n\t{ AR5K_QUEUE_TXDP(7),\t0x00000000 },\n\t{ AR5K_QUEUE_TXDP(8),\t0x00000000 },\n\t{ AR5K_QUEUE_TXDP(9),\t0x00000000 },\n\t{ AR5K_DCU_FP,\t\t0x00000000 },\n\t{ AR5K_STA_ID1,\t\t0x00000000 },\n\t{ AR5K_BSS_ID0,\t\t0x00000000 },\n\t{ AR5K_BSS_ID1,\t\t0x00000000 },\n\t{ AR5K_RSSI_THR,\t0x00000000 },\n\t{ AR5K_CFP_PERIOD_5211,\t0x00000000 },\n\t{ AR5K_TIMER0_5211,\t0x00000030 },\n\t{ AR5K_TIMER1_5211,\t0x0007ffff },\n\t{ AR5K_TIMER2_5211,\t0x01ffffff },\n\t{ AR5K_TIMER3_5211,\t0x00000031 },\n\t{ AR5K_CFP_DUR_5211,\t0x00000000 },\n\t{ AR5K_RX_FILTER_5211,\t0x00000000 },\n\t{ AR5K_MCAST_FILTER0_5211, 0x00000000 },\n\t{ AR5K_MCAST_FILTER1_5211, 0x00000002 },\n\t{ AR5K_DIAG_SW_5211,\t0x00000000 },\n\t{ AR5K_ADDAC_TEST,\t0x00000000 },\n\t{ AR5K_DEFAULT_ANTENNA,\t0x00000000 },\n\t \n\t{ AR5K_PHY_AGC,\t0x00000000 },\n\t{ AR5K_PHY(3),\t0x2d849093 },\n\t{ AR5K_PHY(4),\t0x7d32e000 },\n\t{ AR5K_PHY(5),\t0x00000f6b },\n\t{ AR5K_PHY_ACT,\t0x00000000 },\n\t{ AR5K_PHY(11),\t0x00026ffe },\n\t{ AR5K_PHY(12),\t0x00000000 },\n\t{ AR5K_PHY(15),\t0x00020100 },\n\t{ AR5K_PHY(16),\t0x206a017a },\n\t{ AR5K_PHY(19),\t0x1284613c },\n\t{ AR5K_PHY(21),\t0x00000859 },\n\t{ AR5K_PHY(26),\t0x409a4190 },\t \n\t{ AR5K_PHY(27),\t0x050cb081 },\n\t{ AR5K_PHY(28),\t0x0000000f },\n\t{ AR5K_PHY(29),\t0x00000080 },\n\t{ AR5K_PHY(30),\t0x0000000c },\n\t{ AR5K_PHY(64),\t0x00000000 },\n\t{ AR5K_PHY(65),\t0x00000000 },\n\t{ AR5K_PHY(66),\t0x00000000 },\n\t{ AR5K_PHY(67),\t0x00800000 },\n\t{ AR5K_PHY(68),\t0x00000001 },\n\t{ AR5K_PHY(71),\t0x0000092a },\n\t{ AR5K_PHY_IQ,\t0x00000000 },\n\t{ AR5K_PHY(73),\t0x00058a05 },\n\t{ AR5K_PHY(74),\t0x00000001 },\n\t{ AR5K_PHY(75),\t0x00000000 },\n\t{ AR5K_PHY_PAPD_PROBE, 0x00000000 },\n\t{ AR5K_PHY(77),\t0x00000000 },\t \n\t{ AR5K_PHY(78),\t0x00000000 },\t \n\t{ AR5K_PHY(79),\t0x0000003f },\t \n\t{ AR5K_PHY(80),\t0x00000004 },\n\t{ AR5K_PHY(82),\t0x00000000 },\n\t{ AR5K_PHY(83),\t0x00000000 },\n\t{ AR5K_PHY(84),\t0x00000000 },\n\t{ AR5K_PHY_RADAR, 0x5d50f14c },\n\t{ AR5K_PHY(86),\t0x00000018 },\n\t{ AR5K_PHY(87),\t0x004b6a8e },\n\t \n\t{ AR5K_PHY_PCDAC_TXPOWER(1), 0x06ff05ff },\n\t{ AR5K_PHY_PCDAC_TXPOWER(2), 0x07ff07ff },\n\t{ AR5K_PHY_PCDAC_TXPOWER(3), 0x08ff08ff },\n\t{ AR5K_PHY_PCDAC_TXPOWER(4), 0x09ff09ff },\n\t{ AR5K_PHY_PCDAC_TXPOWER(5), 0x0aff0aff },\n\t{ AR5K_PHY_PCDAC_TXPOWER(6), 0x0bff0bff },\n\t{ AR5K_PHY_PCDAC_TXPOWER(7), 0x0cff0cff },\n\t{ AR5K_PHY_PCDAC_TXPOWER(8), 0x0dff0dff },\n\t{ AR5K_PHY_PCDAC_TXPOWER(9), 0x0fff0eff },\n\t{ AR5K_PHY_PCDAC_TXPOWER(10), 0x12ff12ff },\n\t{ AR5K_PHY_PCDAC_TXPOWER(11), 0x14ff13ff },\n\t{ AR5K_PHY_PCDAC_TXPOWER(12), 0x16ff15ff },\n\t{ AR5K_PHY_PCDAC_TXPOWER(13), 0x19ff17ff },\n\t{ AR5K_PHY_PCDAC_TXPOWER(14), 0x1bff1aff },\n\t{ AR5K_PHY_PCDAC_TXPOWER(15), 0x1eff1dff },\n\t{ AR5K_PHY_PCDAC_TXPOWER(16), 0x23ff20ff },\n\t{ AR5K_PHY_PCDAC_TXPOWER(17), 0x27ff25ff },\n\t{ AR5K_PHY_PCDAC_TXPOWER(18), 0x2cff29ff },\n\t{ AR5K_PHY_PCDAC_TXPOWER(19), 0x31ff2fff },\n\t{ AR5K_PHY_PCDAC_TXPOWER(20), 0x37ff34ff },\n\t{ AR5K_PHY_PCDAC_TXPOWER(21), 0x3aff3aff },\n\t{ AR5K_PHY_PCDAC_TXPOWER(22), 0x3aff3aff },\n\t{ AR5K_PHY_PCDAC_TXPOWER(23), 0x3aff3aff },\n\t{ AR5K_PHY_PCDAC_TXPOWER(24), 0x3aff3aff },\n\t{ AR5K_PHY_PCDAC_TXPOWER(25), 0x3aff3aff },\n\t{ AR5K_PHY_PCDAC_TXPOWER(26), 0x3aff3aff },\n\t{ AR5K_PHY_PCDAC_TXPOWER(27), 0x3aff3aff },\n\t{ AR5K_PHY_PCDAC_TXPOWER(28), 0x3aff3aff },\n\t{ AR5K_PHY_PCDAC_TXPOWER(29), 0x3aff3aff },\n\t{ AR5K_PHY_PCDAC_TXPOWER(30), 0x3aff3aff },\n\t{ AR5K_PHY_PCDAC_TXPOWER(31), 0x3aff3aff },\n\t{ AR5K_PHY_CCKTXCTL, 0x00000000 },\n\t{ AR5K_PHY(642), 0x503e4646 },\n\t{ AR5K_PHY_GAIN_2GHZ, 0x6480416c },\n\t{ AR5K_PHY(644), 0x0199a003 },\n\t{ AR5K_PHY(645), 0x044cd610 },\n\t{ AR5K_PHY(646), 0x13800040 },\n\t{ AR5K_PHY(647), 0x1be00060 },\n\t{ AR5K_PHY(648), 0x0c53800a },\n\t{ AR5K_PHY(649), 0x0014df3b },\n\t{ AR5K_PHY(650), 0x000001b5 },\n\t{ AR5K_PHY(651), 0x00000020 },\n};\n\n \nstatic const struct ath5k_ini_mode ar5211_ini_mode[] = {\n\t{ AR5K_TXCFG,\n\t \n\t   { 0x00000015, 0x0000001d, 0x00000015 } },\n\t{ AR5K_QUEUE_DFS_LOCAL_IFS(0),\n\t   { 0x002ffc0f, 0x002ffc1f, 0x002ffc0f } },\n\t{ AR5K_QUEUE_DFS_LOCAL_IFS(1),\n\t   { 0x002ffc0f, 0x002ffc1f, 0x002ffc0f } },\n\t{ AR5K_QUEUE_DFS_LOCAL_IFS(2),\n\t   { 0x002ffc0f, 0x002ffc1f, 0x002ffc0f } },\n\t{ AR5K_QUEUE_DFS_LOCAL_IFS(3),\n\t   { 0x002ffc0f, 0x002ffc1f, 0x002ffc0f } },\n\t{ AR5K_QUEUE_DFS_LOCAL_IFS(4),\n\t   { 0x002ffc0f, 0x002ffc1f, 0x002ffc0f } },\n\t{ AR5K_QUEUE_DFS_LOCAL_IFS(5),\n\t   { 0x002ffc0f, 0x002ffc1f, 0x002ffc0f } },\n\t{ AR5K_QUEUE_DFS_LOCAL_IFS(6),\n\t   { 0x002ffc0f, 0x002ffc1f, 0x002ffc0f } },\n\t{ AR5K_QUEUE_DFS_LOCAL_IFS(7),\n\t   { 0x002ffc0f, 0x002ffc1f, 0x002ffc0f } },\n\t{ AR5K_QUEUE_DFS_LOCAL_IFS(8),\n\t   { 0x002ffc0f, 0x002ffc1f, 0x002ffc0f } },\n\t{ AR5K_QUEUE_DFS_LOCAL_IFS(9),\n\t   { 0x002ffc0f, 0x002ffc1f, 0x002ffc0f } },\n\t{ AR5K_DCU_GBL_IFS_SLOT,\n\t   { 0x00000168, 0x000001b8, 0x00000168 } },\n\t{ AR5K_DCU_GBL_IFS_SIFS,\n\t   { 0x00000230, 0x000000b0, 0x00000230 } },\n\t{ AR5K_DCU_GBL_IFS_EIFS,\n\t   { 0x00000d98, 0x00001f48, 0x00000d98 } },\n\t{ AR5K_DCU_GBL_IFS_MISC,\n\t   { 0x0000a0e0, 0x00005880, 0x0000a0e0 } },\n\t{ AR5K_TIME_OUT,\n\t   { 0x04000400, 0x20003000, 0x04000400 } },\n\t{ AR5K_USEC_5211,\n\t   { 0x0e8d8fa7, 0x01608f95, 0x0e8d8fa7 } },\n\t{ AR5K_PHY(8),\n\t   { 0x02020200, 0x02010200, 0x02020200 } },\n\t{ AR5K_PHY_RF_CTL2,\n\t   { 0x00000e0e, 0x00000707, 0x00000e0e } },\n\t{ AR5K_PHY_RF_CTL3,\n\t   { 0x0a020001, 0x05010000, 0x0a020001 } },\n\t{ AR5K_PHY_RF_CTL4,\n\t   { 0x00000e0e, 0x00000e0e, 0x00000e0e } },\n\t{ AR5K_PHY_PA_CTL,\n\t   { 0x00000007, 0x0000000b, 0x0000000b } },\n\t{ AR5K_PHY_SETTLING,\n\t   { 0x1372169c, 0x137216a8, 0x1372169c } },\n\t{ AR5K_PHY_GAIN,\n\t   { 0x0018ba67, 0x0018ba69, 0x0018ba69 } },\n\t{ AR5K_PHY_DESIRED_SIZE,\n\t   { 0x0c28b4e0, 0x0c28b4e0, 0x0c28b4e0 } },\n\t{ AR5K_PHY_SIG,\n\t   { 0x7e800d2e, 0x7ec00d2e, 0x7e800d2e } },\n\t{ AR5K_PHY_AGCCOARSE,\n\t   { 0x31375d5e, 0x313a5d5e, 0x31375d5e } },\n\t{ AR5K_PHY_AGCCTL,\n\t   { 0x0000bd10, 0x0000bd38, 0x0000bd10 } },\n\t{ AR5K_PHY_NF,\n\t   { 0x0001ce00, 0x0001ce00, 0x0001ce00 } },\n\t{ AR5K_PHY_RX_DELAY,\n\t   { 0x00002710, 0x0000157c, 0x00002710 } },\n\t{ AR5K_PHY(70),\n\t   { 0x00000190, 0x00000084, 0x00000190 } },\n\t{ AR5K_PHY_FRAME_CTL_5211,\n\t   { 0x6fe01020, 0x6fe00920, 0x6fe01020 } },\n\t{ AR5K_PHY_PCDAC_TXPOWER_BASE,\n\t   { 0x05ff14ff, 0x05ff14ff, 0x05ff19ff } },\n\t{ AR5K_RF_BUFFER_CONTROL_4,\n\t   { 0x00000010, 0x00000010, 0x00000010 } },\n};\n\n \nstatic const struct ath5k_ini ar5212_ini_common_start[] = {\n\t{ AR5K_RXDP,\t\t0x00000000 },\n\t{ AR5K_RXCFG,\t\t0x00000005 },\n\t{ AR5K_MIBC,\t\t0x00000000 },\n\t{ AR5K_TOPS,\t\t0x00000008 },\n\t{ AR5K_RXNOFRM,\t\t0x00000008 },\n\t{ AR5K_TXNOFRM,\t\t0x00000010 },\n\t{ AR5K_RPGTO,\t\t0x00000000 },\n\t{ AR5K_RFCNT,\t\t0x0000001f },\n\t{ AR5K_QUEUE_TXDP(0),\t0x00000000 },\n\t{ AR5K_QUEUE_TXDP(1),\t0x00000000 },\n\t{ AR5K_QUEUE_TXDP(2),\t0x00000000 },\n\t{ AR5K_QUEUE_TXDP(3),\t0x00000000 },\n\t{ AR5K_QUEUE_TXDP(4),\t0x00000000 },\n\t{ AR5K_QUEUE_TXDP(5),\t0x00000000 },\n\t{ AR5K_QUEUE_TXDP(6),\t0x00000000 },\n\t{ AR5K_QUEUE_TXDP(7),\t0x00000000 },\n\t{ AR5K_QUEUE_TXDP(8),\t0x00000000 },\n\t{ AR5K_QUEUE_TXDP(9),\t0x00000000 },\n\t{ AR5K_DCU_FP,\t\t0x00000000 },\n\t{ AR5K_DCU_TXP,\t\t0x00000000 },\n\t \n\t{ AR5K_DCU_TX_FILTER_0(0),  0x00000000 },  \n\t{ AR5K_DCU_TX_FILTER_0(1),  0x00000000 },\n\t{ AR5K_DCU_TX_FILTER_0(2),  0x00000000 },\n\t{ AR5K_DCU_TX_FILTER_0(3),  0x00000000 },\n\t{ AR5K_DCU_TX_FILTER_0(4),  0x00000000 },  \n\t{ AR5K_DCU_TX_FILTER_0(5),  0x00000000 },\n\t{ AR5K_DCU_TX_FILTER_0(6),  0x00000000 },\n\t{ AR5K_DCU_TX_FILTER_0(7),  0x00000000 },\n\t{ AR5K_DCU_TX_FILTER_0(8),  0x00000000 },  \n\t{ AR5K_DCU_TX_FILTER_0(9),  0x00000000 },\n\t{ AR5K_DCU_TX_FILTER_0(10), 0x00000000 },\n\t{ AR5K_DCU_TX_FILTER_0(11), 0x00000000 },\n\t{ AR5K_DCU_TX_FILTER_0(12), 0x00000000 },  \n\t{ AR5K_DCU_TX_FILTER_0(13), 0x00000000 },\n\t{ AR5K_DCU_TX_FILTER_0(14), 0x00000000 },\n\t{ AR5K_DCU_TX_FILTER_0(15), 0x00000000 },\n\t{ AR5K_DCU_TX_FILTER_0(16), 0x00000000 },  \n\t{ AR5K_DCU_TX_FILTER_0(17), 0x00000000 },\n\t{ AR5K_DCU_TX_FILTER_0(18), 0x00000000 },\n\t{ AR5K_DCU_TX_FILTER_0(19), 0x00000000 },\n\t{ AR5K_DCU_TX_FILTER_0(20), 0x00000000 },  \n\t{ AR5K_DCU_TX_FILTER_0(21), 0x00000000 },\n\t{ AR5K_DCU_TX_FILTER_0(22), 0x00000000 },\n\t{ AR5K_DCU_TX_FILTER_0(23), 0x00000000 },\n\t{ AR5K_DCU_TX_FILTER_0(24), 0x00000000 },  \n\t{ AR5K_DCU_TX_FILTER_0(25), 0x00000000 },\n\t{ AR5K_DCU_TX_FILTER_0(26), 0x00000000 },\n\t{ AR5K_DCU_TX_FILTER_0(27), 0x00000000 },\n\t{ AR5K_DCU_TX_FILTER_0(28), 0x00000000 },  \n\t{ AR5K_DCU_TX_FILTER_0(29), 0x00000000 },\n\t{ AR5K_DCU_TX_FILTER_0(30), 0x00000000 },\n\t{ AR5K_DCU_TX_FILTER_0(31), 0x00000000 },\n\t \n\t{ AR5K_DCU_TX_FILTER_1(0),  0x00000000 },\n\t{ AR5K_DCU_TX_FILTER_1(1),  0x00000000 },\n\t{ AR5K_DCU_TX_FILTER_1(2),  0x00000000 },\n\t{ AR5K_DCU_TX_FILTER_1(3),  0x00000000 },\n\t{ AR5K_DCU_TX_FILTER_1(4),  0x00000000 },\n\t{ AR5K_DCU_TX_FILTER_1(5),  0x00000000 },\n\t{ AR5K_DCU_TX_FILTER_1(6),  0x00000000 },\n\t{ AR5K_DCU_TX_FILTER_1(7),  0x00000000 },\n\t{ AR5K_DCU_TX_FILTER_1(8),  0x00000000 },\n\t{ AR5K_DCU_TX_FILTER_1(9),  0x00000000 },\n\t{ AR5K_DCU_TX_FILTER_1(10), 0x00000000 },\n\t{ AR5K_DCU_TX_FILTER_1(11), 0x00000000 },\n\t{ AR5K_DCU_TX_FILTER_1(12), 0x00000000 },\n\t{ AR5K_DCU_TX_FILTER_1(13), 0x00000000 },\n\t{ AR5K_DCU_TX_FILTER_1(14), 0x00000000 },\n\t{ AR5K_DCU_TX_FILTER_1(15), 0x00000000 },\n\t{ AR5K_DCU_TX_FILTER_CLR, 0x00000000 },\n\t{ AR5K_DCU_TX_FILTER_SET, 0x00000000 },\n\t{ AR5K_STA_ID1,\t\t0x00000000 },\n\t{ AR5K_BSS_ID0,\t\t0x00000000 },\n\t{ AR5K_BSS_ID1,\t\t0x00000000 },\n\t{ AR5K_BEACON_5211,\t0x00000000 },\n\t{ AR5K_CFP_PERIOD_5211, 0x00000000 },\n\t{ AR5K_TIMER0_5211,\t0x00000030 },\n\t{ AR5K_TIMER1_5211,\t0x0007ffff },\n\t{ AR5K_TIMER2_5211,\t0x01ffffff },\n\t{ AR5K_TIMER3_5211,\t0x00000031 },\n\t{ AR5K_CFP_DUR_5211,\t0x00000000 },\n\t{ AR5K_RX_FILTER_5211,\t0x00000000 },\n\t{ AR5K_DIAG_SW_5211,\t0x00000000 },\n\t{ AR5K_ADDAC_TEST,\t0x00000000 },\n\t{ AR5K_DEFAULT_ANTENNA,\t0x00000000 },\n\t{ AR5K_FRAME_CTL_QOSM,\t0x000fc78f },\n\t{ AR5K_XRMODE,\t\t0x2a82301a },\n\t{ AR5K_XRDELAY,\t\t0x05dc01e0 },\n\t{ AR5K_XRTIMEOUT,\t0x1f402710 },\n\t{ AR5K_XRCHIRP,\t\t0x01f40000 },\n\t{ AR5K_XRSTOMP,\t\t0x00001e1c },\n\t{ AR5K_SLEEP0,\t\t0x0002aaaa },\n\t{ AR5K_SLEEP1,\t\t0x02005555 },\n\t{ AR5K_SLEEP2,\t\t0x00000000 },\n\t{ AR_BSSMSKL,\t\t0xffffffff },\n\t{ AR_BSSMSKU,\t\t0x0000ffff },\n\t{ AR5K_TXPC,\t\t0x00000000 },\n\t{ AR5K_PROFCNT_TX,\t0x00000000 },\n\t{ AR5K_PROFCNT_RX,\t0x00000000 },\n\t{ AR5K_PROFCNT_RXCLR,\t0x00000000 },\n\t{ AR5K_PROFCNT_CYCLE,\t0x00000000 },\n\t{ AR5K_QUIET_CTL1,\t0x00000088 },\n\t \n\t{ AR5K_RATE_DUR(0),\t0x00000000 },\n\t{ AR5K_RATE_DUR(1),\t0x0000008c },\n\t{ AR5K_RATE_DUR(2),\t0x000000e4 },\n\t{ AR5K_RATE_DUR(3),\t0x000002d5 },\n\t{ AR5K_RATE_DUR(4),\t0x00000000 },\n\t{ AR5K_RATE_DUR(5),\t0x00000000 },\n\t{ AR5K_RATE_DUR(6),\t0x000000a0 },\n\t{ AR5K_RATE_DUR(7),\t0x000001c9 },\n\t{ AR5K_RATE_DUR(8),\t0x0000002c },\n\t{ AR5K_RATE_DUR(9),\t0x0000002c },\n\t{ AR5K_RATE_DUR(10),\t0x00000030 },\n\t{ AR5K_RATE_DUR(11),\t0x0000003c },\n\t{ AR5K_RATE_DUR(12),\t0x0000002c },\n\t{ AR5K_RATE_DUR(13),\t0x0000002c },\n\t{ AR5K_RATE_DUR(14),\t0x00000030 },\n\t{ AR5K_RATE_DUR(15),\t0x0000003c },\n\t{ AR5K_RATE_DUR(16),\t0x00000000 },\n\t{ AR5K_RATE_DUR(17),\t0x00000000 },\n\t{ AR5K_RATE_DUR(18),\t0x00000000 },\n\t{ AR5K_RATE_DUR(19),\t0x00000000 },\n\t{ AR5K_RATE_DUR(20),\t0x00000000 },\n\t{ AR5K_RATE_DUR(21),\t0x00000000 },\n\t{ AR5K_RATE_DUR(22),\t0x00000000 },\n\t{ AR5K_RATE_DUR(23),\t0x00000000 },\n\t{ AR5K_RATE_DUR(24),\t0x000000d5 },\n\t{ AR5K_RATE_DUR(25),\t0x000000df },\n\t{ AR5K_RATE_DUR(26),\t0x00000102 },\n\t{ AR5K_RATE_DUR(27),\t0x0000013a },\n\t{ AR5K_RATE_DUR(28),\t0x00000075 },\n\t{ AR5K_RATE_DUR(29),\t0x0000007f },\n\t{ AR5K_RATE_DUR(30),\t0x000000a2 },\n\t{ AR5K_RATE_DUR(31),\t0x00000000 },\n\t{ AR5K_QUIET_CTL2,\t0x00010002 },\n\t{ AR5K_TSF_PARM,\t0x00000001 },\n\t{ AR5K_QOS_NOACK,\t0x000000c0 },\n\t{ AR5K_PHY_ERR_FIL,\t0x00000000 },\n\t{ AR5K_XRLAT_TX,\t0x00000168 },\n\t{ AR5K_ACKSIFS,\t\t0x00000000 },\n\t \n\t{ AR5K_RATE2DB(0),\t0x03020100 },\n\t{ AR5K_RATE2DB(1),\t0x07060504 },\n\t{ AR5K_RATE2DB(2),\t0x0b0a0908 },\n\t{ AR5K_RATE2DB(3),\t0x0f0e0d0c },\n\t{ AR5K_RATE2DB(4),\t0x13121110 },\n\t{ AR5K_RATE2DB(5),\t0x17161514 },\n\t{ AR5K_RATE2DB(6),\t0x1b1a1918 },\n\t{ AR5K_RATE2DB(7),\t0x1f1e1d1c },\n\t \n\t{ AR5K_DB2RATE(0),\t0x03020100 },\n\t{ AR5K_DB2RATE(1),\t0x07060504 },\n\t{ AR5K_DB2RATE(2),\t0x0b0a0908 },\n\t{ AR5K_DB2RATE(3),\t0x0f0e0d0c },\n\t{ AR5K_DB2RATE(4),\t0x13121110 },\n\t{ AR5K_DB2RATE(5),\t0x17161514 },\n\t{ AR5K_DB2RATE(6),\t0x1b1a1918 },\n\t{ AR5K_DB2RATE(7),\t0x1f1e1d1c },\n\t \n\t{ AR5K_PHY(3),\t\t0xad848e19 },\n\t{ AR5K_PHY(4),\t\t0x7d28e000 },\n\t{ AR5K_PHY_TIMING_3,\t0x9c0a9f6b },\n\t{ AR5K_PHY_ACT,\t\t0x00000000 },\n\t{ AR5K_PHY(16),\t\t0x206a017a },\n\t{ AR5K_PHY(21),\t\t0x00000859 },\n\t{ AR5K_PHY_BIN_MASK_1,\t0x00000000 },\n\t{ AR5K_PHY_BIN_MASK_2,\t0x00000000 },\n\t{ AR5K_PHY_BIN_MASK_3,\t0x00000000 },\n\t{ AR5K_PHY_BIN_MASK_CTL, 0x00800000 },\n\t{ AR5K_PHY_ANT_CTL,\t0x00000001 },\n\t   \n\t{ AR5K_PHY_MAX_RX_LEN,\t0x00000c80 },\n\t{ AR5K_PHY_IQ,\t\t0x05100000 },\n\t{ AR5K_PHY_WARM_RESET,\t0x00000001 },\n\t{ AR5K_PHY_CTL,\t\t0x00000004 },\n\t{ AR5K_PHY_TXPOWER_RATE1, 0x1e1f2022 },\n\t{ AR5K_PHY_TXPOWER_RATE2, 0x0a0b0c0d },\n\t{ AR5K_PHY_TXPOWER_RATE_MAX, 0x0000003f },\n\t{ AR5K_PHY(82),\t\t0x9280b212 },\n\t{ AR5K_PHY_RADAR,\t0x5d50e188 },\n\t \n\t{ AR5K_PHY(87),\t\t0x004b6a8e },\n\t{ AR5K_PHY_NFTHRES,\t0x000003ce },\n\t{ AR5K_PHY_RESTART,\t0x192fb515 },\n\t{ AR5K_PHY(94),\t\t0x00000001 },\n\t{ AR5K_PHY_RFBUS_REQ,\t0x00000000 },\n\t   \n\t   \n\t{ AR5K_PHY(644),\t0x00806333 },\n\t{ AR5K_PHY(645),\t0x00106c10 },\n\t{ AR5K_PHY(646),\t0x009c4060 },\n\t \n\t   \n\t{ AR5K_PHY(648),\t0x018830c6 },\n\t{ AR5K_PHY(649),\t0x00000400 },\n\t \n\t{ AR5K_PHY(651),\t0x00000000 },\n\t{ AR5K_PHY_TXPOWER_RATE3, 0x20202020 },\n\t{ AR5K_PHY_TXPOWER_RATE4, 0x20202020 },\n\t \n\t{ AR5K_PHY(656),\t0x38490a20 },\n\t{ AR5K_PHY(657),\t0x00007bb6 },\n\t{ AR5K_PHY(658),\t0x0fff3ffc },\n};\n\n \nstatic const struct ath5k_ini_mode ar5212_ini_mode_start[] = {\n\t{ AR5K_QUEUE_DFS_LOCAL_IFS(0),\n\t \n\t   { 0x002ffc0f, 0x002ffc1f, 0x002ffc0f } },\n\t{ AR5K_QUEUE_DFS_LOCAL_IFS(1),\n\t   { 0x002ffc0f, 0x002ffc1f, 0x002ffc0f } },\n\t{ AR5K_QUEUE_DFS_LOCAL_IFS(2),\n\t   { 0x002ffc0f, 0x002ffc1f, 0x002ffc0f } },\n\t{ AR5K_QUEUE_DFS_LOCAL_IFS(3),\n\t   { 0x002ffc0f, 0x002ffc1f, 0x002ffc0f } },\n\t{ AR5K_QUEUE_DFS_LOCAL_IFS(4),\n\t   { 0x002ffc0f, 0x002ffc1f, 0x002ffc0f } },\n\t{ AR5K_QUEUE_DFS_LOCAL_IFS(5),\n\t   { 0x002ffc0f, 0x002ffc1f, 0x002ffc0f } },\n\t{ AR5K_QUEUE_DFS_LOCAL_IFS(6),\n\t   { 0x002ffc0f, 0x002ffc1f, 0x002ffc0f } },\n\t{ AR5K_QUEUE_DFS_LOCAL_IFS(7),\n\t   { 0x002ffc0f, 0x002ffc1f, 0x002ffc0f } },\n\t{ AR5K_QUEUE_DFS_LOCAL_IFS(8),\n\t   { 0x002ffc0f, 0x002ffc1f, 0x002ffc0f } },\n\t{ AR5K_QUEUE_DFS_LOCAL_IFS(9),\n\t   { 0x002ffc0f, 0x002ffc1f, 0x002ffc0f } },\n\t{ AR5K_DCU_GBL_IFS_SIFS,\n\t   { 0x00000230, 0x000000b0, 0x00000160 } },\n\t{ AR5K_DCU_GBL_IFS_SLOT,\n\t   { 0x00000168, 0x000001b8, 0x0000018c } },\n\t{ AR5K_DCU_GBL_IFS_EIFS,\n\t   { 0x00000e60, 0x00001f1c, 0x00003e38 } },\n\t{ AR5K_DCU_GBL_IFS_MISC,\n\t   { 0x0000a0e0, 0x00005880, 0x0000b0e0 } },\n\t{ AR5K_TIME_OUT,\n\t   { 0x03e803e8, 0x04200420, 0x08400840 } },\n\t{ AR5K_PHY(8),\n\t   { 0x02020200, 0x02010200, 0x02020200 } },\n\t{ AR5K_PHY_RF_CTL2,\n\t   { 0x00000e0e, 0x00000707, 0x00000e0e } },\n\t{ AR5K_PHY_SETTLING,\n\t   { 0x1372161c, 0x13721722, 0x137216a2 } },\n\t{ AR5K_PHY_AGCCTL,\n\t   { 0x00009d10, 0x00009d18, 0x00009d18 } },\n\t{ AR5K_PHY_NF,\n\t   { 0x0001ce00, 0x0001ce00, 0x0001ce00 } },\n\t{ AR5K_PHY_WEAK_OFDM_HIGH_THR,\n\t   { 0x409a4190, 0x409a4190, 0x409a4190 } },\n\t{ AR5K_PHY(70),\n\t   { 0x000001b8, 0x00000084, 0x00000108 } },\n\t{ AR5K_PHY_OFDM_SELFCORR,\n\t   { 0x10058a05, 0x10058a05, 0x10058a05 } },\n\t{ 0xa230,\n\t   { 0x00000000, 0x00000000, 0x00000108 } },\n};\n\n \nstatic const struct ath5k_ini_mode rf5111_ini_mode_end[] = {\n\t{ AR5K_TXCFG,\n\t \n\t   { 0x00008015, 0x00008015, 0x00008015 } },\n\t{ AR5K_USEC_5211,\n\t   { 0x128d8fa7, 0x04e00f95, 0x12e00fab } },\n\t{ AR5K_PHY_RF_CTL3,\n\t   { 0x0a020001, 0x05010100, 0x0a020001 } },\n\t{ AR5K_PHY_RF_CTL4,\n\t   { 0x00000e0e, 0x00000e0e, 0x00000e0e } },\n\t{ AR5K_PHY_PA_CTL,\n\t   { 0x00000007, 0x0000000b, 0x0000000b } },\n\t{ AR5K_PHY_GAIN,\n\t   { 0x0018da5a, 0x0018ca69, 0x0018ca69 } },\n\t{ AR5K_PHY_DESIRED_SIZE,\n\t   { 0x0de8b4e0, 0x0de8b4e0, 0x0de8b4e0 } },\n\t{ AR5K_PHY_SIG,\n\t   { 0x7e800d2e, 0x7ee84d2e, 0x7ee84d2e } },\n\t{ AR5K_PHY_AGCCOARSE,\n\t   { 0x3137665e, 0x3137665e, 0x3137665e } },\n\t{ AR5K_PHY_WEAK_OFDM_LOW_THR,\n\t   { 0x050cb081, 0x050cb081, 0x050cb080 } },\n\t{ AR5K_PHY_RX_DELAY,\n\t   { 0x00002710, 0x0000157c, 0x00002af8 } },\n\t{ AR5K_PHY_FRAME_CTL_5211,\n\t   { 0xf7b81020, 0xf7b80d20, 0xf7b81020 } },\n\t{ AR5K_PHY_GAIN_2GHZ,\n\t   { 0x642c416a, 0x6440416a, 0x6440416a } },\n\t{ AR5K_PHY_CCK_RX_CTL_4,\n\t   { 0x1883800a, 0x1873800a, 0x1883800a } },\n};\n\n \nstatic const struct ath5k_ini rf5111_ini_common_end[] = {\n\t{ AR5K_DCU_FP,\t\t0x00000000 },\n\t{ AR5K_PHY_AGC,\t\t0x00000000 },\n\t{ AR5K_PHY_ADC_CTL,\t0x00022ffe },\n\t{ 0x983c,\t\t0x00020100 },\n\t{ AR5K_PHY_GAIN_OFFSET,\t0x1284613c },\n\t{ AR5K_PHY_PAPD_PROBE,\t0x00004883 },\n\t{ 0x9940,\t\t0x00000004 },\n\t{ 0x9958,\t\t0x000000ff },\n\t{ 0x9974,\t\t0x00000000 },\n\t{ AR5K_PHY_SPENDING,\t0x00000018 },\n\t{ AR5K_PHY_CCKTXCTL,\t0x00000000 },\n\t{ AR5K_PHY_CCK_CROSSCORR, 0xd03e6788 },\n\t{ AR5K_PHY_DAG_CCK_CTL,\t0x000001b5 },\n\t{ 0xa23c,\t\t0x13c889af },\n};\n\n\n \nstatic const struct ath5k_ini_mode rf5112_ini_mode_end[] = {\n\t{ AR5K_TXCFG,\n\t \n\t   { 0x00008015, 0x00008015, 0x00008015 } },\n\t{ AR5K_USEC_5211,\n\t   { 0x128d93a7, 0x04e01395, 0x12e013ab } },\n\t{ AR5K_PHY_RF_CTL3,\n\t   { 0x0a020001, 0x05020100, 0x0a020001 } },\n\t{ AR5K_PHY_RF_CTL4,\n\t   { 0x00000e0e, 0x00000e0e, 0x00000e0e } },\n\t{ AR5K_PHY_PA_CTL,\n\t   { 0x00000007, 0x0000000b, 0x0000000b } },\n\t{ AR5K_PHY_GAIN,\n\t   { 0x0018da6d, 0x0018ca75, 0x0018ca75 } },\n\t{ AR5K_PHY_DESIRED_SIZE,\n\t   { 0x0de8b4e0, 0x0de8b4e0, 0x0de8b4e0 } },\n\t{ AR5K_PHY_SIG,\n\t   { 0x7e800d2e, 0x7ee80d2e, 0x7ee80d2e } },\n\t{ AR5K_PHY_AGCCOARSE,\n\t   { 0x3137665e, 0x3137665e, 0x3137665e } },\n\t{ AR5K_PHY_WEAK_OFDM_LOW_THR,\n\t   { 0x050cb081, 0x050cb081, 0x050cb081 } },\n\t{ AR5K_PHY_RX_DELAY,\n\t   { 0x000007d0, 0x0000044c, 0x00000898 } },\n\t{ AR5K_PHY_FRAME_CTL_5211,\n\t   { 0xf7b81020, 0xf7b80d10, 0xf7b81010 } },\n\t{ AR5K_PHY_CCKTXCTL,\n\t   { 0x00000000, 0x00000008, 0x00000008 } },\n\t{ AR5K_PHY_CCK_CROSSCORR,\n\t   { 0xd6be6788, 0xd03e6788, 0xd03e6788 } },\n\t{ AR5K_PHY_GAIN_2GHZ,\n\t   { 0x642c0140, 0x6442c160, 0x6442c160 } },\n\t{ AR5K_PHY_CCK_RX_CTL_4,\n\t   { 0x1883800a, 0x1873800a, 0x1883800a } },\n};\n\nstatic const struct ath5k_ini rf5112_ini_common_end[] = {\n\t{ AR5K_DCU_FP,\t\t0x00000000 },\n\t{ AR5K_PHY_AGC,\t\t0x00000000 },\n\t{ AR5K_PHY_ADC_CTL,\t0x00022ffe },\n\t{ 0x983c,\t\t0x00020100 },\n\t{ AR5K_PHY_GAIN_OFFSET,\t0x1284613c },\n\t{ AR5K_PHY_PAPD_PROBE,\t0x00004882 },\n\t{ 0x9940,\t\t0x00000004 },\n\t{ 0x9958,\t\t0x000000ff },\n\t{ 0x9974,\t\t0x00000000 },\n\t{ AR5K_PHY_DAG_CCK_CTL,\t0x000001b5 },\n\t{ 0xa23c,\t\t0x13c889af },\n};\n\n\n \nstatic const struct ath5k_ini_mode rf5413_ini_mode_end[] = {\n\t{ AR5K_TXCFG,\n\t \n\t   { 0x00000015, 0x00000015, 0x00000015 } },\n\t{ AR5K_USEC_5211,\n\t   { 0x128d93a7, 0x04e01395, 0x12e013ab } },\n\t{ AR5K_PHY_RF_CTL3,\n\t   { 0x0a020001, 0x05020100, 0x0a020001 } },\n\t{ AR5K_PHY_RF_CTL4,\n\t   { 0x00000e0e, 0x00000e0e, 0x00000e0e } },\n\t{ AR5K_PHY_PA_CTL,\n\t   { 0x00000007, 0x0000000b, 0x0000000b } },\n\t{ AR5K_PHY_GAIN,\n\t   { 0x0018fa61, 0x001a1a63, 0x001a1a63 } },\n\t{ AR5K_PHY_DESIRED_SIZE,\n\t   { 0x0c98b4e0, 0x0c98b0da, 0x0c98b0da } },\n\t{ AR5K_PHY_SIG,\n\t   { 0x7ec80d2e, 0x7ec80d2e, 0x7ec80d2e } },\n\t{ AR5K_PHY_AGCCOARSE,\n\t   { 0x3139605e, 0x3139605e, 0x3139605e } },\n\t{ AR5K_PHY_WEAK_OFDM_LOW_THR,\n\t   { 0x050cb081, 0x050cb081, 0x050cb081 } },\n\t{ AR5K_PHY_RX_DELAY,\n\t   { 0x000007d0, 0x0000044c, 0x00000898 } },\n\t{ AR5K_PHY_FRAME_CTL_5211,\n\t   { 0xf7b81000, 0xf7b80d00, 0xf7b81000 } },\n\t{ AR5K_PHY_CCKTXCTL,\n\t   { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ AR5K_PHY_CCK_CROSSCORR,\n\t   { 0xd6be6788, 0xd03e6788, 0xd03e6788 } },\n\t{ AR5K_PHY_GAIN_2GHZ,\n\t   { 0x002ec1e0, 0x002ac120, 0x002ac120 } },\n\t{ AR5K_PHY_CCK_RX_CTL_4,\n\t   { 0x1883800a, 0x1863800a, 0x1883800a } },\n\t{ 0xa300,\n\t   { 0x18010000, 0x18010000, 0x18010000 } },\n\t{ 0xa304,\n\t   { 0x30032602, 0x30032602, 0x30032602 } },\n\t{ 0xa308,\n\t   { 0x48073e06, 0x48073e06, 0x48073e06 } },\n\t{ 0xa30c,\n\t   { 0x560b4c0a, 0x560b4c0a, 0x560b4c0a } },\n\t{ 0xa310,\n\t   { 0x641a600f, 0x641a600f, 0x641a600f } },\n\t{ 0xa314,\n\t   { 0x784f6e1b, 0x784f6e1b, 0x784f6e1b } },\n\t{ 0xa318,\n\t   { 0x868f7c5a, 0x868f7c5a, 0x868f7c5a } },\n\t{ 0xa31c,\n\t   { 0x90cf865b, 0x8ecf865b, 0x8ecf865b } },\n\t{ 0xa320,\n\t   { 0x9d4f970f, 0x9b4f970f, 0x9b4f970f } },\n\t{ 0xa324,\n\t   { 0xa7cfa38f, 0xa3cf9f8f, 0xa3cf9f8f } },\n\t{ 0xa328,\n\t   { 0xb55faf1f, 0xb35faf1f, 0xb35faf1f } },\n\t{ 0xa32c,\n\t   { 0xbddfb99f, 0xbbdfb99f, 0xbbdfb99f } },\n\t{ 0xa330,\n\t   { 0xcb7fc53f, 0xcb7fc73f, 0xcb7fc73f } },\n\t{ 0xa334,\n\t   { 0xd5ffd1bf, 0xd3ffd1bf, 0xd3ffd1bf } },\n};\n\nstatic const struct ath5k_ini rf5413_ini_common_end[] = {\n\t{ AR5K_DCU_FP,\t\t0x000003e0 },\n\t{ AR5K_5414_CBCFG,\t0x00000010 },\n\t{ AR5K_SEQ_MASK,\t0x0000000f },\n\t{ 0x809c,\t\t0x00000000 },\n\t{ 0x80a0,\t\t0x00000000 },\n\t{ AR5K_MIC_QOS_CTL,\t0x00000000 },\n\t{ AR5K_MIC_QOS_SEL,\t0x00000000 },\n\t{ AR5K_MISC_MODE,\t0x00000000 },\n\t{ AR5K_OFDM_FIL_CNT,\t0x00000000 },\n\t{ AR5K_CCK_FIL_CNT,\t0x00000000 },\n\t{ AR5K_PHYERR_CNT1,\t0x00000000 },\n\t{ AR5K_PHYERR_CNT1_MASK, 0x00000000 },\n\t{ AR5K_PHYERR_CNT2,\t0x00000000 },\n\t{ AR5K_PHYERR_CNT2_MASK, 0x00000000 },\n\t{ AR5K_TSF_THRES,\t0x00000000 },\n\t{ 0x8140,\t\t0x800003f9 },\n\t{ 0x8144,\t\t0x00000000 },\n\t{ AR5K_PHY_AGC,\t\t0x00000000 },\n\t{ AR5K_PHY_ADC_CTL,\t0x0000a000 },\n\t{ 0x983c,\t\t0x00200400 },\n\t{ AR5K_PHY_GAIN_OFFSET, 0x1284233c },\n\t{ AR5K_PHY_SCR,\t\t0x0000001f },\n\t{ AR5K_PHY_SLMT,\t0x00000080 },\n\t{ AR5K_PHY_SCAL,\t0x0000000e },\n\t{ 0x9958,\t\t0x00081fff },\n\t{ AR5K_PHY_TIMING_7,\t0x00000000 },\n\t{ AR5K_PHY_TIMING_8,\t0x02800000 },\n\t{ AR5K_PHY_TIMING_11,\t0x00000000 },\n\t{ AR5K_PHY_HEAVY_CLIP_ENABLE, 0x00000000 },\n\t{ 0x99e4,\t\t0xaaaaaaaa },\n\t{ 0x99e8,\t\t0x3c466478 },\n\t{ 0x99ec,\t\t0x000000aa },\n\t{ AR5K_PHY_SCLOCK,\t0x0000000c },\n\t{ AR5K_PHY_SDELAY,\t0x000000ff },\n\t{ AR5K_PHY_SPENDING,\t0x00000014 },\n\t{ AR5K_PHY_DAG_CCK_CTL, 0x000009b5 },\n\t{ 0xa23c,\t\t0x93c889af },\n\t{ AR5K_PHY_FAST_ADC,\t0x00000001 },\n\t{ 0xa250,\t\t0x0000a000 },\n\t{ AR5K_PHY_BLUETOOTH,\t0x00000000 },\n\t{ AR5K_PHY_TPC_RG1,\t0x0cc75380 },\n\t{ 0xa25c,\t\t0x0f0f0f01 },\n\t{ 0xa260,\t\t0x5f690f01 },\n\t{ 0xa264,\t\t0x00418a11 },\n\t{ 0xa268,\t\t0x00000000 },\n\t{ AR5K_PHY_TPC_RG5,\t0x0c30c16a },\n\t{ 0xa270, 0x00820820 },\n\t{ 0xa274, 0x081b7caa },\n\t{ 0xa278, 0x1ce739ce },\n\t{ 0xa27c, 0x051701ce },\n\t{ 0xa338, 0x00000000 },\n\t{ 0xa33c, 0x00000000 },\n\t{ 0xa340, 0x00000000 },\n\t{ 0xa344, 0x00000000 },\n\t{ 0xa348, 0x3fffffff },\n\t{ 0xa34c, 0x3fffffff },\n\t{ 0xa350, 0x3fffffff },\n\t{ 0xa354, 0x0003ffff },\n\t{ 0xa358, 0x79a8aa1f },\n\t{ 0xa35c, 0x066c420f },\n\t{ 0xa360, 0x0f282207 },\n\t{ 0xa364, 0x17601685 },\n\t{ 0xa368, 0x1f801104 },\n\t{ 0xa36c, 0x37a00c03 },\n\t{ 0xa370, 0x3fc40883 },\n\t{ 0xa374, 0x57c00803 },\n\t{ 0xa378, 0x5fd80682 },\n\t{ 0xa37c, 0x7fe00482 },\n\t{ 0xa380, 0x7f3c7bba },\n\t{ 0xa384, 0xf3307ff0 },\n};\n\n \n \nstatic const struct ath5k_ini_mode rf2413_ini_mode_end[] = {\n\t{ AR5K_TXCFG,\n\t \n\t   { 0x00000015, 0x00000015, 0x00000015 } },\n\t{ AR5K_USEC_5211,\n\t   { 0x128d93a7, 0x04e01395, 0x12e013ab } },\n\t{ AR5K_PHY_RF_CTL3,\n\t   { 0x0a020001, 0x05020000, 0x0a020001 } },\n\t{ AR5K_PHY_RF_CTL4,\n\t   { 0x00000e00, 0x00000e00, 0x00000e00 } },\n\t{ AR5K_PHY_PA_CTL,\n\t   { 0x00000002, 0x0000000a, 0x0000000a } },\n\t{ AR5K_PHY_GAIN,\n\t   { 0x0018da6d, 0x001a6a64, 0x001a6a64 } },\n\t{ AR5K_PHY_DESIRED_SIZE,\n\t   { 0x0de8b4e0, 0x0de8b0da, 0x0c98b0da } },\n\t{ AR5K_PHY_SIG,\n\t   { 0x7e800d2e, 0x7ee80d2e, 0x7ec80d2e } },\n\t{ AR5K_PHY_AGCCOARSE,\n\t   { 0x3137665e, 0x3137665e, 0x3139605e } },\n\t{ AR5K_PHY_WEAK_OFDM_LOW_THR,\n\t   { 0x050cb081, 0x050cb081, 0x050cb081 } },\n\t{ AR5K_PHY_RX_DELAY,\n\t   { 0x000007d0, 0x0000044c, 0x00000898 } },\n\t{ AR5K_PHY_FRAME_CTL_5211,\n\t   { 0xf7b81000, 0xf7b80d00, 0xf7b81000 } },\n\t{ AR5K_PHY_CCKTXCTL,\n\t   { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ AR5K_PHY_CCK_CROSSCORR,\n\t   { 0xd6be6788, 0xd03e6788, 0xd03e6788 } },\n\t{ AR5K_PHY_GAIN_2GHZ,\n\t   { 0x002c0140, 0x0042c140, 0x0042c140 } },\n\t{ AR5K_PHY_CCK_RX_CTL_4,\n\t   { 0x1883800a, 0x1863800a, 0x1883800a } },\n};\n\nstatic const struct ath5k_ini rf2413_ini_common_end[] = {\n\t{ AR5K_DCU_FP,\t\t0x000003e0 },\n\t{ AR5K_SEQ_MASK,\t0x0000000f },\n\t{ AR5K_MIC_QOS_CTL,\t0x00000000 },\n\t{ AR5K_MIC_QOS_SEL,\t0x00000000 },\n\t{ AR5K_MISC_MODE,\t0x00000000 },\n\t{ AR5K_OFDM_FIL_CNT,\t0x00000000 },\n\t{ AR5K_CCK_FIL_CNT,\t0x00000000 },\n\t{ AR5K_PHYERR_CNT1,\t0x00000000 },\n\t{ AR5K_PHYERR_CNT1_MASK, 0x00000000 },\n\t{ AR5K_PHYERR_CNT2,\t0x00000000 },\n\t{ AR5K_PHYERR_CNT2_MASK, 0x00000000 },\n\t{ AR5K_TSF_THRES,\t0x00000000 },\n\t{ 0x8140,\t\t0x800000a8 },\n\t{ 0x8144,\t\t0x00000000 },\n\t{ AR5K_PHY_AGC,\t\t0x00000000 },\n\t{ AR5K_PHY_ADC_CTL,\t0x0000a000 },\n\t{ 0x983c,\t\t0x00200400 },\n\t{ AR5K_PHY_GAIN_OFFSET,\t0x1284233c },\n\t{ AR5K_PHY_SCR,\t\t0x0000001f },\n\t{ AR5K_PHY_SLMT,\t0x00000080 },\n\t{ AR5K_PHY_SCAL,\t0x0000000e },\n\t{ 0x9958,\t\t0x000000ff },\n\t{ AR5K_PHY_TIMING_7,\t0x00000000 },\n\t{ AR5K_PHY_TIMING_8,\t0x02800000 },\n\t{ AR5K_PHY_TIMING_11,\t0x00000000 },\n\t{ AR5K_PHY_HEAVY_CLIP_ENABLE, 0x00000000 },\n\t{ 0x99e4,\t\t0xaaaaaaaa },\n\t{ 0x99e8,\t\t0x3c466478 },\n\t{ 0x99ec,\t\t0x000000aa },\n\t{ AR5K_PHY_SCLOCK,\t0x0000000c },\n\t{ AR5K_PHY_SDELAY,\t0x000000ff },\n\t{ AR5K_PHY_SPENDING,\t0x00000014 },\n\t{ AR5K_PHY_DAG_CCK_CTL,\t0x000009b5 },\n\t{ 0xa23c,\t\t0x93c889af },\n\t{ AR5K_PHY_FAST_ADC,\t0x00000001 },\n\t{ 0xa250,\t\t0x0000a000 },\n\t{ AR5K_PHY_BLUETOOTH,\t0x00000000 },\n\t{ AR5K_PHY_TPC_RG1,\t0x0cc75380 },\n\t{ 0xa25c,\t\t0x0f0f0f01 },\n\t{ 0xa260,\t\t0x5f690f01 },\n\t{ 0xa264,\t\t0x00418a11 },\n\t{ 0xa268,\t\t0x00000000 },\n\t{ AR5K_PHY_TPC_RG5,\t0x0c30c16a },\n\t{ 0xa270, 0x00820820 },\n\t{ 0xa274, 0x001b7caa },\n\t{ 0xa278, 0x1ce739ce },\n\t{ 0xa27c, 0x051701ce },\n\t{ 0xa300, 0x18010000 },\n\t{ 0xa304, 0x30032602 },\n\t{ 0xa308, 0x48073e06 },\n\t{ 0xa30c, 0x560b4c0a },\n\t{ 0xa310, 0x641a600f },\n\t{ 0xa314, 0x784f6e1b },\n\t{ 0xa318, 0x868f7c5a },\n\t{ 0xa31c, 0x8ecf865b },\n\t{ 0xa320, 0x9d4f970f },\n\t{ 0xa324, 0xa5cfa18f },\n\t{ 0xa328, 0xb55faf1f },\n\t{ 0xa32c, 0xbddfb99f },\n\t{ 0xa330, 0xcd7fc73f },\n\t{ 0xa334, 0xd5ffd1bf },\n\t{ 0xa338, 0x00000000 },\n\t{ 0xa33c, 0x00000000 },\n\t{ 0xa340, 0x00000000 },\n\t{ 0xa344, 0x00000000 },\n\t{ 0xa348, 0x3fffffff },\n\t{ 0xa34c, 0x3fffffff },\n\t{ 0xa350, 0x3fffffff },\n\t{ 0xa354, 0x0003ffff },\n\t{ 0xa358, 0x79a8aa1f },\n\t{ 0xa35c, 0x066c420f },\n\t{ 0xa360, 0x0f282207 },\n\t{ 0xa364, 0x17601685 },\n\t{ 0xa368, 0x1f801104 },\n\t{ 0xa36c, 0x37a00c03 },\n\t{ 0xa370, 0x3fc40883 },\n\t{ 0xa374, 0x57c00803 },\n\t{ 0xa378, 0x5fd80682 },\n\t{ 0xa37c, 0x7fe00482 },\n\t{ 0xa380, 0x7f3c7bba },\n\t{ 0xa384, 0xf3307ff0 },\n};\n\n \n \nstatic const struct ath5k_ini_mode rf2425_ini_mode_end[] = {\n\t{ AR5K_TXCFG,\n\t \n\t   { 0x00000015, 0x00000015, 0x00000015 } },\n\t{ AR5K_USEC_5211,\n\t   { 0x128d93a7, 0x04e01395, 0x12e013ab } },\n\t{ AR5K_PHY_RF_CTL3,\n\t   { 0x0a020001, 0x05020100, 0x0a020001 } },\n\t{ AR5K_PHY_RF_CTL4,\n\t   { 0x00000e0e, 0x00000e0e, 0x00000e0e } },\n\t{ AR5K_PHY_PA_CTL,\n\t   { 0x00000003, 0x0000000b, 0x0000000b } },\n\t{ AR5K_PHY_SETTLING,\n\t   { 0x1372161c, 0x13721722, 0x13721422 } },\n\t{ AR5K_PHY_GAIN,\n\t   { 0x0018fa61, 0x00199a65, 0x00199a65 } },\n\t{ AR5K_PHY_DESIRED_SIZE,\n\t   { 0x0c98b4e0, 0x0c98b0da, 0x0c98b0da } },\n\t{ AR5K_PHY_SIG,\n\t   { 0x7ec80d2e, 0x7ec80d2e, 0x7ec80d2e } },\n\t{ AR5K_PHY_AGCCOARSE,\n\t   { 0x3139605e, 0x3139605e, 0x3139605e } },\n\t{ AR5K_PHY_WEAK_OFDM_LOW_THR,\n\t   { 0x050cb081, 0x050cb081, 0x050cb081 } },\n\t{ AR5K_PHY_RX_DELAY,\n\t   { 0x000007d0, 0x0000044c, 0x00000898 } },\n\t{ AR5K_PHY_FRAME_CTL_5211,\n\t   { 0xf7b81000, 0xf7b80d00, 0xf7b81000 } },\n\t{ AR5K_PHY_CCKTXCTL,\n\t   { 0x00000000, 0x00000000, 0x00000000 } },\n\t{ AR5K_PHY_CCK_CROSSCORR,\n\t   { 0xd6be6788, 0xd03e6788, 0xd03e6788 } },\n\t{ AR5K_PHY_GAIN_2GHZ,\n\t   { 0x00000140, 0x0052c140, 0x0052c140 } },\n\t{ AR5K_PHY_CCK_RX_CTL_4,\n\t   { 0x1883800a, 0x1863800a, 0x1883800a } },\n\t{ 0xa324,\n\t   { 0xa7cfa7cf, 0xa7cfa7cf, 0xa7cfa7cf } },\n\t{ 0xa328,\n\t   { 0xa7cfa7cf, 0xa7cfa7cf, 0xa7cfa7cf } },\n\t{ 0xa32c,\n\t   { 0xa7cfa7cf, 0xa7cfa7cf, 0xa7cfa7cf } },\n\t{ 0xa330,\n\t   { 0xa7cfa7cf, 0xa7cfa7cf, 0xa7cfa7cf } },\n\t{ 0xa334,\n\t   { 0xa7cfa7cf, 0xa7cfa7cf, 0xa7cfa7cf } },\n};\n\nstatic const struct ath5k_ini rf2425_ini_common_end[] = {\n\t{ AR5K_DCU_FP,\t\t0x000003e0 },\n\t{ AR5K_SEQ_MASK,\t0x0000000f },\n\t{ 0x809c,\t\t0x00000000 },\n\t{ 0x80a0,\t\t0x00000000 },\n\t{ AR5K_MIC_QOS_CTL,\t0x00000000 },\n\t{ AR5K_MIC_QOS_SEL,\t0x00000000 },\n\t{ AR5K_MISC_MODE,\t0x00000000 },\n\t{ AR5K_OFDM_FIL_CNT,\t0x00000000 },\n\t{ AR5K_CCK_FIL_CNT,\t0x00000000 },\n\t{ AR5K_PHYERR_CNT1,\t0x00000000 },\n\t{ AR5K_PHYERR_CNT1_MASK, 0x00000000 },\n\t{ AR5K_PHYERR_CNT2,\t0x00000000 },\n\t{ AR5K_PHYERR_CNT2_MASK, 0x00000000 },\n\t{ AR5K_TSF_THRES,\t0x00000000 },\n\t{ 0x8140,\t\t0x800003f9 },\n\t{ 0x8144,\t\t0x00000000 },\n\t{ AR5K_PHY_AGC,\t\t0x00000000 },\n\t{ AR5K_PHY_ADC_CTL,\t0x0000a000 },\n\t{ 0x983c,\t\t0x00200400 },\n\t{ AR5K_PHY_GAIN_OFFSET, 0x1284233c },\n\t{ AR5K_PHY_SCR,\t\t0x0000001f },\n\t{ AR5K_PHY_SLMT,\t0x00000080 },\n\t{ AR5K_PHY_SCAL,\t0x0000000e },\n\t{ 0x9958,\t\t0x00081fff },\n\t{ AR5K_PHY_TIMING_7,\t0x00000000 },\n\t{ AR5K_PHY_TIMING_8,\t0x02800000 },\n\t{ AR5K_PHY_TIMING_11,\t0x00000000 },\n\t{ 0x99dc,\t\t0xfebadbe8 },\n\t{ AR5K_PHY_HEAVY_CLIP_ENABLE, 0x00000000 },\n\t{ 0x99e4,\t\t0xaaaaaaaa },\n\t{ 0x99e8,\t\t0x3c466478 },\n\t{ 0x99ec,\t\t0x000000aa },\n\t{ AR5K_PHY_SCLOCK,\t0x0000000c },\n\t{ AR5K_PHY_SDELAY,\t0x000000ff },\n\t{ AR5K_PHY_SPENDING,\t0x00000014 },\n\t{ AR5K_PHY_DAG_CCK_CTL,\t0x000009b5 },\n\t{ AR5K_PHY_TXPOWER_RATE3, 0x20202020 },\n\t{ AR5K_PHY_TXPOWER_RATE4, 0x20202020 },\n\t{ 0xa23c,\t\t0x93c889af },\n\t{ AR5K_PHY_FAST_ADC,\t0x00000001 },\n\t{ 0xa250,\t\t0x0000a000 },\n\t{ AR5K_PHY_BLUETOOTH,\t0x00000000 },\n\t{ AR5K_PHY_TPC_RG1,\t0x0cc75380 },\n\t{ 0xa25c,\t\t0x0f0f0f01 },\n\t{ 0xa260,\t\t0x5f690f01 },\n\t{ 0xa264,\t\t0x00418a11 },\n\t{ 0xa268,\t\t0x00000000 },\n\t{ AR5K_PHY_TPC_RG5,\t0x0c30c166 },\n\t{ 0xa270, 0x00820820 },\n\t{ 0xa274, 0x081a3caa },\n\t{ 0xa278, 0x1ce739ce },\n\t{ 0xa27c, 0x051701ce },\n\t{ 0xa300, 0x16010000 },\n\t{ 0xa304, 0x2c032402 },\n\t{ 0xa308, 0x48433e42 },\n\t{ 0xa30c, 0x5a0f500b },\n\t{ 0xa310, 0x6c4b624a },\n\t{ 0xa314, 0x7e8b748a },\n\t{ 0xa318, 0x96cf8ccb },\n\t{ 0xa31c, 0xa34f9d0f },\n\t{ 0xa320, 0xa7cfa58f },\n\t{ 0xa348, 0x3fffffff },\n\t{ 0xa34c, 0x3fffffff },\n\t{ 0xa350, 0x3fffffff },\n\t{ 0xa354, 0x0003ffff },\n\t{ 0xa358, 0x79a8aa1f },\n\t{ 0xa35c, 0x066c420f },\n\t{ 0xa360, 0x0f282207 },\n\t{ 0xa364, 0x17601685 },\n\t{ 0xa368, 0x1f801104 },\n\t{ 0xa36c, 0x37a00c03 },\n\t{ 0xa370, 0x3fc40883 },\n\t{ 0xa374, 0x57c00803 },\n\t{ 0xa378, 0x5fd80682 },\n\t{ 0xa37c, 0x7fe00482 },\n\t{ 0xa380, 0x7f3c7bba },\n\t{ 0xa384, 0xf3307ff0 },\n};\n\n \n\n \nstatic const struct ath5k_ini rf5111_ini_bbgain[] = {\n\t{ AR5K_BB_GAIN(0), 0x00000000 },\n\t{ AR5K_BB_GAIN(1), 0x00000020 },\n\t{ AR5K_BB_GAIN(2), 0x00000010 },\n\t{ AR5K_BB_GAIN(3), 0x00000030 },\n\t{ AR5K_BB_GAIN(4), 0x00000008 },\n\t{ AR5K_BB_GAIN(5), 0x00000028 },\n\t{ AR5K_BB_GAIN(6), 0x00000004 },\n\t{ AR5K_BB_GAIN(7), 0x00000024 },\n\t{ AR5K_BB_GAIN(8), 0x00000014 },\n\t{ AR5K_BB_GAIN(9), 0x00000034 },\n\t{ AR5K_BB_GAIN(10), 0x0000000c },\n\t{ AR5K_BB_GAIN(11), 0x0000002c },\n\t{ AR5K_BB_GAIN(12), 0x00000002 },\n\t{ AR5K_BB_GAIN(13), 0x00000022 },\n\t{ AR5K_BB_GAIN(14), 0x00000012 },\n\t{ AR5K_BB_GAIN(15), 0x00000032 },\n\t{ AR5K_BB_GAIN(16), 0x0000000a },\n\t{ AR5K_BB_GAIN(17), 0x0000002a },\n\t{ AR5K_BB_GAIN(18), 0x00000006 },\n\t{ AR5K_BB_GAIN(19), 0x00000026 },\n\t{ AR5K_BB_GAIN(20), 0x00000016 },\n\t{ AR5K_BB_GAIN(21), 0x00000036 },\n\t{ AR5K_BB_GAIN(22), 0x0000000e },\n\t{ AR5K_BB_GAIN(23), 0x0000002e },\n\t{ AR5K_BB_GAIN(24), 0x00000001 },\n\t{ AR5K_BB_GAIN(25), 0x00000021 },\n\t{ AR5K_BB_GAIN(26), 0x00000011 },\n\t{ AR5K_BB_GAIN(27), 0x00000031 },\n\t{ AR5K_BB_GAIN(28), 0x00000009 },\n\t{ AR5K_BB_GAIN(29), 0x00000029 },\n\t{ AR5K_BB_GAIN(30), 0x00000005 },\n\t{ AR5K_BB_GAIN(31), 0x00000025 },\n\t{ AR5K_BB_GAIN(32), 0x00000015 },\n\t{ AR5K_BB_GAIN(33), 0x00000035 },\n\t{ AR5K_BB_GAIN(34), 0x0000000d },\n\t{ AR5K_BB_GAIN(35), 0x0000002d },\n\t{ AR5K_BB_GAIN(36), 0x00000003 },\n\t{ AR5K_BB_GAIN(37), 0x00000023 },\n\t{ AR5K_BB_GAIN(38), 0x00000013 },\n\t{ AR5K_BB_GAIN(39), 0x00000033 },\n\t{ AR5K_BB_GAIN(40), 0x0000000b },\n\t{ AR5K_BB_GAIN(41), 0x0000002b },\n\t{ AR5K_BB_GAIN(42), 0x0000002b },\n\t{ AR5K_BB_GAIN(43), 0x0000002b },\n\t{ AR5K_BB_GAIN(44), 0x0000002b },\n\t{ AR5K_BB_GAIN(45), 0x0000002b },\n\t{ AR5K_BB_GAIN(46), 0x0000002b },\n\t{ AR5K_BB_GAIN(47), 0x0000002b },\n\t{ AR5K_BB_GAIN(48), 0x0000002b },\n\t{ AR5K_BB_GAIN(49), 0x0000002b },\n\t{ AR5K_BB_GAIN(50), 0x0000002b },\n\t{ AR5K_BB_GAIN(51), 0x0000002b },\n\t{ AR5K_BB_GAIN(52), 0x0000002b },\n\t{ AR5K_BB_GAIN(53), 0x0000002b },\n\t{ AR5K_BB_GAIN(54), 0x0000002b },\n\t{ AR5K_BB_GAIN(55), 0x0000002b },\n\t{ AR5K_BB_GAIN(56), 0x0000002b },\n\t{ AR5K_BB_GAIN(57), 0x0000002b },\n\t{ AR5K_BB_GAIN(58), 0x0000002b },\n\t{ AR5K_BB_GAIN(59), 0x0000002b },\n\t{ AR5K_BB_GAIN(60), 0x0000002b },\n\t{ AR5K_BB_GAIN(61), 0x0000002b },\n\t{ AR5K_BB_GAIN(62), 0x00000002 },\n\t{ AR5K_BB_GAIN(63), 0x00000016 },\n};\n\n \nstatic const struct ath5k_ini rf5112_ini_bbgain[] = {\n\t{ AR5K_BB_GAIN(0), 0x00000000 },\n\t{ AR5K_BB_GAIN(1), 0x00000001 },\n\t{ AR5K_BB_GAIN(2), 0x00000002 },\n\t{ AR5K_BB_GAIN(3), 0x00000003 },\n\t{ AR5K_BB_GAIN(4), 0x00000004 },\n\t{ AR5K_BB_GAIN(5), 0x00000005 },\n\t{ AR5K_BB_GAIN(6), 0x00000008 },\n\t{ AR5K_BB_GAIN(7), 0x00000009 },\n\t{ AR5K_BB_GAIN(8), 0x0000000a },\n\t{ AR5K_BB_GAIN(9), 0x0000000b },\n\t{ AR5K_BB_GAIN(10), 0x0000000c },\n\t{ AR5K_BB_GAIN(11), 0x0000000d },\n\t{ AR5K_BB_GAIN(12), 0x00000010 },\n\t{ AR5K_BB_GAIN(13), 0x00000011 },\n\t{ AR5K_BB_GAIN(14), 0x00000012 },\n\t{ AR5K_BB_GAIN(15), 0x00000013 },\n\t{ AR5K_BB_GAIN(16), 0x00000014 },\n\t{ AR5K_BB_GAIN(17), 0x00000015 },\n\t{ AR5K_BB_GAIN(18), 0x00000018 },\n\t{ AR5K_BB_GAIN(19), 0x00000019 },\n\t{ AR5K_BB_GAIN(20), 0x0000001a },\n\t{ AR5K_BB_GAIN(21), 0x0000001b },\n\t{ AR5K_BB_GAIN(22), 0x0000001c },\n\t{ AR5K_BB_GAIN(23), 0x0000001d },\n\t{ AR5K_BB_GAIN(24), 0x00000020 },\n\t{ AR5K_BB_GAIN(25), 0x00000021 },\n\t{ AR5K_BB_GAIN(26), 0x00000022 },\n\t{ AR5K_BB_GAIN(27), 0x00000023 },\n\t{ AR5K_BB_GAIN(28), 0x00000024 },\n\t{ AR5K_BB_GAIN(29), 0x00000025 },\n\t{ AR5K_BB_GAIN(30), 0x00000028 },\n\t{ AR5K_BB_GAIN(31), 0x00000029 },\n\t{ AR5K_BB_GAIN(32), 0x0000002a },\n\t{ AR5K_BB_GAIN(33), 0x0000002b },\n\t{ AR5K_BB_GAIN(34), 0x0000002c },\n\t{ AR5K_BB_GAIN(35), 0x0000002d },\n\t{ AR5K_BB_GAIN(36), 0x00000030 },\n\t{ AR5K_BB_GAIN(37), 0x00000031 },\n\t{ AR5K_BB_GAIN(38), 0x00000032 },\n\t{ AR5K_BB_GAIN(39), 0x00000033 },\n\t{ AR5K_BB_GAIN(40), 0x00000034 },\n\t{ AR5K_BB_GAIN(41), 0x00000035 },\n\t{ AR5K_BB_GAIN(42), 0x00000035 },\n\t{ AR5K_BB_GAIN(43), 0x00000035 },\n\t{ AR5K_BB_GAIN(44), 0x00000035 },\n\t{ AR5K_BB_GAIN(45), 0x00000035 },\n\t{ AR5K_BB_GAIN(46), 0x00000035 },\n\t{ AR5K_BB_GAIN(47), 0x00000035 },\n\t{ AR5K_BB_GAIN(48), 0x00000035 },\n\t{ AR5K_BB_GAIN(49), 0x00000035 },\n\t{ AR5K_BB_GAIN(50), 0x00000035 },\n\t{ AR5K_BB_GAIN(51), 0x00000035 },\n\t{ AR5K_BB_GAIN(52), 0x00000035 },\n\t{ AR5K_BB_GAIN(53), 0x00000035 },\n\t{ AR5K_BB_GAIN(54), 0x00000035 },\n\t{ AR5K_BB_GAIN(55), 0x00000035 },\n\t{ AR5K_BB_GAIN(56), 0x00000035 },\n\t{ AR5K_BB_GAIN(57), 0x00000035 },\n\t{ AR5K_BB_GAIN(58), 0x00000035 },\n\t{ AR5K_BB_GAIN(59), 0x00000035 },\n\t{ AR5K_BB_GAIN(60), 0x00000035 },\n\t{ AR5K_BB_GAIN(61), 0x00000035 },\n\t{ AR5K_BB_GAIN(62), 0x00000010 },\n\t{ AR5K_BB_GAIN(63), 0x0000001a },\n};\n\n\n \nstatic void\nath5k_hw_ini_registers(struct ath5k_hw *ah, unsigned int size,\n\t\tconst struct ath5k_ini *ini_regs, bool skip_pcu)\n{\n\tunsigned int i;\n\n\t \n\tfor (i = 0; i < size; i++) {\n\t\t \n\t\tif (skip_pcu &&\n\t\t\t\tini_regs[i].ini_register >= AR5K_PCU_MIN &&\n\t\t\t\tini_regs[i].ini_register <= AR5K_PCU_MAX)\n\t\t\tcontinue;\n\n\t\tswitch (ini_regs[i].ini_mode) {\n\t\tcase AR5K_INI_READ:\n\t\t\t \n\t\t\tath5k_hw_reg_read(ah, ini_regs[i].ini_register);\n\t\t\tbreak;\n\t\tcase AR5K_INI_WRITE:\n\t\tdefault:\n\t\t\tAR5K_REG_WAIT(i);\n\t\t\tath5k_hw_reg_write(ah, ini_regs[i].ini_value,\n\t\t\t\t\tini_regs[i].ini_register);\n\t\t}\n\t}\n}\n\n \nstatic void\nath5k_hw_ini_mode_registers(struct ath5k_hw *ah,\n\t\tunsigned int size, const struct ath5k_ini_mode *ini_mode,\n\t\tu8 mode)\n{\n\tunsigned int i;\n\n\tfor (i = 0; i < size; i++) {\n\t\tAR5K_REG_WAIT(i);\n\t\tath5k_hw_reg_write(ah, ini_mode[i].mode_value[mode],\n\t\t\t(u32)ini_mode[i].mode_register);\n\t}\n\n}\n\n \nint\nath5k_hw_write_initvals(struct ath5k_hw *ah, u8 mode, bool skip_pcu)\n{\n\t \n\n\t \n\tif (ah->ah_version == AR5K_AR5212) {\n\n\t\t \n\t\tath5k_hw_ini_mode_registers(ah,\n\t\t\tARRAY_SIZE(ar5212_ini_mode_start),\n\t\t\tar5212_ini_mode_start, mode);\n\n\t\t \n\t\tath5k_hw_ini_registers(ah, ARRAY_SIZE(ar5212_ini_common_start),\n\t\t\t\tar5212_ini_common_start, skip_pcu);\n\n\t\t \n\t\tswitch (ah->ah_radio) {\n\t\tcase AR5K_RF5111:\n\n\t\t\tath5k_hw_ini_mode_registers(ah,\n\t\t\t\t\tARRAY_SIZE(rf5111_ini_mode_end),\n\t\t\t\t\trf5111_ini_mode_end, mode);\n\n\t\t\tath5k_hw_ini_registers(ah,\n\t\t\t\t\tARRAY_SIZE(rf5111_ini_common_end),\n\t\t\t\t\trf5111_ini_common_end, skip_pcu);\n\n\t\t\t \n\t\t\tath5k_hw_ini_registers(ah,\n\t\t\t\t\tARRAY_SIZE(rf5111_ini_bbgain),\n\t\t\t\t\trf5111_ini_bbgain, skip_pcu);\n\n\t\t\tbreak;\n\t\tcase AR5K_RF5112:\n\n\t\t\tath5k_hw_ini_mode_registers(ah,\n\t\t\t\t\tARRAY_SIZE(rf5112_ini_mode_end),\n\t\t\t\t\trf5112_ini_mode_end, mode);\n\n\t\t\tath5k_hw_ini_registers(ah,\n\t\t\t\t\tARRAY_SIZE(rf5112_ini_common_end),\n\t\t\t\t\trf5112_ini_common_end, skip_pcu);\n\n\t\t\tath5k_hw_ini_registers(ah,\n\t\t\t\t\tARRAY_SIZE(rf5112_ini_bbgain),\n\t\t\t\t\trf5112_ini_bbgain, skip_pcu);\n\n\t\t\tbreak;\n\t\tcase AR5K_RF5413:\n\n\t\t\tath5k_hw_ini_mode_registers(ah,\n\t\t\t\t\tARRAY_SIZE(rf5413_ini_mode_end),\n\t\t\t\t\trf5413_ini_mode_end, mode);\n\n\t\t\tath5k_hw_ini_registers(ah,\n\t\t\t\t\tARRAY_SIZE(rf5413_ini_common_end),\n\t\t\t\t\trf5413_ini_common_end, skip_pcu);\n\n\t\t\tath5k_hw_ini_registers(ah,\n\t\t\t\t\tARRAY_SIZE(rf5112_ini_bbgain),\n\t\t\t\t\trf5112_ini_bbgain, skip_pcu);\n\n\t\t\tbreak;\n\t\tcase AR5K_RF2316:\n\t\tcase AR5K_RF2413:\n\n\t\t\tath5k_hw_ini_mode_registers(ah,\n\t\t\t\t\tARRAY_SIZE(rf2413_ini_mode_end),\n\t\t\t\t\trf2413_ini_mode_end, mode);\n\n\t\t\tath5k_hw_ini_registers(ah,\n\t\t\t\t\tARRAY_SIZE(rf2413_ini_common_end),\n\t\t\t\t\trf2413_ini_common_end, skip_pcu);\n\n\t\t\t \n\t\t\tif (ah->ah_radio == AR5K_RF2316) {\n\t\t\t\tath5k_hw_reg_write(ah, 0x00004000,\n\t\t\t\t\t\t\tAR5K_PHY_AGC);\n\t\t\t\tath5k_hw_reg_write(ah, 0x081b7caa,\n\t\t\t\t\t\t\t0xa274);\n\t\t\t}\n\n\t\t\tath5k_hw_ini_registers(ah,\n\t\t\t\t\tARRAY_SIZE(rf5112_ini_bbgain),\n\t\t\t\t\trf5112_ini_bbgain, skip_pcu);\n\t\t\tbreak;\n\t\tcase AR5K_RF2317:\n\n\t\t\tath5k_hw_ini_mode_registers(ah,\n\t\t\t\t\tARRAY_SIZE(rf2413_ini_mode_end),\n\t\t\t\t\trf2413_ini_mode_end, mode);\n\n\t\t\tath5k_hw_ini_registers(ah,\n\t\t\t\t\tARRAY_SIZE(rf2425_ini_common_end),\n\t\t\t\t\trf2425_ini_common_end, skip_pcu);\n\n\t\t\t \n\t\t\tath5k_hw_reg_write(ah, 0x00180a65, AR5K_PHY_GAIN);\n\n\t\t\t \n\t\t\tath5k_hw_reg_write(ah, 0x00004000, AR5K_PHY_AGC);\n\t\t\tAR5K_REG_WRITE_BITS(ah, AR5K_PHY_TPC_RG5,\n\t\t\t\tAR5K_PHY_TPC_RG5_PD_GAIN_OVERLAP, 0xa);\n\t\t\tath5k_hw_reg_write(ah, 0x800000a8, 0x8140);\n\t\t\tath5k_hw_reg_write(ah, 0x000000ff, 0x9958);\n\n\t\t\tath5k_hw_ini_registers(ah,\n\t\t\t\t\tARRAY_SIZE(rf5112_ini_bbgain),\n\t\t\t\t\trf5112_ini_bbgain, skip_pcu);\n\t\t\tbreak;\n\t\tcase AR5K_RF2425:\n\n\t\t\tath5k_hw_ini_mode_registers(ah,\n\t\t\t\t\tARRAY_SIZE(rf2425_ini_mode_end),\n\t\t\t\t\trf2425_ini_mode_end, mode);\n\n\t\t\tath5k_hw_ini_registers(ah,\n\t\t\t\t\tARRAY_SIZE(rf2425_ini_common_end),\n\t\t\t\t\trf2425_ini_common_end, skip_pcu);\n\n\t\t\tath5k_hw_ini_registers(ah,\n\t\t\t\t\tARRAY_SIZE(rf5112_ini_bbgain),\n\t\t\t\t\trf5112_ini_bbgain, skip_pcu);\n\t\t\tbreak;\n\t\tdefault:\n\t\t\treturn -EINVAL;\n\n\t\t}\n\n\t \n\t} else if (ah->ah_version == AR5K_AR5211) {\n\n\t\t \n\t\tif (mode > 2) {\n\t\t\tATH5K_ERR(ah, \"unsupported channel mode: %d\\n\", mode);\n\t\t\treturn -EINVAL;\n\t\t}\n\n\t\t \n\t\tath5k_hw_ini_mode_registers(ah, ARRAY_SIZE(ar5211_ini_mode),\n\t\t\t\tar5211_ini_mode, mode);\n\n\t\t \n\t\tath5k_hw_ini_registers(ah, ARRAY_SIZE(ar5211_ini),\n\t\t\t\tar5211_ini, skip_pcu);\n\n\t\t \n\n\t\t \n\t\tath5k_hw_ini_registers(ah, ARRAY_SIZE(rf5111_ini_bbgain),\n\t\t\t\trf5111_ini_bbgain, skip_pcu);\n\t \n\t} else if (ah->ah_version == AR5K_AR5210) {\n\t\tath5k_hw_ini_registers(ah, ARRAY_SIZE(ar5210_ini),\n\t\t\t\tar5210_ini, skip_pcu);\n\t}\n\n\treturn 0;\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}