# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
_RDI_DONT_SET_XILINX_AS_PATH=True
XDG_SESSION_ID=11210
HOSTNAME=wolverine.cs.ucr.edu
XILINX_DSP=
SHELL=/bin/bash
TERM=xterm-256color
MAKEFLAGS=PLATFORM=/opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm TARGET=sw_emu
HISTSIZE=1000
SSH_CLIENT=169.235.30.120 36674 22
MYVIVADO=
RDI_TPS_ROOT=/tools/Xilinx/Vivado/2022.2/tps/lnx64
QTDIR=/usr/lib64/qt-3.3
HDI_PROCESSOR=x86_64
QTINC=/usr/lib64/qt-3.3/include
SYNTH_COMMON=/tools/Xilinx/Vitis/2022.2/scripts/rt/data
SSH_TTY=/dev/pts/1
LC_ALL=en_US.UTF-8
RDI_JAVA_VERSION=11.0.11_9
RT_TCL_PATH=/tools/Xilinx/Vitis/2022.2/scripts/rt/base_tcl/tcl
RDI_PREPEND_PATH=/tools/Xilinx/Vitis/2022.2/bin
QT_GRAPHICSSYSTEM_CHECKED=1
RDI_OPT_EXT=.o
MAKEOVERRIDES=${-*-command-variables-*-}
USER=nmath018
LS_COLORS=rs=0:di=38;5;27:ln=38;5;51:mh=44;38;5;15:pi=40;38;5;11:so=38;5;13:do=38;5;5:bd=48;5;232;38;5;11:cd=48;5;232;38;5;3:or=48;5;232;38;5;9:mi=05;48;5;232;38;5;15:su=48;5;196;38;5;15:sg=48;5;11;38;5;16:ca=48;5;196;38;5;226:tw=48;5;10;38;5;16:ow=48;5;10;38;5;21:st=48;5;21;38;5;15:ex=38;5;34:*.tar=38;5;9:*.tgz=38;5;9:*.arc=38;5;9:*.arj=38;5;9:*.taz=38;5;9:*.lha=38;5;9:*.lz4=38;5;9:*.lzh=38;5;9:*.lzma=38;5;9:*.tlz=38;5;9:*.txz=38;5;9:*.tzo=38;5;9:*.t7z=38;5;9:*.zip=38;5;9:*.z=38;5;9:*.Z=38;5;9:*.dz=38;5;9:*.gz=38;5;9:*.lrz=38;5;9:*.lz=38;5;9:*.lzo=38;5;9:*.xz=38;5;9:*.bz2=38;5;9:*.bz=38;5;9:*.tbz=38;5;9:*.tbz2=38;5;9:*.tz=38;5;9:*.deb=38;5;9:*.rpm=38;5;9:*.jar=38;5;9:*.war=38;5;9:*.ear=38;5;9:*.sar=38;5;9:*.rar=38;5;9:*.alz=38;5;9:*.ace=38;5;9:*.zoo=38;5;9:*.cpio=38;5;9:*.7z=38;5;9:*.rz=38;5;9:*.cab=38;5;9:*.jpg=38;5;13:*.jpeg=38;5;13:*.gif=38;5;13:*.bmp=38;5;13:*.pbm=38;5;13:*.pgm=38;5;13:*.ppm=38;5;13:*.tga=38;5;13:*.xbm=38;5;13:*.xpm=38;5;13:*.tif=38;5;13:*.tiff=38;5;13:*.png=38;5;13:*.svg=38;5;13:*.svgz=38;5;13:*.mng=38;5;13:*.pcx=38;5;13:*.mov=38;5;13:*.mpg=38;5;13:*.mpeg=38;5;13:*.m2v=38;5;13:*.mkv=38;5;13:*.webm=38;5;13:*.ogm=38;5;13:*.mp4=38;5;13:*.m4v=38;5;13:*.mp4v=38;5;13:*.vob=38;5;13:*.qt=38;5;13:*.nuv=38;5;13:*.wmv=38;5;13:*.asf=38;5;13:*.rm=38;5;13:*.rmvb=38;5;13:*.flc=38;5;13:*.avi=38;5;13:*.fli=38;5;13:*.flv=38;5;13:*.gl=38;5;13:*.dl=38;5;13:*.xcf=38;5;13:*.xwd=38;5;13:*.yuv=38;5;13:*.cgm=38;5;13:*.emf=38;5;13:*.axv=38;5;13:*.anx=38;5;13:*.ogv=38;5;13:*.ogx=38;5;13:*.aac=38;5;45:*.au=38;5;45:*.flac=38;5;45:*.mid=38;5;45:*.midi=38;5;45:*.mka=38;5;45:*.mp3=38;5;45:*.mpc=38;5;45:*.ogg=38;5;45:*.ra=38;5;45:*.wav=38;5;45:*.axa=38;5;45:*.oga=38;5;45:*.spx=38;5;45:*.xspf=38;5;45:
LD_LIBRARY_PATH=/tools/Xilinx/Vitis/2022.2/tps/lnx64/java-cef-95.0.4638.69/bin/lib/linux64:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Default:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o:/tools/Xilinx/Vitis/2022.2/tps/lnx64/jre11.0.11_9/lib/:/tools/Xilinx/Vitis/2022.2/tps/lnx64/jre11.0.11_9/lib//server:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Default:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o:/opt/xilinx/xrt/lib::/tools/Xilinx/Vitis/2022.2/bin/../lnx64/tools/dot/lib
RDI_PATCHROOT=
TCL_LIBRARY=/tools/Xilinx/Vitis/2022.2/tps/tcl/tcl8.5
RDI_PLATFORM=lnx64
MAKELEVEL=1
RDI_BUILD=yes
MFLAGS=
RT_LIBPATH=/tools/Xilinx/Vitis/2022.2/scripts/rt/data
RDI_LIBDIR=/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Default:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o
PATH=/tools/Xilinx/Vivado/2022.2/tps/lnx64/binutils-2.26/bin:/tools/Xilinx/Vitis/2022.2/bin/../gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2022.2/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/tools/Xilinx/Vitis/2022.2/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vivado/2022.2/tps/lnx64/gcc-8.3.0/bin:/tools/Xilinx/Vivado/2022.2/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2022.2/bin:/tools/Xilinx/Vitis/2022.2/tps/lnx64/jre11.0.11_9/bin:/tools/Xilinx/Vivado/2022.2/bin:/opt/xilinx/xrt/bin:/tools/Xilinx/Vitis_HLS/2022.2/bin:/tools/Xilinx/Model_Composer/2022.2/bin:/tools/Xilinx/Vitis/2022.2/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2022.2/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2022.2/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2022.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2022.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2022.2/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2022.2/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2022.2/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2022.2/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2022.2/aietools/bin:/tools/Xilinx/DocNav:/usr/lib64/qt-3.3/bin:/opt/micron/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:/var/lib/snapd/snap/bin:/home/nmath018/.local/bin:/home/nmath018/bin
MAIL=/var/spool/mail/nmath018
XILINX_VITIS=/tools/Xilinx/Vitis/2022.2
PWD=/home/nmath018/topK_feature/hls_catch22
XILINX_XRT=/opt/xilinx/xrt
XIL_CHECK_TCL_DEBUG=False
XILINX_VIVADO_HLS=/tools/Xilinx/Vivado/2022.2
LANG=en_US.UTF-8
HDI_APPROOT=/tools/Xilinx/Vitis/2022.2
XILINX_HLS=/tools/Xilinx/Vitis_HLS/2022.2
PLATFORM=/opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm
XILINX_VIVADO=/tools/Xilinx/Vivado/2022.2
XILINX_SDK=/tools/Xilinx/Vitis/2022.2
HISTCONTROL=ignoredups
SSH_ASKPASS=/usr/libexec/openssh/gnome-ssh-askpass
ISL_IOSTREAMS_RSA=/tools/Xilinx/Vitis/2022.2/tps/isl
HOME=/home/nmath018
SHLVL=3
RDI_BASEROOT=/tools/Xilinx/Vitis
LANGUAGE=en_US:en
RDI_APPROOT=/tools/Xilinx/Vitis/2022.2
TARGET=sw_emu
LOGNAME=nmath018
PYTHONPATH=/opt/xilinx/xrt/python:
RDI_JAVA_PLATFORM=
QTLIB=/usr/lib64/qt-3.3/lib
XDG_DATA_DIRS=/home/nmath018/.local/share/flatpak/exports/share:/var/lib/flatpak/exports/share:/usr/local/share:/usr/share:/var/lib/snapd/desktop
SSH_CONNECTION=169.235.30.120 36674 169.235.30.47 22
RDI_BINROOT=/tools/Xilinx/Vitis/2022.2/bin
LESSOPEN=||/usr/bin/lesspipe.sh %s
RDI_PROG=/tools/Xilinx/Vitis/2022.2/bin/unwrapped/lnx64.o/v++
XDG_RUNTIME_DIR=/run/user/77108
XIL_NO_OVERRIDE=0
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
XILINX_PLANAHEAD=/tools/Xilinx/Vitis/2022.2
HDIPRELDPATH=/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Default:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o:/opt/xilinx/xrt/lib::/tools/Xilinx/Vitis/2022.2/bin/../lnx64/tools/dot/lib
RDI_INSTALLVER=2022.2
RDI_DATADIR=/tools/Xilinx/Vitis/2022.2/data
RDI_INSTALLROOT=/tools/Xilinx
_=/tools/Xilinx/Vitis/2022.2/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=40416
XILINX_CD_SESSION=655304f9-4981-40ee-99ef-0b05bd9dab1a


V++ command line:
------------------------------------------
/tools/Xilinx/Vitis/2022.2/bin/unwrapped/lnx64.o/v++ -t sw_emu --platform /opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm --save-temps -I/include -I./spiral_fft --config config.cfg -g -l --temp_dir ./_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1 -o./build_dir.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/krnl.link.xclbin _x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/krnl.xo 

FINAL PROGRAM OPTIONS
--config config.cfg
--debug
--include /include
--include ./spiral_fft
--input_files _x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/krnl.xo
--link
--optimize 0
--output ./build_dir.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/krnl.link.xclbin
--platform /opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm
--report_level 0
--save-temps
--target sw_emu
--temp_dir ./_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1

PARSED COMMAND LINE OPTIONS
-t sw_emu 
--platform /opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm 
--save-temps 
-I/include 
-I./spiral_fft 
--config config.cfg 
-g 
-l 
--temp_dir ./_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1 
-o./build_dir.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/krnl.link.xclbin 
_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/krnl.xo 

PARSED CONFIG FILE (1) OPTIONS
file: config.cfg

EXPANDED PARAMETERS
From application of optMap.xml: 
 --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 27 Nov 2023 17:28:02
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 27 Nov 2023 17:28:02
output: /home/nmath018/topK_feature/hls_catch22/_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/krnl.link.xml
------------------------------------------
V++ internal step: running regiongen
timestamp: 27 Nov 2023 17:28:03
launch dir: /home/nmath018/topK_feature/hls_catch22/_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int
cmd: /tools/Xilinx/Vitis/2022.2/bin/../runtime/bin/regiongen_new -v -m /home/nmath018/topK_feature/hls_catch22/_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/krnl.link.xml -r /home/nmath018/topK_feature/hls_catch22/_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/krnl.link.rtd -t alg -o xcl_top
V++ internal step status: success
------------------------------------------
V++ internal step: running gcc to generate obj files for kernel source
timestamp: 27 Nov 2023 17:28:05
launch dir: /home/nmath018/topK_feature/hls_catch22/_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/topKQueryScores
cmd: /tools/Xilinx/Vivado/2022.2/tps/lnx64/gcc-8.3.0/bin/gcc -I . -I /tools/Xilinx/Vitis_HLS/2022.2/bin/../include -I /tools/Xilinx/Vitis_HLS/2022.2/bin/../lnx64/tools/auto_cc/include -I /tools/Xilinx/Vitis_HLS/2022.2/bin/../common/technology/autopilot/opencl -I /tools/Xilinx/Vitis/2022.2/bin/../common/technology/autopilot/opencl -I /tools/Xilinx/Vitis/2022.2/bin/../data/emulation/include -std=c++14 -g -I /include -I /home/nmath018/topK_feature/hls_catch22/spiral_fft -I /home/nmath018/topK_feature/hls_catch22/src -g -fPIC -g -c -DHLS_STREAM_THREAD_SAFE -MD -MT obj/krnl.o -MP -MF obj/krnl.Cd /home/nmath018/topK_feature/hls_catch22/_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/xo/topKQueryScores/topKQueryScores/cpu_sources/krnl.cpp -o obj/krnl.o
V++ internal step status: success
------------------------------------------
V++ internal step: running ar to generate .csim_cu.a
timestamp: 27 Nov 2023 17:28:12
launch dir: /home/nmath018/topK_feature/hls_catch22/_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/topKQueryScores
cmd: /tools/Xilinx/Vivado/2022.2/tps/lnx64/binutils-2.26/bin/ar -cr /home/nmath018/topK_feature/hls_catch22/_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/topKQueryScores/topKQueryScores.csim_cu.a /home/nmath018/topK_feature/hls_catch22/_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/topKQueryScores/obj/krnl.o
V++ internal step status: success
------------------------------------------
V++ internal step: compiling xcl_top.cpp to obj/xcl_top.o
timestamp: 27 Nov 2023 17:28:12
launch dir: /home/nmath018/topK_feature/hls_catch22/_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int
cmd: /tools/Xilinx/Vivado/2022.2/tps/lnx64/gcc-8.3.0/bin/g++ -I . -I /tools/Xilinx/Vitis_HLS/2022.2/bin/../include -I /tools/Xilinx/Vitis_HLS/2022.2/bin/../common/technology/autopilot/opencl -I /tools/Xilinx/Vitis/2022.2/bin/../common/technology/autopilot/opencl -I /tools/Xilinx/Vitis/2022.2/bin/../data/emulation/include -I /tools/Xilinx/Vitis_HLS/2022.2/bin/../lnx64/tools/auto_cc/include -fPIC -g -DHLS_STREAM_THREAD_SAFE -std=c++14 -fpermissive -c -MD -MT obj/xcl_top.o -MP -MF obj/xcl_top.CXXd xcl_top.cpp -o obj/xcl_top.o
V++ internal step status: success
------------------------------------------
V++ internal step: running g++ to generate .so
timestamp: 27 Nov 2023 17:28:15
launch dir: /home/nmath018/topK_feature/hls_catch22/_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int
cmd: /tools/Xilinx/Vivado/2022.2/tps/lnx64/gcc-8.3.0/bin/g++ -fPIC -DHLS_STREAM_THREAD_SAFE -std=c++14 -Wall -shared -Wl,--whole-archive,-soname,krnl.link.so -o krnl.link.so topKQueryScores/topKQueryScores.csim_cu.a obj/xcl_top.o -Wl,--no-whole-archive -Wl,--as-needed -L /tools/Xilinx/Vitis_HLS/2022.2/bin/../lib/lnx64.o -lhlsmathsim -L /tools/Xilinx/Vitis_HLS/2022.2/bin/../lnx64/tools/fpo_v7_1 -lgmp -lmpfr -lIp_floating_point_v7_1_bitacc_cmodel -Wl,-rpath,/tools/Xilinx/Vitis_HLS/2022.2/bin/../lnx64/tools/fpo_v7_1 -L /tools/Xilinx/Vitis_HLS/2022.2/bin/../lnx64/tools/fft_v9_1 -lIp_xfft_v9_1_bitacc_cmodel -L /tools/Xilinx/Vitis_HLS/2022.2/bin/../lnx64/tools/fir_v7_0 -lgmp -lIp_fir_compiler_v7_2_bitacc_cmodel -L /tools/Xilinx/Vitis_HLS/2022.2/bin/../lnx64/lib/csim -lhlsmc++-GCC46 -L /tools/Xilinx/Vivado/2022.2/tps/lnx64/gcc-8.3.0/bin/../lib/gcc/x86_64-pc-linux-gnu/6.2.0/ -lgcov
V++ internal step status: success
------------------------------------------
V++ internal step: running xclbinutil to generate xclbin
timestamp: 27 Nov 2023 17:28:15
launch dir: /home/nmath018/topK_feature/hls_catch22/_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int
cmd: /tools/Xilinx/Vitis/2022.2/bin/xclbinutil --add-section BITSTREAM:RAW:/home/nmath018/topK_feature/hls_catch22/_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/krnl.link.so --force --target sw_emu --add-section :JSON:/home/nmath018/topK_feature/hls_catch22/_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/krnl.link.rtd --append-section :JSON:/home/nmath018/topK_feature/hls_catch22/_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/nmath018/topK_feature/hls_catch22/_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/krnl.link_xml.rtd --add-section BUILD_METADATA:JSON:/home/nmath018/topK_feature/hls_catch22/_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/krnl.link_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/nmath018/topK_feature/hls_catch22/_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/krnl.link.xml --add-section DEBUG_DATA:RAW:/dev/null --add-section SYSTEM_METADATA:RAW:/home/nmath018/topK_feature/hls_catch22/_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/systemDiagramModel.json --output /home/nmath018/topK_feature/hls_catch22/./build_dir.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/krnl.link.xclbin
V++ internal step status: success
------------------------------------------
V++ internal step: running xclbinutil to generate xclbin info
timestamp: 27 Nov 2023 17:28:16
launch dir: /home/nmath018/topK_feature/hls_catch22/_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int
cmd: /tools/Xilinx/Vitis/2022.2/bin/xclbinutil --quiet --info --input /home/nmath018/topK_feature/hls_catch22/./build_dir.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/krnl.link.xclbin
V++ internal step status: success
------------------------------------------
sw emulation completed
timestamp: 27 Nov 2023 17:28:16
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 27 Nov 2023 17:28:16
output: /home/nmath018/topK_feature/hls_catch22/_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/reports/link/system_estimate_krnl.link.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 27 Nov 2023 17:28:16
