C. Scott Ananian , Krste Asanovic , Bradley C. Kuszmaul , Charles E. Leiserson , Sean Lie, Unbounded Transactional Memory, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.316-327, February 12-16, 2005[doi>10.1109/HPCA.2005.41]
Federico Angiolini , Jianjiang Ceng , Rainer Leupers , Federico Ferrari , Cesare Ferri , Luca Benini, An integrated open framework for heterogeneous MPSoC design space exploration, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Milo Martin , Colin Blundell , E. Lewis, Subtleties of Transactional Memory Atomicity Semantics, IEEE Computer Architecture Letters, v.5 n.2, p.17-17, July 2006[doi>10.1109/L-CA.2006.18]
Jayaram Bobba , Neelam Goyal , Mark D. Hill , Michael M. Swift , David A. Wood, TokenTM: Efficient Execution of Large Transactions with Hardware Transactional Memory, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.127-138, June 21-25, 2008[doi>10.1109/ISCA.2008.24]
Dave Christie , Jae-Woong Chung , Stephan Diestelhorst , Michael Hohmuth , Martin Pohlack , Christof Fetzer , Martin Nowack , Torvald Riegel , Pascal Felber , Patrick Marlier , Etienne Rivière, Evaluation of AMD's advanced synchronization facility within a complete transactional memory stack, Proceedings of the 5th European conference on Computer systems, April 13-16, 2010, Paris, France[doi>10.1145/1755913.1755918]
Dave Dice , Yossi Lev , Mark Moir , Daniel Nussbaum, Early experience with a commercial hardware transactional memory implementation, ACM SIGPLAN Notices, v.44 n.3, March 2009[doi>10.1145/1508284.1508263]
Aristides Efthymiou , Jim D. Garside, An adaptive serial-parallel CAM architecture for low-power cache blocks, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA[doi>10.1145/566408.566445]
Cesare Ferri , Andrea Marongiu , Benjamin Lipton , R. Iris Bahar , Tali Moreshet , Luca Benini , Maurice Herlihy, SoC-TM: integrated HW/SW support for transactional memory programming on embedded MPSoCs, Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 09-14, 2011, Taipei, Taiwan[doi>10.1145/2039370.2039380]
Cesare Ferri , Samantha Wood , Tali Moreshet , R. Iris Bahar , Maurice Herlihy, Embedded-TM: Energy and complexity-effective hardware transactional memory for embedded multicore systems, Journal of Parallel and Distributed Computing, v.70 n.10, p.1042-1052, October, 2010[doi>10.1016/j.jpdc.2010.02.003]
Cesare Ferri , Samantha Wood , Tali Moreshet , Iris Bahar , Maurice Herlihy, Energy and throughput efficient transactional memory for embedded multicore systems, Proceedings of the 5th international conference on High Performance Embedded Architectures and Compilers, January 25-27, 2010, Pisa, Italy[doi>10.1007/978-3-642-11515-8_6]
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
Lance Hammond , Vicky Wong , Mike Chen , Brian D. Carlstrom , John D. Davis , Ben Hertzberg , Manohar K. Prabhu , Honggo Wijaya , Christos Kozyrakis , Kunle Olukotun, Transactional Memory Coherence and Consistency, Proceedings of the 31st annual international symposium on Computer architecture, p.102, June 19-23, 2004, München, Germany
Tim Harris , James Larus , Ravi Rajwar, Transactional Memory, 2nd Edition, Morgan and Claypool Publishers, 2010
Maurice Herlihy , J. Eliot B. Moss, Transactional memory: architectural support for lock-free data structures, Proceedings of the 20th annual international symposium on computer architecture, p.289-300, May 16-19, 1993, San Diego, California, USA[doi>10.1145/165123.165164]
M. Horowitz, T. Indermaur, and R. Gonzalez. 1994. Low-power digital design. In IEEE Symposium on Low Power Electronics. 8--11. DOI:http://dx.doi.org/10.1109/LPE.1994.573184
Intel Corporation. 2012. Transactional Synchronization in Haswell. Retrieved from http://software.intel.com/en-us/blogs/2012/02/07/transactional-synchronizati on-in-haswell/.
D. Kanter. 2012. Analysis of Haswells Transactional Memory. Retrieved from http://www.realworldtech.com/haswell-tm/.
Andi Kleen, Scaling Existing Lock-based Applications with Lock Elision, Queue, v.12 n.1, January 2014[doi>10.1145/2576966.2579227]
C. C. Minh, J. W. Chung, C. Kozyrakis, and K. Olukotun. 2008. STAMP: Stanford transactional applications for multi-processing. In Proceedings of the International Symposium on Workload Characterization.
K. E. Moore, J. Bobba, M. J. Moravan, M. D. Hill, and D. A. Wood. 2006. LogTM: Log-based transactional memory. In Proceedings of the 12th International Symposium on High-Performance Computer Architecture (HPCA’06). 254--265.
M. Pohlack and S. Diestelhorst. 2011. From lightweight hardware transactional memory to lightweight lock elision. Presented at the 6th ACM SIGGPLAN Workshop on Transactional Computing (TRANSACT’11).
Ravi Rajwar , James R. Goodman, Speculative lock elision: enabling highly concurrent multithreaded execution, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
Ravi Rajwar , James R. Goodman, Transactional lock-free execution of lock-based programs, Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, October 05-09, 2002, San Jose, California[doi>10.1145/605397.605399]
Ravi Rajwar , Maurice Herlihy , Konrad Lai, Virtualizing Transactional Memory, Proceedings of the 32nd annual international symposium on Computer Architecture, p.494-505, June 04-08, 2005[doi>10.1109/ISCA.2005.54]
Arrvindh Shriraman , Sandhya Dwarkadas , Michael L. Scott, Implementation tradeoffs in the design of flexible transactional memory support, Journal of Parallel and Distributed Computing, v.70 n.10, p.1068-1084, October, 2010[doi>10.1016/j.jpdc.2010.03.006]
STMicroelectronics. 2008. Nomadik Platform. www.st.com. (2008).
Saša Tomić , Cristian Perfumo , Chinmay Kulkarni , Adrià Armejach , Adrián Cristal , Osman Unsal , Tim Harris , Mateo Valero, EazyHTM: eager-lazy hardware transactional memory, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669132]
Luke Yen , Jayaram Bobba , Michael R. Marty , Kevin E. Moore , Haris Volos , Mark D. Hill , Michael M. Swift , David A. Wood, LogTM-SE: Decoupling Hardware Transactional Memory from Caches, Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture, p.261-272, February 10-14, 2007[doi>10.1109/HPCA.2007.346204]
