--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf ucf.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2449 paths analyzed, 336 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.565ns.
--------------------------------------------------------------------------------

Paths for end point clkdiv/_100cnt_32 (SLICE_X16Y20.SR), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/_100cnt_7 (FF)
  Destination:          clkdiv/_100cnt_32 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.507ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.331 - 0.354)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdiv/_100cnt_7 to clkdiv/_100cnt_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.DQ      Tcko                  0.408   clkdiv/_100cnt<7>
                                                       clkdiv/_100cnt_7
    SLICE_X17Y15.C2      net (fanout=2)        1.490   clkdiv/_100cnt<7>
    SLICE_X17Y15.C       Tilo                  0.259   clkdiv/_100ms
                                                       clkdiv/100cnt[32]__100ms_MUX_85_o<32>1
    SLICE_X17Y15.B4      net (fanout=1)        0.327   clkdiv/100cnt[32]__100ms_MUX_85_o<32>
    SLICE_X17Y15.B       Tilo                  0.259   clkdiv/_100ms
                                                       clkdiv/100cnt[32]__100ms_MUX_85_o<32>5
    SLICE_X17Y15.A5      net (fanout=1)        0.187   clkdiv/100cnt[32]__100ms_MUX_85_o<32>4
    SLICE_X17Y15.A       Tilo                  0.259   clkdiv/_100ms
                                                       clkdiv/100cnt[32]__100ms_MUX_85_o<32>7
    SLICE_X16Y20.SR      net (fanout=9)        0.874   clkdiv/100cnt[32]__100ms_MUX_85_o
    SLICE_X16Y20.CLK     Tsrck                 0.444   clkdiv/_100cnt<32>
                                                       clkdiv/_100cnt_32
    -------------------------------------------------  ---------------------------
    Total                                      4.507ns (1.629ns logic, 2.878ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/_100cnt_19 (FF)
  Destination:          clkdiv/_100cnt_32 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.139ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.149 - 0.164)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdiv/_100cnt_19 to clkdiv/_100cnt_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.DQ      Tcko                  0.408   clkdiv/_100cnt<19>
                                                       clkdiv/_100cnt_19
    SLICE_X14Y16.A2      net (fanout=2)        1.177   clkdiv/_100cnt<19>
    SLICE_X14Y16.A       Tilo                  0.203   mycpu/rf/Mmux_rna[4]_register[31][31]_wide_mux_1_OUT_875
                                                       clkdiv/100cnt[32]__100ms_MUX_85_o<32>4
    SLICE_X17Y15.B6      net (fanout=1)        0.328   clkdiv/100cnt[32]__100ms_MUX_85_o<32>3
    SLICE_X17Y15.B       Tilo                  0.259   clkdiv/_100ms
                                                       clkdiv/100cnt[32]__100ms_MUX_85_o<32>5
    SLICE_X17Y15.A5      net (fanout=1)        0.187   clkdiv/100cnt[32]__100ms_MUX_85_o<32>4
    SLICE_X17Y15.A       Tilo                  0.259   clkdiv/_100ms
                                                       clkdiv/100cnt[32]__100ms_MUX_85_o<32>7
    SLICE_X16Y20.SR      net (fanout=9)        0.874   clkdiv/100cnt[32]__100ms_MUX_85_o
    SLICE_X16Y20.CLK     Tsrck                 0.444   clkdiv/_100cnt<32>
                                                       clkdiv/_100cnt_32
    -------------------------------------------------  ---------------------------
    Total                                      4.139ns (1.573ns logic, 2.566ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/_100cnt_20 (FF)
  Destination:          clkdiv/_100cnt_32 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.917ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.149 - 0.163)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdiv/_100cnt_20 to clkdiv/_100cnt_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y17.AQ      Tcko                  0.408   clkdiv/_100cnt<23>
                                                       clkdiv/_100cnt_20
    SLICE_X17Y15.D2      net (fanout=2)        0.789   clkdiv/_100cnt<20>
    SLICE_X17Y15.D       Tilo                  0.259   clkdiv/_100ms
                                                       clkdiv/100cnt[32]__100ms_MUX_85_o<32>2
    SLICE_X17Y15.B2      net (fanout=1)        0.438   clkdiv/100cnt[32]__100ms_MUX_85_o<32>1
    SLICE_X17Y15.B       Tilo                  0.259   clkdiv/_100ms
                                                       clkdiv/100cnt[32]__100ms_MUX_85_o<32>5
    SLICE_X17Y15.A5      net (fanout=1)        0.187   clkdiv/100cnt[32]__100ms_MUX_85_o<32>4
    SLICE_X17Y15.A       Tilo                  0.259   clkdiv/_100ms
                                                       clkdiv/100cnt[32]__100ms_MUX_85_o<32>7
    SLICE_X16Y20.SR      net (fanout=9)        0.874   clkdiv/100cnt[32]__100ms_MUX_85_o
    SLICE_X16Y20.CLK     Tsrck                 0.444   clkdiv/_100cnt<32>
                                                       clkdiv/_100cnt_32
    -------------------------------------------------  ---------------------------
    Total                                      3.917ns (1.629ns logic, 2.288ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point clkdiv/_100cnt_29 (SLICE_X16Y19.SR), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/_100cnt_7 (FF)
  Destination:          clkdiv/_100cnt_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.492ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.334 - 0.354)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdiv/_100cnt_7 to clkdiv/_100cnt_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.DQ      Tcko                  0.408   clkdiv/_100cnt<7>
                                                       clkdiv/_100cnt_7
    SLICE_X17Y15.C2      net (fanout=2)        1.490   clkdiv/_100cnt<7>
    SLICE_X17Y15.C       Tilo                  0.259   clkdiv/_100ms
                                                       clkdiv/100cnt[32]__100ms_MUX_85_o<32>1
    SLICE_X17Y15.B4      net (fanout=1)        0.327   clkdiv/100cnt[32]__100ms_MUX_85_o<32>
    SLICE_X17Y15.B       Tilo                  0.259   clkdiv/_100ms
                                                       clkdiv/100cnt[32]__100ms_MUX_85_o<32>5
    SLICE_X17Y15.A5      net (fanout=1)        0.187   clkdiv/100cnt[32]__100ms_MUX_85_o<32>4
    SLICE_X17Y15.A       Tilo                  0.259   clkdiv/_100ms
                                                       clkdiv/100cnt[32]__100ms_MUX_85_o<32>7
    SLICE_X16Y19.SR      net (fanout=9)        0.848   clkdiv/100cnt[32]__100ms_MUX_85_o
    SLICE_X16Y19.CLK     Tsrck                 0.455   clkdiv/_100cnt<31>
                                                       clkdiv/_100cnt_29
    -------------------------------------------------  ---------------------------
    Total                                      4.492ns (1.640ns logic, 2.852ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/_100cnt_19 (FF)
  Destination:          clkdiv/_100cnt_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.124ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.152 - 0.164)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdiv/_100cnt_19 to clkdiv/_100cnt_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.DQ      Tcko                  0.408   clkdiv/_100cnt<19>
                                                       clkdiv/_100cnt_19
    SLICE_X14Y16.A2      net (fanout=2)        1.177   clkdiv/_100cnt<19>
    SLICE_X14Y16.A       Tilo                  0.203   mycpu/rf/Mmux_rna[4]_register[31][31]_wide_mux_1_OUT_875
                                                       clkdiv/100cnt[32]__100ms_MUX_85_o<32>4
    SLICE_X17Y15.B6      net (fanout=1)        0.328   clkdiv/100cnt[32]__100ms_MUX_85_o<32>3
    SLICE_X17Y15.B       Tilo                  0.259   clkdiv/_100ms
                                                       clkdiv/100cnt[32]__100ms_MUX_85_o<32>5
    SLICE_X17Y15.A5      net (fanout=1)        0.187   clkdiv/100cnt[32]__100ms_MUX_85_o<32>4
    SLICE_X17Y15.A       Tilo                  0.259   clkdiv/_100ms
                                                       clkdiv/100cnt[32]__100ms_MUX_85_o<32>7
    SLICE_X16Y19.SR      net (fanout=9)        0.848   clkdiv/100cnt[32]__100ms_MUX_85_o
    SLICE_X16Y19.CLK     Tsrck                 0.455   clkdiv/_100cnt<31>
                                                       clkdiv/_100cnt_29
    -------------------------------------------------  ---------------------------
    Total                                      4.124ns (1.584ns logic, 2.540ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/_100cnt_20 (FF)
  Destination:          clkdiv/_100cnt_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.902ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.152 - 0.163)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdiv/_100cnt_20 to clkdiv/_100cnt_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y17.AQ      Tcko                  0.408   clkdiv/_100cnt<23>
                                                       clkdiv/_100cnt_20
    SLICE_X17Y15.D2      net (fanout=2)        0.789   clkdiv/_100cnt<20>
    SLICE_X17Y15.D       Tilo                  0.259   clkdiv/_100ms
                                                       clkdiv/100cnt[32]__100ms_MUX_85_o<32>2
    SLICE_X17Y15.B2      net (fanout=1)        0.438   clkdiv/100cnt[32]__100ms_MUX_85_o<32>1
    SLICE_X17Y15.B       Tilo                  0.259   clkdiv/_100ms
                                                       clkdiv/100cnt[32]__100ms_MUX_85_o<32>5
    SLICE_X17Y15.A5      net (fanout=1)        0.187   clkdiv/100cnt[32]__100ms_MUX_85_o<32>4
    SLICE_X17Y15.A       Tilo                  0.259   clkdiv/_100ms
                                                       clkdiv/100cnt[32]__100ms_MUX_85_o<32>7
    SLICE_X16Y19.SR      net (fanout=9)        0.848   clkdiv/100cnt[32]__100ms_MUX_85_o
    SLICE_X16Y19.CLK     Tsrck                 0.455   clkdiv/_100cnt<31>
                                                       clkdiv/_100cnt_29
    -------------------------------------------------  ---------------------------
    Total                                      3.902ns (1.640ns logic, 2.262ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Paths for end point clkdiv/_100cnt_28 (SLICE_X16Y19.SR), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/_100cnt_7 (FF)
  Destination:          clkdiv/_100cnt_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.481ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.334 - 0.354)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdiv/_100cnt_7 to clkdiv/_100cnt_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.DQ      Tcko                  0.408   clkdiv/_100cnt<7>
                                                       clkdiv/_100cnt_7
    SLICE_X17Y15.C2      net (fanout=2)        1.490   clkdiv/_100cnt<7>
    SLICE_X17Y15.C       Tilo                  0.259   clkdiv/_100ms
                                                       clkdiv/100cnt[32]__100ms_MUX_85_o<32>1
    SLICE_X17Y15.B4      net (fanout=1)        0.327   clkdiv/100cnt[32]__100ms_MUX_85_o<32>
    SLICE_X17Y15.B       Tilo                  0.259   clkdiv/_100ms
                                                       clkdiv/100cnt[32]__100ms_MUX_85_o<32>5
    SLICE_X17Y15.A5      net (fanout=1)        0.187   clkdiv/100cnt[32]__100ms_MUX_85_o<32>4
    SLICE_X17Y15.A       Tilo                  0.259   clkdiv/_100ms
                                                       clkdiv/100cnt[32]__100ms_MUX_85_o<32>7
    SLICE_X16Y19.SR      net (fanout=9)        0.848   clkdiv/100cnt[32]__100ms_MUX_85_o
    SLICE_X16Y19.CLK     Tsrck                 0.444   clkdiv/_100cnt<31>
                                                       clkdiv/_100cnt_28
    -------------------------------------------------  ---------------------------
    Total                                      4.481ns (1.629ns logic, 2.852ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/_100cnt_19 (FF)
  Destination:          clkdiv/_100cnt_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.113ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.152 - 0.164)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdiv/_100cnt_19 to clkdiv/_100cnt_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.DQ      Tcko                  0.408   clkdiv/_100cnt<19>
                                                       clkdiv/_100cnt_19
    SLICE_X14Y16.A2      net (fanout=2)        1.177   clkdiv/_100cnt<19>
    SLICE_X14Y16.A       Tilo                  0.203   mycpu/rf/Mmux_rna[4]_register[31][31]_wide_mux_1_OUT_875
                                                       clkdiv/100cnt[32]__100ms_MUX_85_o<32>4
    SLICE_X17Y15.B6      net (fanout=1)        0.328   clkdiv/100cnt[32]__100ms_MUX_85_o<32>3
    SLICE_X17Y15.B       Tilo                  0.259   clkdiv/_100ms
                                                       clkdiv/100cnt[32]__100ms_MUX_85_o<32>5
    SLICE_X17Y15.A5      net (fanout=1)        0.187   clkdiv/100cnt[32]__100ms_MUX_85_o<32>4
    SLICE_X17Y15.A       Tilo                  0.259   clkdiv/_100ms
                                                       clkdiv/100cnt[32]__100ms_MUX_85_o<32>7
    SLICE_X16Y19.SR      net (fanout=9)        0.848   clkdiv/100cnt[32]__100ms_MUX_85_o
    SLICE_X16Y19.CLK     Tsrck                 0.444   clkdiv/_100cnt<31>
                                                       clkdiv/_100cnt_28
    -------------------------------------------------  ---------------------------
    Total                                      4.113ns (1.573ns logic, 2.540ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/_100cnt_20 (FF)
  Destination:          clkdiv/_100cnt_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.891ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.152 - 0.163)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdiv/_100cnt_20 to clkdiv/_100cnt_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y17.AQ      Tcko                  0.408   clkdiv/_100cnt<23>
                                                       clkdiv/_100cnt_20
    SLICE_X17Y15.D2      net (fanout=2)        0.789   clkdiv/_100cnt<20>
    SLICE_X17Y15.D       Tilo                  0.259   clkdiv/_100ms
                                                       clkdiv/100cnt[32]__100ms_MUX_85_o<32>2
    SLICE_X17Y15.B2      net (fanout=1)        0.438   clkdiv/100cnt[32]__100ms_MUX_85_o<32>1
    SLICE_X17Y15.B       Tilo                  0.259   clkdiv/_100ms
                                                       clkdiv/100cnt[32]__100ms_MUX_85_o<32>5
    SLICE_X17Y15.A5      net (fanout=1)        0.187   clkdiv/100cnt[32]__100ms_MUX_85_o<32>4
    SLICE_X17Y15.A       Tilo                  0.259   clkdiv/_100ms
                                                       clkdiv/100cnt[32]__100ms_MUX_85_o<32>7
    SLICE_X16Y19.SR      net (fanout=9)        0.848   clkdiv/100cnt[32]__100ms_MUX_85_o
    SLICE_X16Y19.CLK     Tsrck                 0.444   clkdiv/_100cnt<31>
                                                       clkdiv/_100cnt_28
    -------------------------------------------------  ---------------------------
    Total                                      3.891ns (1.629ns logic, 2.262ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clkdiv/p_0 (SLICE_X29Y30.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkdiv/p_0 (FF)
  Destination:          clkdiv/p_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 10.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkdiv/p_0 to clkdiv/p_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y30.AQ      Tcko                  0.198   clkdiv/p<1>
                                                       clkdiv/p_0
    SLICE_X29Y30.A6      net (fanout=2)        0.023   clkdiv/p<0>
    SLICE_X29Y30.CLK     Tah         (-Th)    -0.215   clkdiv/p<1>
                                                       clkdiv/Mcount_p_xor<0>11_INV_0
                                                       clkdiv/p_0
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point clkdiv/_5mcnt_0 (SLICE_X37Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkdiv/_5mcnt_0 (FF)
  Destination:          clkdiv/_5mcnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.448ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 10.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkdiv/_5mcnt_0 to clkdiv/_5mcnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y33.AQ      Tcko                  0.198   clkdiv/_5mcnt<4>
                                                       clkdiv/_5mcnt_0
    SLICE_X37Y33.A6      net (fanout=4)        0.035   clkdiv/_5mcnt<0>
    SLICE_X37Y33.CLK     Tah         (-Th)    -0.215   clkdiv/_5mcnt<4>
                                                       clkdiv/Mcount__5mcnt_xor<0>11_INV_0
                                                       clkdiv/_5mcnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.448ns (0.413ns logic, 0.035ns route)
                                                       (92.2% logic, 7.8% route)

--------------------------------------------------------------------------------

Paths for end point clkdiv/_100cnt_32 (SLICE_X16Y20.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkdiv/_100cnt_32 (FF)
  Destination:          clkdiv/_100cnt_32 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 10.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkdiv/_100cnt_32 to clkdiv/_100cnt_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y20.AQ      Tcko                  0.200   clkdiv/_100cnt<32>
                                                       clkdiv/_100cnt_32
    SLICE_X16Y20.A6      net (fanout=2)        0.026   clkdiv/_100cnt<32>
    SLICE_X16Y20.CLK     Tah         (-Th)    -0.238   clkdiv/_100cnt<32>
                                                       clkdiv/_100cnt<32>_rt
                                                       clkdiv/Mcount__100cnt_xor<32>
                                                       clkdiv/_100cnt_32
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.438ns logic, 0.026ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ram_mod/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: ram_mod/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y22.CLKA
  Clock network: mclk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ram_mod/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: ram_mod/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y18.CLKA
  Clock network: mclk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ram_mod/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: ram_mod/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y16.CLKA
  Clock network: mclk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    4.565|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2449 paths, 0 nets, and 196 connections

Design statistics:
   Minimum period:   4.565ns{1}   (Maximum frequency: 219.058MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Sep 13 19:15:51 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 192 MB



