#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001924236d300 .scope module, "flopenr" "flopenr" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
P_0000019242376680 .param/l "WIDTH" 0 2 2, +C4<00000000000000000000000000001000>;
o0000019242379538 .functor BUFZ 1, C4<z>; HiZ drive
v000001924236dcf0_0 .net "clk", 0 0, o0000019242379538;  0 drivers
o0000019242379568 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001924236efb0_0 .net "d", 7 0, o0000019242379568;  0 drivers
o0000019242379598 .functor BUFZ 1, C4<z>; HiZ drive
v000001924236db10_0 .net "en", 0 0, o0000019242379598;  0 drivers
v000001924236df70_0 .var "q", 7 0;
o00000192423795f8 .functor BUFZ 1, C4<z>; HiZ drive
v000001924236e3d0_0 .net "reset", 0 0, o00000192423795f8;  0 drivers
E_0000019242376200 .event posedge, v000001924236e3d0_0, v000001924236dcf0_0;
S_0000019242352ca0 .scope module, "testbench" "testbench" 3 1;
 .timescale 0 0;
v000001924245c270_0 .net "DataAdr", 31 0, v00000192423ca240_0;  1 drivers
v000001924245ca90_0 .net "MemWrite", 0 0, v000001924236f550_0;  1 drivers
v000001924245ba50_0 .net "WriteData", 31 0, L_000001924245d7b0;  1 drivers
v000001924245cbd0_0 .var "clk", 0 0;
v000001924245b9b0_0 .var "reset", 0 0;
E_0000019242376040 .event negedge, v000001924236f230_0;
S_0000019242352e30 .scope module, "uut" "top" 3 7, 4 1 0, S_0000019242352ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v000001924245b5c0_0 .net "DataAdr", 31 0, v00000192423ca240_0;  alias, 1 drivers
v000001924245b700_0 .net "Instr", 31 0, L_0000019242354fb0;  1 drivers
v000001924245b7a0_0 .net "MemWrite", 0 0, v000001924236f550_0;  alias, 1 drivers
v00000192424599a0_0 .net "PC", 31 0, v00000192423ca060_0;  1 drivers
v0000019242459ae0_0 .net "ReadData", 31 0, L_00000192423552c0;  1 drivers
v000001924245d5d0_0 .net "WriteData", 31 0, L_000001924245d7b0;  alias, 1 drivers
v000001924245bd70_0 .net "clk", 0 0, v000001924245cbd0_0;  1 drivers
v000001924245d170_0 .net "reset", 0 0, v000001924245b9b0_0;  1 drivers
S_0000019242346ce0 .scope module, "dmem" "dmem" 4 17, 5 1 0, S_0000019242352e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_00000192423552c0 .functor BUFZ 32, L_000001924245cdb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001924236ded0 .array "RAM", 0 63, 31 0;
v000001924236dd90_0 .net *"_ivl_0", 31 0, L_000001924245cdb0;  1 drivers
v000001924236edd0_0 .net *"_ivl_3", 29 0, L_000001924245b910;  1 drivers
v000001924236e470_0 .net "a", 31 0, v00000192423ca240_0;  alias, 1 drivers
v000001924236f230_0 .net "clk", 0 0, v000001924245cbd0_0;  alias, 1 drivers
v000001924236e150_0 .net "rd", 31 0, L_00000192423552c0;  alias, 1 drivers
v000001924236f050_0 .net "wd", 31 0, L_000001924245d7b0;  alias, 1 drivers
v000001924236e510_0 .net "we", 0 0, v000001924236f550_0;  alias, 1 drivers
E_0000019242376580 .event posedge, v000001924236f230_0;
L_000001924245cdb0 .array/port v000001924236ded0, L_000001924245b910;
L_000001924245b910 .part v00000192423ca240_0, 2, 30;
S_0000019242346e70 .scope module, "imem" "imem" 4 13, 6 1 0, S_0000019242352e30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0000019242354fb0 .functor BUFZ 32, L_000001924245c4f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001924236e010 .array "RAM", 0 63, 31 0;
v000001924236f410_0 .net *"_ivl_0", 31 0, L_000001924245c4f0;  1 drivers
v000001924236de30_0 .net *"_ivl_3", 29 0, L_000001924245d030;  1 drivers
v000001924236da70_0 .net "a", 31 0, v00000192423ca060_0;  alias, 1 drivers
v000001924236eb50_0 .net "rd", 31 0, L_0000019242354fb0;  alias, 1 drivers
L_000001924245c4f0 .array/port v000001924236e010, L_000001924245d030;
L_000001924245d030 .part v00000192423ca060_0, 2, 30;
S_0000019242340440 .scope module, "rvsingle" "riscvsingle" 4 8, 7 1 0, S_0000019242352e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "ALUResult";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
v000001924245a080_0 .net "ALUControl", 2 0, v000001924236e1f0_0;  1 drivers
v000001924245a300_0 .net "ALUResult", 31 0, v00000192423ca240_0;  alias, 1 drivers
v000001924245a440_0 .net "ALUSrc", 0 0, v000001924236eab0_0;  1 drivers
v000001924245a760_0 .net "ImmSrc", 1 0, v000001924236ebf0_0;  1 drivers
v000001924245abc0_0 .net "Instr", 31 0, L_0000019242354fb0;  alias, 1 drivers
v000001924245a8a0_0 .net "Jump", 0 0, v000001924236e6f0_0;  1 drivers
v000001924245ac60_0 .net "MemWrite", 0 0, v000001924236f550_0;  alias, 1 drivers
v000001924245ad00_0 .net "PC", 31 0, v00000192423ca060_0;  alias, 1 drivers
v000001924245ae40_0 .net "PCSrc", 0 0, L_0000019242354990;  1 drivers
v000001924245b0c0_0 .net "ReadData", 31 0, L_00000192423552c0;  alias, 1 drivers
v000001924245aee0_0 .net "RegWrite", 0 0, v000001924236e790_0;  1 drivers
v000001924245b160_0 .net "ResultSrc", 1 0, v000001924236e970_0;  1 drivers
v000001924245b200_0 .net "WriteData", 31 0, L_000001924245d7b0;  alias, 1 drivers
v000001924245b2a0_0 .net "Zero", 0 0, L_000001924245cef0;  1 drivers
v000001924245b340_0 .net "clk", 0 0, v000001924245cbd0_0;  alias, 1 drivers
v000001924245b480_0 .net "reset", 0 0, v000001924245b9b0_0;  alias, 1 drivers
L_000001924245bb90 .part L_0000019242354fb0, 0, 7;
L_000001924245d670 .part L_0000019242354fb0, 12, 3;
L_000001924245bc30 .part L_0000019242354fb0, 30, 1;
S_00000192423405d0 .scope module, "c" "controller" 7 13, 8 1 0, S_0000019242340440;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 1 "Zero";
    .port_info 4 /OUTPUT 2 "ResultSrc";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "PCSrc";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "RegWrite";
    .port_info 9 /OUTPUT 1 "Jump";
    .port_info 10 /OUTPUT 2 "ImmSrc";
    .port_info 11 /OUTPUT 3 "ALUControl";
L_0000019242354ed0 .functor AND 1, v000001924236e8d0_0, L_000001924245cef0, C4<1>, C4<1>;
L_0000019242354990 .functor OR 1, L_0000019242354ed0, v000001924236e6f0_0, C4<0>, C4<0>;
v000001924236ea10_0 .net "ALUControl", 2 0, v000001924236e1f0_0;  alias, 1 drivers
v000001924236ef10_0 .net "ALUOp", 1 0, v000001924236e650_0;  1 drivers
v000001924236dbb0_0 .net "ALUSrc", 0 0, v000001924236eab0_0;  alias, 1 drivers
v000001924236ec90_0 .net "Branch", 0 0, v000001924236e8d0_0;  1 drivers
v000001924236dc50_0 .net "ImmSrc", 1 0, v000001924236ebf0_0;  alias, 1 drivers
v000001924236ed30_0 .net "Jump", 0 0, v000001924236e6f0_0;  alias, 1 drivers
v000001924236ee70_0 .net "MemWrite", 0 0, v000001924236f550_0;  alias, 1 drivers
v000001924236f0f0_0 .net "PCSrc", 0 0, L_0000019242354990;  alias, 1 drivers
v000001924236f190_0 .net "RegWrite", 0 0, v000001924236e790_0;  alias, 1 drivers
v000001924236f2d0_0 .net "ResultSrc", 1 0, v000001924236e970_0;  alias, 1 drivers
v000001924236f370_0 .net "Zero", 0 0, L_000001924245cef0;  alias, 1 drivers
v000001924236f4b0_0 .net *"_ivl_2", 0 0, L_0000019242354ed0;  1 drivers
v000001924236d6b0_0 .net "funct3", 2 0, L_000001924245d670;  1 drivers
v00000192423663b0_0 .net "funct7b5", 0 0, L_000001924245bc30;  1 drivers
v00000192423caf60_0 .net "op", 6 0, L_000001924245bb90;  1 drivers
L_000001924245baf0 .part L_000001924245bb90, 5, 1;
S_000001924233ff10 .scope module, "ad" "aludec" 8 21, 9 1 0, S_00000192423405d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "opb5";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 3 "ALUControl";
L_0000019242354e60 .functor AND 1, L_000001924245bc30, L_000001924245baf0, C4<1>, C4<1>;
v000001924236e1f0_0 .var "ALUControl", 2 0;
v000001924236e0b0_0 .net "ALUOp", 1 0, v000001924236e650_0;  alias, 1 drivers
v000001924236d930_0 .net "RtypeSub", 0 0, L_0000019242354e60;  1 drivers
v000001924236e5b0_0 .net "funct3", 2 0, L_000001924245d670;  alias, 1 drivers
v000001924236d9d0_0 .net "funct7b5", 0 0, L_000001924245bc30;  alias, 1 drivers
v000001924236d750_0 .net "opb5", 0 0, L_000001924245baf0;  1 drivers
E_0000019242376300 .event anyedge, v000001924236e0b0_0, v000001924236e5b0_0, v000001924236d930_0;
S_00000192423400a0 .scope module, "md" "maindec" 8 16, 10 1 0, S_00000192423405d0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 2 "ResultSrc";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 1 "Branch";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 1 "Jump";
    .port_info 7 /OUTPUT 2 "ImmSrc";
    .port_info 8 /OUTPUT 2 "ALUOp";
v000001924236e650_0 .var "ALUOp", 1 0;
v000001924236eab0_0 .var "ALUSrc", 0 0;
v000001924236e8d0_0 .var "Branch", 0 0;
v000001924236ebf0_0 .var "ImmSrc", 1 0;
v000001924236e6f0_0 .var "Jump", 0 0;
v000001924236f550_0 .var "MemWrite", 0 0;
v000001924236e790_0 .var "RegWrite", 0 0;
v000001924236e970_0 .var "ResultSrc", 1 0;
v000001924236d7f0_0 .net "op", 6 0, L_000001924245bb90;  alias, 1 drivers
E_0000019242376880 .event anyedge, v000001924236d7f0_0;
S_00000192423202f0 .scope module, "dp" "datapath" 7 20, 11 1 0, S_0000019242340440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "ResultSrc";
    .port_info 3 /INPUT 1 "PCSrc";
    .port_info 4 /INPUT 1 "ALUSrc";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 2 "ImmSrc";
    .port_info 7 /INPUT 3 "ALUControl";
    .port_info 8 /OUTPUT 1 "Zero";
    .port_info 9 /OUTPUT 32 "PC";
    .port_info 10 /INPUT 32 "Instr";
    .port_info 11 /OUTPUT 32 "ALUResult";
    .port_info 12 /OUTPUT 32 "WriteData";
    .port_info 13 /INPUT 32 "ReadData";
v000001924245a1c0_0 .net "ALUControl", 2 0, v000001924236e1f0_0;  alias, 1 drivers
v000001924245af80_0 .net "ALUResult", 31 0, v00000192423ca240_0;  alias, 1 drivers
v000001924245a3a0_0 .net "ALUSrc", 0 0, v000001924236eab0_0;  alias, 1 drivers
v0000019242459d60_0 .net "ImmExt", 31 0, v00000192423cb780_0;  1 drivers
v0000019242459900_0 .net "ImmSrc", 1 0, v000001924236ebf0_0;  alias, 1 drivers
v000001924245ada0_0 .net "Instr", 31 0, L_0000019242354fb0;  alias, 1 drivers
v000001924245ab20_0 .net "PC", 31 0, v00000192423ca060_0;  alias, 1 drivers
v0000019242459b80_0 .net "PCNext", 31 0, L_000001924245c8b0;  1 drivers
v0000019242459e00_0 .net "PCPlus4", 31 0, L_000001924245d210;  1 drivers
v000001924245aa80_0 .net "PCSrc", 0 0, L_0000019242354990;  alias, 1 drivers
v0000019242459ea0_0 .net "PCTarget", 31 0, L_000001924245be10;  1 drivers
v000001924245a940_0 .net "ReadData", 31 0, L_00000192423552c0;  alias, 1 drivers
v000001924245a4e0_0 .net "RegWrite", 0 0, v000001924236e790_0;  alias, 1 drivers
v000001924245a580_0 .net "Result", 31 0, v00000192423cbaa0_0;  1 drivers
v000001924245a260_0 .net "ResultSrc", 1 0, v000001924236e970_0;  alias, 1 drivers
v0000019242459f40_0 .net "SrcA", 31 0, L_000001924245d350;  1 drivers
v0000019242459a40_0 .net "SrcB", 31 0, L_000001924245bff0;  1 drivers
v0000019242459fe0_0 .net "WriteData", 31 0, L_000001924245d7b0;  alias, 1 drivers
v000001924245a6c0_0 .net "Zero", 0 0, L_000001924245cef0;  alias, 1 drivers
v000001924245a620_0 .net "clk", 0 0, v000001924245cbd0_0;  alias, 1 drivers
v000001924245b520_0 .net "reset", 0 0, v000001924245b9b0_0;  alias, 1 drivers
L_000001924245d3f0 .part L_0000019242354fb0, 15, 5;
L_000001924245bcd0 .part L_0000019242354fb0, 20, 5;
L_000001924245beb0 .part L_0000019242354fb0, 7, 5;
L_000001924245bf50 .part L_0000019242354fb0, 7, 25;
S_0000019242320480 .scope module, "alu" "alu" 11 37, 12 1 0, S_00000192423202f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "sel";
    .port_info 3 /OUTPUT 32 "y";
    .port_info 4 /OUTPUT 1 "zero";
L_000001924245db60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000192423cb960_0 .net/2u *"_ivl_0", 31 0, L_000001924245db60;  1 drivers
v00000192423ca4c0_0 .net "a", 31 0, L_000001924245d350;  alias, 1 drivers
v00000192423cbe60_0 .net "b", 31 0, L_000001924245bff0;  alias, 1 drivers
v00000192423cb1e0_0 .net "sel", 2 0, v000001924236e1f0_0;  alias, 1 drivers
v00000192423ca240_0 .var "y", 31 0;
v00000192423ca100_0 .net "zero", 0 0, L_000001924245cef0;  alias, 1 drivers
E_0000019242376000 .event anyedge, v000001924236e1f0_0, v00000192423ca4c0_0, v00000192423cbe60_0;
L_000001924245cef0 .cmp/eq 32, v00000192423ca240_0, L_000001924245db60;
S_0000019242345cd0 .scope module, "ext" "extend" 11 33, 13 1 0, S_00000192423202f0;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 2 "immsrc";
    .port_info 2 /OUTPUT 32 "immext";
v00000192423cb780_0 .var "immext", 31 0;
v00000192423ca1a0_0 .net "immsrc", 1 0, v000001924236ebf0_0;  alias, 1 drivers
v00000192423ca420_0 .net "instr", 31 7, L_000001924245bf50;  1 drivers
E_0000019242376e00 .event anyedge, v000001924236ebf0_0, v00000192423ca420_0;
S_0000019242345e60 .scope module, "pcadd4" "adder" 11 21, 14 1 0, S_00000192423202f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v00000192423cbc80_0 .net "a", 31 0, v00000192423ca060_0;  alias, 1 drivers
L_000001924245d8d8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000192423cb0a0_0 .net "b", 31 0, L_000001924245d8d8;  1 drivers
v00000192423cb280_0 .net "y", 31 0, L_000001924245d210;  alias, 1 drivers
L_000001924245d210 .arith/sum 32, v00000192423ca060_0, L_000001924245d8d8;
S_000001924233ab30 .scope module, "pcaddbranch" "adder" 11 22, 14 1 0, S_00000192423202f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v00000192423cb000_0 .net "a", 31 0, v00000192423ca060_0;  alias, 1 drivers
v00000192423cbdc0_0 .net "b", 31 0, v00000192423cb780_0;  alias, 1 drivers
v00000192423ca2e0_0 .net "y", 31 0, L_000001924245be10;  alias, 1 drivers
L_000001924245be10 .arith/sum 32, v00000192423ca060_0, v00000192423cb780_0;
S_000001924233acc0 .scope module, "pcmux" "mux2" 11 23, 15 1 0, S_00000192423202f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000019242376e80 .param/l "WIDTH" 0 15 2, +C4<00000000000000000000000000100000>;
v00000192423cb140_0 .net "d0", 31 0, L_000001924245d210;  alias, 1 drivers
v00000192423cb320_0 .net "d1", 31 0, L_000001924245be10;  alias, 1 drivers
v00000192423cbd20_0 .net "s", 0 0, L_0000019242354990;  alias, 1 drivers
v00000192423cbf00_0 .net "y", 31 0, L_000001924245c8b0;  alias, 1 drivers
L_000001924245c8b0 .functor MUXZ 32, L_000001924245d210, L_000001924245be10, L_0000019242354990, C4<>;
S_000001924233b300 .scope module, "pcreg" "flopr" 11 20, 16 1 0, S_00000192423202f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0000019242376400 .param/l "WIDTH" 0 16 2, +C4<00000000000000000000000000100000>;
v00000192423ca9c0_0 .net "clk", 0 0, v000001924245cbd0_0;  alias, 1 drivers
v00000192423ca560_0 .net "d", 31 0, L_000001924245c8b0;  alias, 1 drivers
v00000192423ca060_0 .var "q", 31 0;
v00000192423ca380_0 .net "reset", 0 0, v000001924245b9b0_0;  alias, 1 drivers
E_0000019242376080 .event posedge, v00000192423ca380_0, v000001924236f230_0;
S_000001924233b490 .scope module, "resultmux" "mux3" 11 38, 17 1 0, S_00000192423202f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_00000192423768c0 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v00000192423cb8c0_0 .net "d0", 31 0, v00000192423ca240_0;  alias, 1 drivers
v00000192423ca600_0 .net "d1", 31 0, L_00000192423552c0;  alias, 1 drivers
v00000192423cba00_0 .net "d2", 31 0, L_000001924245d210;  alias, 1 drivers
v00000192423ca7e0_0 .net "s", 1 0, v000001924236e970_0;  alias, 1 drivers
v00000192423cbaa0_0 .var "y", 31 0;
E_00000192423760c0 .event anyedge, v000001924236e970_0, v000001924236e470_0, v000001924236e150_0, v00000192423cb280_0;
S_0000019242458c10 .scope module, "rf" "regfile" 11 26, 18 1 0, S_00000192423202f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v00000192423ca880_0 .net *"_ivl_0", 31 0, L_000001924245ce50;  1 drivers
v00000192423cbb40_0 .net *"_ivl_10", 6 0, L_000001924245c810;  1 drivers
L_000001924245d9b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000192423cb820_0 .net *"_ivl_13", 1 0, L_000001924245d9b0;  1 drivers
L_000001924245d9f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000192423cb3c0_0 .net/2u *"_ivl_14", 31 0, L_000001924245d9f8;  1 drivers
v00000192423ca6a0_0 .net *"_ivl_18", 31 0, L_000001924245c950;  1 drivers
L_000001924245da40 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000192423ca740_0 .net *"_ivl_21", 26 0, L_000001924245da40;  1 drivers
L_000001924245da88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000192423cbbe0_0 .net/2u *"_ivl_22", 31 0, L_000001924245da88;  1 drivers
v00000192423ca920_0 .net *"_ivl_24", 0 0, L_000001924245d490;  1 drivers
v00000192423cb6e0_0 .net *"_ivl_26", 31 0, L_000001924245d710;  1 drivers
v00000192423caa60_0 .net *"_ivl_28", 6 0, L_000001924245c1d0;  1 drivers
L_000001924245d920 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000192423cab00_0 .net *"_ivl_3", 26 0, L_000001924245d920;  1 drivers
L_000001924245dad0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000192423caba0_0 .net *"_ivl_31", 1 0, L_000001924245dad0;  1 drivers
L_000001924245db18 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000192423cb460_0 .net/2u *"_ivl_32", 31 0, L_000001924245db18;  1 drivers
L_000001924245d968 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000192423cae20_0 .net/2u *"_ivl_4", 31 0, L_000001924245d968;  1 drivers
v00000192423cac40_0 .net *"_ivl_6", 0 0, L_000001924245c310;  1 drivers
v00000192423cace0_0 .net *"_ivl_8", 31 0, L_000001924245c450;  1 drivers
v00000192423cad80_0 .net "a1", 4 0, L_000001924245d3f0;  1 drivers
v00000192423cb500_0 .net "a2", 4 0, L_000001924245bcd0;  1 drivers
v00000192423caec0_0 .net "a3", 4 0, L_000001924245beb0;  1 drivers
v00000192423cb5a0_0 .net "clk", 0 0, v000001924245cbd0_0;  alias, 1 drivers
v00000192423cb640_0 .net "rd1", 31 0, L_000001924245d350;  alias, 1 drivers
v000001924245b3e0_0 .net "rd2", 31 0, L_000001924245d7b0;  alias, 1 drivers
v000001924245b020 .array "rf", 0 31, 31 0;
v000001924245a120_0 .net "wd3", 31 0, v00000192423cbaa0_0;  alias, 1 drivers
v0000019242459cc0_0 .net "we3", 0 0, v000001924236e790_0;  alias, 1 drivers
L_000001924245ce50 .concat [ 5 27 0 0], L_000001924245d3f0, L_000001924245d920;
L_000001924245c310 .cmp/ne 32, L_000001924245ce50, L_000001924245d968;
L_000001924245c450 .array/port v000001924245b020, L_000001924245c810;
L_000001924245c810 .concat [ 5 2 0 0], L_000001924245d3f0, L_000001924245d9b0;
L_000001924245d350 .functor MUXZ 32, L_000001924245d9f8, L_000001924245c450, L_000001924245c310, C4<>;
L_000001924245c950 .concat [ 5 27 0 0], L_000001924245bcd0, L_000001924245da40;
L_000001924245d490 .cmp/ne 32, L_000001924245c950, L_000001924245da88;
L_000001924245d710 .array/port v000001924245b020, L_000001924245c1d0;
L_000001924245c1d0 .concat [ 5 2 0 0], L_000001924245bcd0, L_000001924245dad0;
L_000001924245d7b0 .functor MUXZ 32, L_000001924245db18, L_000001924245d710, L_000001924245d490, C4<>;
S_0000019242458f30 .scope module, "srcbmux" "mux2" 11 36, 15 1 0, S_00000192423202f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_00000192423763c0 .param/l "WIDTH" 0 15 2, +C4<00000000000000000000000000100000>;
v0000019242459c20_0 .net "d0", 31 0, L_000001924245d7b0;  alias, 1 drivers
v000001924245a9e0_0 .net "d1", 31 0, v00000192423cb780_0;  alias, 1 drivers
v000001924245a800_0 .net "s", 0 0, v000001924236eab0_0;  alias, 1 drivers
v000001924245b660_0 .net "y", 31 0, L_000001924245bff0;  alias, 1 drivers
L_000001924245bff0 .functor MUXZ 32, L_000001924245d7b0, v00000192423cb780_0, v000001924236eab0_0, C4<>;
    .scope S_000001924236d300;
T_0 ;
    %file_line 2 9 "Event wait (@) statement.";
    %wait E_0000019242376200;
    %file_line 2 10 "If statement.";
    %load/vec4 v000001924236e3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %file_line 2 10 "Nonblocking assignment.";
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001924236df70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %file_line 2 11 "If statement.";
    %load/vec4 v000001924236db10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %file_line 2 11 "Nonblocking assignment.";
    %load/vec4 v000001924236efb0_0;
    %assign/vec4 v000001924236df70_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000192423400a0;
T_1 ;
    %file_line 10 10 "Event wait (@) statement.";
    %wait E_0000019242376880;
    %file_line 10 11 "Case statement.";
    %load/vec4 v000001924236d7f0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %file_line 10 18 "Blocking assignment.";
    %pushi/vec4 2047, 2047, 11;
    %split/vec4 1;
    %store/vec4 v000001924236e6f0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001924236e650_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001924236e8d0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001924236e970_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001924236f550_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001924236eab0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001924236ebf0_0, 0, 2;
    %store/vec4 v000001924236e790_0, 0, 1;
    %jmp T_1.7;
T_1.0 ;
    %file_line 10 12 "Blocking assignment.";
    %pushi/vec4 1168, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001924236e6f0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001924236e650_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001924236e8d0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001924236e970_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001924236f550_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001924236eab0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001924236ebf0_0, 0, 2;
    %store/vec4 v000001924236e790_0, 0, 1;
    %jmp T_1.7;
T_1.1 ;
    %file_line 10 13 "Blocking assignment.";
    %pushi/vec4 448, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001924236e6f0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001924236e650_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001924236e8d0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001924236e970_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001924236f550_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001924236eab0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001924236ebf0_0, 0, 2;
    %store/vec4 v000001924236e790_0, 0, 1;
    %jmp T_1.7;
T_1.2 ;
    %file_line 10 14 "Blocking assignment.";
    %pushi/vec4 1796, 768, 11;
    %split/vec4 1;
    %store/vec4 v000001924236e6f0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001924236e650_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001924236e8d0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001924236e970_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001924236f550_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001924236eab0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001924236ebf0_0, 0, 2;
    %store/vec4 v000001924236e790_0, 0, 1;
    %jmp T_1.7;
T_1.3 ;
    %file_line 10 15 "Blocking assignment.";
    %pushi/vec4 522, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001924236e6f0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001924236e650_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001924236e8d0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001924236e970_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001924236f550_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001924236eab0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001924236ebf0_0, 0, 2;
    %store/vec4 v000001924236e790_0, 0, 1;
    %jmp T_1.7;
T_1.4 ;
    %file_line 10 16 "Blocking assignment.";
    %pushi/vec4 1156, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001924236e6f0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001924236e650_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001924236e8d0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001924236e970_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001924236f550_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001924236eab0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001924236ebf0_0, 0, 2;
    %store/vec4 v000001924236e790_0, 0, 1;
    %jmp T_1.7;
T_1.5 ;
    %file_line 10 17 "Blocking assignment.";
    %pushi/vec4 1825, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001924236e6f0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001924236e650_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001924236e8d0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001924236e970_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001924236f550_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001924236eab0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001924236ebf0_0, 0, 2;
    %store/vec4 v000001924236e790_0, 0, 1;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001924233ff10;
T_2 ;
    %file_line 9 11 "Event wait (@) statement.";
    %wait E_0000019242376300;
    %file_line 9 12 "Case statement.";
    %load/vec4 v000001924236e0b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %file_line 9 15 "Case statement.";
    %load/vec4 v000001924236e5b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %file_line 9 20 "Blocking assignment.";
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000001924236e1f0_0, 0, 3;
    %jmp T_2.9;
T_2.4 ;
    %file_line 9 16 "Blocking assignment.";
    %load/vec4 v000001924236d930_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.10, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_2.11, 8;
T_2.10 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_2.11, 8;
 ; End of false expr.
    %blend;
T_2.11;
    %store/vec4 v000001924236e1f0_0, 0, 3;
    %jmp T_2.9;
T_2.5 ;
    %file_line 9 17 "Blocking assignment.";
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001924236e1f0_0, 0, 3;
    %jmp T_2.9;
T_2.6 ;
    %file_line 9 18 "Blocking assignment.";
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001924236e1f0_0, 0, 3;
    %jmp T_2.9;
T_2.7 ;
    %file_line 9 19 "Blocking assignment.";
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001924236e1f0_0, 0, 3;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2.3;
T_2.0 ;
    %file_line 9 13 "Blocking assignment.";
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001924236e1f0_0, 0, 3;
    %jmp T_2.3;
T_2.1 ;
    %file_line 9 14 "Blocking assignment.";
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001924236e1f0_0, 0, 3;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001924233b300;
T_3 ;
    %file_line 16 9 "Event wait (@) statement.";
    %wait E_0000019242376080;
    %file_line 16 10 "If statement.";
    %load/vec4 v00000192423ca380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %file_line 16 10 "Nonblocking assignment.";
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000192423ca060_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %file_line 16 11 "Nonblocking assignment.";
    %load/vec4 v00000192423ca560_0;
    %assign/vec4 v00000192423ca060_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000019242458c10;
T_4 ;
    %file_line 18 10 "Event wait (@) statement.";
    %wait E_0000019242376580;
    %file_line 18 11 "If statement.";
    %load/vec4 v0000019242459cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %file_line 18 12 "Nonblocking assignment.";
    %load/vec4 v000001924245a120_0;
    %load/vec4 v00000192423caec0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001924245b020, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000019242345cd0;
T_5 ;
    %file_line 13 7 "Event wait (@) statement.";
    %wait E_0000019242376e00;
    %file_line 13 8 "Case statement.";
    %load/vec4 v00000192423ca1a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %file_line 13 17 "Blocking assignment.";
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v00000192423cb780_0, 0, 32;
    %jmp T_5.5;
T_5.0 ;
    %file_line 13 10 "Blocking assignment.";
    %load/vec4 v00000192423ca420_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v00000192423ca420_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000192423cb780_0, 0, 32;
    %jmp T_5.5;
T_5.1 ;
    %file_line 13 12 "Blocking assignment.";
    %load/vec4 v00000192423ca420_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v00000192423ca420_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000192423ca420_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000192423cb780_0, 0, 32;
    %jmp T_5.5;
T_5.2 ;
    %file_line 13 14 "Blocking assignment.";
    %load/vec4 v00000192423ca420_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v00000192423ca420_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000192423ca420_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000192423ca420_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v00000192423cb780_0, 0, 32;
    %jmp T_5.5;
T_5.3 ;
    %file_line 13 16 "Blocking assignment.";
    %load/vec4 v00000192423ca420_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v00000192423ca420_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000192423ca420_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000192423ca420_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v00000192423cb780_0, 0, 32;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000019242320480;
T_6 ;
    %file_line 12 8 "Event wait (@) statement.";
    %wait E_0000019242376000;
    %file_line 12 9 "Case statement.";
    %load/vec4 v00000192423cb1e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %file_line 12 15 "Blocking assignment.";
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000192423ca240_0, 0, 32;
    %jmp T_6.6;
T_6.0 ;
    %file_line 12 10 "Blocking assignment.";
    %load/vec4 v00000192423ca4c0_0;
    %load/vec4 v00000192423cbe60_0;
    %add;
    %store/vec4 v00000192423ca240_0, 0, 32;
    %jmp T_6.6;
T_6.1 ;
    %file_line 12 11 "Blocking assignment.";
    %load/vec4 v00000192423ca4c0_0;
    %load/vec4 v00000192423cbe60_0;
    %sub;
    %store/vec4 v00000192423ca240_0, 0, 32;
    %jmp T_6.6;
T_6.2 ;
    %file_line 12 12 "Blocking assignment.";
    %load/vec4 v00000192423ca4c0_0;
    %load/vec4 v00000192423cbe60_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.8, 8;
T_6.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.8, 8;
 ; End of false expr.
    %blend;
T_6.8;
    %store/vec4 v00000192423ca240_0, 0, 32;
    %jmp T_6.6;
T_6.3 ;
    %file_line 12 13 "Blocking assignment.";
    %load/vec4 v00000192423ca4c0_0;
    %load/vec4 v00000192423cbe60_0;
    %or;
    %store/vec4 v00000192423ca240_0, 0, 32;
    %jmp T_6.6;
T_6.4 ;
    %file_line 12 14 "Blocking assignment.";
    %load/vec4 v00000192423ca4c0_0;
    %load/vec4 v00000192423cbe60_0;
    %and;
    %store/vec4 v00000192423ca240_0, 0, 32;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001924233b490;
T_7 ;
    %file_line 17 9 "Event wait (@) statement.";
    %wait E_00000192423760c0;
    %file_line 17 10 "Case statement.";
    %load/vec4 v00000192423ca7e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %file_line 17 14 "Blocking assignment.";
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v00000192423cbaa0_0, 0, 32;
    %jmp T_7.4;
T_7.0 ;
    %file_line 17 11 "Blocking assignment.";
    %load/vec4 v00000192423cb8c0_0;
    %store/vec4 v00000192423cbaa0_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %file_line 17 12 "Blocking assignment.";
    %load/vec4 v00000192423ca600_0;
    %store/vec4 v00000192423cbaa0_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %file_line 17 13 "Blocking assignment.";
    %load/vec4 v00000192423cba00_0;
    %store/vec4 v00000192423cbaa0_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000019242346e70;
T_8 ;
    %file_line 6 8 "System task call.";
    %vpi_call 6 8 "$readmemh", "riscvtest.txt", v000001924236e010 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000019242346ce0;
T_9 ;
    %file_line 5 10 "Event wait (@) statement.";
    %wait E_0000019242376580;
    %file_line 5 11 "If statement.";
    %load/vec4 v000001924236e510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %file_line 5 12 "Nonblocking assignment.";
    %load/vec4 v000001924236f050_0;
    %load/vec4 v000001924236e470_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001924236ded0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000019242352ca0;
T_10 ;
    %file_line 3 16 "Nonblocking assignment.";
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001924245b9b0_0, 0;
    %file_line 3 17 "Delay statement.";
    %delay 22, 0;
    %file_line 3 18 "Nonblocking assignment.";
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001924245b9b0_0, 0;
    %end;
    .thread T_10;
    .scope S_0000019242352ca0;
T_11 ;
    %file_line 3 22 "Nonblocking assignment.";
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001924245cbd0_0, 0;
    %file_line 3 23 "Delay statement.";
    %delay 5, 0;
    %file_line 3 24 "Nonblocking assignment.";
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001924245cbd0_0, 0;
    %file_line 3 25 "Delay statement.";
    %delay 5, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0000019242352ca0;
T_12 ;
    %file_line 3 29 "Event wait (@) statement.";
    %wait E_0000019242376040;
    %file_line 3 30 "System task call.";
    %vpi_call 3 30 "$display", "At time %t: DataAdr = %0d, WriteData = %0d, MemWrite = %0b", $time, v000001924245c270_0, v000001924245ba50_0, v000001924245ca90_0 {0 0 0};
    %file_line 3 31 "If statement.";
    %load/vec4 v000001924245ca90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %file_line 3 32 "System task call.";
    %vpi_call 3 32 "$display", "Memory Write: Address = %0d, Data = %0d", v000001924245c270_0, v000001924245ba50_0 {0 0 0};
    %file_line 3 33 "If statement.";
    %load/vec4 v000001924245c270_0;
    %cmpi/e 100, 0, 32;
    %flag_get/vec4 6;
    %jmp/0 T_12.4, 6;
    %load/vec4 v000001924245ba50_0;
    %pushi/vec4 25, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_12.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %file_line 3 34 "System task call.";
    %vpi_call 3 34 "$display", "Simulation succeeded" {0 0 0};
    %file_line 3 35 "System task call.";
    %vpi_call 3 35 "$stop" {0 0 0};
    %jmp T_12.3;
T_12.2 ;
    %file_line 3 36 "If statement.";
    %load/vec4 v000001924245c270_0;
    %cmpi/ne 96, 0, 32;
    %jmp/0xz  T_12.5, 6;
    %file_line 3 37 "System task call.";
    %vpi_call 3 37 "$display", "Simulation failed at Address = %0d, Data = %0d", v000001924245c270_0, v000001924245ba50_0 {0 0 0};
    %file_line 3 38 "System task call.";
    %vpi_call 3 38 "$stop" {0 0 0};
T_12.5 ;
T_12.3 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000019242352ca0;
T_13 ;
    %file_line 3 44 "System task call.";
    %vpi_call 3 44 "$dumpfile", "riscvtest.vcd" {0 0 0};
    %file_line 3 45 "System task call.";
    %vpi_call 3 45 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000019242352ca0 {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "flopenr.v";
    "testbench.v";
    "top.v";
    "dmem.v";
    "imem.v";
    "riscvsingle.v";
    "controller.v";
    "aludec.v";
    "maindec.v";
    "datapath.v";
    "alu.v";
    "extend.v";
    "adder.v";
    "mux2.v";
    "flopr.v";
    "mux3.v";
    "regfile.v";
