<stg><name>fmul.2</name>


<trans_list>

<trans id="211" from="1" to="2">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="2" to="3">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="3" to="4">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="4" to="5">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="5" to="6">
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="6" to="7">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="7" to="8">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="8" to="9">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="9" to="10">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="10" to="11">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="11" to="12">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="12" to="13">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="13" to="14">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="14" to="15">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="15" to="16">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="16" to="17">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="17" to="18">
<condition id="48">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="17" to="20">
<condition id="49">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="18" to="19">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="19" to="17">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="20" to="21">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="21" to="22">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="22" to="23">
<condition id="58">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="23" to="22">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="64" op_0_bw="64">
<![CDATA[
:0  %t = alloca [19 x i64], align 16

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  call fastcc void @fproduct.2([19 x i64]* %t, [10 x i64]* %in_r, [10 x i64]* %in2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  call fastcc void @fproduct.2([19 x i64]* %t, [10 x i64]* %in_r, [10 x i64]* %in2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %t_addr = getelementptr [19 x i64]* %t, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="t_addr"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="5">
<![CDATA[
:4  %t_load = load i64* %t_addr, align 16

]]></Node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %t_addr_62 = getelementptr [19 x i64]* %t, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="t_addr_62"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="5">
<![CDATA[
:7  %t_load_71 = load i64* %t_addr_62, align 16

]]></Node>
<StgValue><ssdm name="t_load_71"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="31" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="5">
<![CDATA[
:4  %t_load = load i64* %t_addr, align 16

]]></Node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_804 = shl i64 %t_load, 4

]]></Node>
<StgValue><ssdm name="tmp_804"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="5">
<![CDATA[
:7  %t_load_71 = load i64* %t_addr_62, align 16

]]></Node>
<StgValue><ssdm name="t_load_71"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_805 = shl i64 %t_load, 1

]]></Node>
<StgValue><ssdm name="tmp_805"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp = add i64 %t_load_71, %t_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp3 = add i64 %tmp_804, %tmp_805

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_325_i = add nsw i64 %tmp3, %tmp

]]></Node>
<StgValue><ssdm name="tmp_325_i"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %t_addr_63 = getelementptr [19 x i64]* %t, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="t_addr_63"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="5">
<![CDATA[
:14  %t_load_72 = load i64* %t_addr_63, align 8

]]></Node>
<StgValue><ssdm name="t_load_72"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %t_addr_64 = getelementptr [19 x i64]* %t, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="t_addr_64"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="5">
<![CDATA[
:17  %t_load_73 = load i64* %t_addr_64, align 8

]]></Node>
<StgValue><ssdm name="t_load_73"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="42" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="5">
<![CDATA[
:14  %t_load_72 = load i64* %t_addr_63, align 8

]]></Node>
<StgValue><ssdm name="t_load_72"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_806 = shl i64 %t_load_72, 4

]]></Node>
<StgValue><ssdm name="tmp_806"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="5">
<![CDATA[
:17  %t_load_73 = load i64* %t_addr_64, align 8

]]></Node>
<StgValue><ssdm name="t_load_73"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_807 = shl i64 %t_load_72, 1

]]></Node>
<StgValue><ssdm name="tmp_807"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %tmp4 = add i64 %t_load_73, %t_load_72

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp5 = add i64 %tmp_806, %tmp_807

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_330_i = add nsw i64 %tmp5, %tmp4

]]></Node>
<StgValue><ssdm name="tmp_330_i"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %t_addr_65 = getelementptr [19 x i64]* %t, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="t_addr_65"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="5">
<![CDATA[
:24  %t_load_74 = load i64* %t_addr_65, align 16

]]></Node>
<StgValue><ssdm name="t_load_74"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %t_addr_66 = getelementptr [19 x i64]* %t, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="t_addr_66"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="5">
<![CDATA[
:27  %t_load_75 = load i64* %t_addr_66, align 16

]]></Node>
<StgValue><ssdm name="t_load_75"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="53" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="5">
<![CDATA[
:24  %t_load_74 = load i64* %t_addr_65, align 16

]]></Node>
<StgValue><ssdm name="t_load_74"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %tmp_808 = shl i64 %t_load_74, 4

]]></Node>
<StgValue><ssdm name="tmp_808"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="5">
<![CDATA[
:27  %t_load_75 = load i64* %t_addr_66, align 16

]]></Node>
<StgValue><ssdm name="t_load_75"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28  %tmp_809 = shl i64 %t_load_74, 1

]]></Node>
<StgValue><ssdm name="tmp_809"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:29  %tmp6 = add i64 %t_load_75, %t_load_74

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:30  %tmp7 = add i64 %tmp_808, %tmp_809

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:31  %tmp_335_i = add nsw i64 %tmp7, %tmp6

]]></Node>
<StgValue><ssdm name="tmp_335_i"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %t_addr_67 = getelementptr [19 x i64]* %t, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="t_addr_67"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="5">
<![CDATA[
:34  %t_load_76 = load i64* %t_addr_67, align 8

]]></Node>
<StgValue><ssdm name="t_load_76"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %t_addr_68 = getelementptr [19 x i64]* %t, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="t_addr_68"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="5">
<![CDATA[
:37  %t_load_77 = load i64* %t_addr_68, align 8

]]></Node>
<StgValue><ssdm name="t_load_77"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="64" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="5">
<![CDATA[
:34  %t_load_76 = load i64* %t_addr_67, align 8

]]></Node>
<StgValue><ssdm name="t_load_76"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35  %tmp_810 = shl i64 %t_load_76, 4

]]></Node>
<StgValue><ssdm name="tmp_810"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="5">
<![CDATA[
:37  %t_load_77 = load i64* %t_addr_68, align 8

]]></Node>
<StgValue><ssdm name="t_load_77"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38  %tmp_811 = shl i64 %t_load_76, 1

]]></Node>
<StgValue><ssdm name="tmp_811"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:39  %tmp8 = add i64 %t_load_77, %t_load_76

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:40  %tmp9 = add i64 %tmp_810, %tmp_811

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:41  %tmp_340_i = add nsw i64 %tmp9, %tmp8

]]></Node>
<StgValue><ssdm name="tmp_340_i"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %t_addr_69 = getelementptr [19 x i64]* %t, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="t_addr_69"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="5">
<![CDATA[
:44  %t_load_78 = load i64* %t_addr_69, align 16

]]></Node>
<StgValue><ssdm name="t_load_78"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %t_addr_70 = getelementptr [19 x i64]* %t, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="t_addr_70"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="5">
<![CDATA[
:47  %t_load_79 = load i64* %t_addr_70, align 16

]]></Node>
<StgValue><ssdm name="t_load_79"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="75" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="5">
<![CDATA[
:44  %t_load_78 = load i64* %t_addr_69, align 16

]]></Node>
<StgValue><ssdm name="t_load_78"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:45  %tmp_812 = shl i64 %t_load_78, 4

]]></Node>
<StgValue><ssdm name="tmp_812"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="5">
<![CDATA[
:47  %t_load_79 = load i64* %t_addr_70, align 16

]]></Node>
<StgValue><ssdm name="t_load_79"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:48  %tmp_813 = shl i64 %t_load_78, 1

]]></Node>
<StgValue><ssdm name="tmp_813"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:49  %tmp10 = add i64 %t_load_79, %t_load_78

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:50  %tmp11 = add i64 %tmp_812, %tmp_813

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:51  %tmp_345_i = add nsw i64 %tmp11, %tmp10

]]></Node>
<StgValue><ssdm name="tmp_345_i"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %t_addr_71 = getelementptr [19 x i64]* %t, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="t_addr_71"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="5">
<![CDATA[
:54  %t_load_80 = load i64* %t_addr_71, align 8

]]></Node>
<StgValue><ssdm name="t_load_80"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %t_addr_72 = getelementptr [19 x i64]* %t, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="t_addr_72"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="5">
<![CDATA[
:57  %t_load_81 = load i64* %t_addr_72, align 8

]]></Node>
<StgValue><ssdm name="t_load_81"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="86" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="5">
<![CDATA[
:54  %t_load_80 = load i64* %t_addr_71, align 8

]]></Node>
<StgValue><ssdm name="t_load_80"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:55  %tmp_814 = shl i64 %t_load_80, 4

]]></Node>
<StgValue><ssdm name="tmp_814"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="5">
<![CDATA[
:57  %t_load_81 = load i64* %t_addr_72, align 8

]]></Node>
<StgValue><ssdm name="t_load_81"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:58  %tmp_815 = shl i64 %t_load_80, 1

]]></Node>
<StgValue><ssdm name="tmp_815"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:59  %tmp12 = add i64 %t_load_81, %t_load_80

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:60  %tmp13 = add i64 %tmp_814, %tmp_815

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:61  %tmp_350_i = add nsw i64 %tmp13, %tmp12

]]></Node>
<StgValue><ssdm name="tmp_350_i"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63  %t_addr_73 = getelementptr [19 x i64]* %t, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="t_addr_73"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="5">
<![CDATA[
:64  %t_load_82 = load i64* %t_addr_73, align 16

]]></Node>
<StgValue><ssdm name="t_load_82"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %t_addr_74 = getelementptr [19 x i64]* %t, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="t_addr_74"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="5">
<![CDATA[
:67  %t_load_83 = load i64* %t_addr_74, align 16

]]></Node>
<StgValue><ssdm name="t_load_83"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="97" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="5">
<![CDATA[
:64  %t_load_82 = load i64* %t_addr_73, align 16

]]></Node>
<StgValue><ssdm name="t_load_82"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:65  %tmp_816 = shl i64 %t_load_82, 4

]]></Node>
<StgValue><ssdm name="tmp_816"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="5">
<![CDATA[
:67  %t_load_83 = load i64* %t_addr_74, align 16

]]></Node>
<StgValue><ssdm name="t_load_83"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:68  %tmp_817 = shl i64 %t_load_82, 1

]]></Node>
<StgValue><ssdm name="tmp_817"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:69  %tmp14 = add i64 %t_load_83, %t_load_82

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:70  %tmp15 = add i64 %tmp_816, %tmp_817

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:71  %tmp_355_i = add nsw i64 %tmp15, %tmp14

]]></Node>
<StgValue><ssdm name="tmp_355_i"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73  %t_addr_75 = getelementptr [19 x i64]* %t, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="t_addr_75"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="5">
<![CDATA[
:74  %t_load_84 = load i64* %t_addr_75, align 8

]]></Node>
<StgValue><ssdm name="t_load_84"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %t_addr_76 = getelementptr [19 x i64]* %t, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="t_addr_76"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="5">
<![CDATA[
:77  %t_load_85 = load i64* %t_addr_76, align 8

]]></Node>
<StgValue><ssdm name="t_load_85"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="108" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %t_addr_4 = getelementptr [19 x i64]* %t, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="t_addr_4"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="5">
<![CDATA[
:74  %t_load_84 = load i64* %t_addr_75, align 8

]]></Node>
<StgValue><ssdm name="t_load_84"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:75  %tmp_818 = shl i64 %t_load_84, 4

]]></Node>
<StgValue><ssdm name="tmp_818"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="5">
<![CDATA[
:77  %t_load_85 = load i64* %t_addr_76, align 8

]]></Node>
<StgValue><ssdm name="t_load_85"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:78  %tmp_819 = shl i64 %t_load_84, 1

]]></Node>
<StgValue><ssdm name="tmp_819"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:79  %tmp16 = add i64 %t_load_85, %t_load_84

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:80  %tmp17 = add i64 %tmp_818, %tmp_819

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:81  %tmp_360_i = add nsw i64 %tmp17, %tmp16

]]></Node>
<StgValue><ssdm name="tmp_360_i"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:83  %t_addr_77 = getelementptr [19 x i64]* %t, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="t_addr_77"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="5">
<![CDATA[
:84  %t_load_86 = load i64* %t_addr_77, align 16

]]></Node>
<StgValue><ssdm name="t_load_86"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="5">
<![CDATA[
:86  %t_load_4 = load i64* %t_addr_4, align 16

]]></Node>
<StgValue><ssdm name="t_load_4"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="119" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:12  store i64 %tmp_325_i, i64* %t_addr_62, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:22  store i64 %tmp_330_i, i64* %t_addr_64, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="5">
<![CDATA[
:84  %t_load_86 = load i64* %t_addr_77, align 16

]]></Node>
<StgValue><ssdm name="t_load_86"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:85  %tmp_820 = shl i64 %t_load_86, 4

]]></Node>
<StgValue><ssdm name="tmp_820"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="5">
<![CDATA[
:86  %t_load_4 = load i64* %t_addr_4, align 16

]]></Node>
<StgValue><ssdm name="t_load_4"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:87  %tmp_821 = shl i64 %t_load_86, 1

]]></Node>
<StgValue><ssdm name="tmp_821"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:88  %tmp18 = add i64 %t_load_4, %t_load_86

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:89  %tmp19 = add i64 %tmp_820, %tmp_821

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:90  %tmp_365_i = add nsw i64 %tmp19, %tmp18

]]></Node>
<StgValue><ssdm name="tmp_365_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="128" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:32  store i64 %tmp_335_i, i64* %t_addr_66, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:42  store i64 %tmp_340_i, i64* %t_addr_68, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="130" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:52  store i64 %tmp_345_i, i64* %t_addr_70, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:62  store i64 %tmp_350_i, i64* %t_addr_72, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="132" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:72  store i64 %tmp_355_i, i64* %t_addr_74, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:82  store i64 %tmp_360_i, i64* %t_addr_76, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="134" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:91  store i64 %tmp_365_i, i64* %t_addr_4, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:92  store i64 0, i64* %t_addr_77, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
:93  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="137" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i_i = phi i4 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="138" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %tmp_i = icmp ult i4 %i_i, -6

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="139" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="140" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_i, label %2, label %freduce_coefficients.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_i_15 = zext i4 %i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_i_15"/></StgValue>
</operation>

<operation id="142" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %t_addr_78 = getelementptr [19 x i64]* %t, i64 0, i64 %tmp_i_15

]]></Node>
<StgValue><ssdm name="t_addr_78"/></StgValue>
</operation>

<operation id="143" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="5">
<![CDATA[
:2  %t_load_87 = load i64* %t_addr_78, align 16

]]></Node>
<StgValue><ssdm name="t_load_87"/></StgValue>
</operation>

<operation id="144" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:11  %tmp_368_i = or i4 %i_i, 1

]]></Node>
<StgValue><ssdm name="tmp_368_i"/></StgValue>
</operation>

<operation id="145" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="4">
<![CDATA[
:12  %tmp_369_i = zext i4 %tmp_368_i to i64

]]></Node>
<StgValue><ssdm name="tmp_369_i"/></StgValue>
</operation>

<operation id="146" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %t_addr_79 = getelementptr [19 x i64]* %t, i64 0, i64 %tmp_369_i

]]></Node>
<StgValue><ssdm name="t_addr_79"/></StgValue>
</operation>

<operation id="147" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="5">
<![CDATA[
:14  %t_load_88 = load i64* %t_addr_79, align 8

]]></Node>
<StgValue><ssdm name="t_load_88"/></StgValue>
</operation>

<operation id="148" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="5">
<![CDATA[
freduce_coefficients.exit:0  %t_load_90 = load i64* %t_addr_77, align 16

]]></Node>
<StgValue><ssdm name="t_load_90"/></StgValue>
</operation>

<operation id="149" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="5">
<![CDATA[
freduce_coefficients.exit:2  %t_load_91 = load i64* %t_addr_4, align 16

]]></Node>
<StgValue><ssdm name="t_load_91"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="150" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="5">
<![CDATA[
:2  %t_load_87 = load i64* %t_addr_78, align 16

]]></Node>
<StgValue><ssdm name="t_load_87"/></StgValue>
</operation>

<operation id="151" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:3  %tmp_822 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %t_load_87, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_822"/></StgValue>
</operation>

<operation id="152" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %tmp_i_i_cast_cast = select i1 %tmp_822, i64 67108863, i64 0

]]></Node>
<StgValue><ssdm name="tmp_i_i_cast_cast"/></StgValue>
</operation>

<operation id="153" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_1064_i_i = add nsw i64 %t_load_87, %tmp_i_i_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_1064_i_i"/></StgValue>
</operation>

<operation id="154" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="38" op_0_bw="38" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_397_i_i = call i38 @_ssdm_op_PartSelect.i38.i64.i32.i32(i64 %tmp_1064_i_i, i32 26, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_397_i_i"/></StgValue>
</operation>

<operation id="155" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="38" op_2_bw="26">
<![CDATA[
:8  %tmp_366_i = call i64 @_ssdm_op_BitConcatenate.i64.i38.i26(i38 %tmp_397_i_i, i26 0)

]]></Node>
<StgValue><ssdm name="tmp_366_i"/></StgValue>
</operation>

<operation id="156" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_367_i = sub nsw i64 %t_load_87, %tmp_366_i

]]></Node>
<StgValue><ssdm name="tmp_367_i"/></StgValue>
</operation>

<operation id="157" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:10  store i64 %tmp_367_i, i64* %t_addr_78, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="5">
<![CDATA[
:14  %t_load_88 = load i64* %t_addr_79, align 8

]]></Node>
<StgValue><ssdm name="t_load_88"/></StgValue>
</operation>

<operation id="159" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:24  %i = add i4 %i_i, 2

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="160" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="4">
<![CDATA[
:25  %tmp_373_i = zext i4 %i to i64

]]></Node>
<StgValue><ssdm name="tmp_373_i"/></StgValue>
</operation>

<operation id="161" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %t_addr_80 = getelementptr [19 x i64]* %t, i64 0, i64 %tmp_373_i

]]></Node>
<StgValue><ssdm name="t_addr_80"/></StgValue>
</operation>

<operation id="162" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="5">
<![CDATA[
:27  %t_load_89 = load i64* %t_addr_80, align 16

]]></Node>
<StgValue><ssdm name="t_load_89"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="163" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="38">
<![CDATA[
:7  %over = sext i38 %tmp_397_i_i to i64

]]></Node>
<StgValue><ssdm name="over"/></StgValue>
</operation>

<operation id="164" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %v_assign_9 = add nsw i64 %t_load_88, %over

]]></Node>
<StgValue><ssdm name="v_assign_9"/></StgValue>
</operation>

<operation id="165" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:16  %tmp_823 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %v_assign_9, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_823"/></StgValue>
</operation>

<operation id="166" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %tmp_i10_i_cast_cast = select i1 %tmp_823, i64 33554431, i64 0

]]></Node>
<StgValue><ssdm name="tmp_i10_i_cast_cast"/></StgValue>
</operation>

<operation id="167" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_1066_i_i = add nsw i64 %tmp_i10_i_cast_cast, %v_assign_9

]]></Node>
<StgValue><ssdm name="tmp_1066_i_i"/></StgValue>
</operation>

<operation id="168" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="39" op_0_bw="39" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %tmp_399_i_i = call i39 @_ssdm_op_PartSelect.i39.i64.i32.i32(i64 %tmp_1066_i_i, i32 25, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_399_i_i"/></StgValue>
</operation>

<operation id="169" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="39">
<![CDATA[
:20  %over_9 = sext i39 %tmp_399_i_i to i64

]]></Node>
<StgValue><ssdm name="over_9"/></StgValue>
</operation>

<operation id="170" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="39" op_2_bw="25">
<![CDATA[
:21  %tmp_371_i = call i64 @_ssdm_op_BitConcatenate.i64.i39.i25(i39 %tmp_399_i_i, i25 0)

]]></Node>
<StgValue><ssdm name="tmp_371_i"/></StgValue>
</operation>

<operation id="171" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_372_i = sub nsw i64 %v_assign_9, %tmp_371_i

]]></Node>
<StgValue><ssdm name="tmp_372_i"/></StgValue>
</operation>

<operation id="172" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:23  store i64 %tmp_372_i, i64* %t_addr_79, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="5">
<![CDATA[
:27  %t_load_89 = load i64* %t_addr_80, align 16

]]></Node>
<StgValue><ssdm name="t_load_89"/></StgValue>
</operation>

<operation id="174" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28  %tmp_374_i = add nsw i64 %t_load_89, %over_9

]]></Node>
<StgValue><ssdm name="tmp_374_i"/></StgValue>
</operation>

<operation id="175" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:29  store i64 %tmp_374_i, i64* %t_addr_80, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
:30  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="177" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="5">
<![CDATA[
freduce_coefficients.exit:0  %t_load_90 = load i64* %t_addr_77, align 16

]]></Node>
<StgValue><ssdm name="t_load_90"/></StgValue>
</operation>

<operation id="178" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
freduce_coefficients.exit:1  %tmp_824 = shl i64 %t_load_90, 4

]]></Node>
<StgValue><ssdm name="tmp_824"/></StgValue>
</operation>

<operation id="179" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="5">
<![CDATA[
freduce_coefficients.exit:2  %t_load_91 = load i64* %t_addr_4, align 16

]]></Node>
<StgValue><ssdm name="t_load_91"/></StgValue>
</operation>

<operation id="180" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
freduce_coefficients.exit:3  %tmp_825 = shl i64 %t_load_90, 1

]]></Node>
<StgValue><ssdm name="tmp_825"/></StgValue>
</operation>

<operation id="181" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
freduce_coefficients.exit:4  %tmp21 = add i64 %t_load_90, %t_load_91

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="182" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
freduce_coefficients.exit:5  %tmp22 = add i64 %tmp_825, %tmp_824

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="183" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
freduce_coefficients.exit:6  %v_assign_s = add nsw i64 %tmp21, %tmp22

]]></Node>
<StgValue><ssdm name="v_assign_s"/></StgValue>
</operation>

<operation id="184" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
freduce_coefficients.exit:7  store i64 0, i64* %t_addr_77, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
freduce_coefficients.exit:8  %tmp_826 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %v_assign_s, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_826"/></StgValue>
</operation>

<operation id="186" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
freduce_coefficients.exit:9  %tmp_i13_i_cast_cast = select i1 %tmp_826, i64 67108863, i64 0

]]></Node>
<StgValue><ssdm name="tmp_i13_i_cast_cast"/></StgValue>
</operation>

<operation id="187" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
freduce_coefficients.exit:10  %tmp_1064_i14_i = add nsw i64 %v_assign_s, %tmp_i13_i_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_1064_i14_i"/></StgValue>
</operation>

<operation id="188" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="38" op_0_bw="38" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
freduce_coefficients.exit:11  %tmp_397_i16_i = call i38 @_ssdm_op_PartSelect.i38.i64.i32.i32(i64 %tmp_1064_i14_i, i32 26, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_397_i16_i"/></StgValue>
</operation>

<operation id="189" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="5">
<![CDATA[
freduce_coefficients.exit:16  %t_load_92 = load i64* %t_addr_76, align 8

]]></Node>
<StgValue><ssdm name="t_load_92"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="190" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="38">
<![CDATA[
freduce_coefficients.exit:12  %over_10 = sext i38 %tmp_397_i16_i to i64

]]></Node>
<StgValue><ssdm name="over_10"/></StgValue>
</operation>

<operation id="191" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="38" op_2_bw="26">
<![CDATA[
freduce_coefficients.exit:13  %tmp_380_i = call i64 @_ssdm_op_BitConcatenate.i64.i38.i26(i38 %tmp_397_i16_i, i26 0)

]]></Node>
<StgValue><ssdm name="tmp_380_i"/></StgValue>
</operation>

<operation id="192" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
freduce_coefficients.exit:14  %tmp_381_i = sub nsw i64 %v_assign_s, %tmp_380_i

]]></Node>
<StgValue><ssdm name="tmp_381_i"/></StgValue>
</operation>

<operation id="193" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
freduce_coefficients.exit:15  store i64 %tmp_381_i, i64* %t_addr_4, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="5">
<![CDATA[
freduce_coefficients.exit:16  %t_load_92 = load i64* %t_addr_76, align 8

]]></Node>
<StgValue><ssdm name="t_load_92"/></StgValue>
</operation>

<operation id="195" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
freduce_coefficients.exit:17  %tmp_382_i = add nsw i64 %over_10, %t_load_92

]]></Node>
<StgValue><ssdm name="tmp_382_i"/></StgValue>
</operation>

<operation id="196" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
freduce_coefficients.exit:18  store i64 %tmp_382_i, i64* %t_addr_76, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
freduce_coefficients.exit:19  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="198" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i_i3 = phi i4 [ 0, %freduce_coefficients.exit ], [ %i_6, %4 ]

]]></Node>
<StgValue><ssdm name="i_i3"/></StgValue>
</operation>

<operation id="199" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_i = icmp eq i4 %i_i3, -6

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="200" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="201" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i_6 = add i4 %i_i3, 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="202" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i, label %_memcpy.2.exit, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_i4 = zext i4 %i_i3 to i64

]]></Node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>

<operation id="204" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %t_addr_81 = getelementptr [19 x i64]* %t, i64 0, i64 %tmp_i4

]]></Node>
<StgValue><ssdm name="t_addr_81"/></StgValue>
</operation>

<operation id="205" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="5">
<![CDATA[
:2  %t_load_93 = load i64* %t_addr_81, align 8

]]></Node>
<StgValue><ssdm name="t_load_93"/></StgValue>
</operation>

<operation id="206" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0">
<![CDATA[
_memcpy.2.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="207" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="5">
<![CDATA[
:2  %t_load_93 = load i64* %t_addr_81, align 8

]]></Node>
<StgValue><ssdm name="t_load_93"/></StgValue>
</operation>

<operation id="208" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %output_addr = getelementptr [11 x i64]* %output_r, i64 0, i64 %tmp_i4

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="209" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
:4  store i64 %t_load_93, i64* %output_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
