<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MonoCiclo.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Alu_mu.vhi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Alu_mu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Alu_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DataMemory.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DataMemory.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="DataMemory.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DataMemory.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Processor.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Processor.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Processor.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Processor.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Processor.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Processor.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Processor.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Processor.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Processor_envsettings.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Processor_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Processor_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Processor_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Processor_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Register_File_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="i_mux.vhi"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="rd_mu.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="rdd_mu.vhi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_processor_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_processor_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_processor_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_processor_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1355200624" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1355200624">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1355239657" xil_pn:in_ck="-1459878864070907951" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1355239657">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Alu.vhd"/>
      <outfile xil_pn:name="Alu_mu.vhd"/>
      <outfile xil_pn:name="DataMemory.vhd"/>
      <outfile xil_pn:name="InstructionMemory.vhd"/>
      <outfile xil_pn:name="Mcwp.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="Processor.vhd"/>
      <outfile xil_pn:name="Register_File.vhd"/>
      <outfile xil_pn:name="branc_Unit.vhd"/>
      <outfile xil_pn:name="control_Unit.vhd"/>
      <outfile xil_pn:name="i_mux.vhd"/>
      <outfile xil_pn:name="icc.vhd"/>
      <outfile xil_pn:name="instruction.vhd"/>
      <outfile xil_pn:name="modu.vhd"/>
      <outfile xil_pn:name="rd_mu.vhd"/>
      <outfile xil_pn:name="rdd_mu.vhd"/>
      <outfile xil_pn:name="sign_extension.vhd"/>
      <outfile xil_pn:name="sign_extension_disp30.vhd"/>
      <outfile xil_pn:name="tb_Processor.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1355047703" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1594844762470369515" xil_pn:start_ts="1355047703">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1355047703" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2929387814464695379" xil_pn:start_ts="1355047703">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1354900682" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-34764290942087532" xil_pn:start_ts="1354900682">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1355239667" xil_pn:in_ck="-1459878864070907951" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1355239667">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Alu.vhd"/>
      <outfile xil_pn:name="Alu_mu.vhd"/>
      <outfile xil_pn:name="DataMemory.vhd"/>
      <outfile xil_pn:name="InstructionMemory.vhd"/>
      <outfile xil_pn:name="Mcwp.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="Processor.vhd"/>
      <outfile xil_pn:name="Register_File.vhd"/>
      <outfile xil_pn:name="branc_Unit.vhd"/>
      <outfile xil_pn:name="control_Unit.vhd"/>
      <outfile xil_pn:name="i_mux.vhd"/>
      <outfile xil_pn:name="icc.vhd"/>
      <outfile xil_pn:name="instruction.vhd"/>
      <outfile xil_pn:name="modu.vhd"/>
      <outfile xil_pn:name="rd_mu.vhd"/>
      <outfile xil_pn:name="rdd_mu.vhd"/>
      <outfile xil_pn:name="sign_extension.vhd"/>
      <outfile xil_pn:name="sign_extension_disp30.vhd"/>
      <outfile xil_pn:name="tb_Processor.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1355239685" xil_pn:in_ck="-1459878864070907951" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2858400015446236744" xil_pn:start_ts="1355239667">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_processor_beh.prj"/>
      <outfile xil_pn:name="tb_processor_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1355239685" xil_pn:in_ck="-1324913719785293642" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6344238745485134011" xil_pn:start_ts="1355239685">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_processor_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1354909741" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1354909741">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1354909741" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6319809120418697237" xil_pn:start_ts="1354909741">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1354909741" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-34764290942087532" xil_pn:start_ts="1354909741">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1354909741" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1354909741">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1354909741" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5204779918128022487" xil_pn:start_ts="1354909741">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1354909741" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1354909741">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1354909741" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4771749887952202270" xil_pn:start_ts="1354909741">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1354987359" xil_pn:in_ck="382782177251554604" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="8758053138290975045" xil_pn:start_ts="1354986350">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="Processor.lso"/>
      <outfile xil_pn:name="Processor.ngc"/>
      <outfile xil_pn:name="Processor.ngr"/>
      <outfile xil_pn:name="Processor.prj"/>
      <outfile xil_pn:name="Processor.stx"/>
      <outfile xil_pn:name="Processor.syr"/>
      <outfile xil_pn:name="Processor.xst"/>
      <outfile xil_pn:name="Processor_stx_beh.prj"/>
      <outfile xil_pn:name="Processor_vhdl.prj"/>
      <outfile xil_pn:name="Processor_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
