Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: CPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : CPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "X:\ass5\shifter.v" into library work
Parsing module <shifter>.
Analyzing Verilog file "X:\ass5\forwarder.v" into library work
Parsing module <forwarder>.
Analyzing Verilog file "X:\ass5\decoder.v" into library work
Parsing module <Decoder>.
Analyzing Verilog file "X:\ass5\alu32.v" into library work
Parsing module <ALU32>.
Analyzing Verilog file "X:\ass5\stage4.v" into library work
Parsing module <stage4>.
Analyzing Verilog file "X:\ass5\stage3.v" into library work
Parsing module <stage3>.
Analyzing Verilog file "X:\ass5\stage2.v" into library work
Parsing module <stage2>.
Analyzing Verilog file "X:\ass5\stage1.v" into library work
Parsing module <stage1>.
Analyzing Verilog file "X:\ass5\registerFile.v" into library work
Parsing module <RF>.
Analyzing Verilog file "X:\ass5\CPU3.v" into library work
Parsing module <CPU>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <CPU>.

Elaborating module <stage1>.

Elaborating module <stage2>.

Elaborating module <Decoder>.

Elaborating module <RF>.

Elaborating module <stage3>.

Elaborating module <ALU32>.

Elaborating module <forwarder>.

Elaborating module <stage4>.

Elaborating module <shifter>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CPU>.
    Related source file is "X:\ass5\CPU3.v".
    Found 193-bit register for signal <buf2>.
    Found 110-bit register for signal <buf3>.
    Found 38-bit register for signal <buf4>.
    Found 96-bit register for signal <buf1>.
    Summary:
	inferred 437 D-type flip-flop(s).
Unit <CPU> synthesized.

Synthesizing Unit <stage1>.
    Related source file is "X:\ass5\stage1.v".
    Found 32-bit register for signal <pc>.
    Found 32-bit adder for signal <address_predicted> created at line 15.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <stage1> synthesized.

Synthesizing Unit <stage2>.
    Related source file is "X:\ass5\stage2.v".
    Found 5-bit comparator equal for signal <rs1[4]_rd_prev[4]_equal_5_o> created at line 41
    Found 5-bit comparator equal for signal <rs2[4]_rd_prev[4]_equal_8_o> created at line 41
    Summary:
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <stage2> synthesized.

Synthesizing Unit <Decoder>.
    Related source file is "X:\ass5\decoder.v".
    Summary:
	no macro.
Unit <Decoder> synthesized.

Synthesizing Unit <RF>.
    Related source file is "X:\ass5\registerFile.v".
    Found 1024-bit register for signal <n0080[1023:0]>.
    Found 32-bit 32-to-1 multiplexer for signal <rv1> created at line 18.
    Found 32-bit 32-to-1 multiplexer for signal <rv2> created at line 19.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  66 Multiplexer(s).
Unit <RF> synthesized.

Synthesizing Unit <stage3>.
    Related source file is "X:\ass5\stage3.v".
    Found 32-bit adder for signal <pc[31]_GND_6_o_add_9_OUT> created at line 69.
    Found 32-bit adder for signal <pc[31]_imm[31]_add_10_OUT> created at line 70.
    Found 32-bit 4-to-1 multiplexer for signal <branch_address> created at line 77.
    Found 32-bit 4-to-1 multiplexer for signal <_n0086> created at line 27.
    Found 32-bit comparator not equal for signal <n0025> created at line 88
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <stage3> synthesized.

Synthesizing Unit <ALU32>.
    Related source file is "X:\ass5\alu32.v".
    Found 32-bit subtractor for signal <in1[31]_in2[31]_sub_2_OUT> created at line 11.
    Found 32-bit adder for signal <in1[31]_in2[31]_add_0_OUT> created at line 10.
    Found 32-bit shifter logical left for signal <in1[31]_in2[4]_shift_left_5_OUT> created at line 15
    Found 32-bit shifter logical right for signal <in1[31]_in2[4]_shift_right_6_OUT> created at line 16
    Found 32-bit shifter arithmetic right for signal <in1[31]_in2[4]_shift_right_7_OUT> created at line 17
    Found 32-bit 16-to-1 multiplexer for signal <_n0096> created at line 6.
    Found 32-bit comparator greater for signal <in2[31]_in1[31]_LessThan_9_o> created at line 18
    Found 32-bit comparator greater for signal <in1[31]_in2[31]_LessThan_11_o> created at line 19
    Found 32-bit comparator equal for signal <in1[31]_in2[31]_equal_13_o> created at line 20
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred  19 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <ALU32> synthesized.

Synthesizing Unit <forwarder>.
    Related source file is "X:\ass5\forwarder.v".
    Found 5-bit comparator equal for signal <rs1[4]_rd1[4]_equal_1_o> created at line 12
    Found 5-bit comparator equal for signal <rs1[4]_rd2[4]_equal_3_o> created at line 15
    Found 5-bit comparator equal for signal <rs2[4]_rd1[4]_equal_7_o> created at line 22
    Found 5-bit comparator equal for signal <rs2[4]_rd2[4]_equal_9_o> created at line 24
    Summary:
	inferred   4 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <forwarder> synthesized.

Synthesizing Unit <stage4>.
    Related source file is "X:\ass5\stage4.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <stage4> synthesized.

Synthesizing Unit <shifter>.
    Related source file is "X:\ass5\shifter.v".
WARNING:Xst:647 - Input <daddr<31:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   4 Multiplexer(s).
Unit <shifter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 3
 32-bit addsub                                         : 1
# Registers                                            : 6
 1024-bit register                                     : 1
 110-bit register                                      : 1
 193-bit register                                      : 1
 32-bit register                                       : 1
 38-bit register                                       : 1
 96-bit register                                       : 1
# Comparators                                          : 10
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 2
 32-bit comparator not equal                           : 1
 5-bit comparator equal                                : 6
# Multiplexers                                         : 108
 1-bit 2-to-1 multiplexer                              : 12
 2-bit 2-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 88
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 2
 5-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <buf2_5> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <buf2_6> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 3
 32-bit addsub                                         : 1
# Registers                                            : 1493
 Flip-Flops                                            : 1493
# Comparators                                          : 10
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 2
 32-bit comparator not equal                           : 1
 5-bit comparator equal                                : 6
# Multiplexers                                         : 108
 1-bit 2-to-1 multiplexer                              : 12
 2-bit 2-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 88
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 2
 5-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <CPU> ...

Optimizing unit <stage1> ...

Optimizing unit <shifter> ...

Optimizing unit <RF> ...
WARNING:Xst:1293 - FF/Latch <rf_mem_31_1023> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_mem_31_1022> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_mem_31_1021> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_mem_31_1020> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_mem_31_1019> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_mem_31_1018> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_mem_31_1017> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_mem_31_1016> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_mem_31_1015> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_mem_31_1014> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_mem_31_1013> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_mem_31_1012> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_mem_31_1011> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_mem_31_1010> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_mem_31_1009> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_mem_31_1008> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_mem_31_1007> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_mem_31_1006> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_mem_31_1005> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_mem_31_1004> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_mem_31_1003> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_mem_31_1002> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_mem_31_1001> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_mem_31_1000> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_mem_31_999> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_mem_31_998> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_mem_31_997> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_mem_31_996> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_mem_31_995> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_mem_31_994> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_mem_31_993> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rf_mem_31_992> has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <stage2> ...

Optimizing unit <Decoder> ...

Optimizing unit <stage3> ...

Optimizing unit <ALU32> ...
WARNING:Xst:1710 - FF/Latch <buf2_5> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <buf2_6> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <buf1_0> in Unit <CPU> is equivalent to the following FF/Latch, which will be removed : <buf1_64> 
INFO:Xst:2261 - The FF/Latch <buf2_119> in Unit <CPU> is equivalent to the following FF/Latch, which will be removed : <buf2_161> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CPU, actual ratio is 5.
FlipFlop buf3_0 has been replicated 1 time(s)
FlipFlop buf3_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1459
 Flip-Flops                                            : 1459

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : CPU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3165
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 29
#      LUT2                        : 42
#      LUT3                        : 138
#      LUT4                        : 974
#      LUT5                        : 298
#      LUT6                        : 1305
#      MUXCY                       : 176
#      MUXF7                       : 75
#      VCC                         : 1
#      XORCY                       : 125
# FlipFlops/Latches                : 1459
#      FDE                         : 992
#      FDR                         : 340
#      FDRE                        : 127
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 229
#      IBUF                        : 65
#      OBUF                        : 164

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1459  out of  126800     1%  
 Number of Slice LUTs:                 2787  out of  63400     4%  
    Number used as Logic:              2787  out of  63400     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3059
   Number with an unused Flip Flop:    1600  out of   3059    52%  
   Number with an unused LUT:           272  out of   3059     8%  
   Number of fully used LUT-FF pairs:  1187  out of   3059    38%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                         230
 Number of bonded IOBs:                 230  out of    210   109% (*) 

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1459  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.091ns (Maximum Frequency: 141.021MHz)
   Minimum input arrival time before clock: 3.688ns
   Maximum output required time after clock: 1.879ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.091ns (frequency: 141.021MHz)
  Total number of paths / destination ports: 33975841 / 2546
-------------------------------------------------------------------------
Delay:               7.091ns (Levels of Logic = 31)
  Source:            buf4_2 (FF)
  Destination:       buf2_151 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: buf4_2 to buf2_151
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.361   0.697  buf4_2 (buf4_2)
     LUT6:I0->O            1   0.097   0.295  I3/alu_f1/rs1[4]_GND_8_o_AND_136_o_SW0 (N34)
     LUT6:I5->O           34   0.097   0.486  I3/alu_f1/rs1[4]_GND_8_o_AND_136_o (I3/alu_f1/rs1[4]_GND_8_o_AND_136_o)
     LUT5:I3->O           17   0.097   0.758  I3/frv1<1>1 (I3/frv1<1>)
     LUT6:I1->O            1   0.097   0.000  I3/a1/Mcompar_in1[31]_in2[31]_equal_13_o_lut<0> (I3/a1/Mcompar_in1[31]_in2[31]_equal_13_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  I3/a1/Mcompar_in1[31]_in2[31]_equal_13_o_cy<0> (I3/a1/Mcompar_in1[31]_in2[31]_equal_13_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  I3/a1/Mcompar_in1[31]_in2[31]_equal_13_o_cy<1> (I3/a1/Mcompar_in1[31]_in2[31]_equal_13_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  I3/a1/Mcompar_in1[31]_in2[31]_equal_13_o_cy<2> (I3/a1/Mcompar_in1[31]_in2[31]_equal_13_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  I3/a1/Mcompar_in1[31]_in2[31]_equal_13_o_cy<3> (I3/a1/Mcompar_in1[31]_in2[31]_equal_13_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  I3/a1/Mcompar_in1[31]_in2[31]_equal_13_o_cy<4> (I3/a1/Mcompar_in1[31]_in2[31]_equal_13_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  I3/a1/Mcompar_in1[31]_in2[31]_equal_13_o_cy<5> (I3/a1/Mcompar_in1[31]_in2[31]_equal_13_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  I3/a1/Mcompar_in1[31]_in2[31]_equal_13_o_cy<6> (I3/a1/Mcompar_in1[31]_in2[31]_equal_13_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  I3/a1/Mcompar_in1[31]_in2[31]_equal_13_o_cy<7> (I3/a1/Mcompar_in1[31]_in2[31]_equal_13_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  I3/a1/Mcompar_in1[31]_in2[31]_equal_13_o_cy<8> (I3/a1/Mcompar_in1[31]_in2[31]_equal_13_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  I3/a1/Mcompar_in1[31]_in2[31]_equal_13_o_cy<9> (I3/a1/Mcompar_in1[31]_in2[31]_equal_13_o_cy<9>)
     MUXCY:CI->O           2   0.253   0.516  I3/a1/Mcompar_in1[31]_in2[31]_equal_13_o_cy<10> (I3/a1/in1[31]_in2[31]_equal_13_o)
     LUT6:I3->O            1   0.097   0.379  I3/a1/Mmux_out31 (I3/a1/Mmux_out3)
     LUT6:I4->O           35   0.097   0.403  I3/a1/Mmux_out36 (wire3<71>)
     LUT5:I4->O            2   0.097   0.515  I3/Mmux_branch_address11 (wire3<111>)
     LUT6:I3->O            1   0.097   0.000  I3/Mcompar_branch_address[31]_address_predicted[31]_not_equal_25_o_lut<0> (I3/Mcompar_branch_address[31]_address_predicted[31]_not_equal_25_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  I3/Mcompar_branch_address[31]_address_predicted[31]_not_equal_25_o_cy<0> (I3/Mcompar_branch_address[31]_address_predicted[31]_not_equal_25_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  I3/Mcompar_branch_address[31]_address_predicted[31]_not_equal_25_o_cy<1> (I3/Mcompar_branch_address[31]_address_predicted[31]_not_equal_25_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  I3/Mcompar_branch_address[31]_address_predicted[31]_not_equal_25_o_cy<2> (I3/Mcompar_branch_address[31]_address_predicted[31]_not_equal_25_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  I3/Mcompar_branch_address[31]_address_predicted[31]_not_equal_25_o_cy<3> (I3/Mcompar_branch_address[31]_address_predicted[31]_not_equal_25_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  I3/Mcompar_branch_address[31]_address_predicted[31]_not_equal_25_o_cy<4> (I3/Mcompar_branch_address[31]_address_predicted[31]_not_equal_25_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  I3/Mcompar_branch_address[31]_address_predicted[31]_not_equal_25_o_cy<5> (I3/Mcompar_branch_address[31]_address_predicted[31]_not_equal_25_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  I3/Mcompar_branch_address[31]_address_predicted[31]_not_equal_25_o_cy<6> (I3/Mcompar_branch_address[31]_address_predicted[31]_not_equal_25_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  I3/Mcompar_branch_address[31]_address_predicted[31]_not_equal_25_o_cy<7> (I3/Mcompar_branch_address[31]_address_predicted[31]_not_equal_25_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  I3/Mcompar_branch_address[31]_address_predicted[31]_not_equal_25_o_cy<8> (I3/Mcompar_branch_address[31]_address_predicted[31]_not_equal_25_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  I3/Mcompar_branch_address[31]_address_predicted[31]_not_equal_25_o_cy<9> (I3/Mcompar_branch_address[31]_address_predicted[31]_not_equal_25_o_cy<9>)
     MUXCY:CI->O          41   0.023   0.403  I3/Mcompar_branch_address[31]_address_predicted[31]_not_equal_25_o_cy<10> (I3/branch_address[31]_address_predicted[31]_not_equal_25_o)
     LUT6:I5->O            1   0.097   0.000  I2/Mmux_ld_st11 (wire2<156>)
     FDR:D                     0.008          buf2_156
    ----------------------------------------
    Total                      7.091ns (2.638ns logic, 4.453ns route)
                                       (37.2% logic, 62.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 14641 / 1585
-------------------------------------------------------------------------
Offset:              3.688ns (Levels of Logic = 35)
  Source:            idata<5> (PAD)
  Destination:       I1/pc_31 (FF)
  Destination Clock: clk rising

  Data Path: idata<5> to I1/pc_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.693  idata_5_IBUF (idata_5_IBUF)
     LUT5:I0->O           30   0.097   0.790  I1/Mmux_imm<10>121 (I1/Mmux_imm<10>12)
     LUT6:I1->O            1   0.097   0.000  I1/Madd_address_predicted_lut<1> (I1/Madd_address_predicted_lut<1>)
     MUXCY:S->O            1   0.353   0.000  I1/Madd_address_predicted_cy<1> (I1/Madd_address_predicted_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  I1/Madd_address_predicted_cy<2> (I1/Madd_address_predicted_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  I1/Madd_address_predicted_cy<3> (I1/Madd_address_predicted_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  I1/Madd_address_predicted_cy<4> (I1/Madd_address_predicted_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  I1/Madd_address_predicted_cy<5> (I1/Madd_address_predicted_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  I1/Madd_address_predicted_cy<6> (I1/Madd_address_predicted_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  I1/Madd_address_predicted_cy<7> (I1/Madd_address_predicted_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  I1/Madd_address_predicted_cy<8> (I1/Madd_address_predicted_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  I1/Madd_address_predicted_cy<9> (I1/Madd_address_predicted_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  I1/Madd_address_predicted_cy<10> (I1/Madd_address_predicted_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  I1/Madd_address_predicted_cy<11> (I1/Madd_address_predicted_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  I1/Madd_address_predicted_cy<12> (I1/Madd_address_predicted_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  I1/Madd_address_predicted_cy<13> (I1/Madd_address_predicted_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  I1/Madd_address_predicted_cy<14> (I1/Madd_address_predicted_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  I1/Madd_address_predicted_cy<15> (I1/Madd_address_predicted_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  I1/Madd_address_predicted_cy<16> (I1/Madd_address_predicted_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  I1/Madd_address_predicted_cy<17> (I1/Madd_address_predicted_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  I1/Madd_address_predicted_cy<18> (I1/Madd_address_predicted_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  I1/Madd_address_predicted_cy<19> (I1/Madd_address_predicted_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  I1/Madd_address_predicted_cy<20> (I1/Madd_address_predicted_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  I1/Madd_address_predicted_cy<21> (I1/Madd_address_predicted_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  I1/Madd_address_predicted_cy<22> (I1/Madd_address_predicted_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  I1/Madd_address_predicted_cy<23> (I1/Madd_address_predicted_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  I1/Madd_address_predicted_cy<24> (I1/Madd_address_predicted_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  I1/Madd_address_predicted_cy<25> (I1/Madd_address_predicted_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  I1/Madd_address_predicted_cy<26> (I1/Madd_address_predicted_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  I1/Madd_address_predicted_cy<27> (I1/Madd_address_predicted_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  I1/Madd_address_predicted_cy<28> (I1/Madd_address_predicted_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  I1/Madd_address_predicted_cy<29> (I1/Madd_address_predicted_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  I1/Madd_address_predicted_cy<30> (I1/Madd_address_predicted_cy<30>)
     XORCY:CI->O           2   0.370   0.515  I1/Madd_address_predicted_xor<31> (wire1<95>)
     LUT5:I2->O            1   0.097   0.000  I1/Mmux__n0044251 (I1/_n0044<31>)
     FDRE:D                    0.008          I1/pc_31
    ----------------------------------------
    Total                      3.688ns (1.690ns logic, 1.998ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 352 / 164
-------------------------------------------------------------------------
Offset:              1.879ns (Levels of Logic = 3)
  Source:            buf3_103 (FF)
  Destination:       dwdata<31> (PAD)
  Source Clock:      clk rising

  Data Path: buf3_103 to dwdata<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             44   0.361   0.665  buf3_103 (buf3_103)
     LUT4:I0->O            1   0.097   0.379  I4/s1/_n0188<25>1 (I4/s1/_n0188<25>)
     LUT6:I4->O            1   0.097   0.279  I4/s1/_n0188<25>2 (dwdata_25_OBUF)
     OBUF:I->O                 0.000          dwdata_25_OBUF (dwdata<25>)
    ----------------------------------------
    Total                      1.879ns (0.555ns logic, 1.324ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.091|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 24.00 secs
Total CPU time to Xst completion: 23.15 secs
 
--> 

Total memory usage is 4644660 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   38 (   0 filtered)
Number of infos    :    3 (   0 filtered)

