Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : plus_adder
Version: U-2022.12-SP7
Date   : Wed Dec 13 18:24:39 2023
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: enclosed

  Startpoint: b[0] (input port)
  Endpoint: overflow (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  plus_adder         8000                  saed90nm_typ_ht
  plus_adder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  add_1_root_add_11_2/B[0] (plus_adder_DW01_add_0)        0.00       1.00 f
  add_1_root_add_11_2/U1_0/CO (FADDX1)                    0.40       1.40 f
  add_1_root_add_11_2/U1_1/CO (FADDX1)                    0.34       1.75 f
  add_1_root_add_11_2/U1_2/CO (FADDX1)                    0.34       2.09 f
  add_1_root_add_11_2/U1_3/CO (FADDX1)                    0.34       2.43 f
  add_1_root_add_11_2/U1_4/CO (FADDX1)                    0.34       2.77 f
  add_1_root_add_11_2/U1_5/CO (FADDX1)                    0.34       3.11 f
  add_1_root_add_11_2/U1_6/CO (FADDX1)                    0.34       3.45 f
  add_1_root_add_11_2/U1_7/CO (FADDX1)                    0.34       3.79 f
  add_1_root_add_11_2/U1_8/CO (FADDX1)                    0.34       4.13 f
  add_1_root_add_11_2/U1_9/CO (FADDX1)                    0.34       4.47 f
  add_1_root_add_11_2/U1_10/CO (FADDX1)                   0.34       4.81 f
  add_1_root_add_11_2/U1_11/CO (FADDX1)                   0.34       5.15 f
  add_1_root_add_11_2/U1_12/CO (FADDX1)                   0.34       5.49 f
  add_1_root_add_11_2/U1_13/CO (FADDX1)                   0.34       5.83 f
  add_1_root_add_11_2/U1_14/CO (FADDX1)                   0.34       6.17 f
  add_1_root_add_11_2/U1_15/CO (FADDX1)                   0.34       6.52 f
  add_1_root_add_11_2/U1_16/CO (FADDX1)                   0.34       6.86 f
  add_1_root_add_11_2/U1_17/CO (FADDX1)                   0.34       7.20 f
  add_1_root_add_11_2/U1_18/CO (FADDX1)                   0.34       7.54 f
  add_1_root_add_11_2/U1_19/CO (FADDX1)                   0.34       7.88 f
  add_1_root_add_11_2/U1_20/CO (FADDX1)                   0.34       8.22 f
  add_1_root_add_11_2/U1_21/CO (FADDX1)                   0.34       8.56 f
  add_1_root_add_11_2/U1_22/CO (FADDX1)                   0.34       8.90 f
  add_1_root_add_11_2/U1_23/CO (FADDX1)                   0.34       9.24 f
  add_1_root_add_11_2/U1_24/CO (FADDX1)                   0.34       9.58 f
  add_1_root_add_11_2/U1_25/CO (FADDX1)                   0.34       9.92 f
  add_1_root_add_11_2/U1_26/CO (FADDX1)                   0.34      10.26 f
  add_1_root_add_11_2/U1_27/CO (FADDX1)                   0.34      10.60 f
  add_1_root_add_11_2/U1_28/CO (FADDX1)                   0.34      10.94 f
  add_1_root_add_11_2/U1_29/CO (FADDX1)                   0.34      11.29 f
  add_1_root_add_11_2/U1_30/CO (FADDX1)                   0.34      11.63 f
  add_1_root_add_11_2/U1_31/S (FADDX1)                    0.38      12.01 f
  add_1_root_add_11_2/SUM[31] (plus_adder_DW01_add_0)     0.00      12.01 f
  U8/Q (XNOR2X1)                                          0.25      12.26 f
  U6/QN (NOR2X0)                                          0.16      12.41 r
  overflow (out)                                          0.22      12.63 r
  data arrival time                                                 12.63
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[31] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  plus_adder         8000                  saed90nm_typ_ht
  plus_adder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  add_1_root_add_11_2/B[0] (plus_adder_DW01_add_0)        0.00       1.00 f
  add_1_root_add_11_2/U1_0/CO (FADDX1)                    0.40       1.40 f
  add_1_root_add_11_2/U1_1/CO (FADDX1)                    0.34       1.75 f
  add_1_root_add_11_2/U1_2/CO (FADDX1)                    0.34       2.09 f
  add_1_root_add_11_2/U1_3/CO (FADDX1)                    0.34       2.43 f
  add_1_root_add_11_2/U1_4/CO (FADDX1)                    0.34       2.77 f
  add_1_root_add_11_2/U1_5/CO (FADDX1)                    0.34       3.11 f
  add_1_root_add_11_2/U1_6/CO (FADDX1)                    0.34       3.45 f
  add_1_root_add_11_2/U1_7/CO (FADDX1)                    0.34       3.79 f
  add_1_root_add_11_2/U1_8/CO (FADDX1)                    0.34       4.13 f
  add_1_root_add_11_2/U1_9/CO (FADDX1)                    0.34       4.47 f
  add_1_root_add_11_2/U1_10/CO (FADDX1)                   0.34       4.81 f
  add_1_root_add_11_2/U1_11/CO (FADDX1)                   0.34       5.15 f
  add_1_root_add_11_2/U1_12/CO (FADDX1)                   0.34       5.49 f
  add_1_root_add_11_2/U1_13/CO (FADDX1)                   0.34       5.83 f
  add_1_root_add_11_2/U1_14/CO (FADDX1)                   0.34       6.17 f
  add_1_root_add_11_2/U1_15/CO (FADDX1)                   0.34       6.52 f
  add_1_root_add_11_2/U1_16/CO (FADDX1)                   0.34       6.86 f
  add_1_root_add_11_2/U1_17/CO (FADDX1)                   0.34       7.20 f
  add_1_root_add_11_2/U1_18/CO (FADDX1)                   0.34       7.54 f
  add_1_root_add_11_2/U1_19/CO (FADDX1)                   0.34       7.88 f
  add_1_root_add_11_2/U1_20/CO (FADDX1)                   0.34       8.22 f
  add_1_root_add_11_2/U1_21/CO (FADDX1)                   0.34       8.56 f
  add_1_root_add_11_2/U1_22/CO (FADDX1)                   0.34       8.90 f
  add_1_root_add_11_2/U1_23/CO (FADDX1)                   0.34       9.24 f
  add_1_root_add_11_2/U1_24/CO (FADDX1)                   0.34       9.58 f
  add_1_root_add_11_2/U1_25/CO (FADDX1)                   0.34       9.92 f
  add_1_root_add_11_2/U1_26/CO (FADDX1)                   0.34      10.26 f
  add_1_root_add_11_2/U1_27/CO (FADDX1)                   0.34      10.60 f
  add_1_root_add_11_2/U1_28/CO (FADDX1)                   0.34      10.94 f
  add_1_root_add_11_2/U1_29/CO (FADDX1)                   0.34      11.29 f
  add_1_root_add_11_2/U1_30/CO (FADDX1)                   0.34      11.63 f
  add_1_root_add_11_2/U1_31/S (FADDX1)                    0.38      12.01 f
  add_1_root_add_11_2/SUM[31] (plus_adder_DW01_add_0)     0.00      12.01 f
  sum[31] (out)                                           0.25      12.26 f
  data arrival time                                                 12.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: cout (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  plus_adder         8000                  saed90nm_typ_ht
  plus_adder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  add_1_root_add_11_2/B[0] (plus_adder_DW01_add_0)        0.00       1.00 f
  add_1_root_add_11_2/U1_0/CO (FADDX1)                    0.40       1.40 f
  add_1_root_add_11_2/U1_1/CO (FADDX1)                    0.34       1.75 f
  add_1_root_add_11_2/U1_2/CO (FADDX1)                    0.34       2.09 f
  add_1_root_add_11_2/U1_3/CO (FADDX1)                    0.34       2.43 f
  add_1_root_add_11_2/U1_4/CO (FADDX1)                    0.34       2.77 f
  add_1_root_add_11_2/U1_5/CO (FADDX1)                    0.34       3.11 f
  add_1_root_add_11_2/U1_6/CO (FADDX1)                    0.34       3.45 f
  add_1_root_add_11_2/U1_7/CO (FADDX1)                    0.34       3.79 f
  add_1_root_add_11_2/U1_8/CO (FADDX1)                    0.34       4.13 f
  add_1_root_add_11_2/U1_9/CO (FADDX1)                    0.34       4.47 f
  add_1_root_add_11_2/U1_10/CO (FADDX1)                   0.34       4.81 f
  add_1_root_add_11_2/U1_11/CO (FADDX1)                   0.34       5.15 f
  add_1_root_add_11_2/U1_12/CO (FADDX1)                   0.34       5.49 f
  add_1_root_add_11_2/U1_13/CO (FADDX1)                   0.34       5.83 f
  add_1_root_add_11_2/U1_14/CO (FADDX1)                   0.34       6.17 f
  add_1_root_add_11_2/U1_15/CO (FADDX1)                   0.34       6.52 f
  add_1_root_add_11_2/U1_16/CO (FADDX1)                   0.34       6.86 f
  add_1_root_add_11_2/U1_17/CO (FADDX1)                   0.34       7.20 f
  add_1_root_add_11_2/U1_18/CO (FADDX1)                   0.34       7.54 f
  add_1_root_add_11_2/U1_19/CO (FADDX1)                   0.34       7.88 f
  add_1_root_add_11_2/U1_20/CO (FADDX1)                   0.34       8.22 f
  add_1_root_add_11_2/U1_21/CO (FADDX1)                   0.34       8.56 f
  add_1_root_add_11_2/U1_22/CO (FADDX1)                   0.34       8.90 f
  add_1_root_add_11_2/U1_23/CO (FADDX1)                   0.34       9.24 f
  add_1_root_add_11_2/U1_24/CO (FADDX1)                   0.34       9.58 f
  add_1_root_add_11_2/U1_25/CO (FADDX1)                   0.34       9.92 f
  add_1_root_add_11_2/U1_26/CO (FADDX1)                   0.34      10.26 f
  add_1_root_add_11_2/U1_27/CO (FADDX1)                   0.34      10.60 f
  add_1_root_add_11_2/U1_28/CO (FADDX1)                   0.34      10.94 f
  add_1_root_add_11_2/U1_29/CO (FADDX1)                   0.34      11.29 f
  add_1_root_add_11_2/U1_30/CO (FADDX1)                   0.34      11.63 f
  add_1_root_add_11_2/U1_31/CO (FADDX1)                   0.35      11.97 f
  add_1_root_add_11_2/SUM[32] (plus_adder_DW01_add_0)     0.00      11.97 f
  cout (out)                                              0.22      12.19 f
  data arrival time                                                 12.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[30] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  plus_adder         8000                  saed90nm_typ_ht
  plus_adder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  add_1_root_add_11_2/B[0] (plus_adder_DW01_add_0)        0.00       1.00 f
  add_1_root_add_11_2/U1_0/CO (FADDX1)                    0.40       1.40 f
  add_1_root_add_11_2/U1_1/CO (FADDX1)                    0.34       1.75 f
  add_1_root_add_11_2/U1_2/CO (FADDX1)                    0.34       2.09 f
  add_1_root_add_11_2/U1_3/CO (FADDX1)                    0.34       2.43 f
  add_1_root_add_11_2/U1_4/CO (FADDX1)                    0.34       2.77 f
  add_1_root_add_11_2/U1_5/CO (FADDX1)                    0.34       3.11 f
  add_1_root_add_11_2/U1_6/CO (FADDX1)                    0.34       3.45 f
  add_1_root_add_11_2/U1_7/CO (FADDX1)                    0.34       3.79 f
  add_1_root_add_11_2/U1_8/CO (FADDX1)                    0.34       4.13 f
  add_1_root_add_11_2/U1_9/CO (FADDX1)                    0.34       4.47 f
  add_1_root_add_11_2/U1_10/CO (FADDX1)                   0.34       4.81 f
  add_1_root_add_11_2/U1_11/CO (FADDX1)                   0.34       5.15 f
  add_1_root_add_11_2/U1_12/CO (FADDX1)                   0.34       5.49 f
  add_1_root_add_11_2/U1_13/CO (FADDX1)                   0.34       5.83 f
  add_1_root_add_11_2/U1_14/CO (FADDX1)                   0.34       6.17 f
  add_1_root_add_11_2/U1_15/CO (FADDX1)                   0.34       6.52 f
  add_1_root_add_11_2/U1_16/CO (FADDX1)                   0.34       6.86 f
  add_1_root_add_11_2/U1_17/CO (FADDX1)                   0.34       7.20 f
  add_1_root_add_11_2/U1_18/CO (FADDX1)                   0.34       7.54 f
  add_1_root_add_11_2/U1_19/CO (FADDX1)                   0.34       7.88 f
  add_1_root_add_11_2/U1_20/CO (FADDX1)                   0.34       8.22 f
  add_1_root_add_11_2/U1_21/CO (FADDX1)                   0.34       8.56 f
  add_1_root_add_11_2/U1_22/CO (FADDX1)                   0.34       8.90 f
  add_1_root_add_11_2/U1_23/CO (FADDX1)                   0.34       9.24 f
  add_1_root_add_11_2/U1_24/CO (FADDX1)                   0.34       9.58 f
  add_1_root_add_11_2/U1_25/CO (FADDX1)                   0.34       9.92 f
  add_1_root_add_11_2/U1_26/CO (FADDX1)                   0.34      10.26 f
  add_1_root_add_11_2/U1_27/CO (FADDX1)                   0.34      10.60 f
  add_1_root_add_11_2/U1_28/CO (FADDX1)                   0.34      10.94 f
  add_1_root_add_11_2/U1_29/CO (FADDX1)                   0.34      11.29 f
  add_1_root_add_11_2/U1_30/S (FADDX1)                    0.37      11.66 f
  add_1_root_add_11_2/SUM[30] (plus_adder_DW01_add_0)     0.00      11.66 f
  sum[30] (out)                                           0.22      11.88 f
  data arrival time                                                 11.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[29] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  plus_adder         8000                  saed90nm_typ_ht
  plus_adder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  add_1_root_add_11_2/B[0] (plus_adder_DW01_add_0)        0.00       1.00 f
  add_1_root_add_11_2/U1_0/CO (FADDX1)                    0.40       1.40 f
  add_1_root_add_11_2/U1_1/CO (FADDX1)                    0.34       1.75 f
  add_1_root_add_11_2/U1_2/CO (FADDX1)                    0.34       2.09 f
  add_1_root_add_11_2/U1_3/CO (FADDX1)                    0.34       2.43 f
  add_1_root_add_11_2/U1_4/CO (FADDX1)                    0.34       2.77 f
  add_1_root_add_11_2/U1_5/CO (FADDX1)                    0.34       3.11 f
  add_1_root_add_11_2/U1_6/CO (FADDX1)                    0.34       3.45 f
  add_1_root_add_11_2/U1_7/CO (FADDX1)                    0.34       3.79 f
  add_1_root_add_11_2/U1_8/CO (FADDX1)                    0.34       4.13 f
  add_1_root_add_11_2/U1_9/CO (FADDX1)                    0.34       4.47 f
  add_1_root_add_11_2/U1_10/CO (FADDX1)                   0.34       4.81 f
  add_1_root_add_11_2/U1_11/CO (FADDX1)                   0.34       5.15 f
  add_1_root_add_11_2/U1_12/CO (FADDX1)                   0.34       5.49 f
  add_1_root_add_11_2/U1_13/CO (FADDX1)                   0.34       5.83 f
  add_1_root_add_11_2/U1_14/CO (FADDX1)                   0.34       6.17 f
  add_1_root_add_11_2/U1_15/CO (FADDX1)                   0.34       6.52 f
  add_1_root_add_11_2/U1_16/CO (FADDX1)                   0.34       6.86 f
  add_1_root_add_11_2/U1_17/CO (FADDX1)                   0.34       7.20 f
  add_1_root_add_11_2/U1_18/CO (FADDX1)                   0.34       7.54 f
  add_1_root_add_11_2/U1_19/CO (FADDX1)                   0.34       7.88 f
  add_1_root_add_11_2/U1_20/CO (FADDX1)                   0.34       8.22 f
  add_1_root_add_11_2/U1_21/CO (FADDX1)                   0.34       8.56 f
  add_1_root_add_11_2/U1_22/CO (FADDX1)                   0.34       8.90 f
  add_1_root_add_11_2/U1_23/CO (FADDX1)                   0.34       9.24 f
  add_1_root_add_11_2/U1_24/CO (FADDX1)                   0.34       9.58 f
  add_1_root_add_11_2/U1_25/CO (FADDX1)                   0.34       9.92 f
  add_1_root_add_11_2/U1_26/CO (FADDX1)                   0.34      10.26 f
  add_1_root_add_11_2/U1_27/CO (FADDX1)                   0.34      10.60 f
  add_1_root_add_11_2/U1_28/CO (FADDX1)                   0.34      10.94 f
  add_1_root_add_11_2/U1_29/S (FADDX1)                    0.37      11.32 f
  add_1_root_add_11_2/SUM[29] (plus_adder_DW01_add_0)     0.00      11.32 f
  sum[29] (out)                                           0.22      11.54 f
  data arrival time                                                 11.54
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[28] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  plus_adder         8000                  saed90nm_typ_ht
  plus_adder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  add_1_root_add_11_2/B[0] (plus_adder_DW01_add_0)        0.00       1.00 f
  add_1_root_add_11_2/U1_0/CO (FADDX1)                    0.40       1.40 f
  add_1_root_add_11_2/U1_1/CO (FADDX1)                    0.34       1.75 f
  add_1_root_add_11_2/U1_2/CO (FADDX1)                    0.34       2.09 f
  add_1_root_add_11_2/U1_3/CO (FADDX1)                    0.34       2.43 f
  add_1_root_add_11_2/U1_4/CO (FADDX1)                    0.34       2.77 f
  add_1_root_add_11_2/U1_5/CO (FADDX1)                    0.34       3.11 f
  add_1_root_add_11_2/U1_6/CO (FADDX1)                    0.34       3.45 f
  add_1_root_add_11_2/U1_7/CO (FADDX1)                    0.34       3.79 f
  add_1_root_add_11_2/U1_8/CO (FADDX1)                    0.34       4.13 f
  add_1_root_add_11_2/U1_9/CO (FADDX1)                    0.34       4.47 f
  add_1_root_add_11_2/U1_10/CO (FADDX1)                   0.34       4.81 f
  add_1_root_add_11_2/U1_11/CO (FADDX1)                   0.34       5.15 f
  add_1_root_add_11_2/U1_12/CO (FADDX1)                   0.34       5.49 f
  add_1_root_add_11_2/U1_13/CO (FADDX1)                   0.34       5.83 f
  add_1_root_add_11_2/U1_14/CO (FADDX1)                   0.34       6.17 f
  add_1_root_add_11_2/U1_15/CO (FADDX1)                   0.34       6.52 f
  add_1_root_add_11_2/U1_16/CO (FADDX1)                   0.34       6.86 f
  add_1_root_add_11_2/U1_17/CO (FADDX1)                   0.34       7.20 f
  add_1_root_add_11_2/U1_18/CO (FADDX1)                   0.34       7.54 f
  add_1_root_add_11_2/U1_19/CO (FADDX1)                   0.34       7.88 f
  add_1_root_add_11_2/U1_20/CO (FADDX1)                   0.34       8.22 f
  add_1_root_add_11_2/U1_21/CO (FADDX1)                   0.34       8.56 f
  add_1_root_add_11_2/U1_22/CO (FADDX1)                   0.34       8.90 f
  add_1_root_add_11_2/U1_23/CO (FADDX1)                   0.34       9.24 f
  add_1_root_add_11_2/U1_24/CO (FADDX1)                   0.34       9.58 f
  add_1_root_add_11_2/U1_25/CO (FADDX1)                   0.34       9.92 f
  add_1_root_add_11_2/U1_26/CO (FADDX1)                   0.34      10.26 f
  add_1_root_add_11_2/U1_27/CO (FADDX1)                   0.34      10.60 f
  add_1_root_add_11_2/U1_28/S (FADDX1)                    0.37      10.98 f
  add_1_root_add_11_2/SUM[28] (plus_adder_DW01_add_0)     0.00      10.98 f
  sum[28] (out)                                           0.22      11.20 f
  data arrival time                                                 11.20
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[27] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  plus_adder         8000                  saed90nm_typ_ht
  plus_adder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  add_1_root_add_11_2/B[0] (plus_adder_DW01_add_0)        0.00       1.00 f
  add_1_root_add_11_2/U1_0/CO (FADDX1)                    0.40       1.40 f
  add_1_root_add_11_2/U1_1/CO (FADDX1)                    0.34       1.75 f
  add_1_root_add_11_2/U1_2/CO (FADDX1)                    0.34       2.09 f
  add_1_root_add_11_2/U1_3/CO (FADDX1)                    0.34       2.43 f
  add_1_root_add_11_2/U1_4/CO (FADDX1)                    0.34       2.77 f
  add_1_root_add_11_2/U1_5/CO (FADDX1)                    0.34       3.11 f
  add_1_root_add_11_2/U1_6/CO (FADDX1)                    0.34       3.45 f
  add_1_root_add_11_2/U1_7/CO (FADDX1)                    0.34       3.79 f
  add_1_root_add_11_2/U1_8/CO (FADDX1)                    0.34       4.13 f
  add_1_root_add_11_2/U1_9/CO (FADDX1)                    0.34       4.47 f
  add_1_root_add_11_2/U1_10/CO (FADDX1)                   0.34       4.81 f
  add_1_root_add_11_2/U1_11/CO (FADDX1)                   0.34       5.15 f
  add_1_root_add_11_2/U1_12/CO (FADDX1)                   0.34       5.49 f
  add_1_root_add_11_2/U1_13/CO (FADDX1)                   0.34       5.83 f
  add_1_root_add_11_2/U1_14/CO (FADDX1)                   0.34       6.17 f
  add_1_root_add_11_2/U1_15/CO (FADDX1)                   0.34       6.52 f
  add_1_root_add_11_2/U1_16/CO (FADDX1)                   0.34       6.86 f
  add_1_root_add_11_2/U1_17/CO (FADDX1)                   0.34       7.20 f
  add_1_root_add_11_2/U1_18/CO (FADDX1)                   0.34       7.54 f
  add_1_root_add_11_2/U1_19/CO (FADDX1)                   0.34       7.88 f
  add_1_root_add_11_2/U1_20/CO (FADDX1)                   0.34       8.22 f
  add_1_root_add_11_2/U1_21/CO (FADDX1)                   0.34       8.56 f
  add_1_root_add_11_2/U1_22/CO (FADDX1)                   0.34       8.90 f
  add_1_root_add_11_2/U1_23/CO (FADDX1)                   0.34       9.24 f
  add_1_root_add_11_2/U1_24/CO (FADDX1)                   0.34       9.58 f
  add_1_root_add_11_2/U1_25/CO (FADDX1)                   0.34       9.92 f
  add_1_root_add_11_2/U1_26/CO (FADDX1)                   0.34      10.26 f
  add_1_root_add_11_2/U1_27/S (FADDX1)                    0.37      10.64 f
  add_1_root_add_11_2/SUM[27] (plus_adder_DW01_add_0)     0.00      10.64 f
  sum[27] (out)                                           0.22      10.86 f
  data arrival time                                                 10.86
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[26] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  plus_adder         8000                  saed90nm_typ_ht
  plus_adder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  add_1_root_add_11_2/B[0] (plus_adder_DW01_add_0)        0.00       1.00 f
  add_1_root_add_11_2/U1_0/CO (FADDX1)                    0.40       1.40 f
  add_1_root_add_11_2/U1_1/CO (FADDX1)                    0.34       1.75 f
  add_1_root_add_11_2/U1_2/CO (FADDX1)                    0.34       2.09 f
  add_1_root_add_11_2/U1_3/CO (FADDX1)                    0.34       2.43 f
  add_1_root_add_11_2/U1_4/CO (FADDX1)                    0.34       2.77 f
  add_1_root_add_11_2/U1_5/CO (FADDX1)                    0.34       3.11 f
  add_1_root_add_11_2/U1_6/CO (FADDX1)                    0.34       3.45 f
  add_1_root_add_11_2/U1_7/CO (FADDX1)                    0.34       3.79 f
  add_1_root_add_11_2/U1_8/CO (FADDX1)                    0.34       4.13 f
  add_1_root_add_11_2/U1_9/CO (FADDX1)                    0.34       4.47 f
  add_1_root_add_11_2/U1_10/CO (FADDX1)                   0.34       4.81 f
  add_1_root_add_11_2/U1_11/CO (FADDX1)                   0.34       5.15 f
  add_1_root_add_11_2/U1_12/CO (FADDX1)                   0.34       5.49 f
  add_1_root_add_11_2/U1_13/CO (FADDX1)                   0.34       5.83 f
  add_1_root_add_11_2/U1_14/CO (FADDX1)                   0.34       6.17 f
  add_1_root_add_11_2/U1_15/CO (FADDX1)                   0.34       6.52 f
  add_1_root_add_11_2/U1_16/CO (FADDX1)                   0.34       6.86 f
  add_1_root_add_11_2/U1_17/CO (FADDX1)                   0.34       7.20 f
  add_1_root_add_11_2/U1_18/CO (FADDX1)                   0.34       7.54 f
  add_1_root_add_11_2/U1_19/CO (FADDX1)                   0.34       7.88 f
  add_1_root_add_11_2/U1_20/CO (FADDX1)                   0.34       8.22 f
  add_1_root_add_11_2/U1_21/CO (FADDX1)                   0.34       8.56 f
  add_1_root_add_11_2/U1_22/CO (FADDX1)                   0.34       8.90 f
  add_1_root_add_11_2/U1_23/CO (FADDX1)                   0.34       9.24 f
  add_1_root_add_11_2/U1_24/CO (FADDX1)                   0.34       9.58 f
  add_1_root_add_11_2/U1_25/CO (FADDX1)                   0.34       9.92 f
  add_1_root_add_11_2/U1_26/S (FADDX1)                    0.37      10.30 f
  add_1_root_add_11_2/SUM[26] (plus_adder_DW01_add_0)     0.00      10.30 f
  sum[26] (out)                                           0.22      10.52 f
  data arrival time                                                 10.52
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[25] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  plus_adder         8000                  saed90nm_typ_ht
  plus_adder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  add_1_root_add_11_2/B[0] (plus_adder_DW01_add_0)        0.00       1.00 f
  add_1_root_add_11_2/U1_0/CO (FADDX1)                    0.40       1.40 f
  add_1_root_add_11_2/U1_1/CO (FADDX1)                    0.34       1.75 f
  add_1_root_add_11_2/U1_2/CO (FADDX1)                    0.34       2.09 f
  add_1_root_add_11_2/U1_3/CO (FADDX1)                    0.34       2.43 f
  add_1_root_add_11_2/U1_4/CO (FADDX1)                    0.34       2.77 f
  add_1_root_add_11_2/U1_5/CO (FADDX1)                    0.34       3.11 f
  add_1_root_add_11_2/U1_6/CO (FADDX1)                    0.34       3.45 f
  add_1_root_add_11_2/U1_7/CO (FADDX1)                    0.34       3.79 f
  add_1_root_add_11_2/U1_8/CO (FADDX1)                    0.34       4.13 f
  add_1_root_add_11_2/U1_9/CO (FADDX1)                    0.34       4.47 f
  add_1_root_add_11_2/U1_10/CO (FADDX1)                   0.34       4.81 f
  add_1_root_add_11_2/U1_11/CO (FADDX1)                   0.34       5.15 f
  add_1_root_add_11_2/U1_12/CO (FADDX1)                   0.34       5.49 f
  add_1_root_add_11_2/U1_13/CO (FADDX1)                   0.34       5.83 f
  add_1_root_add_11_2/U1_14/CO (FADDX1)                   0.34       6.17 f
  add_1_root_add_11_2/U1_15/CO (FADDX1)                   0.34       6.52 f
  add_1_root_add_11_2/U1_16/CO (FADDX1)                   0.34       6.86 f
  add_1_root_add_11_2/U1_17/CO (FADDX1)                   0.34       7.20 f
  add_1_root_add_11_2/U1_18/CO (FADDX1)                   0.34       7.54 f
  add_1_root_add_11_2/U1_19/CO (FADDX1)                   0.34       7.88 f
  add_1_root_add_11_2/U1_20/CO (FADDX1)                   0.34       8.22 f
  add_1_root_add_11_2/U1_21/CO (FADDX1)                   0.34       8.56 f
  add_1_root_add_11_2/U1_22/CO (FADDX1)                   0.34       8.90 f
  add_1_root_add_11_2/U1_23/CO (FADDX1)                   0.34       9.24 f
  add_1_root_add_11_2/U1_24/CO (FADDX1)                   0.34       9.58 f
  add_1_root_add_11_2/U1_25/S (FADDX1)                    0.37       9.96 f
  add_1_root_add_11_2/SUM[25] (plus_adder_DW01_add_0)     0.00       9.96 f
  sum[25] (out)                                           0.22      10.17 f
  data arrival time                                                 10.17
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[24] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  plus_adder         8000                  saed90nm_typ_ht
  plus_adder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  add_1_root_add_11_2/B[0] (plus_adder_DW01_add_0)        0.00       1.00 f
  add_1_root_add_11_2/U1_0/CO (FADDX1)                    0.40       1.40 f
  add_1_root_add_11_2/U1_1/CO (FADDX1)                    0.34       1.75 f
  add_1_root_add_11_2/U1_2/CO (FADDX1)                    0.34       2.09 f
  add_1_root_add_11_2/U1_3/CO (FADDX1)                    0.34       2.43 f
  add_1_root_add_11_2/U1_4/CO (FADDX1)                    0.34       2.77 f
  add_1_root_add_11_2/U1_5/CO (FADDX1)                    0.34       3.11 f
  add_1_root_add_11_2/U1_6/CO (FADDX1)                    0.34       3.45 f
  add_1_root_add_11_2/U1_7/CO (FADDX1)                    0.34       3.79 f
  add_1_root_add_11_2/U1_8/CO (FADDX1)                    0.34       4.13 f
  add_1_root_add_11_2/U1_9/CO (FADDX1)                    0.34       4.47 f
  add_1_root_add_11_2/U1_10/CO (FADDX1)                   0.34       4.81 f
  add_1_root_add_11_2/U1_11/CO (FADDX1)                   0.34       5.15 f
  add_1_root_add_11_2/U1_12/CO (FADDX1)                   0.34       5.49 f
  add_1_root_add_11_2/U1_13/CO (FADDX1)                   0.34       5.83 f
  add_1_root_add_11_2/U1_14/CO (FADDX1)                   0.34       6.17 f
  add_1_root_add_11_2/U1_15/CO (FADDX1)                   0.34       6.52 f
  add_1_root_add_11_2/U1_16/CO (FADDX1)                   0.34       6.86 f
  add_1_root_add_11_2/U1_17/CO (FADDX1)                   0.34       7.20 f
  add_1_root_add_11_2/U1_18/CO (FADDX1)                   0.34       7.54 f
  add_1_root_add_11_2/U1_19/CO (FADDX1)                   0.34       7.88 f
  add_1_root_add_11_2/U1_20/CO (FADDX1)                   0.34       8.22 f
  add_1_root_add_11_2/U1_21/CO (FADDX1)                   0.34       8.56 f
  add_1_root_add_11_2/U1_22/CO (FADDX1)                   0.34       8.90 f
  add_1_root_add_11_2/U1_23/CO (FADDX1)                   0.34       9.24 f
  add_1_root_add_11_2/U1_24/S (FADDX1)                    0.37       9.61 f
  add_1_root_add_11_2/SUM[24] (plus_adder_DW01_add_0)     0.00       9.61 f
  sum[24] (out)                                           0.22       9.83 f
  data arrival time                                                  9.83
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[23] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  plus_adder         8000                  saed90nm_typ_ht
  plus_adder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  add_1_root_add_11_2/B[0] (plus_adder_DW01_add_0)        0.00       1.00 f
  add_1_root_add_11_2/U1_0/CO (FADDX1)                    0.40       1.40 f
  add_1_root_add_11_2/U1_1/CO (FADDX1)                    0.34       1.75 f
  add_1_root_add_11_2/U1_2/CO (FADDX1)                    0.34       2.09 f
  add_1_root_add_11_2/U1_3/CO (FADDX1)                    0.34       2.43 f
  add_1_root_add_11_2/U1_4/CO (FADDX1)                    0.34       2.77 f
  add_1_root_add_11_2/U1_5/CO (FADDX1)                    0.34       3.11 f
  add_1_root_add_11_2/U1_6/CO (FADDX1)                    0.34       3.45 f
  add_1_root_add_11_2/U1_7/CO (FADDX1)                    0.34       3.79 f
  add_1_root_add_11_2/U1_8/CO (FADDX1)                    0.34       4.13 f
  add_1_root_add_11_2/U1_9/CO (FADDX1)                    0.34       4.47 f
  add_1_root_add_11_2/U1_10/CO (FADDX1)                   0.34       4.81 f
  add_1_root_add_11_2/U1_11/CO (FADDX1)                   0.34       5.15 f
  add_1_root_add_11_2/U1_12/CO (FADDX1)                   0.34       5.49 f
  add_1_root_add_11_2/U1_13/CO (FADDX1)                   0.34       5.83 f
  add_1_root_add_11_2/U1_14/CO (FADDX1)                   0.34       6.17 f
  add_1_root_add_11_2/U1_15/CO (FADDX1)                   0.34       6.52 f
  add_1_root_add_11_2/U1_16/CO (FADDX1)                   0.34       6.86 f
  add_1_root_add_11_2/U1_17/CO (FADDX1)                   0.34       7.20 f
  add_1_root_add_11_2/U1_18/CO (FADDX1)                   0.34       7.54 f
  add_1_root_add_11_2/U1_19/CO (FADDX1)                   0.34       7.88 f
  add_1_root_add_11_2/U1_20/CO (FADDX1)                   0.34       8.22 f
  add_1_root_add_11_2/U1_21/CO (FADDX1)                   0.34       8.56 f
  add_1_root_add_11_2/U1_22/CO (FADDX1)                   0.34       8.90 f
  add_1_root_add_11_2/U1_23/S (FADDX1)                    0.37       9.27 f
  add_1_root_add_11_2/SUM[23] (plus_adder_DW01_add_0)     0.00       9.27 f
  sum[23] (out)                                           0.22       9.49 f
  data arrival time                                                  9.49
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[22] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  plus_adder         8000                  saed90nm_typ_ht
  plus_adder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  add_1_root_add_11_2/B[0] (plus_adder_DW01_add_0)        0.00       1.00 f
  add_1_root_add_11_2/U1_0/CO (FADDX1)                    0.40       1.40 f
  add_1_root_add_11_2/U1_1/CO (FADDX1)                    0.34       1.75 f
  add_1_root_add_11_2/U1_2/CO (FADDX1)                    0.34       2.09 f
  add_1_root_add_11_2/U1_3/CO (FADDX1)                    0.34       2.43 f
  add_1_root_add_11_2/U1_4/CO (FADDX1)                    0.34       2.77 f
  add_1_root_add_11_2/U1_5/CO (FADDX1)                    0.34       3.11 f
  add_1_root_add_11_2/U1_6/CO (FADDX1)                    0.34       3.45 f
  add_1_root_add_11_2/U1_7/CO (FADDX1)                    0.34       3.79 f
  add_1_root_add_11_2/U1_8/CO (FADDX1)                    0.34       4.13 f
  add_1_root_add_11_2/U1_9/CO (FADDX1)                    0.34       4.47 f
  add_1_root_add_11_2/U1_10/CO (FADDX1)                   0.34       4.81 f
  add_1_root_add_11_2/U1_11/CO (FADDX1)                   0.34       5.15 f
  add_1_root_add_11_2/U1_12/CO (FADDX1)                   0.34       5.49 f
  add_1_root_add_11_2/U1_13/CO (FADDX1)                   0.34       5.83 f
  add_1_root_add_11_2/U1_14/CO (FADDX1)                   0.34       6.17 f
  add_1_root_add_11_2/U1_15/CO (FADDX1)                   0.34       6.52 f
  add_1_root_add_11_2/U1_16/CO (FADDX1)                   0.34       6.86 f
  add_1_root_add_11_2/U1_17/CO (FADDX1)                   0.34       7.20 f
  add_1_root_add_11_2/U1_18/CO (FADDX1)                   0.34       7.54 f
  add_1_root_add_11_2/U1_19/CO (FADDX1)                   0.34       7.88 f
  add_1_root_add_11_2/U1_20/CO (FADDX1)                   0.34       8.22 f
  add_1_root_add_11_2/U1_21/CO (FADDX1)                   0.34       8.56 f
  add_1_root_add_11_2/U1_22/S (FADDX1)                    0.37       8.93 f
  add_1_root_add_11_2/SUM[22] (plus_adder_DW01_add_0)     0.00       8.93 f
  sum[22] (out)                                           0.22       9.15 f
  data arrival time                                                  9.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[21] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  plus_adder         8000                  saed90nm_typ_ht
  plus_adder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  add_1_root_add_11_2/B[0] (plus_adder_DW01_add_0)        0.00       1.00 f
  add_1_root_add_11_2/U1_0/CO (FADDX1)                    0.40       1.40 f
  add_1_root_add_11_2/U1_1/CO (FADDX1)                    0.34       1.75 f
  add_1_root_add_11_2/U1_2/CO (FADDX1)                    0.34       2.09 f
  add_1_root_add_11_2/U1_3/CO (FADDX1)                    0.34       2.43 f
  add_1_root_add_11_2/U1_4/CO (FADDX1)                    0.34       2.77 f
  add_1_root_add_11_2/U1_5/CO (FADDX1)                    0.34       3.11 f
  add_1_root_add_11_2/U1_6/CO (FADDX1)                    0.34       3.45 f
  add_1_root_add_11_2/U1_7/CO (FADDX1)                    0.34       3.79 f
  add_1_root_add_11_2/U1_8/CO (FADDX1)                    0.34       4.13 f
  add_1_root_add_11_2/U1_9/CO (FADDX1)                    0.34       4.47 f
  add_1_root_add_11_2/U1_10/CO (FADDX1)                   0.34       4.81 f
  add_1_root_add_11_2/U1_11/CO (FADDX1)                   0.34       5.15 f
  add_1_root_add_11_2/U1_12/CO (FADDX1)                   0.34       5.49 f
  add_1_root_add_11_2/U1_13/CO (FADDX1)                   0.34       5.83 f
  add_1_root_add_11_2/U1_14/CO (FADDX1)                   0.34       6.17 f
  add_1_root_add_11_2/U1_15/CO (FADDX1)                   0.34       6.52 f
  add_1_root_add_11_2/U1_16/CO (FADDX1)                   0.34       6.86 f
  add_1_root_add_11_2/U1_17/CO (FADDX1)                   0.34       7.20 f
  add_1_root_add_11_2/U1_18/CO (FADDX1)                   0.34       7.54 f
  add_1_root_add_11_2/U1_19/CO (FADDX1)                   0.34       7.88 f
  add_1_root_add_11_2/U1_20/CO (FADDX1)                   0.34       8.22 f
  add_1_root_add_11_2/U1_21/S (FADDX1)                    0.37       8.59 f
  add_1_root_add_11_2/SUM[21] (plus_adder_DW01_add_0)     0.00       8.59 f
  sum[21] (out)                                           0.22       8.81 f
  data arrival time                                                  8.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[20] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  plus_adder         8000                  saed90nm_typ_ht
  plus_adder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  add_1_root_add_11_2/B[0] (plus_adder_DW01_add_0)        0.00       1.00 f
  add_1_root_add_11_2/U1_0/CO (FADDX1)                    0.40       1.40 f
  add_1_root_add_11_2/U1_1/CO (FADDX1)                    0.34       1.75 f
  add_1_root_add_11_2/U1_2/CO (FADDX1)                    0.34       2.09 f
  add_1_root_add_11_2/U1_3/CO (FADDX1)                    0.34       2.43 f
  add_1_root_add_11_2/U1_4/CO (FADDX1)                    0.34       2.77 f
  add_1_root_add_11_2/U1_5/CO (FADDX1)                    0.34       3.11 f
  add_1_root_add_11_2/U1_6/CO (FADDX1)                    0.34       3.45 f
  add_1_root_add_11_2/U1_7/CO (FADDX1)                    0.34       3.79 f
  add_1_root_add_11_2/U1_8/CO (FADDX1)                    0.34       4.13 f
  add_1_root_add_11_2/U1_9/CO (FADDX1)                    0.34       4.47 f
  add_1_root_add_11_2/U1_10/CO (FADDX1)                   0.34       4.81 f
  add_1_root_add_11_2/U1_11/CO (FADDX1)                   0.34       5.15 f
  add_1_root_add_11_2/U1_12/CO (FADDX1)                   0.34       5.49 f
  add_1_root_add_11_2/U1_13/CO (FADDX1)                   0.34       5.83 f
  add_1_root_add_11_2/U1_14/CO (FADDX1)                   0.34       6.17 f
  add_1_root_add_11_2/U1_15/CO (FADDX1)                   0.34       6.52 f
  add_1_root_add_11_2/U1_16/CO (FADDX1)                   0.34       6.86 f
  add_1_root_add_11_2/U1_17/CO (FADDX1)                   0.34       7.20 f
  add_1_root_add_11_2/U1_18/CO (FADDX1)                   0.34       7.54 f
  add_1_root_add_11_2/U1_19/CO (FADDX1)                   0.34       7.88 f
  add_1_root_add_11_2/U1_20/S (FADDX1)                    0.37       8.25 f
  add_1_root_add_11_2/SUM[20] (plus_adder_DW01_add_0)     0.00       8.25 f
  sum[20] (out)                                           0.22       8.47 f
  data arrival time                                                  8.47
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[19] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  plus_adder         8000                  saed90nm_typ_ht
  plus_adder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  add_1_root_add_11_2/B[0] (plus_adder_DW01_add_0)        0.00       1.00 f
  add_1_root_add_11_2/U1_0/CO (FADDX1)                    0.40       1.40 f
  add_1_root_add_11_2/U1_1/CO (FADDX1)                    0.34       1.75 f
  add_1_root_add_11_2/U1_2/CO (FADDX1)                    0.34       2.09 f
  add_1_root_add_11_2/U1_3/CO (FADDX1)                    0.34       2.43 f
  add_1_root_add_11_2/U1_4/CO (FADDX1)                    0.34       2.77 f
  add_1_root_add_11_2/U1_5/CO (FADDX1)                    0.34       3.11 f
  add_1_root_add_11_2/U1_6/CO (FADDX1)                    0.34       3.45 f
  add_1_root_add_11_2/U1_7/CO (FADDX1)                    0.34       3.79 f
  add_1_root_add_11_2/U1_8/CO (FADDX1)                    0.34       4.13 f
  add_1_root_add_11_2/U1_9/CO (FADDX1)                    0.34       4.47 f
  add_1_root_add_11_2/U1_10/CO (FADDX1)                   0.34       4.81 f
  add_1_root_add_11_2/U1_11/CO (FADDX1)                   0.34       5.15 f
  add_1_root_add_11_2/U1_12/CO (FADDX1)                   0.34       5.49 f
  add_1_root_add_11_2/U1_13/CO (FADDX1)                   0.34       5.83 f
  add_1_root_add_11_2/U1_14/CO (FADDX1)                   0.34       6.17 f
  add_1_root_add_11_2/U1_15/CO (FADDX1)                   0.34       6.52 f
  add_1_root_add_11_2/U1_16/CO (FADDX1)                   0.34       6.86 f
  add_1_root_add_11_2/U1_17/CO (FADDX1)                   0.34       7.20 f
  add_1_root_add_11_2/U1_18/CO (FADDX1)                   0.34       7.54 f
  add_1_root_add_11_2/U1_19/S (FADDX1)                    0.37       7.91 f
  add_1_root_add_11_2/SUM[19] (plus_adder_DW01_add_0)     0.00       7.91 f
  sum[19] (out)                                           0.22       8.13 f
  data arrival time                                                  8.13
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[18] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  plus_adder         8000                  saed90nm_typ_ht
  plus_adder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  add_1_root_add_11_2/B[0] (plus_adder_DW01_add_0)        0.00       1.00 f
  add_1_root_add_11_2/U1_0/CO (FADDX1)                    0.40       1.40 f
  add_1_root_add_11_2/U1_1/CO (FADDX1)                    0.34       1.75 f
  add_1_root_add_11_2/U1_2/CO (FADDX1)                    0.34       2.09 f
  add_1_root_add_11_2/U1_3/CO (FADDX1)                    0.34       2.43 f
  add_1_root_add_11_2/U1_4/CO (FADDX1)                    0.34       2.77 f
  add_1_root_add_11_2/U1_5/CO (FADDX1)                    0.34       3.11 f
  add_1_root_add_11_2/U1_6/CO (FADDX1)                    0.34       3.45 f
  add_1_root_add_11_2/U1_7/CO (FADDX1)                    0.34       3.79 f
  add_1_root_add_11_2/U1_8/CO (FADDX1)                    0.34       4.13 f
  add_1_root_add_11_2/U1_9/CO (FADDX1)                    0.34       4.47 f
  add_1_root_add_11_2/U1_10/CO (FADDX1)                   0.34       4.81 f
  add_1_root_add_11_2/U1_11/CO (FADDX1)                   0.34       5.15 f
  add_1_root_add_11_2/U1_12/CO (FADDX1)                   0.34       5.49 f
  add_1_root_add_11_2/U1_13/CO (FADDX1)                   0.34       5.83 f
  add_1_root_add_11_2/U1_14/CO (FADDX1)                   0.34       6.17 f
  add_1_root_add_11_2/U1_15/CO (FADDX1)                   0.34       6.52 f
  add_1_root_add_11_2/U1_16/CO (FADDX1)                   0.34       6.86 f
  add_1_root_add_11_2/U1_17/CO (FADDX1)                   0.34       7.20 f
  add_1_root_add_11_2/U1_18/S (FADDX1)                    0.37       7.57 f
  add_1_root_add_11_2/SUM[18] (plus_adder_DW01_add_0)     0.00       7.57 f
  sum[18] (out)                                           0.22       7.79 f
  data arrival time                                                  7.79
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[17] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  plus_adder         8000                  saed90nm_typ_ht
  plus_adder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  add_1_root_add_11_2/B[0] (plus_adder_DW01_add_0)        0.00       1.00 f
  add_1_root_add_11_2/U1_0/CO (FADDX1)                    0.40       1.40 f
  add_1_root_add_11_2/U1_1/CO (FADDX1)                    0.34       1.75 f
  add_1_root_add_11_2/U1_2/CO (FADDX1)                    0.34       2.09 f
  add_1_root_add_11_2/U1_3/CO (FADDX1)                    0.34       2.43 f
  add_1_root_add_11_2/U1_4/CO (FADDX1)                    0.34       2.77 f
  add_1_root_add_11_2/U1_5/CO (FADDX1)                    0.34       3.11 f
  add_1_root_add_11_2/U1_6/CO (FADDX1)                    0.34       3.45 f
  add_1_root_add_11_2/U1_7/CO (FADDX1)                    0.34       3.79 f
  add_1_root_add_11_2/U1_8/CO (FADDX1)                    0.34       4.13 f
  add_1_root_add_11_2/U1_9/CO (FADDX1)                    0.34       4.47 f
  add_1_root_add_11_2/U1_10/CO (FADDX1)                   0.34       4.81 f
  add_1_root_add_11_2/U1_11/CO (FADDX1)                   0.34       5.15 f
  add_1_root_add_11_2/U1_12/CO (FADDX1)                   0.34       5.49 f
  add_1_root_add_11_2/U1_13/CO (FADDX1)                   0.34       5.83 f
  add_1_root_add_11_2/U1_14/CO (FADDX1)                   0.34       6.17 f
  add_1_root_add_11_2/U1_15/CO (FADDX1)                   0.34       6.52 f
  add_1_root_add_11_2/U1_16/CO (FADDX1)                   0.34       6.86 f
  add_1_root_add_11_2/U1_17/S (FADDX1)                    0.37       7.23 f
  add_1_root_add_11_2/SUM[17] (plus_adder_DW01_add_0)     0.00       7.23 f
  sum[17] (out)                                           0.22       7.45 f
  data arrival time                                                  7.45
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[16] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  plus_adder         8000                  saed90nm_typ_ht
  plus_adder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  add_1_root_add_11_2/B[0] (plus_adder_DW01_add_0)        0.00       1.00 f
  add_1_root_add_11_2/U1_0/CO (FADDX1)                    0.40       1.40 f
  add_1_root_add_11_2/U1_1/CO (FADDX1)                    0.34       1.75 f
  add_1_root_add_11_2/U1_2/CO (FADDX1)                    0.34       2.09 f
  add_1_root_add_11_2/U1_3/CO (FADDX1)                    0.34       2.43 f
  add_1_root_add_11_2/U1_4/CO (FADDX1)                    0.34       2.77 f
  add_1_root_add_11_2/U1_5/CO (FADDX1)                    0.34       3.11 f
  add_1_root_add_11_2/U1_6/CO (FADDX1)                    0.34       3.45 f
  add_1_root_add_11_2/U1_7/CO (FADDX1)                    0.34       3.79 f
  add_1_root_add_11_2/U1_8/CO (FADDX1)                    0.34       4.13 f
  add_1_root_add_11_2/U1_9/CO (FADDX1)                    0.34       4.47 f
  add_1_root_add_11_2/U1_10/CO (FADDX1)                   0.34       4.81 f
  add_1_root_add_11_2/U1_11/CO (FADDX1)                   0.34       5.15 f
  add_1_root_add_11_2/U1_12/CO (FADDX1)                   0.34       5.49 f
  add_1_root_add_11_2/U1_13/CO (FADDX1)                   0.34       5.83 f
  add_1_root_add_11_2/U1_14/CO (FADDX1)                   0.34       6.17 f
  add_1_root_add_11_2/U1_15/CO (FADDX1)                   0.34       6.52 f
  add_1_root_add_11_2/U1_16/S (FADDX1)                    0.37       6.89 f
  add_1_root_add_11_2/SUM[16] (plus_adder_DW01_add_0)     0.00       6.89 f
  sum[16] (out)                                           0.22       7.11 f
  data arrival time                                                  7.11
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[15] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  plus_adder         8000                  saed90nm_typ_ht
  plus_adder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  add_1_root_add_11_2/B[0] (plus_adder_DW01_add_0)        0.00       1.00 f
  add_1_root_add_11_2/U1_0/CO (FADDX1)                    0.40       1.40 f
  add_1_root_add_11_2/U1_1/CO (FADDX1)                    0.34       1.75 f
  add_1_root_add_11_2/U1_2/CO (FADDX1)                    0.34       2.09 f
  add_1_root_add_11_2/U1_3/CO (FADDX1)                    0.34       2.43 f
  add_1_root_add_11_2/U1_4/CO (FADDX1)                    0.34       2.77 f
  add_1_root_add_11_2/U1_5/CO (FADDX1)                    0.34       3.11 f
  add_1_root_add_11_2/U1_6/CO (FADDX1)                    0.34       3.45 f
  add_1_root_add_11_2/U1_7/CO (FADDX1)                    0.34       3.79 f
  add_1_root_add_11_2/U1_8/CO (FADDX1)                    0.34       4.13 f
  add_1_root_add_11_2/U1_9/CO (FADDX1)                    0.34       4.47 f
  add_1_root_add_11_2/U1_10/CO (FADDX1)                   0.34       4.81 f
  add_1_root_add_11_2/U1_11/CO (FADDX1)                   0.34       5.15 f
  add_1_root_add_11_2/U1_12/CO (FADDX1)                   0.34       5.49 f
  add_1_root_add_11_2/U1_13/CO (FADDX1)                   0.34       5.83 f
  add_1_root_add_11_2/U1_14/CO (FADDX1)                   0.34       6.17 f
  add_1_root_add_11_2/U1_15/S (FADDX1)                    0.37       6.55 f
  add_1_root_add_11_2/SUM[15] (plus_adder_DW01_add_0)     0.00       6.55 f
  sum[15] (out)                                           0.22       6.77 f
  data arrival time                                                  6.77
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[14] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  plus_adder         8000                  saed90nm_typ_ht
  plus_adder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  add_1_root_add_11_2/B[0] (plus_adder_DW01_add_0)        0.00       1.00 f
  add_1_root_add_11_2/U1_0/CO (FADDX1)                    0.40       1.40 f
  add_1_root_add_11_2/U1_1/CO (FADDX1)                    0.34       1.75 f
  add_1_root_add_11_2/U1_2/CO (FADDX1)                    0.34       2.09 f
  add_1_root_add_11_2/U1_3/CO (FADDX1)                    0.34       2.43 f
  add_1_root_add_11_2/U1_4/CO (FADDX1)                    0.34       2.77 f
  add_1_root_add_11_2/U1_5/CO (FADDX1)                    0.34       3.11 f
  add_1_root_add_11_2/U1_6/CO (FADDX1)                    0.34       3.45 f
  add_1_root_add_11_2/U1_7/CO (FADDX1)                    0.34       3.79 f
  add_1_root_add_11_2/U1_8/CO (FADDX1)                    0.34       4.13 f
  add_1_root_add_11_2/U1_9/CO (FADDX1)                    0.34       4.47 f
  add_1_root_add_11_2/U1_10/CO (FADDX1)                   0.34       4.81 f
  add_1_root_add_11_2/U1_11/CO (FADDX1)                   0.34       5.15 f
  add_1_root_add_11_2/U1_12/CO (FADDX1)                   0.34       5.49 f
  add_1_root_add_11_2/U1_13/CO (FADDX1)                   0.34       5.83 f
  add_1_root_add_11_2/U1_14/S (FADDX1)                    0.37       6.21 f
  add_1_root_add_11_2/SUM[14] (plus_adder_DW01_add_0)     0.00       6.21 f
  sum[14] (out)                                           0.22       6.43 f
  data arrival time                                                  6.43
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[13] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  plus_adder         8000                  saed90nm_typ_ht
  plus_adder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  add_1_root_add_11_2/B[0] (plus_adder_DW01_add_0)        0.00       1.00 f
  add_1_root_add_11_2/U1_0/CO (FADDX1)                    0.40       1.40 f
  add_1_root_add_11_2/U1_1/CO (FADDX1)                    0.34       1.75 f
  add_1_root_add_11_2/U1_2/CO (FADDX1)                    0.34       2.09 f
  add_1_root_add_11_2/U1_3/CO (FADDX1)                    0.34       2.43 f
  add_1_root_add_11_2/U1_4/CO (FADDX1)                    0.34       2.77 f
  add_1_root_add_11_2/U1_5/CO (FADDX1)                    0.34       3.11 f
  add_1_root_add_11_2/U1_6/CO (FADDX1)                    0.34       3.45 f
  add_1_root_add_11_2/U1_7/CO (FADDX1)                    0.34       3.79 f
  add_1_root_add_11_2/U1_8/CO (FADDX1)                    0.34       4.13 f
  add_1_root_add_11_2/U1_9/CO (FADDX1)                    0.34       4.47 f
  add_1_root_add_11_2/U1_10/CO (FADDX1)                   0.34       4.81 f
  add_1_root_add_11_2/U1_11/CO (FADDX1)                   0.34       5.15 f
  add_1_root_add_11_2/U1_12/CO (FADDX1)                   0.34       5.49 f
  add_1_root_add_11_2/U1_13/S (FADDX1)                    0.37       5.87 f
  add_1_root_add_11_2/SUM[13] (plus_adder_DW01_add_0)     0.00       5.87 f
  sum[13] (out)                                           0.22       6.09 f
  data arrival time                                                  6.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[12] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  plus_adder         8000                  saed90nm_typ_ht
  plus_adder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  add_1_root_add_11_2/B[0] (plus_adder_DW01_add_0)        0.00       1.00 f
  add_1_root_add_11_2/U1_0/CO (FADDX1)                    0.40       1.40 f
  add_1_root_add_11_2/U1_1/CO (FADDX1)                    0.34       1.75 f
  add_1_root_add_11_2/U1_2/CO (FADDX1)                    0.34       2.09 f
  add_1_root_add_11_2/U1_3/CO (FADDX1)                    0.34       2.43 f
  add_1_root_add_11_2/U1_4/CO (FADDX1)                    0.34       2.77 f
  add_1_root_add_11_2/U1_5/CO (FADDX1)                    0.34       3.11 f
  add_1_root_add_11_2/U1_6/CO (FADDX1)                    0.34       3.45 f
  add_1_root_add_11_2/U1_7/CO (FADDX1)                    0.34       3.79 f
  add_1_root_add_11_2/U1_8/CO (FADDX1)                    0.34       4.13 f
  add_1_root_add_11_2/U1_9/CO (FADDX1)                    0.34       4.47 f
  add_1_root_add_11_2/U1_10/CO (FADDX1)                   0.34       4.81 f
  add_1_root_add_11_2/U1_11/CO (FADDX1)                   0.34       5.15 f
  add_1_root_add_11_2/U1_12/S (FADDX1)                    0.37       5.53 f
  add_1_root_add_11_2/SUM[12] (plus_adder_DW01_add_0)     0.00       5.53 f
  sum[12] (out)                                           0.22       5.75 f
  data arrival time                                                  5.75
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[11] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  plus_adder         8000                  saed90nm_typ_ht
  plus_adder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  add_1_root_add_11_2/B[0] (plus_adder_DW01_add_0)        0.00       1.00 f
  add_1_root_add_11_2/U1_0/CO (FADDX1)                    0.40       1.40 f
  add_1_root_add_11_2/U1_1/CO (FADDX1)                    0.34       1.75 f
  add_1_root_add_11_2/U1_2/CO (FADDX1)                    0.34       2.09 f
  add_1_root_add_11_2/U1_3/CO (FADDX1)                    0.34       2.43 f
  add_1_root_add_11_2/U1_4/CO (FADDX1)                    0.34       2.77 f
  add_1_root_add_11_2/U1_5/CO (FADDX1)                    0.34       3.11 f
  add_1_root_add_11_2/U1_6/CO (FADDX1)                    0.34       3.45 f
  add_1_root_add_11_2/U1_7/CO (FADDX1)                    0.34       3.79 f
  add_1_root_add_11_2/U1_8/CO (FADDX1)                    0.34       4.13 f
  add_1_root_add_11_2/U1_9/CO (FADDX1)                    0.34       4.47 f
  add_1_root_add_11_2/U1_10/CO (FADDX1)                   0.34       4.81 f
  add_1_root_add_11_2/U1_11/S (FADDX1)                    0.37       5.19 f
  add_1_root_add_11_2/SUM[11] (plus_adder_DW01_add_0)     0.00       5.19 f
  sum[11] (out)                                           0.22       5.40 f
  data arrival time                                                  5.40
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[10] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  plus_adder         8000                  saed90nm_typ_ht
  plus_adder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  add_1_root_add_11_2/B[0] (plus_adder_DW01_add_0)        0.00       1.00 f
  add_1_root_add_11_2/U1_0/CO (FADDX1)                    0.40       1.40 f
  add_1_root_add_11_2/U1_1/CO (FADDX1)                    0.34       1.75 f
  add_1_root_add_11_2/U1_2/CO (FADDX1)                    0.34       2.09 f
  add_1_root_add_11_2/U1_3/CO (FADDX1)                    0.34       2.43 f
  add_1_root_add_11_2/U1_4/CO (FADDX1)                    0.34       2.77 f
  add_1_root_add_11_2/U1_5/CO (FADDX1)                    0.34       3.11 f
  add_1_root_add_11_2/U1_6/CO (FADDX1)                    0.34       3.45 f
  add_1_root_add_11_2/U1_7/CO (FADDX1)                    0.34       3.79 f
  add_1_root_add_11_2/U1_8/CO (FADDX1)                    0.34       4.13 f
  add_1_root_add_11_2/U1_9/CO (FADDX1)                    0.34       4.47 f
  add_1_root_add_11_2/U1_10/S (FADDX1)                    0.37       4.84 f
  add_1_root_add_11_2/SUM[10] (plus_adder_DW01_add_0)     0.00       4.84 f
  sum[10] (out)                                           0.22       5.06 f
  data arrival time                                                  5.06
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[9] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  plus_adder         8000                  saed90nm_typ_ht
  plus_adder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  add_1_root_add_11_2/B[0] (plus_adder_DW01_add_0)        0.00       1.00 f
  add_1_root_add_11_2/U1_0/CO (FADDX1)                    0.40       1.40 f
  add_1_root_add_11_2/U1_1/CO (FADDX1)                    0.34       1.75 f
  add_1_root_add_11_2/U1_2/CO (FADDX1)                    0.34       2.09 f
  add_1_root_add_11_2/U1_3/CO (FADDX1)                    0.34       2.43 f
  add_1_root_add_11_2/U1_4/CO (FADDX1)                    0.34       2.77 f
  add_1_root_add_11_2/U1_5/CO (FADDX1)                    0.34       3.11 f
  add_1_root_add_11_2/U1_6/CO (FADDX1)                    0.34       3.45 f
  add_1_root_add_11_2/U1_7/CO (FADDX1)                    0.34       3.79 f
  add_1_root_add_11_2/U1_8/CO (FADDX1)                    0.34       4.13 f
  add_1_root_add_11_2/U1_9/S (FADDX1)                     0.37       4.50 f
  add_1_root_add_11_2/SUM[9] (plus_adder_DW01_add_0)      0.00       4.50 f
  sum[9] (out)                                            0.22       4.72 f
  data arrival time                                                  4.72
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[8] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  plus_adder         8000                  saed90nm_typ_ht
  plus_adder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  add_1_root_add_11_2/B[0] (plus_adder_DW01_add_0)        0.00       1.00 f
  add_1_root_add_11_2/U1_0/CO (FADDX1)                    0.40       1.40 f
  add_1_root_add_11_2/U1_1/CO (FADDX1)                    0.34       1.75 f
  add_1_root_add_11_2/U1_2/CO (FADDX1)                    0.34       2.09 f
  add_1_root_add_11_2/U1_3/CO (FADDX1)                    0.34       2.43 f
  add_1_root_add_11_2/U1_4/CO (FADDX1)                    0.34       2.77 f
  add_1_root_add_11_2/U1_5/CO (FADDX1)                    0.34       3.11 f
  add_1_root_add_11_2/U1_6/CO (FADDX1)                    0.34       3.45 f
  add_1_root_add_11_2/U1_7/CO (FADDX1)                    0.34       3.79 f
  add_1_root_add_11_2/U1_8/S (FADDX1)                     0.37       4.16 f
  add_1_root_add_11_2/SUM[8] (plus_adder_DW01_add_0)      0.00       4.16 f
  sum[8] (out)                                            0.22       4.38 f
  data arrival time                                                  4.38
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[7] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  plus_adder         8000                  saed90nm_typ_ht
  plus_adder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  add_1_root_add_11_2/B[0] (plus_adder_DW01_add_0)        0.00       1.00 f
  add_1_root_add_11_2/U1_0/CO (FADDX1)                    0.40       1.40 f
  add_1_root_add_11_2/U1_1/CO (FADDX1)                    0.34       1.75 f
  add_1_root_add_11_2/U1_2/CO (FADDX1)                    0.34       2.09 f
  add_1_root_add_11_2/U1_3/CO (FADDX1)                    0.34       2.43 f
  add_1_root_add_11_2/U1_4/CO (FADDX1)                    0.34       2.77 f
  add_1_root_add_11_2/U1_5/CO (FADDX1)                    0.34       3.11 f
  add_1_root_add_11_2/U1_6/CO (FADDX1)                    0.34       3.45 f
  add_1_root_add_11_2/U1_7/S (FADDX1)                     0.37       3.82 f
  add_1_root_add_11_2/SUM[7] (plus_adder_DW01_add_0)      0.00       3.82 f
  sum[7] (out)                                            0.22       4.04 f
  data arrival time                                                  4.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[6] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  plus_adder         8000                  saed90nm_typ_ht
  plus_adder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  add_1_root_add_11_2/B[0] (plus_adder_DW01_add_0)        0.00       1.00 f
  add_1_root_add_11_2/U1_0/CO (FADDX1)                    0.40       1.40 f
  add_1_root_add_11_2/U1_1/CO (FADDX1)                    0.34       1.75 f
  add_1_root_add_11_2/U1_2/CO (FADDX1)                    0.34       2.09 f
  add_1_root_add_11_2/U1_3/CO (FADDX1)                    0.34       2.43 f
  add_1_root_add_11_2/U1_4/CO (FADDX1)                    0.34       2.77 f
  add_1_root_add_11_2/U1_5/CO (FADDX1)                    0.34       3.11 f
  add_1_root_add_11_2/U1_6/S (FADDX1)                     0.37       3.48 f
  add_1_root_add_11_2/SUM[6] (plus_adder_DW01_add_0)      0.00       3.48 f
  sum[6] (out)                                            0.22       3.70 f
  data arrival time                                                  3.70
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[5] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  plus_adder         8000                  saed90nm_typ_ht
  plus_adder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  add_1_root_add_11_2/B[0] (plus_adder_DW01_add_0)        0.00       1.00 f
  add_1_root_add_11_2/U1_0/CO (FADDX1)                    0.40       1.40 f
  add_1_root_add_11_2/U1_1/CO (FADDX1)                    0.34       1.75 f
  add_1_root_add_11_2/U1_2/CO (FADDX1)                    0.34       2.09 f
  add_1_root_add_11_2/U1_3/CO (FADDX1)                    0.34       2.43 f
  add_1_root_add_11_2/U1_4/CO (FADDX1)                    0.34       2.77 f
  add_1_root_add_11_2/U1_5/S (FADDX1)                     0.37       3.14 f
  add_1_root_add_11_2/SUM[5] (plus_adder_DW01_add_0)      0.00       3.14 f
  sum[5] (out)                                            0.22       3.36 f
  data arrival time                                                  3.36
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[4] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  plus_adder         8000                  saed90nm_typ_ht
  plus_adder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  add_1_root_add_11_2/B[0] (plus_adder_DW01_add_0)        0.00       1.00 f
  add_1_root_add_11_2/U1_0/CO (FADDX1)                    0.40       1.40 f
  add_1_root_add_11_2/U1_1/CO (FADDX1)                    0.34       1.75 f
  add_1_root_add_11_2/U1_2/CO (FADDX1)                    0.34       2.09 f
  add_1_root_add_11_2/U1_3/CO (FADDX1)                    0.34       2.43 f
  add_1_root_add_11_2/U1_4/S (FADDX1)                     0.37       2.80 f
  add_1_root_add_11_2/SUM[4] (plus_adder_DW01_add_0)      0.00       2.80 f
  sum[4] (out)                                            0.22       3.02 f
  data arrival time                                                  3.02
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[3] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  plus_adder         8000                  saed90nm_typ_ht
  plus_adder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  add_1_root_add_11_2/B[0] (plus_adder_DW01_add_0)        0.00       1.00 f
  add_1_root_add_11_2/U1_0/CO (FADDX1)                    0.40       1.40 f
  add_1_root_add_11_2/U1_1/CO (FADDX1)                    0.34       1.75 f
  add_1_root_add_11_2/U1_2/CO (FADDX1)                    0.34       2.09 f
  add_1_root_add_11_2/U1_3/S (FADDX1)                     0.37       2.46 f
  add_1_root_add_11_2/SUM[3] (plus_adder_DW01_add_0)      0.00       2.46 f
  sum[3] (out)                                            0.22       2.68 f
  data arrival time                                                  2.68
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[2] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  plus_adder         8000                  saed90nm_typ_ht
  plus_adder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  add_1_root_add_11_2/B[0] (plus_adder_DW01_add_0)        0.00       1.00 f
  add_1_root_add_11_2/U1_0/CO (FADDX1)                    0.40       1.40 f
  add_1_root_add_11_2/U1_1/CO (FADDX1)                    0.34       1.75 f
  add_1_root_add_11_2/U1_2/S (FADDX1)                     0.37       2.12 f
  add_1_root_add_11_2/SUM[2] (plus_adder_DW01_add_0)      0.00       2.12 f
  sum[2] (out)                                            0.22       2.34 f
  data arrival time                                                  2.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[1] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  plus_adder         8000                  saed90nm_typ_ht
  plus_adder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  add_1_root_add_11_2/B[0] (plus_adder_DW01_add_0)        0.00       1.00 f
  add_1_root_add_11_2/U1_0/CO (FADDX1)                    0.40       1.40 f
  add_1_root_add_11_2/U1_1/S (FADDX1)                     0.37       1.78 f
  add_1_root_add_11_2/SUM[1] (plus_adder_DW01_add_0)      0.00       1.78 f
  sum[1] (out)                                            0.22       2.00 f
  data arrival time                                                  2.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[0] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  plus_adder         8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 r
  b[0] (in)                                               0.00       1.00 r
  add_1_root_add_11_2/B[0] (plus_adder_DW01_add_0)        0.00       1.00 r
  add_1_root_add_11_2/U1_0/S (FADDX1)                     0.47       1.47 f
  add_1_root_add_11_2/SUM[0] (plus_adder_DW01_add_0)      0.00       1.47 f
  sum[0] (out)                                            0.22       1.69 f
  data arrival time                                                  1.69
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
