

================================================================
== Vitis HLS Report for 'viterbi'
================================================================
* Date:           Sat Apr  5 07:04:47 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.618 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   303421|   303421|  1.517 ms|  1.517 ms|  303422|  303422|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                                     |                                          |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |                       Instance                      |                  Module                  |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_viterbi_Pipeline_L_init_fu_91                    |viterbi_Pipeline_L_init                   |       72|       72|   0.360 us|   0.360 us|      72|      72|       no|
        |grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102  |viterbi_Pipeline_L_timestep_L_curr_state  |   284781|   284781|   1.424 ms|   1.424 ms|  284781|  284781|       no|
        |grp_viterbi_Pipeline_L_end_fu_113                    |viterbi_Pipeline_L_end                    |       68|       68|   0.340 us|   0.340 us|      68|      68|       no|
        |grp_viterbi_Pipeline_L_backtrack_fu_120              |viterbi_Pipeline_L_backtrack              |    18489|    18489|  92.445 us|  92.445 us|   18489|   18489|       no|
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    15|    25936|    30302|    -|
|Memory               |       58|     -|        0|       20|    0|
|Multiplexer          |        -|     -|        -|      551|    -|
|Register             |        -|     -|       88|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       58|    15|    26024|    30873|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        4|    ~0|        2|        7|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        1|    ~0|       ~0|        2|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+------------------------------------------+---------+----+-------+-------+-----+
    |                       Instance                      |                  Module                  | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-----------------------------------------------------+------------------------------------------+---------+----+-------+-------+-----+
    |dadd_64ns_64ns_64_5_full_dsp_1_U30                   |dadd_64ns_64ns_64_5_full_dsp_1            |        0|   3|    457|    698|    0|
    |dadd_64ns_64ns_64_5_full_dsp_1_U31                   |dadd_64ns_64ns_64_5_full_dsp_1            |        0|   3|    457|    698|    0|
    |dcmp_64ns_64ns_1_2_no_dsp_1_U32                      |dcmp_64ns_64ns_1_2_no_dsp_1               |        0|   0|      0|      0|    0|
    |grp_viterbi_Pipeline_L_backtrack_fu_120              |viterbi_Pipeline_L_backtrack              |        0|   0|   8493|  13021|    0|
    |grp_viterbi_Pipeline_L_end_fu_113                    |viterbi_Pipeline_L_end                    |        0|   0|    433|    324|    0|
    |grp_viterbi_Pipeline_L_init_fu_91                    |viterbi_Pipeline_L_init                   |        0|   0|    228|    114|    0|
    |grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102  |viterbi_Pipeline_L_timestep_L_curr_state  |        0|   9|  15868|  15447|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                |                                          |        0|  15|  25936|  30302|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |llike_U  |llike_RAM_1WNR_AUTO_1R1W  |       58|  0|  20|    0|  8960|   64|     1|       573440|
    +---------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                          |       58|  0|  20|    0|  8960|   64|     1|       573440|
    +---------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  65|         13|    1|         13|
    |emission_address0    |  14|          3|   12|         36|
    |emission_ce0         |  14|          3|    1|          3|
    |grp_fu_159_ce        |  20|          4|    1|          4|
    |grp_fu_159_p0        |  20|          4|   64|        256|
    |grp_fu_159_p1        |  20|          4|   64|        256|
    |grp_fu_163_ce        |  14|          3|    1|          3|
    |grp_fu_163_p0        |  14|          3|   64|        192|
    |grp_fu_163_p1        |  14|          3|   64|        192|
    |grp_fu_167_ce        |  20|          4|    1|          4|
    |grp_fu_167_opcode    |  20|          4|    5|         20|
    |grp_fu_167_p0        |  20|          4|   64|        256|
    |grp_fu_167_p1        |  20|          4|   64|        256|
    |llike_address0       |  31|          6|   14|         84|
    |llike_address1       |  14|          3|   14|         42|
    |llike_ce0            |  31|          6|    1|          6|
    |llike_ce1            |  14|          3|    1|          3|
    |llike_ce2            |   9|          2|    1|          2|
    |llike_d0             |  14|          3|   64|        192|
    |llike_we0            |  14|          3|    1|          3|
    |obs_address0         |  14|          3|    8|         24|
    |obs_ce0              |  14|          3|    1|          3|
    |path_address0        |  14|          3|    8|         24|
    |path_ce0             |  14|          3|    1|          3|
    |path_ce1             |   9|          2|    1|          2|
    |path_d0              |  14|          3|    8|         24|
    |path_we0             |  14|          3|    1|          3|
    |transition_address0  |  14|          3|   12|         36|
    |transition_address1  |  14|          3|   12|         36|
    |transition_ce0       |  14|          3|    1|          3|
    |transition_ce1       |  14|          3|    1|          3|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 551|        114|  556|       1984|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                               | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                         |  12|   0|   12|          0|
    |grp_viterbi_Pipeline_L_backtrack_fu_120_ap_start_reg              |   1|   0|    1|          0|
    |grp_viterbi_Pipeline_L_end_fu_113_ap_start_reg                    |   1|   0|    1|          0|
    |grp_viterbi_Pipeline_L_init_fu_91_ap_start_reg                    |   1|   0|    1|          0|
    |grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_ap_start_reg  |   1|   0|    1|          0|
    |min_p_reg_154                                                     |  64|   0|   64|          0|
    |obs_load_reg_144                                                  |   8|   0|    8|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                             |  88|   0|   88|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|       viterbi|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|       viterbi|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|       viterbi|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|       viterbi|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|       viterbi|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|       viterbi|  return value|
|ap_return            |  out|   32|  ap_ctrl_hs|       viterbi|  return value|
|obs_address0         |  out|    8|   ap_memory|           obs|         array|
|obs_ce0              |  out|    1|   ap_memory|           obs|         array|
|obs_q0               |   in|    8|   ap_memory|           obs|         array|
|init_address0        |  out|    6|   ap_memory|          init|         array|
|init_ce0             |  out|    1|   ap_memory|          init|         array|
|init_q0              |   in|   64|   ap_memory|          init|         array|
|transition_address0  |  out|   12|   ap_memory|    transition|         array|
|transition_ce0       |  out|    1|   ap_memory|    transition|         array|
|transition_q0        |   in|   64|   ap_memory|    transition|         array|
|transition_address1  |  out|   12|   ap_memory|    transition|         array|
|transition_ce1       |  out|    1|   ap_memory|    transition|         array|
|transition_q1        |   in|   64|   ap_memory|    transition|         array|
|emission_address0    |  out|   12|   ap_memory|      emission|         array|
|emission_ce0         |  out|    1|   ap_memory|      emission|         array|
|emission_q0          |   in|   64|   ap_memory|      emission|         array|
|path_address0        |  out|    8|   ap_memory|          path|         array|
|path_ce0             |  out|    1|   ap_memory|          path|         array|
|path_we0             |  out|    1|   ap_memory|          path|         array|
|path_d0              |  out|    8|   ap_memory|          path|         array|
|path_address1        |  out|    8|   ap_memory|          path|         array|
|path_ce1             |  out|    1|   ap_memory|          path|         array|
|path_q1              |   in|    8|   ap_memory|          path|         array|
+---------------------+-----+-----+------------+--------------+--------------+

