# Week1_VSD_Tapeout


## ğŸ¯ Learning Goals

- Understand **RTL coding styles** and testbench basics  
- Run **simulation** using Icarus Verilog + GTKWave  
- Perform **logic synthesis** with Yosys  
- Explore the role of **timing libraries (.lib)** in mapping RTL to gates  
- Generate **netlists** and prepare designs for later flow stages  

---

## ğŸ“‚ Repository Structure

Each day is organized into its own folder:

- [Day 1 â€“ Introduction to Verilog RTL design and Synthesis](Day1/README.md)  
- [Day 2 â€“ .lib Files, Hierarchical vs Flat Synthesis and Flop coding styles](Day2/README.md)  
- [Day 3 â€“ Optimization in Combinational & Sequential Logic](Day_3/README.md)  
- [Day 4 â€“ Gate-Level Simulation & Coding Styles](Day_4/README.md)  
- [Day 5 â€“ Constraint-Driven Synthesis & Final Wrap-Up](Day_5/README.md)  

Each **day folder** contains:
- `README.md` â†’ Concepts + lab steps  
- `images/` â†’ Diagrams, screenshots  
- `src/` â†’ Verilog codes, scripts  

---

## âš™ï¸ Tools Used

- **Icarus Verilog (iverilog)** â†’ RTL simulation  
- **GTKWave** â†’ Waveform viewer  
- **Yosys** â†’ Logic synthesis  
- **Sky130 PDK** â†’ Open-source standard cell library  

---

## ğŸ™Œ Acknowledgements  

- [Kunal Ghosh](https://github.com/kunalg123) â€“ VSD SoC Program  
- Open-source contributors of **Yosys**, **GTKWave**, and **Sky130 PDK**  
