#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Mar  4 01:23:08 2018
# Process ID: 8620
# Current directory: C:/Users/uditc/lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent692 C:\Users\uditc\lab4\lab4.xpr
# Log file: C:/Users/uditc/lab4/vivado.log
# Journal file: C:/Users/uditc/lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/uditc/lab4/lab4.xpr
update_compile_order -fileset sources_1
close [ open C:/Users/uditc/lab4/lab4.srcs/sources_1/new/adder.v w ]
add_files C:/Users/uditc/lab4/lab4.srcs/sources_1/new/adder.v
update_compile_order -fileset sources_1
file mkdir C:/Users/uditc/lab4/lab4.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/uditc/lab4/lab4.srcs/sim_1/new/tb_adder.v w ]
add_files -fileset sim_1 C:/Users/uditc/lab4/lab4.srcs/sim_1/new/tb_adder.v
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/uditc/lab4/lab4.srcs/sim_1/new/tb_cla_adder.v w ]
add_files -fileset sim_1 C:/Users/uditc/lab4/lab4.srcs/sim_1/new/tb_cla_adder.v
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source cla_adder.tcl
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
source tb_cla_adder.tcl
close_sim
launch_simulation
source tb_cla_adder.tcl
close_sim
launch_simulation
source tb_cla_adder.tcl
close_sim
launch_simulation
launch_simulation
source tb_cla_adder.tcl
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
launch_simulation
source tb_cla_adder.tcl
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source tb_cla_adder.tcl
run all
run all
file mkdir C:/Users/uditc/lab4/lab4.srcs/constrs_1
file mkdir C:/Users/uditc/lab4/lab4.srcs/constrs_1/new
close [ open C:/Users/uditc/lab4/lab4.srcs/constrs_1/new/cla_constraints.xdc w ]
add_files -fileset constrs_1 C:/Users/uditc/lab4/lab4.srcs/constrs_1/new/cla_constraints.xdc
reorder_files -fileset constrs_1 -after C:/Users/uditc/lab4/lab4.srcs/constrs_1/new/cla_constraints.xdc C:/Users/uditc/lab4/lab4.srcs/constrs_1/new/cla_constraints.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
close [ open C:/Users/uditc/lab4/lab4.srcs/sources_1/new/top_module.v w ]
add_files C:/Users/uditc/lab4/lab4.srcs/sources_1/new/top_module.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
close_design
export_ip_user_files -of_objects  [get_files C:/Users/uditc/lab4/lab4.srcs/sources_1/new/top_module.v] -no_script -reset -force -quiet
remove_files  C:/Users/uditc/lab4/lab4.srcs/sources_1/new/top_module.v
file delete -force C:/Users/uditc/lab4/lab4.srcs/sources_1/new/top_module.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reorder_files -fileset constrs_1 -after C:/Users/uditc/lab4/lab4.srcs/constrs_1/new/cla_constraints.xdc C:/Users/uditc/lab4/lab4.srcs/constrs_1/new/cla_constraints.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
close [ open C:/Users/uditc/lab4/lab4.srcs/sources_1/new/top_level_module.v w ]
add_files C:/Users/uditc/lab4/lab4.srcs/sources_1/new/top_level_module.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_level_module [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/uditc/lab4/lab4.srcs/sources_1/new/clk_gen.v w ]
add_files C:/Users/uditc/lab4/lab4.srcs/sources_1/new/clk_gen.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/uditc/lab4/lab4.srcs/sources_1/new/bcd_to_7seg.v w ]
add_files C:/Users/uditc/lab4/lab4.srcs/sources_1/new/bcd_to_7seg.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/uditc/lab4/lab4.srcs/sources_1/new/led_mux.v w ]
add_files C:/Users/uditc/lab4/lab4.srcs/sources_1/new/led_mux.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_level_module [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/uditc/lab4/lab4.runs/impl_1/top_level_module.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/uditc/lab4/lab4.runs/impl_1/top_level_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/uditc/lab4/lab4.runs/impl_1/top_level_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/uditc/lab4/lab4.runs/impl_1/top_level_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/uditc/lab4/lab4.runs/impl_1/top_level_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/uditc/lab4/lab4.runs/impl_1/top_level_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/uditc/lab4/lab4.runs/impl_1/top_level_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/uditc/lab4/lab4.runs/impl_1/top_level_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_sim
close_sim
