INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/fifo_generator_rx_inst/sim/fifo_generator_rx_inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_rx_inst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/dbg_ila/sim/dbg_ila.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbg_ila
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/vio_0/sim/vio_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vio_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/imports/new/srio_response.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srio_response
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_srio_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srio_gen2_0_srio_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_srio_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srio_gen2_0_srio_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/cfg_fabric_srio_gen2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfg_fabric_srio_gen2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_k7_v7_gtxe2_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srio_gen2_0_k7_v7_gtxe2_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_gtx_GT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srio_gen2_0_GT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_gtxe2_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srio_gen2_0_init
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_gtx_multi_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srio_gen2_0_multi_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_gtxe2_rx_startup_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srio_gen2_0_RX_STARTUP_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_gtxe2_sync_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srio_gen2_0_sync_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_gtxe2_tx_startup_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srio_gen2_0_TX_STARTUP_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gt_wrapper_srio_gen2_0_k7_1x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srio_gt_wrapper_srio_gen2_0_k7_1x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srio_gen2_0_support
INFO: [VRFC 10-2458] undeclared symbol gt0_qpll_lock_out, assumed default net type wire [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_support.v:367]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srio_gen2_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srio_gen2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/new/srio_example_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srio_example_test
INFO: [VRFC 10-2458] undeclared symbol gt_clk, assumed default net type wire [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/new/srio_example_test.v:235]
INFO: [VRFC 10-2458] undeclared symbol drpclk, assumed default net type wire [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/new/srio_example_test.v:237]
INFO: [VRFC 10-2458] undeclared symbol refclk, assumed default net type wire [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/new/srio_example_test.v:238]
INFO: [VRFC 10-2458] undeclared symbol buf_rst, assumed default net type wire [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/new/srio_example_test.v:243]
INFO: [VRFC 10-2458] undeclared symbol cfg_rst, assumed default net type wire [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/new/srio_example_test.v:244]
INFO: [VRFC 10-2458] undeclared symbol gt_pcs_rst, assumed default net type wire [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/new/srio_example_test.v:245]
INFO: [VRFC 10-2458] undeclared symbol gt0_qpll_clk_out, assumed default net type wire [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/new/srio_example_test.v:247]
INFO: [VRFC 10-2458] undeclared symbol gt0_qpll_out_refclk_out, assumed default net type wire [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/new/srio_example_test.v:248]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/srio_test/srio_test/srio_test.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
