\hypertarget{fam17h__zen1_8hh_source}{}\doxysection{fam17h\+\_\+zen1.\+hh}
\label{fam17h__zen1_8hh_source}\index{fam17h\_zen1.hh@{fam17h\_zen1.hh}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001 \textcolor{preprocessor}{\#pragma once}}
\DoxyCodeLine{00002 \textcolor{preprocessor}{\#include <cstdint>}}
\DoxyCodeLine{00003 \textcolor{keyword}{namespace }optkit::amd64::fam17h\_zen1\{}
\DoxyCodeLine{00004     \textcolor{keyword}{enum} fam17h\_zen1 : uint64\_t \{}
\DoxyCodeLine{00005         L1\_ITLB\_MISS\_L2\_ITLB\_HIT = 0x84, \textcolor{comment}{// The number of instruction fetches that miss in the L1 ITLB but hit in the L2 ITLB.}}
\DoxyCodeLine{00006         L1\_ITLB\_MISS\_L2\_ITLB\_MISS = 0x85, \textcolor{comment}{// The number of instruction fetches that miss in both the L1 and L2 TLBs.}}
\DoxyCodeLine{00007         L1\_ITLB\_MISS\_L2\_ITLB\_MISS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_L1\_ITLB\_MISS\_L2\_ITLB\_MISS\_\_IF1G = 0x4, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00008         L1\_ITLB\_MISS\_L2\_ITLB\_MISS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_L1\_ITLB\_MISS\_L2\_ITLB\_MISS\_\_IF2M = 0x2, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00009         L1\_ITLB\_MISS\_L2\_ITLB\_MISS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_L1\_ITLB\_MISS\_L2\_ITLB\_MISS\_\_IF4K = 0x1, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00010         PIPELINE\_RESTART\_DUE\_TO\_INSTRUCTION\_STREAM\_PROBE = 0x86, \textcolor{comment}{// The number of pipeline restarts caused by invalidating probes that hit on the instruction stream currently being executed. This would happen if the active instruction stream was being modified by another processor in an MP system -\/ typically a highly unlikely event.}}
\DoxyCodeLine{00011         ITLB\_RELOADS = 0x99, \textcolor{comment}{// The number of ITLB reload requests.}}
\DoxyCodeLine{00012         DIV\_CYCLES\_BUSY\_COUNT = 0xd3, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00013         DIV\_OP\_COUNT = 0xd4, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00014         RETIRED\_BRANCH\_INSTRUCTIONS = 0xc2, \textcolor{comment}{// The number of branch instructions retired. This includes all types of architectural control flow changes}}
\DoxyCodeLine{00015         RETIRED\_FAR\_CONTROL\_TRANSFERS = 0xc6, \textcolor{comment}{// The number of far control transfers retired including far call/jump/return}}
\DoxyCodeLine{00016         RETIRED\_INDIRECT\_BRANCH\_INSTRUCTIONS\_MISPREDICTED = 0xca, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00017         RETIRED\_BRANCH\_INSTRUCTIONS\_MISPREDICTED = 0xc3, \textcolor{comment}{// The number of branch instructions retired}}
\DoxyCodeLine{00018         RETIRED\_BRANCH\_RESYNCS = 0xc7, \textcolor{comment}{// The number of resync branches. These reflect pipeline restarts due to certain microcode assists and events such as writes to the active instruction stream}}
\DoxyCodeLine{00019         RETIRED\_TAKEN\_BRANCH\_INSTRUCTIONS = 0xc4, \textcolor{comment}{// The number of taken branches that were retired. This includes all types of architectural control flow changes}}
\DoxyCodeLine{00020         RETIRED\_TAKEN\_BRANCH\_INSTRUCTIONS\_MISPREDICTED = 0xc5, \textcolor{comment}{// The number of retired taken branch instructions that were mispredicted.}}
\DoxyCodeLine{00021         RETIRED\_CONDITIONAL\_BRANCH\_INSTRUCTIONS = 0xd1, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00022         RETIRED\_CONDITIONAL\_BRANCH\_INSTRUCTIONS\_MISPREDICTED = 0xd2, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00023         RETIRED\_UOPS = 0xc1, \textcolor{comment}{// The number of uops retired. This includes all processor activity (instructions}}
\DoxyCodeLine{00024         RETIRED\_FUSED\_BRANCH\_INSTRUCTIONS = 0x1d0, \textcolor{comment}{// The number of fused retired branch instructions retired per cycle. The number of events logged per cycle can vary from 0 to 3.}}
\DoxyCodeLine{00025         RETIRED\_INSTRUCTIONS = 0xc0, \textcolor{comment}{// Instructions Retired.}}
\DoxyCodeLine{00026         RETIRED\_MMX\_FP\_INSTRUCTIONS = 0xcb, \textcolor{comment}{// The number of MMX}}
\DoxyCodeLine{00027         RETIRED\_MMX\_FP\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_RETIRED\_MMX\_FP\_INSTRUCTIONS\_\_SSE\_INSTR = 0x4, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00028         RETIRED\_MMX\_FP\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_RETIRED\_MMX\_FP\_INSTRUCTIONS\_\_MMX\_INSTR = 0x2, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00029         RETIRED\_MMX\_FP\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_RETIRED\_MMX\_FP\_INSTRUCTIONS\_\_X87\_INSTR = 0x1, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00030         RETIRED\_NEAR\_RETURNS = 0xc8, \textcolor{comment}{// The number of near return instructions (RET or RETI) retired.}}
\DoxyCodeLine{00031         RETIRED\_NEAR\_RETURNS\_MISPREDICTED = 0xc9, \textcolor{comment}{// The number of near returns retired that were not correctly predicted by the return address predictor. Each such mispredict incurs the same penalty as a mispredicted conditional branch instruction.}}
\DoxyCodeLine{00032         TAGGED\_IBS\_OPS = 0x1cf, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00033         TAGGED\_IBS\_OPS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_TAGGED\_IBS\_OPS\_\_IBS\_COUNT\_ROLLOVER = 0x4, \textcolor{comment}{// Number of times a uop could not be tagged by IBS because of a previous tagged uop that has not retired.}}
\DoxyCodeLine{00034         TAGGED\_IBS\_OPS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_TAGGED\_IBS\_OPS\_\_IBS\_TAGGED\_OPS\_RET = 0x2, \textcolor{comment}{// Number of uops tagged by IBS that retired.}}
\DoxyCodeLine{00035         TAGGED\_IBS\_OPS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_TAGGED\_IBS\_OPS\_\_IBS\_TAGGED\_OPS = 0x1, \textcolor{comment}{// Number of uops tagged by IBS.}}
\DoxyCodeLine{00036         NUMBER\_OF\_MOVE\_ELIMINATION\_AND\_SCALAR\_OP\_OPTIMIZATION = 0x4, \textcolor{comment}{// This is a dispatch based speculative event. It is useful for measuring the effectiveness of the Move elimination and Scalar code optimization schemes.}}
\DoxyCodeLine{00037         NUMBER\_OF\_MOVE\_ELIMINATION\_AND\_SCALAR\_OP\_OPTIMIZATION\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_NUMBER\_OF\_MOVE\_ELIMINATION\_AND\_SCALAR\_OP\_OPTIMIZATION\_\_OPTIMIZED = 0x8, \textcolor{comment}{// Number of scalar ops optimized.}}
\DoxyCodeLine{00038         NUMBER\_OF\_MOVE\_ELIMINATION\_AND\_SCALAR\_OP\_OPTIMIZATION\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_NUMBER\_OF\_MOVE\_ELIMINATION\_AND\_SCALAR\_OP\_OPTIMIZATION\_\_OPT\_POTENTIAL = 0x4, \textcolor{comment}{// Number of ops that are candidates for optimization (have z-\/bit either set or pass.}}
\DoxyCodeLine{00039         NUMBER\_OF\_MOVE\_ELIMINATION\_AND\_SCALAR\_OP\_OPTIMIZATION\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_NUMBER\_OF\_MOVE\_ELIMINATION\_AND\_SCALAR\_OP\_OPTIMIZATION\_\_SSE\_MOV\_OPS\_ELIM = 0x2, \textcolor{comment}{// Number of SSE move ops eliminated.}}
\DoxyCodeLine{00040         NUMBER\_OF\_MOVE\_ELIMINATION\_AND\_SCALAR\_OP\_OPTIMIZATION\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_NUMBER\_OF\_MOVE\_ELIMINATION\_AND\_SCALAR\_OP\_OPTIMIZATION\_\_SSE\_MOV\_OPS = 0x1, \textcolor{comment}{// Number of SSE move ops.}}
\DoxyCodeLine{00041         RETIRED\_SSE\_AVX\_OPERATIONS = 0x3, \textcolor{comment}{// This is a retire-\/based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15.}}
\DoxyCodeLine{00042         RETIRED\_SSE\_AVX\_OPERATIONS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_RETIRED\_SSE\_AVX\_OPERATIONS\_\_DP\_MULT\_ADD\_FLOPS = 0x80, \textcolor{comment}{// Double precision multiply-\/add flops.}}
\DoxyCodeLine{00043         RETIRED\_SSE\_AVX\_OPERATIONS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_RETIRED\_SSE\_AVX\_OPERATIONS\_\_DP\_DIV\_FLOPS = 0x40, \textcolor{comment}{// Double precision divide/square root flops.}}
\DoxyCodeLine{00044         RETIRED\_SSE\_AVX\_OPERATIONS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_RETIRED\_SSE\_AVX\_OPERATIONS\_\_DP\_MULT\_FLOPS = 0x20, \textcolor{comment}{// Double precision multiply flops.}}
\DoxyCodeLine{00045         RETIRED\_SSE\_AVX\_OPERATIONS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_RETIRED\_SSE\_AVX\_OPERATIONS\_\_DP\_ADD\_SUB\_FLOPS = 0x10, \textcolor{comment}{// Double precision add/subtract flops.}}
\DoxyCodeLine{00046         RETIRED\_SSE\_AVX\_OPERATIONS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_RETIRED\_SSE\_AVX\_OPERATIONS\_\_SP\_MULT\_ADD\_FLOPS = 0x8, \textcolor{comment}{// Single precision multiply-\/add flops.}}
\DoxyCodeLine{00047         RETIRED\_SSE\_AVX\_OPERATIONS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_RETIRED\_SSE\_AVX\_OPERATIONS\_\_SP\_DIV\_FLOPS = 0x4, \textcolor{comment}{// Single precision divide/square root flops.}}
\DoxyCodeLine{00048         RETIRED\_SSE\_AVX\_OPERATIONS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_RETIRED\_SSE\_AVX\_OPERATIONS\_\_SP\_MULT\_FLOPS = 0x2, \textcolor{comment}{// Single precision multiply flops.}}
\DoxyCodeLine{00049         RETIRED\_SSE\_AVX\_OPERATIONS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_RETIRED\_SSE\_AVX\_OPERATIONS\_\_SP\_ADD\_SUB\_FLOPS = 0x1, \textcolor{comment}{// Single precision add/subtract flops.}}
\DoxyCodeLine{00050         RETIRED\_SERIALIZING\_OPS = 0x5, \textcolor{comment}{// The number of serializing Ops retired.}}
\DoxyCodeLine{00051         RETIRED\_SERIALIZING\_OPS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_RETIRED\_SERIALIZING\_OPS\_\_X87\_CTRL\_RET = 0x8, \textcolor{comment}{// X87 control word mispredict traps due to mispredction in RC or PC}}
\DoxyCodeLine{00052         RETIRED\_SERIALIZING\_OPS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_RETIRED\_SERIALIZING\_OPS\_\_X87\_BOT\_RET = 0x4, \textcolor{comment}{// X87 bottom-\/executing uops retired.}}
\DoxyCodeLine{00053         RETIRED\_SERIALIZING\_OPS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_RETIRED\_SERIALIZING\_OPS\_\_SSE\_CTRL\_RET = 0x2, \textcolor{comment}{// SSE control word mispreduct traps due to mispredctions in RC}}
\DoxyCodeLine{00054         RETIRED\_SERIALIZING\_OPS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_RETIRED\_SERIALIZING\_OPS\_\_SSE\_BOT\_RET = 0x1, \textcolor{comment}{// SSE bottom-\/executing uops retired.}}
\DoxyCodeLine{00055         RETIRED\_X87\_FLOATING\_POINT\_OPERATIONS = 0x2, \textcolor{comment}{// The number of x87 floating-\/point Ops that have retired. The number of events logged per cycle can vary from 0 to 8.}}
\DoxyCodeLine{00056         RETIRED\_X87\_FLOATING\_POINT\_OPERATIONS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_RETIRED\_X87\_FLOATING\_POINT\_OPERATIONS\_\_DIV\_SQR\_R\_OPS = 0x4, \textcolor{comment}{// Divide and square root ops}}
\DoxyCodeLine{00057         RETIRED\_X87\_FLOATING\_POINT\_OPERATIONS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_RETIRED\_X87\_FLOATING\_POINT\_OPERATIONS\_\_MUL\_OPS = 0x2, \textcolor{comment}{// Multiple ops}}
\DoxyCodeLine{00058         RETIRED\_X87\_FLOATING\_POINT\_OPERATIONS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_RETIRED\_X87\_FLOATING\_POINT\_OPERATIONS\_\_ADD\_SUB\_OPS = 0x1, \textcolor{comment}{// Add/subtract ops}}
\DoxyCodeLine{00059         FP\_SCHEDULER\_EMPTY = 0x1, \textcolor{comment}{// This is a speculative event. The number of cycles in which the FPU scheduler is empty. Note that some Ops like FP loads bypass the scheduler. Invert this to count cycles in which at least one FPU operation is present in the FPU.}}
\DoxyCodeLine{00060         FPU\_PIPE\_ASSIGNMENT = 0x0, \textcolor{comment}{// The number of operations (uOps) and dual-\/pipe uOps dispatched to each of the 4 FPU execution pipelines. This event reflects how busy the FPU pipelines are and may be used for workload characterization. This includes all operations performed by x87}}
\DoxyCodeLine{00061         FPU\_PIPE\_ASSIGNMENT\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_FPU\_PIPE\_ASSIGNMENT\_\_DUAL3 = 0x80, \textcolor{comment}{// Total number of multi-\/pipe uops assigned to pipe3}}
\DoxyCodeLine{00062         FPU\_PIPE\_ASSIGNMENT\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_FPU\_PIPE\_ASSIGNMENT\_\_DUAL2 = 0x40, \textcolor{comment}{// Total number of multi-\/pipe uops assigned to pipe2}}
\DoxyCodeLine{00063         FPU\_PIPE\_ASSIGNMENT\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_FPU\_PIPE\_ASSIGNMENT\_\_DUAL1 = 0x20, \textcolor{comment}{// Total number of multi-\/pipe uops assigned to pipe1}}
\DoxyCodeLine{00064         FPU\_PIPE\_ASSIGNMENT\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_FPU\_PIPE\_ASSIGNMENT\_\_DUAL0 = 0x10, \textcolor{comment}{// Total number of multi-\/pipe uops assigned to pipe0}}
\DoxyCodeLine{00065         FPU\_PIPE\_ASSIGNMENT\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_FPU\_PIPE\_ASSIGNMENT\_\_TOTAL3 = 0x8, \textcolor{comment}{// Total number of uops assigned to pipe3}}
\DoxyCodeLine{00066         FPU\_PIPE\_ASSIGNMENT\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_FPU\_PIPE\_ASSIGNMENT\_\_TOTAL2 = 0x4, \textcolor{comment}{// Total number of uops assigned to pipe2}}
\DoxyCodeLine{00067         FPU\_PIPE\_ASSIGNMENT\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_FPU\_PIPE\_ASSIGNMENT\_\_TOTAL1 = 0x2, \textcolor{comment}{// Total number of uops assigned to pipe1}}
\DoxyCodeLine{00068         FPU\_PIPE\_ASSIGNMENT\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_FPU\_PIPE\_ASSIGNMENT\_\_TOTAL0 = 0x1, \textcolor{comment}{// Total number of uops assigned to pipe0}}
\DoxyCodeLine{00069         INSTRUCTION\_CACHE\_REFILLS\_FROM\_L2 = 0x82, \textcolor{comment}{// The number of 64-\/byte instruction cachelines that was fulfilled by the L2 cache.}}
\DoxyCodeLine{00070         INSTRUCTION\_CACHE\_REFILLS\_FROM\_SYSTEM = 0x83, \textcolor{comment}{// The number of 64-\/byte instruction cachelines fulfilled from system memory or another cache.}}
\DoxyCodeLine{00071         INSTRUCTION\_CACHE\_LINES\_INVALIDATED = 0x8c, \textcolor{comment}{// The number of instruction cachelines invalidated. A non-\/SMC event is CMC (cross modifying code)}}
\DoxyCodeLine{00072         INSTRUCTION\_CACHE\_LINES\_INVALIDATED\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_INSTRUCTION\_CACHE\_LINES\_INVALIDATED\_\_L2\_INVALIDATING\_PROBE = 0x2, \textcolor{comment}{// IC line invalidated due to L2 invalidating probe (external or LS).}}
\DoxyCodeLine{00073         INSTRUCTION\_CACHE\_LINES\_INVALIDATED\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_INSTRUCTION\_CACHE\_LINES\_INVALIDATED\_\_FILL\_INVALIDATED = 0x1, \textcolor{comment}{// IC line invalidated due to overwriting fill response.}}
\DoxyCodeLine{00074         INSTRUCTION\_PIPE\_STALL = 0x87, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00075         INSTRUCTION\_PIPE\_STALL\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_INSTRUCTION\_PIPE\_STALL\_\_IC\_STALL\_ANY = 0x4, \textcolor{comment}{// IC pipe was stalled during this clock cycle for any reason (nothing valud in pipe ICM1).}}
\DoxyCodeLine{00076         INSTRUCTION\_PIPE\_STALL\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_INSTRUCTION\_PIPE\_STALL\_\_IC\_STALL\_DQ\_EMPTY = 0x2, \textcolor{comment}{// IC pipe was stalled during this clock cycle (including IC to OC fetches) due to DQ empty.}}
\DoxyCodeLine{00077         INSTRUCTION\_PIPE\_STALL\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_INSTRUCTION\_PIPE\_STALL\_\_IC\_STALL\_BACK\_PRESSURE = 0x1, \textcolor{comment}{// IC pipe was stalled during this clock cycle (ncluding IC to OC fetches) due to back pressure.}}
\DoxyCodeLine{00078         \_32\_BYTE\_INSTRUCTION\_CACHE\_FETCH = 0x80, \textcolor{comment}{// The number of 32B fetch windows transferred from IC pipe to DE instruction decoder (includes non-\/cacheable and cacheable fill responses).}}
\DoxyCodeLine{00079         \_32\_BYTE\_INSTRUCTION\_CACHE\_MISSES = 0x81, \textcolor{comment}{// The number of 32B fetch windows tried to read the L1 IC and missed in the full tag.}}
\DoxyCodeLine{00080         CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS = 0x64, \textcolor{comment}{// This event does not count accesses to the L2 cache by the L2 prefetcher}}
\DoxyCodeLine{00081         CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_LS\_RD\_BLK\_C\_S = 0x80, \textcolor{comment}{// Load/Store ReadBlock C/S hit}}
\DoxyCodeLine{00082         CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_LS\_RD\_BLK\_L\_HIT\_X = 0x40, \textcolor{comment}{// Load/Store Readblock L hit eXclusive.}}
\DoxyCodeLine{00083         CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_LS\_RD\_BLK\_L\_HIT\_S = 0x20, \textcolor{comment}{// Load/Store ReadBlock L hit Shared.}}
\DoxyCodeLine{00084         CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_LS\_RD\_BLK\_X = 0x10, \textcolor{comment}{// Load/Store ReadblockX/ChangeToX hit eXclusive.}}
\DoxyCodeLine{00085         CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_LS\_RD\_BLK\_C = 0x8, \textcolor{comment}{// Load/Store ReadBlock C S L X Change To X Miss.}}
\DoxyCodeLine{00086         CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_IC\_FILL\_HIT\_X = 0x4, \textcolor{comment}{// Icache fill hit eXclusive.}}
\DoxyCodeLine{00087         CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_IC\_FILL\_HIT\_S = 0x2, \textcolor{comment}{// Icache fill hit Shared.}}
\DoxyCodeLine{00088         CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_IC\_FILL\_MISS = 0x1, \textcolor{comment}{// Icache fill miss.}}
\DoxyCodeLine{00089         CYCLES\_WITH\_FILL\_PENDING\_FROM\_L2 = 0x6d, \textcolor{comment}{// Total cycles spent with one or more fill requests in flight from L2.}}
\DoxyCodeLine{00090         CYCLES\_WITH\_FILL\_PENDING\_FROM\_L2\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_CYCLES\_WITH\_FILL\_PENDING\_FROM\_L2\_\_L2\_FILL\_BUSY = 0x1, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00091         L2\_LATENCY = 0x62, \textcolor{comment}{// Total cycles spent waiting for L2 fills to complete from L3 or memory}}
\DoxyCodeLine{00092         L2\_LATENCY\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_L2\_LATENCY\_\_L2\_CYCLES\_WAITING\_ON\_FILLS = 0x1, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00093         REQUESTS\_TO\_L2\_GROUP1 = 0x60, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00094         REQUESTS\_TO\_L2\_GROUP1\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_REQUESTS\_TO\_L2\_GROUP1\_\_RD\_BLK\_L = 0x80, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00095         REQUESTS\_TO\_L2\_GROUP1\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_REQUESTS\_TO\_L2\_GROUP1\_\_RD\_BLK\_X = 0x40, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00096         REQUESTS\_TO\_L2\_GROUP1\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_REQUESTS\_TO\_L2\_GROUP1\_\_LS\_RD\_BLK\_C\_S = 0x20, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00097         REQUESTS\_TO\_L2\_GROUP1\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_REQUESTS\_TO\_L2\_GROUP1\_\_CACHEABLE\_IC\_READ = 0x10, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00098         REQUESTS\_TO\_L2\_GROUP1\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_REQUESTS\_TO\_L2\_GROUP1\_\_CHANGE\_TO\_X = 0x8, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00099         REQUESTS\_TO\_L2\_GROUP1\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_REQUESTS\_TO\_L2\_GROUP1\_\_PREFETCH\_L2 = 0x4, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00100         REQUESTS\_TO\_L2\_GROUP1\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_REQUESTS\_TO\_L2\_GROUP1\_\_L2\_HW\_PF = 0x2, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00101         REQUESTS\_TO\_L2\_GROUP1\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_REQUESTS\_TO\_L2\_GROUP1\_\_OTHER\_REQUESTS = 0x1, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00102         REQUESTS\_TO\_L2\_GROUP2 = 0x61, \textcolor{comment}{// Multi-\/events in that LS and IF requests can be received simultaneous.}}
\DoxyCodeLine{00103         REQUESTS\_TO\_L2\_GROUP2\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_REQUESTS\_TO\_L2\_GROUP2\_\_GROUP1 = 0x80, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00104         REQUESTS\_TO\_L2\_GROUP2\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_REQUESTS\_TO\_L2\_GROUP2\_\_LS\_RD\_SIZED = 0x40, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00105         REQUESTS\_TO\_L2\_GROUP2\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_REQUESTS\_TO\_L2\_GROUP2\_\_LS\_RD\_SIZED\_N\_C = 0x20, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00106         REQUESTS\_TO\_L2\_GROUP2\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_REQUESTS\_TO\_L2\_GROUP2\_\_IC\_RD\_SIZED = 0x10, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00107         REQUESTS\_TO\_L2\_GROUP2\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_REQUESTS\_TO\_L2\_GROUP2\_\_IC\_RD\_SIZED\_N\_C = 0x8, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00108         REQUESTS\_TO\_L2\_GROUP2\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_REQUESTS\_TO\_L2\_GROUP2\_\_SMC\_INVAL = 0x4, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00109         REQUESTS\_TO\_L2\_GROUP2\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_REQUESTS\_TO\_L2\_GROUP2\_\_BUS\_LOCKS\_ORIGINATOR = 0x2, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00110         REQUESTS\_TO\_L2\_GROUP2\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_REQUESTS\_TO\_L2\_GROUP2\_\_BUS\_LOCKS\_RESPONSES = 0x1, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00111         LS\_TO\_L2\_WBC\_REQUESTS = 0x63, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00112         LS\_TO\_L2\_WBC\_REQUESTS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_LS\_TO\_L2\_WBC\_REQUESTS\_\_WCB\_WRITE = 0x40, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00113         LS\_TO\_L2\_WBC\_REQUESTS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_LS\_TO\_L2\_WBC\_REQUESTS\_\_WCB\_CLOSE = 0x20, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00114         LS\_TO\_L2\_WBC\_REQUESTS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_LS\_TO\_L2\_WBC\_REQUESTS\_\_CACHE\_LINE\_FLUSH = 0x10, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00115         LS\_TO\_L2\_WBC\_REQUESTS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_LS\_TO\_L2\_WBC\_REQUESTS\_\_I\_LINE\_FLUSH = 0x8, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00116         LS\_TO\_L2\_WBC\_REQUESTS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_LS\_TO\_L2\_WBC\_REQUESTS\_\_ZERO\_BYTE\_STORE = 0x4, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00117         LS\_TO\_L2\_WBC\_REQUESTS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_LS\_TO\_L2\_WBC\_REQUESTS\_\_LOCAL\_IC\_CLR = 0x2, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00118         LS\_TO\_L2\_WBC\_REQUESTS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_LS\_TO\_L2\_WBC\_REQUESTS\_\_C\_L\_ZERO = 0x1, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00119         DATA\_CACHE\_ACCESSES = 0x40, \textcolor{comment}{// The number of accesses to the data cache for load and store references. This may include certain microcode scratchpad accesses}}
\DoxyCodeLine{00120         LS\_DISPATCH = 0x29, \textcolor{comment}{// Counts the number of operations dispatched to the LS unit. Unit Masks ADDed.}}
\DoxyCodeLine{00121         LS\_DISPATCH\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_LS\_DISPATCH\_\_LD\_ST\_DISPATCH = 0x4, \textcolor{comment}{// Load/Store uops dispatched.}}
\DoxyCodeLine{00122         LS\_DISPATCH\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_LS\_DISPATCH\_\_STORE\_DISPATCH = 0x2, \textcolor{comment}{// Store uops dispatched.}}
\DoxyCodeLine{00123         LS\_DISPATCH\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_LS\_DISPATCH\_\_LD\_DISPATCH = 0x1, \textcolor{comment}{// Load uops dispatched.}}
\DoxyCodeLine{00124         INEFFECTIVE\_SOFTWARE\_PREFETCH = 0x52, \textcolor{comment}{// The number of software prefetches that did not fetch data outside of the processor core.}}
\DoxyCodeLine{00125         INEFFECTIVE\_SOFTWARE\_PREFETCH\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_INEFFECTIVE\_SOFTWARE\_PREFETCH\_\_MAB\_MCH\_CNT = 0x2, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00126         INEFFECTIVE\_SOFTWARE\_PREFETCH\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_INEFFECTIVE\_SOFTWARE\_PREFETCH\_\_DATA\_PIPE\_SW\_PF\_DC\_HIT = 0x1, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00127         SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS = 0x59, \textcolor{comment}{// Number of software prefetches fills by data source}}
\DoxyCodeLine{00128         SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MABRESP\_LCL\_L2 = 0x1, \textcolor{comment}{// Fill from local L2.}}
\DoxyCodeLine{00129         SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_LS\_MABRESP\_LCL\_CACHE = 0x2, \textcolor{comment}{// Fill from another cache (home node local).}}
\DoxyCodeLine{00130         SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_LS\_MABRESP\_LCL\_DRAM = 0x8, \textcolor{comment}{// Fill from DRAM (home node local).}}
\DoxyCodeLine{00131         SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_LS\_MABRESP\_LCL\_RMT\_CACHE = 0x10, \textcolor{comment}{// Fill from another cache (home node remote).}}
\DoxyCodeLine{00132         SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_LS\_MABRESP\_LCL\_RMT\_DRAM = 0x40, \textcolor{comment}{// Fill from DRAM (home node remote).}}
\DoxyCodeLine{00133         HARDWARE\_PREFETCH\_DATA\_CACHE\_FILLS = 0x5a, \textcolor{comment}{// Number of hardware prefetches fills by data source}}
\DoxyCodeLine{00134         HARDWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MABRESP\_LCL\_L2 = 0x1, \textcolor{comment}{// Fill from local L2.}}
\DoxyCodeLine{00135         HARDWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_LS\_MABRESP\_LCL\_CACHE = 0x2, \textcolor{comment}{// Fill from another cache (home node local).}}
\DoxyCodeLine{00136         HARDWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_LS\_MABRESP\_LCL\_DRAM = 0x8, \textcolor{comment}{// Fill from DRAM (home node local).}}
\DoxyCodeLine{00137         HARDWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_LS\_MABRESP\_LCL\_RMT\_CACHE = 0x10, \textcolor{comment}{// Fill from another cache (home node remote).}}
\DoxyCodeLine{00138         HARDWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_LS\_MABRESP\_LCL\_RMT\_DRAM = 0x40, \textcolor{comment}{// Fill from DRAM (home node remote).}}
\DoxyCodeLine{00139         L1\_DTLB\_MISS = 0x45, \textcolor{comment}{// L1 Data TLB misses.}}
\DoxyCodeLine{00140         L1\_DTLB\_MISS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_L1\_DTLB\_MISS\_\_TLB\_RELOAD\_1G\_L2\_MISS = 0x80, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00141         L1\_DTLB\_MISS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_L1\_DTLB\_MISS\_\_TLB\_RELOAD\_2M\_L2\_MISS = 0x40, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00142         L1\_DTLB\_MISS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_L1\_DTLB\_MISS\_\_TLB\_RELOAD\_COALESCED\_PAGE\_MISS = 0x20, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00143         L1\_DTLB\_MISS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_L1\_DTLB\_MISS\_\_TLB\_RELOAD\_4K\_L2\_MISS = 0x10, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00144         L1\_DTLB\_MISS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_L1\_DTLB\_MISS\_\_TLB\_RELOAD\_1G\_L2\_HIT = 0x8, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00145         L1\_DTLB\_MISS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_L1\_DTLB\_MISS\_\_TLB\_RELOAD\_2M\_L2\_HIT = 0x4, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00146         L1\_DTLB\_MISS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_L1\_DTLB\_MISS\_\_TLB\_RELOAD\_COALESCED\_PAGE\_HIT = 0x2, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00147         L1\_DTLB\_MISS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_L1\_DTLB\_MISS\_\_TLB\_RELOAD\_4K\_L2\_HIT = 0x1, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00148         LOCKS = 0x25, \textcolor{comment}{// Lock operations. Unit masks ORed}}
\DoxyCodeLine{00149         LOCKS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_LOCKS\_\_SPEC\_LOCK\_MAP\_COMMIT = 0x8, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00150         LOCKS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_LOCKS\_\_SPEC\_LOCK = 0x4, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00151         LOCKS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_LOCKS\_\_NON\_SPEC\_LOCK = 0x2, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00152         LOCKS\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_LOCKS\_\_BUS\_LOCK = 0x1, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00153         MAB\_ALLOCATION\_BY\_PIPE = 0x41, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00154         MAB\_ALLOCATION\_BY\_PIPE\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_MAB\_ALLOCATION\_BY\_PIPE\_\_TLB\_PIPE\_EARLY = 0x10, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00155         MAB\_ALLOCATION\_BY\_PIPE\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_MAB\_ALLOCATION\_BY\_PIPE\_\_HW\_PF = 0x8, \textcolor{comment}{// hw\_pf}}
\DoxyCodeLine{00156         MAB\_ALLOCATION\_BY\_PIPE\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_MAB\_ALLOCATION\_BY\_PIPE\_\_TLB\_PIPE\_LATE = 0x4, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00157         MAB\_ALLOCATION\_BY\_PIPE\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_MAB\_ALLOCATION\_BY\_PIPE\_\_ST\_PIPE = 0x2, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00158         MAB\_ALLOCATION\_BY\_PIPE\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_MAB\_ALLOCATION\_BY\_PIPE\_\_DATA\_PIPE = 0x1, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00159         MISALIGNED\_LOADS = 0x47, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00160         CYCLES\_NOT\_IN\_HALT = 0x76, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00161         PREFETCH\_INSTRUCTIONS\_DISPATCHED = 0x4b, \textcolor{comment}{// Software Prefetch Instructions Dispatched.}}
\DoxyCodeLine{00162         PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_PREFETCH\_NTA = 0x4, \textcolor{comment}{// Non-\/temporal prefetches.}}
\DoxyCodeLine{00163         PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_STORE\_PREFETCH\_W = 0x2, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00164         PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_LOAD\_PREFETCH\_W = 0x1, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00165         STORE\_TO\_LOAD\_FORWARD = 0x35, \textcolor{comment}{// Number of STore Lad Forward hits.}}
\DoxyCodeLine{00166         TABLEWALKER\_ALLOCATION = 0x46, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00167         TABLEWALKER\_ALLOCATION\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_TABLEWALKER\_ALLOCATION\_\_ALLOC\_ISIDE1 = 0x8, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00168         TABLEWALKER\_ALLOCATION\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_TABLEWALKER\_ALLOCATION\_\_ALLOC\_ISIDE0 = 0x4, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00169         TABLEWALKER\_ALLOCATION\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_TABLEWALKER\_ALLOCATION\_\_ALLOC\_DSIDE1 = 0x2, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00170         TABLEWALKER\_ALLOCATION\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_TABLEWALKER\_ALLOCATION\_\_ALLOC\_DSIDE0 = 0x1, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00171         L1\_BTB\_CORRECTION = 0x8a, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00172         L2\_BTB\_CORRECTION = 0x8b, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00173         OC\_MODE\_SWITCH = 0x28a, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00174         OC\_MODE\_SWITCH\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_OC\_MODE\_SWITCH\_\_OC\_IC\_MODE\_SWITCH = 0x2, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00175         OC\_MODE\_SWITCH\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_OC\_MODE\_SWITCH\_\_IC\_OC\_MODE\_SWITCH = 0x1, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00176         DYNAMIC\_TOKENS\_DISPATCH\_STALLS\_CYCLES\_0 = 0xaf, \textcolor{comment}{// Cycles where a dispatch group is valid but does not get dispatched due to a token stall.}}
\DoxyCodeLine{00177         DYNAMIC\_TOKENS\_DISPATCH\_STALLS\_CYCLES\_0\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_DYNAMIC\_TOKENS\_DISPATCH\_STALL\_CYCLES\_0\_\_RETIRE\_TOKEN\_STALL = 0x40, \textcolor{comment}{// Retire tokens unavailable}}
\DoxyCodeLine{00178         DYNAMIC\_TOKENS\_DISPATCH\_STALLS\_CYCLES\_0\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_DYNAMIC\_TOKENS\_DISPATCH\_STALL\_CYCLES\_0\_\_AGSQ\_TOKEN\_STALL = 0x20, \textcolor{comment}{// AGSQ tokens unavailable}}
\DoxyCodeLine{00179         DYNAMIC\_TOKENS\_DISPATCH\_STALLS\_CYCLES\_0\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_DYNAMIC\_TOKENS\_DISPATCH\_STALL\_CYCLES\_0\_\_ALU\_TOKEN\_STALL = 0x10, \textcolor{comment}{// ALU tokens unavailable}}
\DoxyCodeLine{00180         DYNAMIC\_TOKENS\_DISPATCH\_STALLS\_CYCLES\_0\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_DYNAMIC\_TOKENS\_DISPATCH\_STALL\_CYCLES\_0\_\_ALSQ3\_0\_TOKEN\_STALL = 0x8, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00181         DYNAMIC\_TOKENS\_DISPATCH\_STALLS\_CYCLES\_0\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_DYNAMIC\_TOKENS\_DISPATCH\_STALL\_CYCLES\_0\_\_ALSQ3\_TOKEN\_STALL = 0x4, \textcolor{comment}{// ALSQ3 tokens unavailable}}
\DoxyCodeLine{00182         DYNAMIC\_TOKENS\_DISPATCH\_STALLS\_CYCLES\_0\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_DYNAMIC\_TOKENS\_DISPATCH\_STALL\_CYCLES\_0\_\_ALSQ2\_TOKEN\_STALL = 0x2, \textcolor{comment}{// ALSQ2 tokens unavailable}}
\DoxyCodeLine{00183         DYNAMIC\_TOKENS\_DISPATCH\_STALLS\_CYCLES\_0\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_DYNAMIC\_TOKENS\_DISPATCH\_STALL\_CYCLES\_0\_\_ALSQ1\_TOKEN\_STALL = 0x1, \textcolor{comment}{// ALSQ1 tokens unavailable}}
\DoxyCodeLine{00184         UOPS\_DISPATCHED\_FROM\_DECODER = 0xaa, \textcolor{comment}{// Number of uops dispatched from either the Decoder}}
\DoxyCodeLine{00185         UOPS\_DISPATCHED\_FROM\_DECODER\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_UOPS\_DISPATCHED\_FROM\_DECODER\_\_DECODER\_DISPATCHED = 0x1, \textcolor{comment}{// Number of uops dispatched from the Decoder}}
\DoxyCodeLine{00186         UOPS\_DISPATCHED\_FROM\_DECODER\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_UOPS\_DISPATCHED\_FROM\_DECODER\_\_OPCACHE\_DISPATCHED = 0x2, \textcolor{comment}{// Number of uops dispatched from the OpCache}}
\DoxyCodeLine{00187         DISPATCH\_RESOURCE\_STALL\_CYCLES\_1 = 0xae, \textcolor{comment}{// Number of cycles where a dispatch group is valid but does not get dispatched due to a Token Stall}}
\DoxyCodeLine{00188         DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_INT\_PHY\_REG\_FILE\_RSRC\_STALL = 0x1, \textcolor{comment}{// Number of cycles stalled due to integer physical register file resource stalls. Applies to all uops that have integer destination register.}}
\DoxyCodeLine{00189         DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_LOAD\_QUEUE\_RSRC\_STALL = 0x2, \textcolor{comment}{// Number of cycles stalled due to load queue resource stalls. Applies to all uops with load semantics.}}
\DoxyCodeLine{00190         DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_STORE\_QUEUE\_RSRC\_STALL = 0x4, \textcolor{comment}{// Number of cycles stalled due to store queue resource stalls. Applies to all uops with store semantics.}}
\DoxyCodeLine{00191         DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_INT\_SCHEDULER\_MISC\_RSRC\_STALL = 0x8, \textcolor{comment}{// Number of cycles stalled due to integer scheduler miscellaneous resource stalls.}}
\DoxyCodeLine{00192         DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_TAKEN\_BRANCH\_BUFFER\_RSRC\_STALL = 0x10, \textcolor{comment}{// Number of cycles stalled due to taken branch buffer resource stalls.}}
\DoxyCodeLine{00193         DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_FP\_REG\_FILE\_RSRC\_STALL = 0x20, \textcolor{comment}{// Number of cycles stalled due to floating-\/point register file resource stalls.}}
\DoxyCodeLine{00194         DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_FP\_SCHEDULER\_FILE\_RSRC\_STALL = 0x40, \textcolor{comment}{// Number of cycles stalled due to floating-\/point scheduler resource stalls.}}
\DoxyCodeLine{00195         DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_FP\_MISC\_FILE\_RSRC\_STALL = 0x80, \textcolor{comment}{// Number of cycles stalled due to floating-\/point miscellaneous resource unavailable.}}
\DoxyCodeLine{00196         L2\_PREFETCH\_HIT\_L2 = 0x70, \textcolor{comment}{// Number of L2 prefetcher hits in the L2}}
\DoxyCodeLine{00197         L2\_PREFETCH\_HIT\_L2\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_L2\_PREFETCH\_HIT\_L2\_\_ANY = 0x3f, \textcolor{comment}{// Any L2 prefetch requests}}
\DoxyCodeLine{00198         L2\_PREFETCH\_HIT\_L3 = 0x71, \textcolor{comment}{// Number of L2 prefetcher hits in the L3}}
\DoxyCodeLine{00199         L2\_PREFETCH\_HIT\_L3\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_L2\_PREFETCH\_HIT\_L2\_\_ANY = 0x3f, \textcolor{comment}{// Any L2 prefetch requests}}
\DoxyCodeLine{00200         L2\_PREFETCH\_MISS\_L3 = 0x72, \textcolor{comment}{// Number of L2 prefetcher misses in the L3}}
\DoxyCodeLine{00201         L2\_PREFETCH\_MISS\_L3\_\_MASK\_\_AMD64\_FAM17H\_ZEN1\_L2\_PREFETCH\_HIT\_L2\_\_ANY = 0x3f, \textcolor{comment}{// Any L2 prefetch requests}}
\DoxyCodeLine{00202         DYNAMIC\_INDIRECT\_PREDICTIONS = 0x8e, \textcolor{comment}{// Indirect Branch Prediction for potential multi-\/target branch (speculative)}}
\DoxyCodeLine{00203         DECODER\_OVERRIDES\_PREDICTION = 0x91, \textcolor{comment}{// Decoder Overrides Existing Branch Prediction (speculative)}}
\DoxyCodeLine{00204         }
\DoxyCodeLine{00205     \};}
\DoxyCodeLine{00206 \};}
\DoxyCodeLine{00207 }
\DoxyCodeLine{00208 \textcolor{keyword}{namespace }fam17h\_zen1 = optkit::amd64::fam17h\_zen1;}

\end{DoxyCode}
