EN sevensegdrivervhdl NULL C:/Users/David/Documents/GitHub/CPLD/Lab/SevenSegDriver.vhd sub00/vhpl14 1644501744
AR uartreceiver behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl13 1644501755
AR uartreceivervhdl behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/ControlLogicVHDL.vhd sub00/vhpl29 1644501743
AR sr8ce_mxilinx_uartreceiver behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl09 1644501751
EN sevensegdriver NULL "C:/Users/David/OneDrive - The University of Nottingham/Modules/EEEE2046/Electronics/CPLD/Lab/SevenSegDriver.vhd" sub00/vhpl00 1644333782
EN controllogicvhdl NULL C:/Users/David/Documents/GitHub/CPLD/Lab/ControlLogicVHDL.vhd sub00/vhpl02 1644422398
AR sevensegdriver behavioral "C:/Users/David/OneDrive - The University of Nottingham/Modules/EEEE2046/Electronics/CPLD/Lab/SevenSegDriver.vhd" sub00/vhpl01 1644333783
AR fd_mxilinx_clockdiv behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf sub00/vhpl17 1644501737
EN uartreceivervhdl NULL C:/Users/David/Documents/GitHub/CPLD/Lab/ControlLogicVHDL.vhd sub00/vhpl28 1644501742
EN clockdiv2_muser_uartreceiver NULL C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl22 1644501748
EN fd_mxilinx_clockdiv2 NULL C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv2.vhf sub00/vhpl24 1644501758
AR clockdiv2_muser_clockdiv behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf sub00/vhpl19 1644501739
AR fd_mxilinx_uartreceiver behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl21 1644501747
AR fd_mxilinx_clockdiv2 behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv2.vhf sub00/vhpl25 1644501759
EN fd_mxilinx_uartreceiver NULL C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl20 1644501746
AR sevensegdrivervhdl behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/SevenSegDriver.vhd sub00/vhpl15 1644501745
EN toplevel NULL C:/Users/David/Documents/GitHub/CPLD/Lab/TopLevel.vhd sub00/vhpl04 1644501756
EN uartreceiver NULL C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl12 1644501754
EN clockdiv NULL C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf sub00/vhpl05 1644501740
AR controllogicvhdl behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/ControlLogicVHDL.vhd sub00/vhpl03 1644422399
AR clockdiv behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf sub00/vhpl06 1644501741
EN clockdiv2 NULL C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv2.vhf sub00/vhpl26 1644501760
AR fdd8ce_mxilinx_uartreceiver behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl11 1644501753
EN fdd8ce_mxilinx_uartreceiver NULL C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl10 1644501752
AR toplevel behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/TopLevel.vhd sub00/vhpl07 1644501757
AR clockdiv2 behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv2.vhf sub00/vhpl27 1644501761
EN fd_mxilinx_clockdiv NULL C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf sub00/vhpl16 1644501736
AR clockdiv2_muser_uartreceiver behavioral C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl23 1644501749
EN sr8ce_mxilinx_uartreceiver NULL C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf sub00/vhpl08 1644501750
EN clockdiv2_muser_clockdiv NULL C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf sub00/vhpl18 1644501738
