
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -268.81

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -0.34

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.34

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[26]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3488.48    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.87    1.53    1.97 ^ cs_registers_i.u_dscratch1_csr.rdata_q[26]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.97   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dscratch1_csr.rdata_q[26]$_DFFE_PN0P_/CK (DFFR_X1)
                          2.52    2.52   library removal time
                                  2.52   data required time
-----------------------------------------------------------------------------
                                  2.52   data required time
                                 -1.97   data arrival time
-----------------------------------------------------------------------------
                                 -0.55   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.99    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    4.13    0.01    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.01    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.10    0.01    0.01    0.08 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[26]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3488.48    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.87    1.53    1.97 ^ cs_registers_i.u_dscratch1_csr.rdata_q[26]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.97   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch1_csr.rdata_q[26]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.39    1.81   library recovery time
                                  1.81   data required time
-----------------------------------------------------------------------------
                                  1.81   data required time
                                 -1.97   data arrival time
-----------------------------------------------------------------------------
                                 -0.16   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.91    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[278]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.55    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.50    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   39.74    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   58.52    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.01    0.18 ^ _16518_/A (BUF_X32)
    10   40.30    0.01    0.02    0.20 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.00    0.20 ^ _16519_/A (BUF_X16)
    10   36.69    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.23 ^ _16520_/A (BUF_X8)
    10   30.74    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   52.71    0.03    0.05    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.31 ^ _18246_/A (BUF_X1)
    10   23.73    0.05    0.08    0.39 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.05    0.00    0.39 ^ _18247_/A (BUF_X1)
    10   32.87    0.07    0.11    0.49 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.07    0.00    0.50 ^ _18354_/S (MUX2_X1)
     1    1.06    0.01    0.06    0.56 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.56 v _18355_/B (MUX2_X1)
     1    1.12    0.01    0.06    0.61 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.61 v _18356_/B (MUX2_X1)
     1    1.83    0.01    0.06    0.67 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.67 v _18357_/B (MUX2_X1)
     1    2.52    0.01    0.06    0.73 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.73 v _18358_/B1 (AOI21_X1)
     8   31.38    0.15    0.17    0.91 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.15    0.01    0.91 ^ _20581_/A1 (AND2_X1)
     1    1.77    0.01    0.05    0.97 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    0.97 ^ _20582_/A (AOI21_X1)
     2    6.51    0.03    0.02    0.99 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    0.99 v _20603_/A (INV_X1)
     7   15.39    0.04    0.06    1.05 ^ _20603_/ZN (INV_X1)
                                         _03911_ (net)
                  0.04    0.00    1.05 ^ _20604_/A2 (NAND2_X1)
     1    3.57    0.02    0.02    1.07 v _20604_/ZN (NAND2_X1)
                                         _14828_ (net)
                  0.02    0.00    1.07 v _30153_/B (FA_X1)
     1    3.94    0.02    0.08    1.15 v _30153_/CO (FA_X1)
                                         _14830_ (net)
                  0.02    0.00    1.15 v _30168_/CI (FA_X1)
     1    2.23    0.01    0.11    1.27 ^ _30168_/S (FA_X1)
                                         _14892_ (net)
                  0.01    0.00    1.27 ^ _21493_/A (INV_X1)
     1    2.87    0.01    0.01    1.28 v _21493_/ZN (INV_X1)
                                         _14895_ (net)
                  0.01    0.00    1.28 v _30169_/CI (FA_X1)
     1    3.85    0.02    0.09    1.37 v _30169_/S (FA_X1)
                                         _14897_ (net)
                  0.02    0.00    1.37 v _30174_/A (FA_X1)
     1    1.93    0.01    0.12    1.49 ^ _30174_/S (FA_X1)
                                         _14916_ (net)
                  0.01    0.00    1.49 ^ _21168_/A (INV_X1)
     1    3.74    0.01    0.01    1.50 v _21168_/ZN (INV_X1)
                                         _14930_ (net)
                  0.01    0.00    1.50 v _30178_/A (FA_X1)
     1    4.01    0.02    0.12    1.61 ^ _30178_/S (FA_X1)
                                         _14934_ (net)
                  0.02    0.00    1.61 ^ _30179_/A (FA_X1)
     1    1.74    0.01    0.09    1.70 v _30179_/S (FA_X1)
                                         _14937_ (net)
                  0.01    0.00    1.70 v _21495_/A (INV_X1)
     1    3.36    0.01    0.02    1.72 ^ _21495_/ZN (INV_X1)
                                         _16125_ (net)
                  0.01    0.00    1.72 ^ _30534_/A (HA_X1)
     2    3.97    0.03    0.06    1.78 ^ _30534_/S (HA_X1)
                                         _16128_ (net)
                  0.03    0.00    1.78 ^ _23568_/B2 (AOI21_X1)
     3    4.91    0.01    0.03    1.81 v _23568_/ZN (AOI21_X1)
                                         _06079_ (net)
                  0.01    0.00    1.81 v _23570_/A (AOI21_X1)
     3    5.01    0.04    0.06    1.86 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.04    0.00    1.86 ^ _23655_/A4 (AND4_X1)
     2    4.18    0.02    0.07    1.93 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    1.93 ^ _23717_/A1 (NOR2_X1)
     1    1.68    0.01    0.01    1.94 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    1.94 v _23718_/B2 (AOI21_X1)
     3   10.29    0.06    0.08    2.02 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.06    0.00    2.02 ^ _23719_/B1 (AOI21_X1)
     1    2.43    0.02    0.02    2.04 v _23719_/ZN (AOI21_X1)
                                         _06224_ (net)
                  0.02    0.00    2.04 v _23720_/B (XOR2_X1)
     1    8.37    0.05    0.07    2.11 ^ _23720_/Z (XOR2_X1)
                                         _06225_ (net)
                  0.05    0.00    2.11 ^ _23721_/A2 (NOR2_X1)
     1    1.75    0.03    0.01    2.13 v _23721_/ZN (NOR2_X1)
                                         _06226_ (net)
                  0.03    0.00    2.13 v _23722_/A3 (NOR3_X1)
     2    8.01    0.07    0.10    2.23 ^ _23722_/ZN (NOR3_X1)
                                         _06227_ (net)
                  0.07    0.00    2.23 ^ _23724_/B1 (OAI22_X1)
     1    1.64    0.02    0.03    2.26 v _23724_/ZN (OAI22_X1)
                                         _06229_ (net)
                  0.02    0.00    2.26 v _23725_/B2 (AOI21_X1)
     4   17.92    0.09    0.11    2.38 ^ _23725_/ZN (AOI21_X1)
                                         _06230_ (net)
                  0.09    0.00    2.38 ^ _23726_/A (BUF_X1)
    10   26.47    0.06    0.09    2.47 ^ _23726_/Z (BUF_X1)
                                         _06231_ (net)
                  0.06    0.00    2.47 ^ _24390_/B2 (OAI21_X1)
     1    1.23    0.02    0.02    2.50 v _24390_/ZN (OAI21_X1)
                                         _01477_ (net)
                  0.02    0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[278]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.50   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[278]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.34   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[26]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3488.48    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.87    1.53    1.97 ^ cs_registers_i.u_dscratch1_csr.rdata_q[26]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.97   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch1_csr.rdata_q[26]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.39    1.81   library recovery time
                                  1.81   data required time
-----------------------------------------------------------------------------
                                  1.81   data required time
                                 -1.97   data arrival time
-----------------------------------------------------------------------------
                                 -0.16   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.91    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[278]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.55    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.50    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   39.74    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   58.52    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.01    0.18 ^ _16518_/A (BUF_X32)
    10   40.30    0.01    0.02    0.20 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.00    0.20 ^ _16519_/A (BUF_X16)
    10   36.69    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.23 ^ _16520_/A (BUF_X8)
    10   30.74    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   52.71    0.03    0.05    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.31 ^ _18246_/A (BUF_X1)
    10   23.73    0.05    0.08    0.39 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.05    0.00    0.39 ^ _18247_/A (BUF_X1)
    10   32.87    0.07    0.11    0.49 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.07    0.00    0.50 ^ _18354_/S (MUX2_X1)
     1    1.06    0.01    0.06    0.56 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.56 v _18355_/B (MUX2_X1)
     1    1.12    0.01    0.06    0.61 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.61 v _18356_/B (MUX2_X1)
     1    1.83    0.01    0.06    0.67 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.67 v _18357_/B (MUX2_X1)
     1    2.52    0.01    0.06    0.73 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.73 v _18358_/B1 (AOI21_X1)
     8   31.38    0.15    0.17    0.91 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.15    0.01    0.91 ^ _20581_/A1 (AND2_X1)
     1    1.77    0.01    0.05    0.97 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    0.97 ^ _20582_/A (AOI21_X1)
     2    6.51    0.03    0.02    0.99 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    0.99 v _20603_/A (INV_X1)
     7   15.39    0.04    0.06    1.05 ^ _20603_/ZN (INV_X1)
                                         _03911_ (net)
                  0.04    0.00    1.05 ^ _20604_/A2 (NAND2_X1)
     1    3.57    0.02    0.02    1.07 v _20604_/ZN (NAND2_X1)
                                         _14828_ (net)
                  0.02    0.00    1.07 v _30153_/B (FA_X1)
     1    3.94    0.02    0.08    1.15 v _30153_/CO (FA_X1)
                                         _14830_ (net)
                  0.02    0.00    1.15 v _30168_/CI (FA_X1)
     1    2.23    0.01    0.11    1.27 ^ _30168_/S (FA_X1)
                                         _14892_ (net)
                  0.01    0.00    1.27 ^ _21493_/A (INV_X1)
     1    2.87    0.01    0.01    1.28 v _21493_/ZN (INV_X1)
                                         _14895_ (net)
                  0.01    0.00    1.28 v _30169_/CI (FA_X1)
     1    3.85    0.02    0.09    1.37 v _30169_/S (FA_X1)
                                         _14897_ (net)
                  0.02    0.00    1.37 v _30174_/A (FA_X1)
     1    1.93    0.01    0.12    1.49 ^ _30174_/S (FA_X1)
                                         _14916_ (net)
                  0.01    0.00    1.49 ^ _21168_/A (INV_X1)
     1    3.74    0.01    0.01    1.50 v _21168_/ZN (INV_X1)
                                         _14930_ (net)
                  0.01    0.00    1.50 v _30178_/A (FA_X1)
     1    4.01    0.02    0.12    1.61 ^ _30178_/S (FA_X1)
                                         _14934_ (net)
                  0.02    0.00    1.61 ^ _30179_/A (FA_X1)
     1    1.74    0.01    0.09    1.70 v _30179_/S (FA_X1)
                                         _14937_ (net)
                  0.01    0.00    1.70 v _21495_/A (INV_X1)
     1    3.36    0.01    0.02    1.72 ^ _21495_/ZN (INV_X1)
                                         _16125_ (net)
                  0.01    0.00    1.72 ^ _30534_/A (HA_X1)
     2    3.97    0.03    0.06    1.78 ^ _30534_/S (HA_X1)
                                         _16128_ (net)
                  0.03    0.00    1.78 ^ _23568_/B2 (AOI21_X1)
     3    4.91    0.01    0.03    1.81 v _23568_/ZN (AOI21_X1)
                                         _06079_ (net)
                  0.01    0.00    1.81 v _23570_/A (AOI21_X1)
     3    5.01    0.04    0.06    1.86 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.04    0.00    1.86 ^ _23655_/A4 (AND4_X1)
     2    4.18    0.02    0.07    1.93 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    1.93 ^ _23717_/A1 (NOR2_X1)
     1    1.68    0.01    0.01    1.94 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    1.94 v _23718_/B2 (AOI21_X1)
     3   10.29    0.06    0.08    2.02 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.06    0.00    2.02 ^ _23719_/B1 (AOI21_X1)
     1    2.43    0.02    0.02    2.04 v _23719_/ZN (AOI21_X1)
                                         _06224_ (net)
                  0.02    0.00    2.04 v _23720_/B (XOR2_X1)
     1    8.37    0.05    0.07    2.11 ^ _23720_/Z (XOR2_X1)
                                         _06225_ (net)
                  0.05    0.00    2.11 ^ _23721_/A2 (NOR2_X1)
     1    1.75    0.03    0.01    2.13 v _23721_/ZN (NOR2_X1)
                                         _06226_ (net)
                  0.03    0.00    2.13 v _23722_/A3 (NOR3_X1)
     2    8.01    0.07    0.10    2.23 ^ _23722_/ZN (NOR3_X1)
                                         _06227_ (net)
                  0.07    0.00    2.23 ^ _23724_/B1 (OAI22_X1)
     1    1.64    0.02    0.03    2.26 v _23724_/ZN (OAI22_X1)
                                         _06229_ (net)
                  0.02    0.00    2.26 v _23725_/B2 (AOI21_X1)
     4   17.92    0.09    0.11    2.38 ^ _23725_/ZN (AOI21_X1)
                                         _06230_ (net)
                  0.09    0.00    2.38 ^ _23726_/A (BUF_X1)
    10   26.47    0.06    0.09    2.47 ^ _23726_/Z (BUF_X1)
                                         _06231_ (net)
                  0.06    0.00    2.47 ^ _24390_/B2 (OAI21_X1)
     1    1.23    0.02    0.02    2.50 v _24390_/ZN (OAI21_X1)
                                         _01477_ (net)
                  0.02    0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[278]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.50   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[278]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.34   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.13e-02   1.41e-03   1.56e-04   1.29e-02  16.5%
Combinational          2.99e-02   3.46e-02   4.29e-04   6.49e-02  83.0%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.12e-02   3.64e-02   5.85e-04   7.81e-02 100.0%
                          52.7%      46.5%       0.7%
