name: test_counter
version: "1.0.0"
language: verilog
module: test_counter

# ═══════════════════════════════════════════════════════════════════════════════
# Test Verilog Module - Simple Counter
# ═══════════════════════════════════════════════════════════════════════════════
# φ² + 1/φ² = 3 | PHOENIX = 999
# ═══════════════════════════════════════════════════════════════════════════════

types:
  CounterConfig:
    fields:
      width: Int
      max_value: Int
      enable_overflow: Bool

  CounterState:
    fields:
      count: Int
      overflow: Bool
      running: Bool

behaviors:
  - name: increment
    given: Counter is running and not at max
    when: Clock rising edge
    then: Increment count by 1

  - name: reset_counter
    given: Reset signal is active
    when: Any clock edge
    then: Set count to 0

  - name: overflow_detect
    given: Counter reaches max_value
    when: Increment would exceed max
    then: Set overflow flag and optionally wrap
