

================================================================
== Vitis HLS Report for 'v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2'
================================================================
* Date:           Thu Jul 18 12:04:20 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.802 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  |                    Pipeline                   |
    |   min   |   max   |    min   |    max    | min |  max |                      Type                     |
    +---------+---------+----------+-----------+-----+------+-----------------------------------------------+
    |       66|     3842|  0.660 us|  38.420 us|   65|  3841|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+-----------+-----+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_76_2  |       64|     3840|         2|          1|          1|  64 ~ 3840|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     54|    -|
|Register         |        -|    -|      15|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      15|     82|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |x_25_fu_84_p2                     |         +|   0|  0|  12|          12|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   1|           1|           1|
    |icmp_ln76_fu_78_p2                |      icmp|   0|  0|  12|          12|          12|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   1|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  28|          27|          17|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_x       |   9|          2|   12|         24|
    |srcLayer0Yuv422_blk_n    |   9|          2|    1|          2|
    |srcLayer0_blk_n          |   9|          2|    1|          2|
    |x_05_fu_46               |   9|          2|   12|         24|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   28|         56|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |x_05_fu_46               |  12|   0|   12|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  15|   0|   15|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+--------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  v_mix_420_to_422<false>.2_Pipeline_VITIS_LOOP_76_2|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  v_mix_420_to_422<false>.2_Pipeline_VITIS_LOOP_76_2|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  v_mix_420_to_422<false>.2_Pipeline_VITIS_LOOP_76_2|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  v_mix_420_to_422<false>.2_Pipeline_VITIS_LOOP_76_2|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  v_mix_420_to_422<false>.2_Pipeline_VITIS_LOOP_76_2|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  v_mix_420_to_422<false>.2_Pipeline_VITIS_LOOP_76_2|  return value|
|srcLayer0_dout                  |   in|   24|     ap_fifo|                                           srcLayer0|       pointer|
|srcLayer0_num_data_valid        |   in|    3|     ap_fifo|                                           srcLayer0|       pointer|
|srcLayer0_fifo_cap              |   in|    3|     ap_fifo|                                           srcLayer0|       pointer|
|srcLayer0_empty_n               |   in|    1|     ap_fifo|                                           srcLayer0|       pointer|
|srcLayer0_read                  |  out|    1|     ap_fifo|                                           srcLayer0|       pointer|
|srcLayer0Yuv422_din             |  out|   24|     ap_fifo|                                     srcLayer0Yuv422|       pointer|
|srcLayer0Yuv422_num_data_valid  |   in|    3|     ap_fifo|                                     srcLayer0Yuv422|       pointer|
|srcLayer0Yuv422_fifo_cap        |   in|    3|     ap_fifo|                                     srcLayer0Yuv422|       pointer|
|srcLayer0Yuv422_full_n          |   in|    1|     ap_fifo|                                     srcLayer0Yuv422|       pointer|
|srcLayer0Yuv422_write           |  out|    1|     ap_fifo|                                     srcLayer0Yuv422|       pointer|
|width                           |   in|   12|   ap_stable|                                               width|        scalar|
+--------------------------------+-----+-----+------------+----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.14>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_05 = alloca i32 1" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:66]   --->   Operation 5 'alloca' 'x_05' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i12 %width, void "   --->   Operation 6 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer0, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer0Yuv422, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%width_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %width" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:60]   --->   Operation 9 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.29ns)   --->   "%store_ln66 = store i12 0, i12 %x_05" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:66]   --->   Operation 10 'store' 'store_ln66' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.inc" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:76]   --->   Operation 11 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x = load i12 %x_05" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:76]   --->   Operation 12 'load' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.54ns)   --->   "%icmp_ln76 = icmp_eq  i12 %x, i12 %width_read" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:76]   --->   Operation 13 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 3840, i64 0"   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.54ns)   --->   "%x_25 = add i12 %x, i12 1" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:76]   --->   Operation 15 'add' 'x_25' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %for.inc.split, void %for.inc12.loopexit.exitStub" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:76]   --->   Operation 16 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.29ns)   --->   "%store_ln66 = store i12 %x_25, i12 %x_05" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:66]   --->   Operation 17 'store' 'store_ln66' <Predicate = (!icmp_ln76)> <Delay = 1.29>
ST_1 : Operation 23 [1/1] (1.29ns)   --->   "%ret_ln0 = ret"   --->   Operation 23 'ret' 'ret_ln0' <Predicate = (icmp_ln76)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 6.80>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln79 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_48" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:79]   --->   Operation 18 'specpipeline' 'specpipeline_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:76]   --->   Operation 19 'specloopname' 'specloopname_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (3.40ns)   --->   "%srcLayer0_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %srcLayer0" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:80]   --->   Operation 20 'read' 'srcLayer0_read' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 21 [1/1] (3.40ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %srcLayer0Yuv422, i24 %srcLayer0_read" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:81]   --->   Operation 21 'write' 'write_ln81' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.inc" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:76]   --->   Operation 22 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ srcLayer0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ srcLayer0Yuv422]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_05                  (alloca           ) [ 010]
specstablecontent_ln0 (specstablecontent) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
width_read            (read             ) [ 000]
store_ln66            (store            ) [ 000]
br_ln76               (br               ) [ 000]
x                     (load             ) [ 000]
icmp_ln76             (icmp             ) [ 010]
speclooptripcount_ln0 (speclooptripcount) [ 000]
x_25                  (add              ) [ 000]
br_ln76               (br               ) [ 000]
store_ln66            (store            ) [ 000]
specpipeline_ln79     (specpipeline     ) [ 000]
specloopname_ln76     (specloopname     ) [ 000]
srcLayer0_read        (read             ) [ 000]
write_ln81            (write            ) [ 000]
br_ln76               (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="width">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="srcLayer0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcLayer0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="srcLayer0Yuv422">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcLayer0Yuv422"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="x_05_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_05/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="width_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="12" slack="0"/>
<pin id="52" dir="0" index="1" bw="12" slack="0"/>
<pin id="53" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="srcLayer0_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="24" slack="0"/>
<pin id="58" dir="0" index="1" bw="24" slack="0"/>
<pin id="59" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="srcLayer0_read/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="write_ln81_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="24" slack="0"/>
<pin id="65" dir="0" index="2" bw="24" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="store_ln66_store_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="12" slack="0"/>
<pin id="73" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="x_load_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="12" slack="0"/>
<pin id="77" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="icmp_ln76_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="12" slack="0"/>
<pin id="80" dir="0" index="1" bw="12" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="x_25_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="12" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_25/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln66_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="12" slack="0"/>
<pin id="92" dir="0" index="1" bw="12" slack="0"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/1 "/>
</bind>
</comp>

<comp id="95" class="1005" name="x_05_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="12" slack="0"/>
<pin id="97" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="x_05 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="22" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="42" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="44" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="56" pin="2"/><net_sink comp="62" pin=2"/></net>

<net id="74"><net_src comp="24" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="82"><net_src comp="75" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="50" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="75" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="34" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="84" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="46" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="99"><net_src comp="95" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="100"><net_src comp="95" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="101"><net_src comp="95" pin="1"/><net_sink comp="90" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: srcLayer0 | {}
	Port: srcLayer0Yuv422 | {2 }
 - Input state : 
	Port: v_mix_420_to_422<false>.2_Pipeline_VITIS_LOOP_76_2 : width | {1 }
	Port: v_mix_420_to_422<false>.2_Pipeline_VITIS_LOOP_76_2 : srcLayer0 | {2 }
	Port: v_mix_420_to_422<false>.2_Pipeline_VITIS_LOOP_76_2 : srcLayer0Yuv422 | {}
  - Chain level:
	State 1
		store_ln66 : 1
		x : 1
		icmp_ln76 : 2
		x_25 : 2
		br_ln76 : 3
		store_ln66 : 3
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln76_fu_78      |    0    |    12   |
|----------|---------------------------|---------|---------|
|    add   |         x_25_fu_84        |    0    |    12   |
|----------|---------------------------|---------|---------|
|   read   |   width_read_read_fu_50   |    0    |    0    |
|          | srcLayer0_read_read_fu_56 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln81_write_fu_62  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    24   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|x_05_reg_95|   12   |
+-----------+--------+
|   Total   |   12   |
+-----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   24   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   12   |    -   |
+-----------+--------+--------+
|   Total   |   12   |   24   |
+-----------+--------+--------+
