$date
	Tue Dec 14 23:19:13 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! q $end
$var reg 1 " clock $end
$var reg 1 # data $end
$scope module D1 $end
$var wire 1 " clock $end
$var wire 1 # data $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x#
0"
x!
$end
#2
1"
#4
0"
#5
1#
#6
1"
#8
1!
0"
#10
1"
#12
0!
0"
0#
#14
1"
1#
#16
1!
0"
#18
1"
#19
