#ifndef	_P_EXCEPTION_H
#define	_P_EXCEPTION_H

#include "peripherals/base.h"
#include "mmu.h"

#define IRQ_BASIC_PENDING	(PBASE+0x0000B200)
#define IRQ_PENDING_1		(PBASE+0x0000B204)
#define IRQ_PENDING_2		(PBASE+0x0000B208)
#define FIQ_CONTROL		    (PBASE+0x0000B20C)
#define ENABLE_IRQS_1		(PBASE+0x0000B210)
#define ENABLE_IRQS_2		(PBASE+0x0000B214)
#define ENABLE_BASIC_IRQS	(PBASE+0x0000B218)
#define DISABLE_IRQS_1		(PBASE+0x0000B21C)
#define DISABLE_IRQS_2		(PBASE+0x0000B220)
#define DISABLE_BASIC_IRQS	(PBASE+0x0000B224)

#define CNTPCT_EL0          (VA_START + 0x4000001C)
#define CNTP_CTL_EL0        (VA_START + 0x40000040)
#define CORE0_INTERRUPT_SRC (VA_START + 0x40000060)

#define IRQ_PENDING_1_AUX_INT       (1<<29)
#define INTERRUPT_SOURCE_GPU        (1<<8)
#define INTERRUPT_SOURCE_CNTPNSIRQ  (1<<1)

#endif