# floating-vedic-multiplier
## A single precision IEEE 754  Floating point multiplier is designed in verilog.
## The Mantissa Multiplier Architecture is designed based on Acient vedic Mathematics Sutra Urdhava Tiryakbhyam.
