

================================================================
== Vitis HLS Report for 'nnlayer'
================================================================
* Date:           Tue Apr 12 22:38:33 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        Neuron_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.510 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |                                              |                                   |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |                   Instance                   |               Module              |   min   |   max   |    min    |    max   | min |  max  |   Type  |
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282   |nnlayer_Pipeline_VITIS_LOOP_87_1   |        2|    65537|  20.000 ns|  0.655 ms|    2|  65537|       no|
        |grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292   |nnlayer_Pipeline_VITIS_LOOP_45_1   |        2|      258|  20.000 ns|  2.580 us|    2|    258|       no|
        |grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300   |nnlayer_Pipeline_VITIS_LOOP_30_1   |        2|      286|  20.000 ns|  2.860 us|    2|    286|       no|
        |grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309   |nnlayer_Pipeline_VITIS_LOOP_16_1   |        2|      257|  20.000 ns|  2.570 us|    2|    257|       no|
        |grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318  |nnlayer_Pipeline_VITIS_LOOP_116_1  |        2|      257|  20.000 ns|  2.570 us|    2|    257|       no|
        |grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327   |nnlayer_Pipeline_VITIS_LOOP_96_2   |        ?|        ?|          ?|         ?|    ?|      ?|       no|
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+----------+-----+-------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_94_1  |        ?|        ?|         ?|          -|          -|  0 ~ 255|        no|
        |- VITIS_LOOP_52_2  |        0|    10200|   10 ~ 40|          -|          -|  0 ~ 255|        no|
        |- VITIS_LOOP_77_3  |     7808|     7808|        61|          -|          -|      128|        no|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    678|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       19|    6|    3276|   2863|    -|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    860|    -|
|Register         |        -|    -|     584|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       21|    6|    3860|   4401|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        7|    2|       3|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |                   Instance                   |               Module              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                               |control_s_axi                      |       19|   0|   421|   402|    0|
    |mul_24s_26ns_50_1_1_U26                       |mul_24s_26ns_50_1_1                |        0|   2|     0|    43|    0|
    |mul_32ns_26ns_42_1_1_U28                      |mul_32ns_26ns_42_1_1               |        0|   3|     0|    20|    0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318  |nnlayer_Pipeline_VITIS_LOOP_116_1  |        0|   0|    19|    64|    0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309   |nnlayer_Pipeline_VITIS_LOOP_16_1   |        0|   0|    19|    79|    0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300   |nnlayer_Pipeline_VITIS_LOOP_30_1   |        0|   0|  1649|  1302|    0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292   |nnlayer_Pipeline_VITIS_LOOP_45_1   |        0|   0|    38|   141|    0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282   |nnlayer_Pipeline_VITIS_LOOP_87_1   |        0|   0|    19|    66|    0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327   |nnlayer_Pipeline_VITIS_LOOP_96_2   |        0|   1|   106|   141|    0|
    |udiv_26ns_26s_26_30_seq_1_U27                 |udiv_26ns_26s_26_30_seq_1          |        0|   0|   322|   194|    0|
    |udiv_56ns_56ns_16_60_seq_1_U29                |udiv_56ns_56ns_16_60_seq_1         |        0|   0|   683|   411|    0|
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |Total                                         |                                   |       19|   6|  3276|  2863|    0|
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |output_V_U    |output_V_RAM_AUTO_1R1W    |        1|  0|   0|    0|   128|   16|     1|         2048|
    |resArray_V_U  |resArray_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                          |        2|  0|   0|    0|   256|   48|     2|         6144|
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |i_11_fu_742_p2                     |         +|   0|  0|   15|           8|           1|
    |i_12_fu_448_p2                     |         +|   0|  0|   15|           8|           1|
    |outNeurons_2_fu_380_p2             |         +|   0|  0|   15|           8|           1|
    |ret_V_3_fu_614_p2                  |         +|   0|  0|   31|          24|          17|
    |sum_V_1_fu_722_p2                  |         +|   0|  0|   63|          56|          56|
    |ret_V_4_fu_601_p2                  |         -|   0|  0|   23|          16|          16|
    |ret_V_fu_474_p2                    |         -|   0|  0|   24|          17|          17|
    |sub_ln1201_1_fu_572_p2             |         -|   0|  0|   23|           1|          16|
    |sub_ln1201_fu_551_p2               |         -|   0|  0|   56|           1|          49|
    |sub_ln712_fu_498_p2                |         -|   0|  0|   23|           1|          16|
    |x_V_fu_485_p2                      |         -|   0|  0|   23|          16|          16|
    |ap_predicate_op382_call_state110   |       and|   0|  0|    2|           1|           1|
    |cmp4_i19880_fu_363_p2              |      icmp|   0|  0|   13|          16|           1|
    |icmp_ln1547_2_fu_630_p2            |      icmp|   0|  0|   13|          16|           1|
    |icmp_ln1547_fu_459_p2              |      icmp|   0|  0|   26|          56|           1|
    |icmp_ln1548_fu_479_p2              |      icmp|   0|  0|   13|          17|          13|
    |icmp_ln52_fu_443_p2                |      icmp|   0|  0|   13|          16|          16|
    |icmp_ln77_fu_736_p2                |      icmp|   0|  0|   11|           8|           9|
    |icmp_ln87_fu_352_p2                |      icmp|   0|  0|   13|          16|           1|
    |icmp_ln94_fu_375_p2                |      icmp|   0|  0|   13|          16|          16|
    |lshr_ln1201_fu_657_p2              |      lshr|   0|  0|  100|          17|          32|
    |ap_block_state110_on_subcall_done  |        or|   0|  0|    2|           1|           1|
    |fixed_V_fu_578_p3                  |    select|   0|  0|   16|           1|          16|
    |select_ln1201_fu_566_p3            |    select|   0|  0|   16|           1|          16|
    |select_ln7_fu_504_p3               |    select|   0|  0|   16|           1|          16|
    |shl_ln740_fu_694_p2                |       shl|   0|  0|  100|          32|          32|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |Total                              |          |   0|  0|  678|         371|         378|
    +-----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------+-----+-----------+-----+-----------+
    |         Name        | LUT | Input Size| Bits| Total Bits|
    +---------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm            |  552|        111|    1|        111|
    |i_9_fu_184           |    9|          2|    8|         16|
    |i_fu_180             |    9|          2|    8|         16|
    |outNeurons_fu_172    |    9|          2|    8|         16|
    |output_V_address0    |   53|         10|    7|         70|
    |output_V_ce0         |   37|          7|    1|          7|
    |output_V_d0          |   20|          4|   16|         64|
    |output_V_we0         |   14|          3|    1|          3|
    |output_r_address0    |   25|          5|    7|         35|
    |output_r_ce0         |   25|          5|    1|          5|
    |output_r_d0          |   25|          5|   16|         80|
    |output_r_we0         |   25|          5|    1|          5|
    |resArray_V_address0  |   20|          4|    7|         28|
    |resArray_V_d0        |   14|          3|   32|         96|
    |storemerge8_reg_268  |   14|          3|   32|         96|
    |sum_V_fu_176         |    9|          2|   56|        112|
    +---------------------+-----+-----------+-----+-----------+
    |Total                |  860|        173|  202|        760|
    +---------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+-----+----+-----+-----------+
    |                            Name                           |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+-----+----+-----+-----------+
    |activation_read_reg_777                                    |    8|   0|    8|          0|
    |ap_CS_fsm                                                  |  110|   0|  110|          0|
    |ap_rst_n_inv                                               |    1|   0|    1|          0|
    |ap_rst_reg_1                                               |    1|   0|    1|          0|
    |ap_rst_reg_2                                               |    1|   0|    1|          0|
    |cmp4_i19880_reg_825                                        |    1|   0|    1|          0|
    |empty_reg_794                                              |    8|   0|    8|          0|
    |fixed_V_reg_931                                            |   16|   0|   16|          0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg  |    1|   0|    1|          0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg   |    1|   0|    1|          0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg   |    1|   0|    1|          0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg   |    1|   0|    1|          0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg   |    1|   0|    1|          0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg   |    1|   0|    1|          0|
    |i_12_reg_874                                               |    8|   0|    8|          0|
    |i_9_fu_184                                                 |    8|   0|    8|          0|
    |i_fu_180                                                   |    8|   0|    8|          0|
    |icmp_ln1547_2_reg_948                                      |    1|   0|    1|          0|
    |icmp_ln1547_reg_889                                        |    1|   0|    1|          0|
    |icmp_ln1548_reg_900                                        |    1|   0|    1|          0|
    |icmp_ln87_reg_814                                          |    1|   0|    1|          0|
    |lshr_ln1201_reg_966                                        |   32|   0|   32|          0|
    |mul_i_reg_837                                              |    7|   0|   14|          7|
    |numOfInNeurons_read_reg_788                                |   16|   0|   16|          0|
    |numOfOutputNeurons_read_reg_781                            |   16|   0|   16|          0|
    |outNeurons_2_reg_832                                       |    8|   0|    8|          0|
    |outNeurons_fu_172                                          |    8|   0|    8|          0|
    |output_V_addr_1_reg_884                                    |    7|   0|    7|          0|
    |output_V_addr_reg_842                                      |    7|   0|    7|          0|
    |p_Result_s_reg_936                                         |    8|   0|    8|          0|
    |r_V_reg_961                                                |   26|   0|   26|          0|
    |reg_343                                                    |   16|   0|   16|          0|
    |resArray_V_addr_1_reg_904                                  |    7|   0|    7|          0|
    |rhs_reg_847                                                |    8|   0|   16|          8|
    |select_ln7_reg_909                                         |   16|   0|   16|          0|
    |sext_ln52_reg_852                                          |    9|   0|   17|          8|
    |storemerge8_reg_268                                        |   32|   0|   32|          0|
    |sum_V_fu_176                                               |   56|   0|   56|          0|
    |tmp_1_reg_914                                              |    1|   0|    1|          0|
    |tmp_2_reg_952                                              |    1|   0|    1|          0|
    |tmp_3_cast_reg_925                                         |   16|   0|   16|          0|
    |tmp_6_reg_971                                              |   26|   0|   26|          0|
    |tmp_V_1_reg_943                                            |   16|   0|   16|          0|
    |trunc_ln1201_reg_920                                       |   49|   0|   49|          0|
    |zext_ln56_reg_879                                          |    8|   0|   64|         56|
    |zext_ln80_reg_989                                          |    8|   0|   64|         56|
    +-----------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                      |  584|   0|  719|        135|
    +-----------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|   16|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|   16|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_hs|       nnlayer|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_hs|       nnlayer|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|       nnlayer|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|       nnlayer|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

