--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top_system1.twx top_system1.ncd -o top_system1.twr
top_system1.pcf -ucf top_system1.ucf

Design file:              top_system1.ncd
Physical constraint file: top_system1.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
ASTRB        |    3.899(R)|      SLOW  |   -0.998(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATA<0>      |    2.103(R)|      SLOW  |   -1.359(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<1>      |    2.227(R)|      SLOW  |   -1.455(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<2>      |    2.070(R)|      SLOW  |   -1.404(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<3>      |    1.969(R)|      SLOW  |   -1.355(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<4>      |    1.813(R)|      SLOW  |   -1.192(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATA<5>      |    1.928(R)|      SLOW  |   -1.299(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<6>      |    1.718(R)|      SLOW  |   -1.113(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATA<7>      |    1.481(R)|      SLOW  |   -0.918(R)|      SLOW  |CLK_BUFGP         |   0.000|
DSTRB        |    3.770(R)|      SLOW  |   -0.938(R)|      SLOW  |CLK_BUFGP         |   0.000|
PWRITE       |    7.202(R)|      SLOW  |   -1.980(R)|      FAST  |CLK_BUFGP         |   0.000|
RST          |   11.945(R)|      SLOW  |   -3.462(R)|      FAST  |CLK_BUFGP         |   0.000|
SWITCHES_I<0>|    0.925(R)|      FAST  |   -0.307(R)|      SLOW  |CLK_BUFGP         |   0.000|
SWITCHES_I<1>|    2.290(R)|      SLOW  |   -1.697(R)|      FAST  |CLK_BUFGP         |   0.000|
SWITCHES_I<2>|    2.343(R)|      SLOW  |   -1.776(R)|      FAST  |CLK_BUFGP         |   0.000|
SWITCHES_I<3>|    7.351(R)|      SLOW  |   -4.706(R)|      FAST  |CLK_BUFGP         |   0.000|
SWITCHES_I<4>|    7.299(R)|      SLOW  |   -4.812(R)|      FAST  |CLK_BUFGP         |   0.000|
SWITCHES_I<5>|    5.758(R)|      SLOW  |   -3.627(R)|      FAST  |CLK_BUFGP         |   0.000|
SWITCHES_I<6>|    5.555(R)|      SLOW  |   -3.526(R)|      FAST  |CLK_BUFGP         |   0.000|
SWITCHES_I<7>|    0.786(R)|      FAST  |   -0.134(R)|      SLOW  |CLK_BUFGP         |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
DATA<0>     |         8.512(R)|      SLOW  |         4.344(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<1>     |        10.712(R)|      SLOW  |         5.964(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<2>     |        10.549(R)|      SLOW  |         5.804(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<3>     |        10.779(R)|      SLOW  |         5.993(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<4>     |         8.775(R)|      SLOW  |         4.736(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<5>     |         8.502(R)|      SLOW  |         4.545(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<6>     |         8.335(R)|      SLOW  |         4.416(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<7>     |         8.608(R)|      SLOW  |         4.605(R)|      FAST  |CLK_BUFGP         |   0.000|
LEDS_O<0>   |        12.205(R)|      SLOW  |         6.698(R)|      FAST  |CLK_BUFGP         |   0.000|
LEDS_O<1>   |        12.020(R)|      SLOW  |         6.625(R)|      FAST  |CLK_BUFGP         |   0.000|
LEDS_O<2>   |        11.938(R)|      SLOW  |         6.557(R)|      FAST  |CLK_BUFGP         |   0.000|
LEDS_O<3>   |        12.528(R)|      SLOW  |         6.875(R)|      FAST  |CLK_BUFGP         |   0.000|
LEDS_O<4>   |        12.800(R)|      SLOW  |         7.190(R)|      FAST  |CLK_BUFGP         |   0.000|
LEDS_O<5>   |        10.853(R)|      SLOW  |         5.866(R)|      FAST  |CLK_BUFGP         |   0.000|
LEDS_O<6>   |        14.061(R)|      SLOW  |         7.848(R)|      FAST  |CLK_BUFGP         |   0.000|
LEDS_O<7>   |        13.329(R)|      SLOW  |         7.356(R)|      FAST  |CLK_BUFGP         |   0.000|
PWAIT       |         6.576(R)|      SLOW  |         3.171(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.613|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
DSTRB          |DATA<0>        |    7.439|
DSTRB          |DATA<1>        |    7.632|
DSTRB          |DATA<2>        |    7.632|
DSTRB          |DATA<3>        |    7.293|
DSTRB          |DATA<4>        |    7.293|
DSTRB          |DATA<5>        |    7.631|
DSTRB          |DATA<6>        |    7.631|
DSTRB          |DATA<7>        |    7.292|
PSH_BUTTON     |LEDS_O<0>      |   12.544|
PSH_BUTTON     |LEDS_O<1>      |   12.616|
PSH_BUTTON     |LEDS_O<2>      |   12.139|
PSH_BUTTON     |LEDS_O<3>      |   12.620|
PSH_BUTTON     |LEDS_O<4>      |   12.714|
PSH_BUTTON     |LEDS_O<5>      |   11.216|
PSH_BUTTON     |LEDS_O<6>      |   14.410|
PSH_BUTTON     |LEDS_O<7>      |   13.491|
PWRITE         |DATA<0>        |   10.871|
PWRITE         |DATA<1>        |   11.064|
PWRITE         |DATA<2>        |   11.064|
PWRITE         |DATA<3>        |   10.725|
PWRITE         |DATA<4>        |   10.725|
PWRITE         |DATA<5>        |   11.063|
PWRITE         |DATA<6>        |   11.063|
PWRITE         |DATA<7>        |   10.724|
---------------+---------------+---------+


Analysis completed Tue Nov 25 19:57:07 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 262 MB



