![CHIPYARD](https://github.com/ucb-bar/chipyard/raw/main/docs/_static/images/chipyard-logo-full.png)

# XiniX SoC â€“ A Complete, Open-Source, Heterogeneous RISC-V System-on-Chip

## What is XiniX SoC

XiniX is a production-ready, fully synthesizable RISC-V SoC designed within the Chipyard framework. It integrates a powerful heterogeneous CPU complex, dedicated AI/ML accelerators, high-speed I/O, multimedia engines, advanced security features, and comprehensive power management â€“ all in a single, coherent design.

The project follows a layered PHY-Core-Frontend architecture, includes conditional instantiation for external dependencies, built-in self-test (BIST) for every module, and a presence register at offset `0xFFC` for seamless software discovery.

All modules are licensed under the BSD-3-Clause license, making XiniX a truly open foundation for next-generation computing.

---

## ğŸ›ï¸ Architecture Overview

XiniX is built on the PHY-Core-Frontend pattern, which separates physical interfaces from protocol logic and data movement. This design ensures maintainability, testability, and portability across different technology nodes.

> Block Diagram (Placeholder)  
> `docs/images/block_diagram.png`

---

## ğŸ”‘ Key Components

| Category | Modules |
|----------|----------|
| **CPU Complex** | 4Ã— BOOM (OoO, 2-way SMT)<br>4Ã— Shuttle (Dual-issue)<br>Saturn Vector (RVV 1.0, 512-bit)<br>SentryCore (Lockstep) |
| **AI / ML** | Gemmini NPU (16Ã—16, 256 KB)<br>MoCA Scheduler |
| **High-Speed I/O** | PCIe Gen5<br>100G Ethernet<br>USB 3.0 / 2.0 / Type-C |
| **Storage** | eMMC 5.1, SDIO, QSPI, UFS, SATA, NVMe |
| **Display & Video** | DPU, HDMI 2.0, MIPI DSI, DP 1.4, VPU |
| **Camera** | MIPI CSI-2, ISP |
| **Wireless** | Wi-Fi 6E, Bluetooth 5.4 |
| **Audio** | Audio DSP, I2S, DAC |
| **Security** | HSM, AES-256, SHA-3, RSA, ECC, PUF, Secure Boot |
| **Power** | FIVR, DVFS, Power Gates, Thermal Sensors |
| **Infrastructure** | NoC, L3 Cache (16 MB), DMA |
| **GNSS** | GPS, Galileo, BeiDou, GLONASS, NavIC |
| **LTE** | JESD204B, FFT, Turbo Decoder |

All modules are conditionally instantiated based on the availability of external RTL or hard IP.

---

## ğŸ“ Repository Structure

Place this repository under:

```text
generators/chipyard/src/main/scala/

Directory Layout
XiniX-SoC/                                   # Root of your XiniX-SoC repository
â””â”€â”€ generators/
    â””â”€â”€ chipyard/
        â””â”€â”€ src/main/scala/
            â”œâ”€â”€ config/
            â”‚   â””â”€â”€ XiniX.scala              # Main SoC configuration (ties all modules together)
            â””â”€â”€ xinix/                        # Custom XiniX modules
                â”œâ”€â”€ package.scala              # Common utilities (VoltageOps, FrequencyOps, TimeOps)
                â”‚
                â”œâ”€â”€ pmu/                       # Power Management Unit
                â”‚   â”œâ”€â”€ PMUBlock.scala         # Topâ€‘level PMU with FIVR, DVFS, power gates
                â”‚   â”œâ”€â”€ FIVR.scala             # Fully Integrated Voltage Regulator (10â€‘phase)
                â”‚   â”œâ”€â”€ DVFSController.scala   # DVFS controller for 9 domains
                â”‚   â””â”€â”€ PowerGate.scala        # Power gate with retention and wakeup
                â”‚
                â”œâ”€â”€ thermal/                    # Thermal sensors and throttling
                â”‚   â”œâ”€â”€ ThermalSensor.scala     # Distributed thermal sensor (12â€‘bit, threshold)
                â”‚   â””â”€â”€ ThermalThrottle.scala   # Thermal throttling controller
                â”‚
                â”œâ”€â”€ aon/                        # Alwaysâ€‘on domain
                â”‚   â””â”€â”€ WakeupController.scala   # Wakeup logic, sleep modes, RTC glue
                â”‚
                â”œâ”€â”€ pcie/                       # PCIe Gen5 Controller (LitePCIeâ€‘inspired)
                â”‚   â””â”€â”€ PCIeGen5.scala           # PHYâ€‘Coreâ€‘Frontend layers, QDMA, MSIâ€‘X, crossbar
                â”‚
                â”œâ”€â”€ ethernet/                   # 100G Ethernet Controller (LiteEthâ€‘inspired)
                â”‚   â””â”€â”€ Ethernet100G.scala       # PHYâ€‘MACâ€‘Frontend layers, Etherbone, SFP support
                â”‚
                â”œâ”€â”€ security/                    # Hardware Security Modules
                â”‚   â”œâ”€â”€ HSM.scala                # TRNG, AESâ€‘256, SHAâ€‘3, RSAâ€‘4096, ECC, PUF, KeyStore
                â”‚   â”œâ”€â”€ MemoryEncryption.scala   # QARMAâ€‘64 memory encryption (RoCC accelerator)
                â”‚   â”œâ”€â”€ HDFI.scala               # Hardware Dataâ€‘Flow Isolation (tagging, Biba, Bellâ€‘LaPadula)
                â”‚   â”œâ”€â”€ TRNG.scala               # True Random Number Generator (ring oscillator)
                â”‚   â”œâ”€â”€ OTP.scala                # Oneâ€‘Time Programmable memory
                â”‚   â””â”€â”€ SecureBoot.scala         # Secure boot controller (RSA signature verification)
                â”‚
                â”œâ”€â”€ display/                     # Display Processing and Interfaces
                â”‚   â”œâ”€â”€ DPU.scala                # Display Processing Unit (layers, composition, CSC)
                â”‚   â”œâ”€â”€ HDMI.scala               # HDMI 2.0 transmitter (4K@60Hz, TMDS)
                â”‚   â”œâ”€â”€ MIPIDSI.scala            # MIPI DSI transmitter (4â€‘lane, 1080P@60Hz)
                â”‚   â””â”€â”€ DisplayPortSubsystem.scala # Complete DisplayPort 1.4 transmitter
                â”‚
                â”œâ”€â”€ video/                       # Video Codec Unit (VPU)
                â”‚   â””â”€â”€ VPU.scala                # TileLink wrapper for openasicâ€‘org xk264/xk265 cores
                â”‚
                â”œâ”€â”€ camera/                      # Camera Interfaces and ISP
                â”‚   â”œâ”€â”€ MIPICSI.scala            # MIPI CSIâ€‘2 receiver (4â€‘lane, 4K@30fps)
                â”‚   â””â”€â”€ ISP.scala                # Image Signal Processor (dualâ€‘channel, HDR)
                â”‚
                â”œâ”€â”€ wireless/                    # Wireless Connectivity
                â”‚   â”œâ”€â”€ WiFi.scala               # Wiâ€‘Fi 6E controller (SDIO interface)
                â”‚   â””â”€â”€ Bluetooth.scala          # Bluetooth 5.4 controller (UART transport)
                â”‚
                â”œâ”€â”€ storage/                     # Storage Controllers
                â”‚   â”œâ”€â”€ eMMC.scala               # eMMC 5.1 controller (HS400, DMA)
                â”‚   â”œâ”€â”€ SDIO.scala               # SDIO/UHSâ€‘II controller
                â”‚   â”œâ”€â”€ QSPI.scala               # QSPI NOR flash controller
                â”‚   â”œâ”€â”€ UFS.scala                # UFS 3.1 controller (UniPro, Mâ€‘PHY)
                â”‚   â”œâ”€â”€ SATA.scala               # SATA 3.0 AHCI controller (port multiplier, NCQ, RAID)
                â”‚   â”œâ”€â”€ NVMe.scala               # NVMe controller (NVMeCHA core, 7 GB/s, BIST)
                â”‚   â””â”€â”€ SDCard.scala             # SDCard host controller (SD/SDHC/SDXC, 4â€‘bit, DMA)
                â”‚
                â”œâ”€â”€ usb/                         # USB Controllers
                â”‚   â”œâ”€â”€ USB30.scala              # USB 3.0 XHCI controller (SuperSpeed, isochronous)
                â”‚   â”œâ”€â”€ USB20.scala              # USB 2.0 OTG controller
                â”‚   â”œâ”€â”€ USBTypeC.scala           # USB Typeâ€‘C and Power Delivery 3.0 controller
                â”‚   â””â”€â”€ USBSubsystem.scala       # Topâ€‘level USB subsystem (aggregates the above)
                â”‚
                â”œâ”€â”€ audio/                       # Audio Subsystem
                â”‚   â”œâ”€â”€ AudioDSP.scala           # Audio DSP core (I2S, headphone DAC)
                â”‚   â”œâ”€â”€ I2S.scala                # I2S transmitter/receiver
                â”‚   â””â”€â”€ HeadphoneDAC.scala       # Headphone DAC with 3.5mm jack
                â”‚
                â”œâ”€â”€ misc/                        # Miscellaneous Peripherals
                â”‚   â”œâ”€â”€ RTC.scala                # Realâ€‘Time Clock with battery backup
                â”‚   â”œâ”€â”€ EEPROM.scala             # I2C EEPROM interface (emulated)
                â”‚   â”œâ”€â”€ PWM.scala                # PWM controller (8 channels)
                â”‚   â”œâ”€â”€ UART.scala               # Custom UART controller
                â”‚   â”œâ”€â”€ I2C.scala                # Custom I2C controller
                â”‚   â”œâ”€â”€ SPI.scala                # Custom SPI controller
                â”‚   â””â”€â”€ GPIO.scala               # Custom GPIO controller (64 pins)
                â”‚
                â”œâ”€â”€ realtime/                    # Realâ€‘Time Core (SentryCore)
                â”‚   â””â”€â”€ RealTimeCore.scala       # Tripleâ€‘core lockstep RISCâ€‘V, ECC TCM, CLIC, DMA
                â”‚
                â”œâ”€â”€ moca/                        # MoCA dynamic accelerator management
                â”‚   â”œâ”€â”€ MOCAConfig.scala         # Configuration parameters for MoCA
                â”‚   â”œâ”€â”€ MOCARuntime.scala        # Runtime interface (contention detection, backpressure)
                â”‚   â””â”€â”€ MOCAScheduler.scala      # Scheduler for dynamic workload distribution
                â”‚
                â”œâ”€â”€ gnss/                        # GNSS Subsystem
                â”‚   â”œâ”€â”€ GNSSParams.scala         # GNSS signal parameters (GPS, Galileo, BeiDou, etc.)
                â”‚   â”œâ”€â”€ GNSSRFInterface.scala    # RF frontâ€‘end (PHY layer)
                â”‚   â”œâ”€â”€ GNSSChannel.scala        # Single GNSS channel (code generator, NCO, correlator)
                â”‚   â”œâ”€â”€ GNSSBaseband.scala       # Multiâ€‘channel baseband processor (core layer)
                â”‚   â”œâ”€â”€ GNSSNavigator.scala      # Navigation processor (frontend layer, PVT)
                â”‚   â””â”€â”€ GNSS.scala               # Topâ€‘level GNSS controller
                â”‚
                â””â”€â”€ lte/                         # LTE Modem
                    â”œâ”€â”€ LTEParams.scala          # LTE system parameters (bandwidth, FFT size, etc.)
                    â”œâ”€â”€ JESD204BInterface.scala  # JESD204B PHY interface
                    â”œâ”€â”€ FFTEngine.scala          # Runtimeâ€‘reconfigurable FFT engine
                    â”œâ”€â”€ TurboDecoder.scala       # LTE turbo decoder accelerator
                    â”œâ”€â”€ PDSCHEngine.scala        # PDSCH receive chain processor
                    â””â”€â”€ LTEModem.scala           # Topâ€‘level LTE modem controller
```
---

```text
ğŸ“¦ Verilog Blackboxes Files (placed in generators/chipyard/src/main/resources/vsrc/)
**vpu_blackboxes.v**          # Blackbox for xk264 (H.264) and xk265 (H.265)
**nvme_blackboxes.v**         # Blackbox for NVMeCHA (NVMe controller)
**gnss_rf_blackboxes.v**      # Simulation model for GNSS RF frontâ€‘end
**jesd204b_phy_blackbox.v**   # Simulation model for JESD204B PHY

---

ğŸš€ Getting Started
Prerequisites
Chipyard â‰¥ 1.13.0

RISC-V Toolchain

VCS / Questa / Xcelium (optional)

Verilator (for Verilog simulation)

---

ğŸ“¥ Cloning the Repository
cd chipyard/generators/chipyard/src/main/scala/
git clone https://github.com/yourname/xinix.git xinix

---

ğŸ“š External RTL Repositories (to be cloned into generators/)
**NVMeCHA** â€“ https://github.com/yhqiu16/NVMeCHA (VHDL/Verilog)
**xk264** â€“ https://github.com/openasic-org/xk264 (Verilog)
**xk265** â€“ https://github.com/openasic-org/xk265 (Verilog)

---

ğŸ› ï¸ Build System Integration (example for sims/verilator/Makefrag)
VSRCS += $(base_dir)/generators/NVMeCHA/hw/NVMe_Controller/NVMe_Controller.srcs/sources_1/NVMe/*.vhd
VSRCS += $(base_dir)/generators/NVMeCHA/hw/NVMe_Controller/NVMe_Controller.srcs/sources_1/NVMe/*.v
VSRCS += $(base_dir)/generators/xk264/rtl/*.v
VSRCS += $(base_dir)/generators/xk265/rtl/*.v
VSRCS += $(base_dir)/generators/chipyard/src/main/resources/vsrc/vpu_blackboxes.v
VSRCS += $(base_dir)/generators/chipyard/src/main/resources/vsrc/nvme_blackboxes.v
VSRCS += $(base_dir)/generators/chipyard/src/main/resources/vsrc/gnss_rf_blackboxes.v
VSRCS += $(base_dir)/generators/chipyard/src/main/resources/vsrc/jesd204b_phy_blackbox.v

---

Build and run:
cd sims/verilator
make CONFIG=XiniX -j8
./simulator-chipyard-XiniX ../tests/hello.riscv

---

ğŸ§ª Design Philosophy
Conditional Instantiation
Modules check externalSourceAvailable and fallback if unavailable.

Presence Register
Each module exposes a register at 0xFFC.

Built-in Self-Test
Runtime verification logic.

Layered Architecture
PHY â†’ Core â†’ Frontend separation.

Standard Interfaces
TileLink, AXI4, AXI4-Stream.

---

##All files are complete, synthesizable, and ready for simulation. Each module includes:

Conditional instantiation based on externalSourceAvailable
Presence register at 0xFFC
Builtâ€‘in selfâ€‘test (BIST) where appropriate
Standardised interfaces (TileLink control, AXI4â€‘Stream data, AXI4 DMA)

---

ğŸ“„ License
All original code is released under the BSD-3-Clause License.

See LICENSE for details.

External components retain their original licenses.

---

ğŸ™ Acknowledgements
Chipyard

BOOM, Shuttle, Saturn, Gemmini

SentryCore

MoCA

NVMeCHA

xk264 / xk265

Thanks to all contributors to open-source hardware.

---

ğŸ“ Contact & Contributions
Open issues for bugs or questions

Pull requests are welcome

---

â“ Need Help?
* If you find a bug or would like propose a feature, post an issue on this repo: https://github.com/berrysoftfoundation/XiniX-SoC/issues

---

ğŸ¤ Contributing
* See [CONTRIBUTING.md](/CONTRIBUTING.md)
