# APB-Slave-Verification
In this respiratory you'll be seeing the design and verification of the APB Slave protocol using SV Assertions and Coverage Directives and function coverage including covergroups and cross coverage. The design code written using VHDL and the verification part is written using SystemVerilog language.
You can run the compile.do file and can get the results.
The software used is QuestaSim 2021-1.
