platform FPGA FPGA0 "config/pm/multifpga/fpga_submodels/hwsw/vc707_0-hwsw.apm"; 
   CPU0  -> "vplat.llpint.physicalChannel"; 
   CPU0  <- "vplat.llpint.physicalChannel"; 
endplatform 

platform CPU CPU0 "config/pm/multifpga/fpga_submodels/hwsw/cpu0_pcie.apm"; 
   FPGA0 -> "physicalDevices->GetPCIEDevice0()"; 
   FPGA0 <- "physicalDevices->GetPCIEDevice0()"; 
endplatform

