{"Source Block": ["verilog-ethernet/rtl/eth_mac_10g_fifo.v@106:116@HdlIdDef", "\n// synchronize MAC status signals into logic clock domain\nwire rx_error_bad_frame_int;\nwire rx_error_bad_fcs_int;\n\nreg [1:0] rx_sync_reg_1 = 0;\nreg [1:0] rx_sync_reg_2 = 0;\nreg [1:0] rx_sync_reg_3 = 0;\nreg [1:0] rx_sync_reg_4 = 0;\n\nassign rx_error_bad_frame = rx_sync_reg_3[0] ^ rx_sync_reg_4[0];\n"], "Clone Blocks": [["verilog-ethernet/rtl/eth_mac_10g_fifo.v@104:114", "wire        rx_fifo_axis_tlast;\nwire        rx_fifo_axis_tuser;\n\n// synchronize MAC status signals into logic clock domain\nwire rx_error_bad_frame_int;\nwire rx_error_bad_fcs_int;\n\nreg [1:0] rx_sync_reg_1 = 0;\nreg [1:0] rx_sync_reg_2 = 0;\nreg [1:0] rx_sync_reg_3 = 0;\nreg [1:0] rx_sync_reg_4 = 0;\n"], ["verilog-ethernet/rtl/eth_mac_1g_fifo.v@104:114", "// synchronize MAC status signals into logic clock domain\nwire rx_error_bad_frame_int;\nwire rx_error_bad_fcs_int;\n\nreg [1:0] rx_sync_reg_1 = 0;\nreg [1:0] rx_sync_reg_2 = 0;\nreg [1:0] rx_sync_reg_3 = 0;\nreg [1:0] rx_sync_reg_4 = 0;\n\nassign rx_error_bad_frame = rx_sync_reg_3[0] ^ rx_sync_reg_4[0];\nassign rx_error_bad_fcs = rx_sync_reg_3[1] ^ rx_sync_reg_4[1];\n"], ["verilog-ethernet/rtl/eth_mac_1g_fifo.v@106:116", "wire rx_error_bad_fcs_int;\n\nreg [1:0] rx_sync_reg_1 = 0;\nreg [1:0] rx_sync_reg_2 = 0;\nreg [1:0] rx_sync_reg_3 = 0;\nreg [1:0] rx_sync_reg_4 = 0;\n\nassign rx_error_bad_frame = rx_sync_reg_3[0] ^ rx_sync_reg_4[0];\nassign rx_error_bad_fcs = rx_sync_reg_3[1] ^ rx_sync_reg_4[1];\n\nalways @(posedge rx_clk or posedge rx_rst) begin\n"], ["verilog-ethernet/rtl/eth_mac_10g_fifo.v@112:122", "reg [1:0] rx_sync_reg_2 = 0;\nreg [1:0] rx_sync_reg_3 = 0;\nreg [1:0] rx_sync_reg_4 = 0;\n\nassign rx_error_bad_frame = rx_sync_reg_3[0] ^ rx_sync_reg_4[0];\nassign rx_error_bad_fcs = rx_sync_reg_3[1] ^ rx_sync_reg_4[1];\n\nalways @(posedge rx_clk or posedge rx_rst) begin\n    if (rx_rst) begin\n        rx_sync_reg_1 <= 0;\n    end else begin\n"], ["verilog-ethernet/rtl/eth_mac_1g_fifo.v@101:111", "wire        rx_fifo_axis_tlast;\nwire        rx_fifo_axis_tuser;\n\n// synchronize MAC status signals into logic clock domain\nwire rx_error_bad_frame_int;\nwire rx_error_bad_fcs_int;\n\nreg [1:0] rx_sync_reg_1 = 0;\nreg [1:0] rx_sync_reg_2 = 0;\nreg [1:0] rx_sync_reg_3 = 0;\nreg [1:0] rx_sync_reg_4 = 0;\n"], ["verilog-ethernet/rtl/eth_mac_10g_fifo.v@107:117", "// synchronize MAC status signals into logic clock domain\nwire rx_error_bad_frame_int;\nwire rx_error_bad_fcs_int;\n\nreg [1:0] rx_sync_reg_1 = 0;\nreg [1:0] rx_sync_reg_2 = 0;\nreg [1:0] rx_sync_reg_3 = 0;\nreg [1:0] rx_sync_reg_4 = 0;\n\nassign rx_error_bad_frame = rx_sync_reg_3[0] ^ rx_sync_reg_4[0];\nassign rx_error_bad_fcs = rx_sync_reg_3[1] ^ rx_sync_reg_4[1];\n"], ["verilog-ethernet/rtl/eth_mac_1g_fifo.v@103:113", "\n// synchronize MAC status signals into logic clock domain\nwire rx_error_bad_frame_int;\nwire rx_error_bad_fcs_int;\n\nreg [1:0] rx_sync_reg_1 = 0;\nreg [1:0] rx_sync_reg_2 = 0;\nreg [1:0] rx_sync_reg_3 = 0;\nreg [1:0] rx_sync_reg_4 = 0;\n\nassign rx_error_bad_frame = rx_sync_reg_3[0] ^ rx_sync_reg_4[0];\n"], ["verilog-ethernet/rtl/eth_mac_10g_fifo.v@108:118", "wire rx_error_bad_frame_int;\nwire rx_error_bad_fcs_int;\n\nreg [1:0] rx_sync_reg_1 = 0;\nreg [1:0] rx_sync_reg_2 = 0;\nreg [1:0] rx_sync_reg_3 = 0;\nreg [1:0] rx_sync_reg_4 = 0;\n\nassign rx_error_bad_frame = rx_sync_reg_3[0] ^ rx_sync_reg_4[0];\nassign rx_error_bad_fcs = rx_sync_reg_3[1] ^ rx_sync_reg_4[1];\n\n"], ["verilog-ethernet/rtl/eth_mac_1g_fifo.v@109:119", "reg [1:0] rx_sync_reg_2 = 0;\nreg [1:0] rx_sync_reg_3 = 0;\nreg [1:0] rx_sync_reg_4 = 0;\n\nassign rx_error_bad_frame = rx_sync_reg_3[0] ^ rx_sync_reg_4[0];\nassign rx_error_bad_fcs = rx_sync_reg_3[1] ^ rx_sync_reg_4[1];\n\nalways @(posedge rx_clk or posedge rx_rst) begin\n    if (rx_rst) begin\n        rx_sync_reg_1 <= 0;\n    end else begin\n"], ["verilog-ethernet/rtl/eth_mac_1g_fifo.v@105:115", "wire rx_error_bad_frame_int;\nwire rx_error_bad_fcs_int;\n\nreg [1:0] rx_sync_reg_1 = 0;\nreg [1:0] rx_sync_reg_2 = 0;\nreg [1:0] rx_sync_reg_3 = 0;\nreg [1:0] rx_sync_reg_4 = 0;\n\nassign rx_error_bad_frame = rx_sync_reg_3[0] ^ rx_sync_reg_4[0];\nassign rx_error_bad_fcs = rx_sync_reg_3[1] ^ rx_sync_reg_4[1];\n\n"], ["verilog-ethernet/rtl/eth_mac_10g_fifo.v@109:119", "wire rx_error_bad_fcs_int;\n\nreg [1:0] rx_sync_reg_1 = 0;\nreg [1:0] rx_sync_reg_2 = 0;\nreg [1:0] rx_sync_reg_3 = 0;\nreg [1:0] rx_sync_reg_4 = 0;\n\nassign rx_error_bad_frame = rx_sync_reg_3[0] ^ rx_sync_reg_4[0];\nassign rx_error_bad_fcs = rx_sync_reg_3[1] ^ rx_sync_reg_4[1];\n\nalways @(posedge rx_clk or posedge rx_rst) begin\n"]], "Diff Content": {"Delete": [[111, "reg [1:0] rx_sync_reg_1 = 0;\n"]], "Add": []}}