# Function: <code>lbr_from_signext_quirk_needed</code>

## Status
<b>Regular</b>
<ul>
<li>
In <code>4.4</code>: Absent ⚠️
</li>
<li>
<details>
<summary>In <code>4.8</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81011be5)
Location: arch/x86/events/intel/lbr.c:258
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_init_hsw
```
</details>
</li>
<li>
<details>
<summary>In <code>4.10</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81011d15)
Location: arch/x86/events/intel/lbr.c:258
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_init_hsw
```
</details>
</li>
<li>
<details>
<summary>In <code>4.13</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81010315)
Location: arch/x86/events/intel/lbr.c:258
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_init_hsw
```
</details>
</li>
<li>
<details>
<summary>In <code>4.15</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81010b45)
Location: arch/x86/events/intel/lbr.c:262
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_init_hsw
```
</details>
</li>
<li>
<details>
<summary>In <code>4.18</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81011602)
Location: arch/x86/events/intel/lbr.c:262
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_init_hsw
```
</details>
</li>
<li>
<details>
<summary>In <code>5.0</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81011c62)
Location: arch/x86/events/intel/lbr.c:267
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_init_hsw
```
</details>
</li>
<li>
<details>
<summary>In <code>5.3</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81012fd2)
Location: arch/x86/events/intel/lbr.c:267
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_init_hsw
```
</details>
</li>
<li>
<details>
<summary>In <code>5.4</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81013782)
Location: arch/x86/events/intel/lbr.c:267
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_init_hsw
```
</details>
</li>
<li>
<details>
<summary>In <code>5.8</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81014d82)
Location: arch/x86/events/intel/lbr.c:267
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_init_hsw
```
</details>
</li>
<li>
<details>
<summary>In <code>5.11</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff8101520c)
Location: arch/x86/events/intel/lbr.c:318
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_init_hsw
```
</details>
</li>
<li>
<details>
<summary>In <code>5.13</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81016483)
Location: arch/x86/events/intel/lbr.c:318
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_init_hsw
```
</details>
</li>
<li>
<details>
<summary>In <code>5.15</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81017ee3)
Location: arch/x86/events/intel/lbr.c:318
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_init_hsw
```
</details>
</li>
<li>
<details>
<summary>In <code>5.19</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff8101a029)
Location: arch/x86/events/intel/lbr.c:298
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_init
```
</details>
</li>
<li>
<details>
<summary>In <code>6.2</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff8101e0a9)
Location: arch/x86/events/intel/lbr.c:238
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_init
```
</details>
</li>
<li>
<details>
<summary>In <code>6.5</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff8101dda9)
Location: arch/x86/events/intel/lbr.c:238
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_init
```
</details>
</li>
<li>
<details>
<summary>In <code>6.8</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81023e79)
Location: arch/x86/events/intel/lbr.c:238
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_init
```
</details>
</li>
</ul>
<b>Arch</b>
<ul>
<li>
In <code>arm64</code>: Absent ⚠️
</li>
<li>
In <code>armhf</code>: Absent ⚠️
</li>
<li>
In <code>ppc64el</code>: Absent ⚠️
</li>
<li>
In <code>riscv64</code>: Absent ⚠️
</li>
</ul>
<b>Flavor</b>
<ul>
<li>
<details>
<summary>In <code>aws</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81013782)
Location: arch/x86/events/intel/lbr.c:267
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_init_hsw
```
</details>
</li>
<li>
<details>
<summary>In <code>azure</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff810128f2)
Location: arch/x86/events/intel/lbr.c:267
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_init_hsw
```
</details>
</li>
<li>
<details>
<summary>In <code>gcp</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81013742)
Location: arch/x86/events/intel/lbr.c:267
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_init_hsw
```
</details>
</li>
<li>
<details>
<summary>In <code>lowlatency</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/lbr.c (ffffffff81013962)
Location: arch/x86/events/intel/lbr.c:267
Inline: True
Inline callers:
  - arch/x86/events/intel/lbr.c:intel_pmu_lbr_init_hsw
```
</details>
</li>
</ul>

## Differences
