
F030_PWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001ff0  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  080020b0  080020b0  000120b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080020e0  080020e0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080020e0  080020e0  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080020e0  080020e0  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080020e0  080020e0  000120e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080020e4  080020e4  000120e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080020e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b0  2000000c  080020f4  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000bc  080020f4  000200bc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000706b  00000000  00000000  00020077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000145a  00000000  00000000  000270e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000008b0  00000000  00000000  00028540  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000006bb  00000000  00000000  00028df0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000eb9f  00000000  00000000  000294ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00009bf3  00000000  00000000  0003804a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0005bb50  00000000  00000000  00041c3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001ef8  00000000  00000000  0009d790  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000049  00000000  00000000  0009f688  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002098 	.word	0x08002098

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08002098 	.word	0x08002098

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000224:	f000 fa90 	bl	8000748 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000228:	f000 f820 	bl	800026c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022c:	f000 f954 	bl	80004d8 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000230:	f000 f85a 	bl	80002e8 <MX_TIM1_Init>
  MX_TIM3_Init();
 8000234:	f000 f8ee 	bl	8000414 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_1);
 8000238:	4b08      	ldr	r3, [pc, #32]	; (800025c <main+0x3c>)
 800023a:	2100      	movs	r1, #0
 800023c:	0018      	movs	r0, r3
 800023e:	f001 f9c1 	bl	80015c4 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1,TIM_CHANNEL_1);
 8000242:	4b07      	ldr	r3, [pc, #28]	; (8000260 <main+0x40>)
 8000244:	2100      	movs	r1, #0
 8000246:	0018      	movs	r0, r3
 8000248:	f001 fd98 	bl	8001d7c <HAL_TIMEx_PWMN_Start>

  TIM3->CCR1=50;
 800024c:	4b05      	ldr	r3, [pc, #20]	; (8000264 <main+0x44>)
 800024e:	2232      	movs	r2, #50	; 0x32
 8000250:	635a      	str	r2, [r3, #52]	; 0x34
  TIM1->CCR1=50;
 8000252:	4b05      	ldr	r3, [pc, #20]	; (8000268 <main+0x48>)
 8000254:	2232      	movs	r2, #50	; 0x32
 8000256:	635a      	str	r2, [r3, #52]	; 0x34
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000258:	e7fe      	b.n	8000258 <main+0x38>
 800025a:	46c0      	nop			; (mov r8, r8)
 800025c:	20000070 	.word	0x20000070
 8000260:	20000028 	.word	0x20000028
 8000264:	40000400 	.word	0x40000400
 8000268:	40012c00 	.word	0x40012c00

0800026c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800026c:	b590      	push	{r4, r7, lr}
 800026e:	b091      	sub	sp, #68	; 0x44
 8000270:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000272:	2410      	movs	r4, #16
 8000274:	193b      	adds	r3, r7, r4
 8000276:	0018      	movs	r0, r3
 8000278:	2330      	movs	r3, #48	; 0x30
 800027a:	001a      	movs	r2, r3
 800027c:	2100      	movs	r1, #0
 800027e:	f001 fede 	bl	800203e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000282:	003b      	movs	r3, r7
 8000284:	0018      	movs	r0, r3
 8000286:	2310      	movs	r3, #16
 8000288:	001a      	movs	r2, r3
 800028a:	2100      	movs	r1, #0
 800028c:	f001 fed7 	bl	800203e <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000290:	193b      	adds	r3, r7, r4
 8000292:	2201      	movs	r2, #1
 8000294:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000296:	193b      	adds	r3, r7, r4
 8000298:	2201      	movs	r2, #1
 800029a:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800029c:	193b      	adds	r3, r7, r4
 800029e:	2200      	movs	r2, #0
 80002a0:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002a2:	193b      	adds	r3, r7, r4
 80002a4:	0018      	movs	r0, r3
 80002a6:	f000 fcd7 	bl	8000c58 <HAL_RCC_OscConfig>
 80002aa:	1e03      	subs	r3, r0, #0
 80002ac:	d001      	beq.n	80002b2 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80002ae:	f000 f939 	bl	8000524 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002b2:	003b      	movs	r3, r7
 80002b4:	2207      	movs	r2, #7
 80002b6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80002b8:	003b      	movs	r3, r7
 80002ba:	2201      	movs	r2, #1
 80002bc:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002be:	003b      	movs	r3, r7
 80002c0:	2200      	movs	r2, #0
 80002c2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002c4:	003b      	movs	r3, r7
 80002c6:	2200      	movs	r2, #0
 80002c8:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002ca:	003b      	movs	r3, r7
 80002cc:	2100      	movs	r1, #0
 80002ce:	0018      	movs	r0, r3
 80002d0:	f000 ffdc 	bl	800128c <HAL_RCC_ClockConfig>
 80002d4:	1e03      	subs	r3, r0, #0
 80002d6:	d001      	beq.n	80002dc <SystemClock_Config+0x70>
  {
    Error_Handler();
 80002d8:	f000 f924 	bl	8000524 <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 80002dc:	f001 f8a4 	bl	8001428 <HAL_RCC_EnableCSS>
}
 80002e0:	46c0      	nop			; (mov r8, r8)
 80002e2:	46bd      	mov	sp, r7
 80002e4:	b011      	add	sp, #68	; 0x44
 80002e6:	bd90      	pop	{r4, r7, pc}

080002e8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b092      	sub	sp, #72	; 0x48
 80002ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80002ee:	2340      	movs	r3, #64	; 0x40
 80002f0:	18fb      	adds	r3, r7, r3
 80002f2:	0018      	movs	r0, r3
 80002f4:	2308      	movs	r3, #8
 80002f6:	001a      	movs	r2, r3
 80002f8:	2100      	movs	r1, #0
 80002fa:	f001 fea0 	bl	800203e <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80002fe:	2324      	movs	r3, #36	; 0x24
 8000300:	18fb      	adds	r3, r7, r3
 8000302:	0018      	movs	r0, r3
 8000304:	231c      	movs	r3, #28
 8000306:	001a      	movs	r2, r3
 8000308:	2100      	movs	r1, #0
 800030a:	f001 fe98 	bl	800203e <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800030e:	1d3b      	adds	r3, r7, #4
 8000310:	0018      	movs	r0, r3
 8000312:	2320      	movs	r3, #32
 8000314:	001a      	movs	r2, r3
 8000316:	2100      	movs	r1, #0
 8000318:	f001 fe91 	bl	800203e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800031c:	4b3a      	ldr	r3, [pc, #232]	; (8000408 <MX_TIM1_Init+0x120>)
 800031e:	4a3b      	ldr	r2, [pc, #236]	; (800040c <MX_TIM1_Init+0x124>)
 8000320:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 8000-1;
 8000322:	4b39      	ldr	r3, [pc, #228]	; (8000408 <MX_TIM1_Init+0x120>)
 8000324:	4a3a      	ldr	r2, [pc, #232]	; (8000410 <MX_TIM1_Init+0x128>)
 8000326:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000328:	4b37      	ldr	r3, [pc, #220]	; (8000408 <MX_TIM1_Init+0x120>)
 800032a:	2200      	movs	r2, #0
 800032c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 800032e:	4b36      	ldr	r3, [pc, #216]	; (8000408 <MX_TIM1_Init+0x120>)
 8000330:	2263      	movs	r2, #99	; 0x63
 8000332:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000334:	4b34      	ldr	r3, [pc, #208]	; (8000408 <MX_TIM1_Init+0x120>)
 8000336:	2200      	movs	r2, #0
 8000338:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800033a:	4b33      	ldr	r3, [pc, #204]	; (8000408 <MX_TIM1_Init+0x120>)
 800033c:	2200      	movs	r2, #0
 800033e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000340:	4b31      	ldr	r3, [pc, #196]	; (8000408 <MX_TIM1_Init+0x120>)
 8000342:	2200      	movs	r2, #0
 8000344:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000346:	4b30      	ldr	r3, [pc, #192]	; (8000408 <MX_TIM1_Init+0x120>)
 8000348:	0018      	movs	r0, r3
 800034a:	f001 f8ea 	bl	8001522 <HAL_TIM_PWM_Init>
 800034e:	1e03      	subs	r3, r0, #0
 8000350:	d001      	beq.n	8000356 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8000352:	f000 f8e7 	bl	8000524 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000356:	2140      	movs	r1, #64	; 0x40
 8000358:	187b      	adds	r3, r7, r1
 800035a:	2200      	movs	r2, #0
 800035c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800035e:	187b      	adds	r3, r7, r1
 8000360:	2200      	movs	r2, #0
 8000362:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000364:	187a      	adds	r2, r7, r1
 8000366:	4b28      	ldr	r3, [pc, #160]	; (8000408 <MX_TIM1_Init+0x120>)
 8000368:	0011      	movs	r1, r2
 800036a:	0018      	movs	r0, r3
 800036c:	f001 fd94 	bl	8001e98 <HAL_TIMEx_MasterConfigSynchronization>
 8000370:	1e03      	subs	r3, r0, #0
 8000372:	d001      	beq.n	8000378 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000374:	f000 f8d6 	bl	8000524 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8000378:	2124      	movs	r1, #36	; 0x24
 800037a:	187b      	adds	r3, r7, r1
 800037c:	2270      	movs	r2, #112	; 0x70
 800037e:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000380:	187b      	adds	r3, r7, r1
 8000382:	2200      	movs	r2, #0
 8000384:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000386:	187b      	adds	r3, r7, r1
 8000388:	2200      	movs	r2, #0
 800038a:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800038c:	187b      	adds	r3, r7, r1
 800038e:	2200      	movs	r2, #0
 8000390:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000392:	187b      	adds	r3, r7, r1
 8000394:	2200      	movs	r2, #0
 8000396:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000398:	187b      	adds	r3, r7, r1
 800039a:	2200      	movs	r2, #0
 800039c:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800039e:	187b      	adds	r3, r7, r1
 80003a0:	2200      	movs	r2, #0
 80003a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80003a4:	1879      	adds	r1, r7, r1
 80003a6:	4b18      	ldr	r3, [pc, #96]	; (8000408 <MX_TIM1_Init+0x120>)
 80003a8:	2200      	movs	r2, #0
 80003aa:	0018      	movs	r0, r3
 80003ac:	f001 f9b0 	bl	8001710 <HAL_TIM_PWM_ConfigChannel>
 80003b0:	1e03      	subs	r3, r0, #0
 80003b2:	d001      	beq.n	80003b8 <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
 80003b4:	f000 f8b6 	bl	8000524 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80003b8:	1d3b      	adds	r3, r7, #4
 80003ba:	2200      	movs	r2, #0
 80003bc:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80003be:	1d3b      	adds	r3, r7, #4
 80003c0:	2200      	movs	r2, #0
 80003c2:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80003c4:	1d3b      	adds	r3, r7, #4
 80003c6:	2200      	movs	r2, #0
 80003c8:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80003ca:	1d3b      	adds	r3, r7, #4
 80003cc:	2200      	movs	r2, #0
 80003ce:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80003d0:	1d3b      	adds	r3, r7, #4
 80003d2:	2200      	movs	r2, #0
 80003d4:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80003d6:	1d3b      	adds	r3, r7, #4
 80003d8:	2280      	movs	r2, #128	; 0x80
 80003da:	0192      	lsls	r2, r2, #6
 80003dc:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80003de:	1d3b      	adds	r3, r7, #4
 80003e0:	2200      	movs	r2, #0
 80003e2:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80003e4:	1d3a      	adds	r2, r7, #4
 80003e6:	4b08      	ldr	r3, [pc, #32]	; (8000408 <MX_TIM1_Init+0x120>)
 80003e8:	0011      	movs	r1, r2
 80003ea:	0018      	movs	r0, r3
 80003ec:	f001 fda6 	bl	8001f3c <HAL_TIMEx_ConfigBreakDeadTime>
 80003f0:	1e03      	subs	r3, r0, #0
 80003f2:	d001      	beq.n	80003f8 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80003f4:	f000 f896 	bl	8000524 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80003f8:	4b03      	ldr	r3, [pc, #12]	; (8000408 <MX_TIM1_Init+0x120>)
 80003fa:	0018      	movs	r0, r3
 80003fc:	f000 f8f0 	bl	80005e0 <HAL_TIM_MspPostInit>

}
 8000400:	46c0      	nop			; (mov r8, r8)
 8000402:	46bd      	mov	sp, r7
 8000404:	b012      	add	sp, #72	; 0x48
 8000406:	bd80      	pop	{r7, pc}
 8000408:	20000028 	.word	0x20000028
 800040c:	40012c00 	.word	0x40012c00
 8000410:	00001f3f 	.word	0x00001f3f

08000414 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000414:	b580      	push	{r7, lr}
 8000416:	b08a      	sub	sp, #40	; 0x28
 8000418:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800041a:	2320      	movs	r3, #32
 800041c:	18fb      	adds	r3, r7, r3
 800041e:	0018      	movs	r0, r3
 8000420:	2308      	movs	r3, #8
 8000422:	001a      	movs	r2, r3
 8000424:	2100      	movs	r1, #0
 8000426:	f001 fe0a 	bl	800203e <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800042a:	1d3b      	adds	r3, r7, #4
 800042c:	0018      	movs	r0, r3
 800042e:	231c      	movs	r3, #28
 8000430:	001a      	movs	r2, r3
 8000432:	2100      	movs	r1, #0
 8000434:	f001 fe03 	bl	800203e <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000438:	4b24      	ldr	r3, [pc, #144]	; (80004cc <MX_TIM3_Init+0xb8>)
 800043a:	4a25      	ldr	r2, [pc, #148]	; (80004d0 <MX_TIM3_Init+0xbc>)
 800043c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8000-1;
 800043e:	4b23      	ldr	r3, [pc, #140]	; (80004cc <MX_TIM3_Init+0xb8>)
 8000440:	4a24      	ldr	r2, [pc, #144]	; (80004d4 <MX_TIM3_Init+0xc0>)
 8000442:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000444:	4b21      	ldr	r3, [pc, #132]	; (80004cc <MX_TIM3_Init+0xb8>)
 8000446:	2200      	movs	r2, #0
 8000448:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 800044a:	4b20      	ldr	r3, [pc, #128]	; (80004cc <MX_TIM3_Init+0xb8>)
 800044c:	2263      	movs	r2, #99	; 0x63
 800044e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000450:	4b1e      	ldr	r3, [pc, #120]	; (80004cc <MX_TIM3_Init+0xb8>)
 8000452:	2200      	movs	r2, #0
 8000454:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000456:	4b1d      	ldr	r3, [pc, #116]	; (80004cc <MX_TIM3_Init+0xb8>)
 8000458:	2200      	movs	r2, #0
 800045a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800045c:	4b1b      	ldr	r3, [pc, #108]	; (80004cc <MX_TIM3_Init+0xb8>)
 800045e:	0018      	movs	r0, r3
 8000460:	f001 f85f 	bl	8001522 <HAL_TIM_PWM_Init>
 8000464:	1e03      	subs	r3, r0, #0
 8000466:	d001      	beq.n	800046c <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8000468:	f000 f85c 	bl	8000524 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800046c:	2120      	movs	r1, #32
 800046e:	187b      	adds	r3, r7, r1
 8000470:	2200      	movs	r2, #0
 8000472:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000474:	187b      	adds	r3, r7, r1
 8000476:	2200      	movs	r2, #0
 8000478:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800047a:	187a      	adds	r2, r7, r1
 800047c:	4b13      	ldr	r3, [pc, #76]	; (80004cc <MX_TIM3_Init+0xb8>)
 800047e:	0011      	movs	r1, r2
 8000480:	0018      	movs	r0, r3
 8000482:	f001 fd09 	bl	8001e98 <HAL_TIMEx_MasterConfigSynchronization>
 8000486:	1e03      	subs	r3, r0, #0
 8000488:	d001      	beq.n	800048e <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 800048a:	f000 f84b 	bl	8000524 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800048e:	1d3b      	adds	r3, r7, #4
 8000490:	2260      	movs	r2, #96	; 0x60
 8000492:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000494:	1d3b      	adds	r3, r7, #4
 8000496:	2200      	movs	r2, #0
 8000498:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800049a:	1d3b      	adds	r3, r7, #4
 800049c:	2200      	movs	r2, #0
 800049e:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80004a0:	1d3b      	adds	r3, r7, #4
 80004a2:	2200      	movs	r2, #0
 80004a4:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80004a6:	1d39      	adds	r1, r7, #4
 80004a8:	4b08      	ldr	r3, [pc, #32]	; (80004cc <MX_TIM3_Init+0xb8>)
 80004aa:	2200      	movs	r2, #0
 80004ac:	0018      	movs	r0, r3
 80004ae:	f001 f92f 	bl	8001710 <HAL_TIM_PWM_ConfigChannel>
 80004b2:	1e03      	subs	r3, r0, #0
 80004b4:	d001      	beq.n	80004ba <MX_TIM3_Init+0xa6>
  {
    Error_Handler();
 80004b6:	f000 f835 	bl	8000524 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80004ba:	4b04      	ldr	r3, [pc, #16]	; (80004cc <MX_TIM3_Init+0xb8>)
 80004bc:	0018      	movs	r0, r3
 80004be:	f000 f88f 	bl	80005e0 <HAL_TIM_MspPostInit>

}
 80004c2:	46c0      	nop			; (mov r8, r8)
 80004c4:	46bd      	mov	sp, r7
 80004c6:	b00a      	add	sp, #40	; 0x28
 80004c8:	bd80      	pop	{r7, pc}
 80004ca:	46c0      	nop			; (mov r8, r8)
 80004cc:	20000070 	.word	0x20000070
 80004d0:	40000400 	.word	0x40000400
 80004d4:	00001f3f 	.word	0x00001f3f

080004d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	b082      	sub	sp, #8
 80004dc:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80004de:	4b10      	ldr	r3, [pc, #64]	; (8000520 <MX_GPIO_Init+0x48>)
 80004e0:	695a      	ldr	r2, [r3, #20]
 80004e2:	4b0f      	ldr	r3, [pc, #60]	; (8000520 <MX_GPIO_Init+0x48>)
 80004e4:	2180      	movs	r1, #128	; 0x80
 80004e6:	03c9      	lsls	r1, r1, #15
 80004e8:	430a      	orrs	r2, r1
 80004ea:	615a      	str	r2, [r3, #20]
 80004ec:	4b0c      	ldr	r3, [pc, #48]	; (8000520 <MX_GPIO_Init+0x48>)
 80004ee:	695a      	ldr	r2, [r3, #20]
 80004f0:	2380      	movs	r3, #128	; 0x80
 80004f2:	03db      	lsls	r3, r3, #15
 80004f4:	4013      	ands	r3, r2
 80004f6:	607b      	str	r3, [r7, #4]
 80004f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004fa:	4b09      	ldr	r3, [pc, #36]	; (8000520 <MX_GPIO_Init+0x48>)
 80004fc:	695a      	ldr	r2, [r3, #20]
 80004fe:	4b08      	ldr	r3, [pc, #32]	; (8000520 <MX_GPIO_Init+0x48>)
 8000500:	2180      	movs	r1, #128	; 0x80
 8000502:	0289      	lsls	r1, r1, #10
 8000504:	430a      	orrs	r2, r1
 8000506:	615a      	str	r2, [r3, #20]
 8000508:	4b05      	ldr	r3, [pc, #20]	; (8000520 <MX_GPIO_Init+0x48>)
 800050a:	695a      	ldr	r2, [r3, #20]
 800050c:	2380      	movs	r3, #128	; 0x80
 800050e:	029b      	lsls	r3, r3, #10
 8000510:	4013      	ands	r3, r2
 8000512:	603b      	str	r3, [r7, #0]
 8000514:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000516:	46c0      	nop			; (mov r8, r8)
 8000518:	46bd      	mov	sp, r7
 800051a:	b002      	add	sp, #8
 800051c:	bd80      	pop	{r7, pc}
 800051e:	46c0      	nop			; (mov r8, r8)
 8000520:	40021000 	.word	0x40021000

08000524 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000528:	b672      	cpsid	i
}
 800052a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800052c:	e7fe      	b.n	800052c <Error_Handler+0x8>
	...

08000530 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	b082      	sub	sp, #8
 8000534:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000536:	4b0f      	ldr	r3, [pc, #60]	; (8000574 <HAL_MspInit+0x44>)
 8000538:	699a      	ldr	r2, [r3, #24]
 800053a:	4b0e      	ldr	r3, [pc, #56]	; (8000574 <HAL_MspInit+0x44>)
 800053c:	2101      	movs	r1, #1
 800053e:	430a      	orrs	r2, r1
 8000540:	619a      	str	r2, [r3, #24]
 8000542:	4b0c      	ldr	r3, [pc, #48]	; (8000574 <HAL_MspInit+0x44>)
 8000544:	699b      	ldr	r3, [r3, #24]
 8000546:	2201      	movs	r2, #1
 8000548:	4013      	ands	r3, r2
 800054a:	607b      	str	r3, [r7, #4]
 800054c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800054e:	4b09      	ldr	r3, [pc, #36]	; (8000574 <HAL_MspInit+0x44>)
 8000550:	69da      	ldr	r2, [r3, #28]
 8000552:	4b08      	ldr	r3, [pc, #32]	; (8000574 <HAL_MspInit+0x44>)
 8000554:	2180      	movs	r1, #128	; 0x80
 8000556:	0549      	lsls	r1, r1, #21
 8000558:	430a      	orrs	r2, r1
 800055a:	61da      	str	r2, [r3, #28]
 800055c:	4b05      	ldr	r3, [pc, #20]	; (8000574 <HAL_MspInit+0x44>)
 800055e:	69da      	ldr	r2, [r3, #28]
 8000560:	2380      	movs	r3, #128	; 0x80
 8000562:	055b      	lsls	r3, r3, #21
 8000564:	4013      	ands	r3, r2
 8000566:	603b      	str	r3, [r7, #0]
 8000568:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800056a:	46c0      	nop			; (mov r8, r8)
 800056c:	46bd      	mov	sp, r7
 800056e:	b002      	add	sp, #8
 8000570:	bd80      	pop	{r7, pc}
 8000572:	46c0      	nop			; (mov r8, r8)
 8000574:	40021000 	.word	0x40021000

08000578 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b084      	sub	sp, #16
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	4a13      	ldr	r2, [pc, #76]	; (80005d4 <HAL_TIM_PWM_MspInit+0x5c>)
 8000586:	4293      	cmp	r3, r2
 8000588:	d10e      	bne.n	80005a8 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800058a:	4b13      	ldr	r3, [pc, #76]	; (80005d8 <HAL_TIM_PWM_MspInit+0x60>)
 800058c:	699a      	ldr	r2, [r3, #24]
 800058e:	4b12      	ldr	r3, [pc, #72]	; (80005d8 <HAL_TIM_PWM_MspInit+0x60>)
 8000590:	2180      	movs	r1, #128	; 0x80
 8000592:	0109      	lsls	r1, r1, #4
 8000594:	430a      	orrs	r2, r1
 8000596:	619a      	str	r2, [r3, #24]
 8000598:	4b0f      	ldr	r3, [pc, #60]	; (80005d8 <HAL_TIM_PWM_MspInit+0x60>)
 800059a:	699a      	ldr	r2, [r3, #24]
 800059c:	2380      	movs	r3, #128	; 0x80
 800059e:	011b      	lsls	r3, r3, #4
 80005a0:	4013      	ands	r3, r2
 80005a2:	60fb      	str	r3, [r7, #12]
 80005a4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80005a6:	e010      	b.n	80005ca <HAL_TIM_PWM_MspInit+0x52>
  else if(htim_pwm->Instance==TIM3)
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	4a0b      	ldr	r2, [pc, #44]	; (80005dc <HAL_TIM_PWM_MspInit+0x64>)
 80005ae:	4293      	cmp	r3, r2
 80005b0:	d10b      	bne.n	80005ca <HAL_TIM_PWM_MspInit+0x52>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80005b2:	4b09      	ldr	r3, [pc, #36]	; (80005d8 <HAL_TIM_PWM_MspInit+0x60>)
 80005b4:	69da      	ldr	r2, [r3, #28]
 80005b6:	4b08      	ldr	r3, [pc, #32]	; (80005d8 <HAL_TIM_PWM_MspInit+0x60>)
 80005b8:	2102      	movs	r1, #2
 80005ba:	430a      	orrs	r2, r1
 80005bc:	61da      	str	r2, [r3, #28]
 80005be:	4b06      	ldr	r3, [pc, #24]	; (80005d8 <HAL_TIM_PWM_MspInit+0x60>)
 80005c0:	69db      	ldr	r3, [r3, #28]
 80005c2:	2202      	movs	r2, #2
 80005c4:	4013      	ands	r3, r2
 80005c6:	60bb      	str	r3, [r7, #8]
 80005c8:	68bb      	ldr	r3, [r7, #8]
}
 80005ca:	46c0      	nop			; (mov r8, r8)
 80005cc:	46bd      	mov	sp, r7
 80005ce:	b004      	add	sp, #16
 80005d0:	bd80      	pop	{r7, pc}
 80005d2:	46c0      	nop			; (mov r8, r8)
 80005d4:	40012c00 	.word	0x40012c00
 80005d8:	40021000 	.word	0x40021000
 80005dc:	40000400 	.word	0x40000400

080005e0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80005e0:	b590      	push	{r4, r7, lr}
 80005e2:	b08b      	sub	sp, #44	; 0x2c
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005e8:	2414      	movs	r4, #20
 80005ea:	193b      	adds	r3, r7, r4
 80005ec:	0018      	movs	r0, r3
 80005ee:	2314      	movs	r3, #20
 80005f0:	001a      	movs	r2, r3
 80005f2:	2100      	movs	r1, #0
 80005f4:	f001 fd23 	bl	800203e <memset>
  if(htim->Instance==TIM1)
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	4a2b      	ldr	r2, [pc, #172]	; (80006ac <HAL_TIM_MspPostInit+0xcc>)
 80005fe:	4293      	cmp	r3, r2
 8000600:	d125      	bne.n	800064e <HAL_TIM_MspPostInit+0x6e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000602:	4b2b      	ldr	r3, [pc, #172]	; (80006b0 <HAL_TIM_MspPostInit+0xd0>)
 8000604:	695a      	ldr	r2, [r3, #20]
 8000606:	4b2a      	ldr	r3, [pc, #168]	; (80006b0 <HAL_TIM_MspPostInit+0xd0>)
 8000608:	2180      	movs	r1, #128	; 0x80
 800060a:	0289      	lsls	r1, r1, #10
 800060c:	430a      	orrs	r2, r1
 800060e:	615a      	str	r2, [r3, #20]
 8000610:	4b27      	ldr	r3, [pc, #156]	; (80006b0 <HAL_TIM_MspPostInit+0xd0>)
 8000612:	695a      	ldr	r2, [r3, #20]
 8000614:	2380      	movs	r3, #128	; 0x80
 8000616:	029b      	lsls	r3, r3, #10
 8000618:	4013      	ands	r3, r2
 800061a:	613b      	str	r3, [r7, #16]
 800061c:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA7     ------> TIM1_CH1N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800061e:	0021      	movs	r1, r4
 8000620:	187b      	adds	r3, r7, r1
 8000622:	2280      	movs	r2, #128	; 0x80
 8000624:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000626:	187b      	adds	r3, r7, r1
 8000628:	2202      	movs	r2, #2
 800062a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800062c:	187b      	adds	r3, r7, r1
 800062e:	2200      	movs	r2, #0
 8000630:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000632:	187b      	adds	r3, r7, r1
 8000634:	2200      	movs	r2, #0
 8000636:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8000638:	187b      	adds	r3, r7, r1
 800063a:	2202      	movs	r2, #2
 800063c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800063e:	187a      	adds	r2, r7, r1
 8000640:	2390      	movs	r3, #144	; 0x90
 8000642:	05db      	lsls	r3, r3, #23
 8000644:	0011      	movs	r1, r2
 8000646:	0018      	movs	r0, r3
 8000648:	f000 f996 	bl	8000978 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800064c:	e029      	b.n	80006a2 <HAL_TIM_MspPostInit+0xc2>
  else if(htim->Instance==TIM3)
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	4a18      	ldr	r2, [pc, #96]	; (80006b4 <HAL_TIM_MspPostInit+0xd4>)
 8000654:	4293      	cmp	r3, r2
 8000656:	d124      	bne.n	80006a2 <HAL_TIM_MspPostInit+0xc2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000658:	4b15      	ldr	r3, [pc, #84]	; (80006b0 <HAL_TIM_MspPostInit+0xd0>)
 800065a:	695a      	ldr	r2, [r3, #20]
 800065c:	4b14      	ldr	r3, [pc, #80]	; (80006b0 <HAL_TIM_MspPostInit+0xd0>)
 800065e:	2180      	movs	r1, #128	; 0x80
 8000660:	0289      	lsls	r1, r1, #10
 8000662:	430a      	orrs	r2, r1
 8000664:	615a      	str	r2, [r3, #20]
 8000666:	4b12      	ldr	r3, [pc, #72]	; (80006b0 <HAL_TIM_MspPostInit+0xd0>)
 8000668:	695a      	ldr	r2, [r3, #20]
 800066a:	2380      	movs	r3, #128	; 0x80
 800066c:	029b      	lsls	r3, r3, #10
 800066e:	4013      	ands	r3, r2
 8000670:	60fb      	str	r3, [r7, #12]
 8000672:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000674:	2114      	movs	r1, #20
 8000676:	187b      	adds	r3, r7, r1
 8000678:	2240      	movs	r2, #64	; 0x40
 800067a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800067c:	187b      	adds	r3, r7, r1
 800067e:	2202      	movs	r2, #2
 8000680:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000682:	187b      	adds	r3, r7, r1
 8000684:	2200      	movs	r2, #0
 8000686:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000688:	187b      	adds	r3, r7, r1
 800068a:	2200      	movs	r2, #0
 800068c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 800068e:	187b      	adds	r3, r7, r1
 8000690:	2201      	movs	r2, #1
 8000692:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000694:	187a      	adds	r2, r7, r1
 8000696:	2390      	movs	r3, #144	; 0x90
 8000698:	05db      	lsls	r3, r3, #23
 800069a:	0011      	movs	r1, r2
 800069c:	0018      	movs	r0, r3
 800069e:	f000 f96b 	bl	8000978 <HAL_GPIO_Init>
}
 80006a2:	46c0      	nop			; (mov r8, r8)
 80006a4:	46bd      	mov	sp, r7
 80006a6:	b00b      	add	sp, #44	; 0x2c
 80006a8:	bd90      	pop	{r4, r7, pc}
 80006aa:	46c0      	nop			; (mov r8, r8)
 80006ac:	40012c00 	.word	0x40012c00
 80006b0:	40021000 	.word	0x40021000
 80006b4:	40000400 	.word	0x40000400

080006b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 80006bc:	f000 ff18 	bl	80014f0 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80006c0:	e7fe      	b.n	80006c0 <NMI_Handler+0x8>

080006c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006c2:	b580      	push	{r7, lr}
 80006c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006c6:	e7fe      	b.n	80006c6 <HardFault_Handler+0x4>

080006c8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80006cc:	46c0      	nop			; (mov r8, r8)
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bd80      	pop	{r7, pc}

080006d2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006d2:	b580      	push	{r7, lr}
 80006d4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006d6:	46c0      	nop			; (mov r8, r8)
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}

080006dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006e0:	f000 f87a 	bl	80007d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006e4:	46c0      	nop			; (mov r8, r8)
 80006e6:	46bd      	mov	sp, r7
 80006e8:	bd80      	pop	{r7, pc}

080006ea <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80006ea:	b580      	push	{r7, lr}
 80006ec:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80006ee:	46c0      	nop			; (mov r8, r8)
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bd80      	pop	{r7, pc}

080006f4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80006f4:	480d      	ldr	r0, [pc, #52]	; (800072c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80006f6:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 80006f8:	f7ff fff7 	bl	80006ea <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006fc:	480c      	ldr	r0, [pc, #48]	; (8000730 <LoopForever+0x6>)
  ldr r1, =_edata
 80006fe:	490d      	ldr	r1, [pc, #52]	; (8000734 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000700:	4a0d      	ldr	r2, [pc, #52]	; (8000738 <LoopForever+0xe>)
  movs r3, #0
 8000702:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000704:	e002      	b.n	800070c <LoopCopyDataInit>

08000706 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000706:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000708:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800070a:	3304      	adds	r3, #4

0800070c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800070c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800070e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000710:	d3f9      	bcc.n	8000706 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000712:	4a0a      	ldr	r2, [pc, #40]	; (800073c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000714:	4c0a      	ldr	r4, [pc, #40]	; (8000740 <LoopForever+0x16>)
  movs r3, #0
 8000716:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000718:	e001      	b.n	800071e <LoopFillZerobss>

0800071a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800071a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800071c:	3204      	adds	r2, #4

0800071e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800071e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000720:	d3fb      	bcc.n	800071a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000722:	f001 fc95 	bl	8002050 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000726:	f7ff fd7b 	bl	8000220 <main>

0800072a <LoopForever>:

LoopForever:
    b LoopForever
 800072a:	e7fe      	b.n	800072a <LoopForever>
  ldr   r0, =_estack
 800072c:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 8000730:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000734:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000738:	080020e8 	.word	0x080020e8
  ldr r2, =_sbss
 800073c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000740:	200000bc 	.word	0x200000bc

08000744 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000744:	e7fe      	b.n	8000744 <ADC1_IRQHandler>
	...

08000748 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800074c:	4b07      	ldr	r3, [pc, #28]	; (800076c <HAL_Init+0x24>)
 800074e:	681a      	ldr	r2, [r3, #0]
 8000750:	4b06      	ldr	r3, [pc, #24]	; (800076c <HAL_Init+0x24>)
 8000752:	2110      	movs	r1, #16
 8000754:	430a      	orrs	r2, r1
 8000756:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000758:	2003      	movs	r0, #3
 800075a:	f000 f809 	bl	8000770 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800075e:	f7ff fee7 	bl	8000530 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000762:	2300      	movs	r3, #0
}
 8000764:	0018      	movs	r0, r3
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}
 800076a:	46c0      	nop			; (mov r8, r8)
 800076c:	40022000 	.word	0x40022000

08000770 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000770:	b590      	push	{r4, r7, lr}
 8000772:	b083      	sub	sp, #12
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000778:	4b14      	ldr	r3, [pc, #80]	; (80007cc <HAL_InitTick+0x5c>)
 800077a:	681c      	ldr	r4, [r3, #0]
 800077c:	4b14      	ldr	r3, [pc, #80]	; (80007d0 <HAL_InitTick+0x60>)
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	0019      	movs	r1, r3
 8000782:	23fa      	movs	r3, #250	; 0xfa
 8000784:	0098      	lsls	r0, r3, #2
 8000786:	f7ff fcbf 	bl	8000108 <__udivsi3>
 800078a:	0003      	movs	r3, r0
 800078c:	0019      	movs	r1, r3
 800078e:	0020      	movs	r0, r4
 8000790:	f7ff fcba 	bl	8000108 <__udivsi3>
 8000794:	0003      	movs	r3, r0
 8000796:	0018      	movs	r0, r3
 8000798:	f000 f8e1 	bl	800095e <HAL_SYSTICK_Config>
 800079c:	1e03      	subs	r3, r0, #0
 800079e:	d001      	beq.n	80007a4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80007a0:	2301      	movs	r3, #1
 80007a2:	e00f      	b.n	80007c4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	2b03      	cmp	r3, #3
 80007a8:	d80b      	bhi.n	80007c2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007aa:	6879      	ldr	r1, [r7, #4]
 80007ac:	2301      	movs	r3, #1
 80007ae:	425b      	negs	r3, r3
 80007b0:	2200      	movs	r2, #0
 80007b2:	0018      	movs	r0, r3
 80007b4:	f000 f8be 	bl	8000934 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80007b8:	4b06      	ldr	r3, [pc, #24]	; (80007d4 <HAL_InitTick+0x64>)
 80007ba:	687a      	ldr	r2, [r7, #4]
 80007bc:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80007be:	2300      	movs	r3, #0
 80007c0:	e000      	b.n	80007c4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80007c2:	2301      	movs	r3, #1
}
 80007c4:	0018      	movs	r0, r3
 80007c6:	46bd      	mov	sp, r7
 80007c8:	b003      	add	sp, #12
 80007ca:	bd90      	pop	{r4, r7, pc}
 80007cc:	20000000 	.word	0x20000000
 80007d0:	20000008 	.word	0x20000008
 80007d4:	20000004 	.word	0x20000004

080007d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007dc:	4b05      	ldr	r3, [pc, #20]	; (80007f4 <HAL_IncTick+0x1c>)
 80007de:	781b      	ldrb	r3, [r3, #0]
 80007e0:	001a      	movs	r2, r3
 80007e2:	4b05      	ldr	r3, [pc, #20]	; (80007f8 <HAL_IncTick+0x20>)
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	18d2      	adds	r2, r2, r3
 80007e8:	4b03      	ldr	r3, [pc, #12]	; (80007f8 <HAL_IncTick+0x20>)
 80007ea:	601a      	str	r2, [r3, #0]
}
 80007ec:	46c0      	nop			; (mov r8, r8)
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	46c0      	nop			; (mov r8, r8)
 80007f4:	20000008 	.word	0x20000008
 80007f8:	200000b8 	.word	0x200000b8

080007fc <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000800:	4b02      	ldr	r3, [pc, #8]	; (800080c <HAL_GetTick+0x10>)
 8000802:	681b      	ldr	r3, [r3, #0]
}
 8000804:	0018      	movs	r0, r3
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}
 800080a:	46c0      	nop			; (mov r8, r8)
 800080c:	200000b8 	.word	0x200000b8

08000810 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000810:	b590      	push	{r4, r7, lr}
 8000812:	b083      	sub	sp, #12
 8000814:	af00      	add	r7, sp, #0
 8000816:	0002      	movs	r2, r0
 8000818:	6039      	str	r1, [r7, #0]
 800081a:	1dfb      	adds	r3, r7, #7
 800081c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800081e:	1dfb      	adds	r3, r7, #7
 8000820:	781b      	ldrb	r3, [r3, #0]
 8000822:	2b7f      	cmp	r3, #127	; 0x7f
 8000824:	d828      	bhi.n	8000878 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000826:	4a2f      	ldr	r2, [pc, #188]	; (80008e4 <__NVIC_SetPriority+0xd4>)
 8000828:	1dfb      	adds	r3, r7, #7
 800082a:	781b      	ldrb	r3, [r3, #0]
 800082c:	b25b      	sxtb	r3, r3
 800082e:	089b      	lsrs	r3, r3, #2
 8000830:	33c0      	adds	r3, #192	; 0xc0
 8000832:	009b      	lsls	r3, r3, #2
 8000834:	589b      	ldr	r3, [r3, r2]
 8000836:	1dfa      	adds	r2, r7, #7
 8000838:	7812      	ldrb	r2, [r2, #0]
 800083a:	0011      	movs	r1, r2
 800083c:	2203      	movs	r2, #3
 800083e:	400a      	ands	r2, r1
 8000840:	00d2      	lsls	r2, r2, #3
 8000842:	21ff      	movs	r1, #255	; 0xff
 8000844:	4091      	lsls	r1, r2
 8000846:	000a      	movs	r2, r1
 8000848:	43d2      	mvns	r2, r2
 800084a:	401a      	ands	r2, r3
 800084c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800084e:	683b      	ldr	r3, [r7, #0]
 8000850:	019b      	lsls	r3, r3, #6
 8000852:	22ff      	movs	r2, #255	; 0xff
 8000854:	401a      	ands	r2, r3
 8000856:	1dfb      	adds	r3, r7, #7
 8000858:	781b      	ldrb	r3, [r3, #0]
 800085a:	0018      	movs	r0, r3
 800085c:	2303      	movs	r3, #3
 800085e:	4003      	ands	r3, r0
 8000860:	00db      	lsls	r3, r3, #3
 8000862:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000864:	481f      	ldr	r0, [pc, #124]	; (80008e4 <__NVIC_SetPriority+0xd4>)
 8000866:	1dfb      	adds	r3, r7, #7
 8000868:	781b      	ldrb	r3, [r3, #0]
 800086a:	b25b      	sxtb	r3, r3
 800086c:	089b      	lsrs	r3, r3, #2
 800086e:	430a      	orrs	r2, r1
 8000870:	33c0      	adds	r3, #192	; 0xc0
 8000872:	009b      	lsls	r3, r3, #2
 8000874:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000876:	e031      	b.n	80008dc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000878:	4a1b      	ldr	r2, [pc, #108]	; (80008e8 <__NVIC_SetPriority+0xd8>)
 800087a:	1dfb      	adds	r3, r7, #7
 800087c:	781b      	ldrb	r3, [r3, #0]
 800087e:	0019      	movs	r1, r3
 8000880:	230f      	movs	r3, #15
 8000882:	400b      	ands	r3, r1
 8000884:	3b08      	subs	r3, #8
 8000886:	089b      	lsrs	r3, r3, #2
 8000888:	3306      	adds	r3, #6
 800088a:	009b      	lsls	r3, r3, #2
 800088c:	18d3      	adds	r3, r2, r3
 800088e:	3304      	adds	r3, #4
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	1dfa      	adds	r2, r7, #7
 8000894:	7812      	ldrb	r2, [r2, #0]
 8000896:	0011      	movs	r1, r2
 8000898:	2203      	movs	r2, #3
 800089a:	400a      	ands	r2, r1
 800089c:	00d2      	lsls	r2, r2, #3
 800089e:	21ff      	movs	r1, #255	; 0xff
 80008a0:	4091      	lsls	r1, r2
 80008a2:	000a      	movs	r2, r1
 80008a4:	43d2      	mvns	r2, r2
 80008a6:	401a      	ands	r2, r3
 80008a8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80008aa:	683b      	ldr	r3, [r7, #0]
 80008ac:	019b      	lsls	r3, r3, #6
 80008ae:	22ff      	movs	r2, #255	; 0xff
 80008b0:	401a      	ands	r2, r3
 80008b2:	1dfb      	adds	r3, r7, #7
 80008b4:	781b      	ldrb	r3, [r3, #0]
 80008b6:	0018      	movs	r0, r3
 80008b8:	2303      	movs	r3, #3
 80008ba:	4003      	ands	r3, r0
 80008bc:	00db      	lsls	r3, r3, #3
 80008be:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008c0:	4809      	ldr	r0, [pc, #36]	; (80008e8 <__NVIC_SetPriority+0xd8>)
 80008c2:	1dfb      	adds	r3, r7, #7
 80008c4:	781b      	ldrb	r3, [r3, #0]
 80008c6:	001c      	movs	r4, r3
 80008c8:	230f      	movs	r3, #15
 80008ca:	4023      	ands	r3, r4
 80008cc:	3b08      	subs	r3, #8
 80008ce:	089b      	lsrs	r3, r3, #2
 80008d0:	430a      	orrs	r2, r1
 80008d2:	3306      	adds	r3, #6
 80008d4:	009b      	lsls	r3, r3, #2
 80008d6:	18c3      	adds	r3, r0, r3
 80008d8:	3304      	adds	r3, #4
 80008da:	601a      	str	r2, [r3, #0]
}
 80008dc:	46c0      	nop			; (mov r8, r8)
 80008de:	46bd      	mov	sp, r7
 80008e0:	b003      	add	sp, #12
 80008e2:	bd90      	pop	{r4, r7, pc}
 80008e4:	e000e100 	.word	0xe000e100
 80008e8:	e000ed00 	.word	0xe000ed00

080008ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b082      	sub	sp, #8
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	1e5a      	subs	r2, r3, #1
 80008f8:	2380      	movs	r3, #128	; 0x80
 80008fa:	045b      	lsls	r3, r3, #17
 80008fc:	429a      	cmp	r2, r3
 80008fe:	d301      	bcc.n	8000904 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000900:	2301      	movs	r3, #1
 8000902:	e010      	b.n	8000926 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000904:	4b0a      	ldr	r3, [pc, #40]	; (8000930 <SysTick_Config+0x44>)
 8000906:	687a      	ldr	r2, [r7, #4]
 8000908:	3a01      	subs	r2, #1
 800090a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800090c:	2301      	movs	r3, #1
 800090e:	425b      	negs	r3, r3
 8000910:	2103      	movs	r1, #3
 8000912:	0018      	movs	r0, r3
 8000914:	f7ff ff7c 	bl	8000810 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000918:	4b05      	ldr	r3, [pc, #20]	; (8000930 <SysTick_Config+0x44>)
 800091a:	2200      	movs	r2, #0
 800091c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800091e:	4b04      	ldr	r3, [pc, #16]	; (8000930 <SysTick_Config+0x44>)
 8000920:	2207      	movs	r2, #7
 8000922:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000924:	2300      	movs	r3, #0
}
 8000926:	0018      	movs	r0, r3
 8000928:	46bd      	mov	sp, r7
 800092a:	b002      	add	sp, #8
 800092c:	bd80      	pop	{r7, pc}
 800092e:	46c0      	nop			; (mov r8, r8)
 8000930:	e000e010 	.word	0xe000e010

08000934 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000934:	b580      	push	{r7, lr}
 8000936:	b084      	sub	sp, #16
 8000938:	af00      	add	r7, sp, #0
 800093a:	60b9      	str	r1, [r7, #8]
 800093c:	607a      	str	r2, [r7, #4]
 800093e:	210f      	movs	r1, #15
 8000940:	187b      	adds	r3, r7, r1
 8000942:	1c02      	adds	r2, r0, #0
 8000944:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000946:	68ba      	ldr	r2, [r7, #8]
 8000948:	187b      	adds	r3, r7, r1
 800094a:	781b      	ldrb	r3, [r3, #0]
 800094c:	b25b      	sxtb	r3, r3
 800094e:	0011      	movs	r1, r2
 8000950:	0018      	movs	r0, r3
 8000952:	f7ff ff5d 	bl	8000810 <__NVIC_SetPriority>
}
 8000956:	46c0      	nop			; (mov r8, r8)
 8000958:	46bd      	mov	sp, r7
 800095a:	b004      	add	sp, #16
 800095c:	bd80      	pop	{r7, pc}

0800095e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800095e:	b580      	push	{r7, lr}
 8000960:	b082      	sub	sp, #8
 8000962:	af00      	add	r7, sp, #0
 8000964:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	0018      	movs	r0, r3
 800096a:	f7ff ffbf 	bl	80008ec <SysTick_Config>
 800096e:	0003      	movs	r3, r0
}
 8000970:	0018      	movs	r0, r3
 8000972:	46bd      	mov	sp, r7
 8000974:	b002      	add	sp, #8
 8000976:	bd80      	pop	{r7, pc}

08000978 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b086      	sub	sp, #24
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
 8000980:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000982:	2300      	movs	r3, #0
 8000984:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000986:	e14f      	b.n	8000c28 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000988:	683b      	ldr	r3, [r7, #0]
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	2101      	movs	r1, #1
 800098e:	697a      	ldr	r2, [r7, #20]
 8000990:	4091      	lsls	r1, r2
 8000992:	000a      	movs	r2, r1
 8000994:	4013      	ands	r3, r2
 8000996:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000998:	68fb      	ldr	r3, [r7, #12]
 800099a:	2b00      	cmp	r3, #0
 800099c:	d100      	bne.n	80009a0 <HAL_GPIO_Init+0x28>
 800099e:	e140      	b.n	8000c22 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80009a0:	683b      	ldr	r3, [r7, #0]
 80009a2:	685b      	ldr	r3, [r3, #4]
 80009a4:	2203      	movs	r2, #3
 80009a6:	4013      	ands	r3, r2
 80009a8:	2b01      	cmp	r3, #1
 80009aa:	d005      	beq.n	80009b8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80009ac:	683b      	ldr	r3, [r7, #0]
 80009ae:	685b      	ldr	r3, [r3, #4]
 80009b0:	2203      	movs	r2, #3
 80009b2:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80009b4:	2b02      	cmp	r3, #2
 80009b6:	d130      	bne.n	8000a1a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	689b      	ldr	r3, [r3, #8]
 80009bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80009be:	697b      	ldr	r3, [r7, #20]
 80009c0:	005b      	lsls	r3, r3, #1
 80009c2:	2203      	movs	r2, #3
 80009c4:	409a      	lsls	r2, r3
 80009c6:	0013      	movs	r3, r2
 80009c8:	43da      	mvns	r2, r3
 80009ca:	693b      	ldr	r3, [r7, #16]
 80009cc:	4013      	ands	r3, r2
 80009ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80009d0:	683b      	ldr	r3, [r7, #0]
 80009d2:	68da      	ldr	r2, [r3, #12]
 80009d4:	697b      	ldr	r3, [r7, #20]
 80009d6:	005b      	lsls	r3, r3, #1
 80009d8:	409a      	lsls	r2, r3
 80009da:	0013      	movs	r3, r2
 80009dc:	693a      	ldr	r2, [r7, #16]
 80009de:	4313      	orrs	r3, r2
 80009e0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	693a      	ldr	r2, [r7, #16]
 80009e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	685b      	ldr	r3, [r3, #4]
 80009ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80009ee:	2201      	movs	r2, #1
 80009f0:	697b      	ldr	r3, [r7, #20]
 80009f2:	409a      	lsls	r2, r3
 80009f4:	0013      	movs	r3, r2
 80009f6:	43da      	mvns	r2, r3
 80009f8:	693b      	ldr	r3, [r7, #16]
 80009fa:	4013      	ands	r3, r2
 80009fc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80009fe:	683b      	ldr	r3, [r7, #0]
 8000a00:	685b      	ldr	r3, [r3, #4]
 8000a02:	091b      	lsrs	r3, r3, #4
 8000a04:	2201      	movs	r2, #1
 8000a06:	401a      	ands	r2, r3
 8000a08:	697b      	ldr	r3, [r7, #20]
 8000a0a:	409a      	lsls	r2, r3
 8000a0c:	0013      	movs	r3, r2
 8000a0e:	693a      	ldr	r2, [r7, #16]
 8000a10:	4313      	orrs	r3, r2
 8000a12:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	693a      	ldr	r2, [r7, #16]
 8000a18:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000a1a:	683b      	ldr	r3, [r7, #0]
 8000a1c:	685b      	ldr	r3, [r3, #4]
 8000a1e:	2203      	movs	r2, #3
 8000a20:	4013      	ands	r3, r2
 8000a22:	2b03      	cmp	r3, #3
 8000a24:	d017      	beq.n	8000a56 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	68db      	ldr	r3, [r3, #12]
 8000a2a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000a2c:	697b      	ldr	r3, [r7, #20]
 8000a2e:	005b      	lsls	r3, r3, #1
 8000a30:	2203      	movs	r2, #3
 8000a32:	409a      	lsls	r2, r3
 8000a34:	0013      	movs	r3, r2
 8000a36:	43da      	mvns	r2, r3
 8000a38:	693b      	ldr	r3, [r7, #16]
 8000a3a:	4013      	ands	r3, r2
 8000a3c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000a3e:	683b      	ldr	r3, [r7, #0]
 8000a40:	689a      	ldr	r2, [r3, #8]
 8000a42:	697b      	ldr	r3, [r7, #20]
 8000a44:	005b      	lsls	r3, r3, #1
 8000a46:	409a      	lsls	r2, r3
 8000a48:	0013      	movs	r3, r2
 8000a4a:	693a      	ldr	r2, [r7, #16]
 8000a4c:	4313      	orrs	r3, r2
 8000a4e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	693a      	ldr	r2, [r7, #16]
 8000a54:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000a56:	683b      	ldr	r3, [r7, #0]
 8000a58:	685b      	ldr	r3, [r3, #4]
 8000a5a:	2203      	movs	r2, #3
 8000a5c:	4013      	ands	r3, r2
 8000a5e:	2b02      	cmp	r3, #2
 8000a60:	d123      	bne.n	8000aaa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000a62:	697b      	ldr	r3, [r7, #20]
 8000a64:	08da      	lsrs	r2, r3, #3
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	3208      	adds	r2, #8
 8000a6a:	0092      	lsls	r2, r2, #2
 8000a6c:	58d3      	ldr	r3, [r2, r3]
 8000a6e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000a70:	697b      	ldr	r3, [r7, #20]
 8000a72:	2207      	movs	r2, #7
 8000a74:	4013      	ands	r3, r2
 8000a76:	009b      	lsls	r3, r3, #2
 8000a78:	220f      	movs	r2, #15
 8000a7a:	409a      	lsls	r2, r3
 8000a7c:	0013      	movs	r3, r2
 8000a7e:	43da      	mvns	r2, r3
 8000a80:	693b      	ldr	r3, [r7, #16]
 8000a82:	4013      	ands	r3, r2
 8000a84:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000a86:	683b      	ldr	r3, [r7, #0]
 8000a88:	691a      	ldr	r2, [r3, #16]
 8000a8a:	697b      	ldr	r3, [r7, #20]
 8000a8c:	2107      	movs	r1, #7
 8000a8e:	400b      	ands	r3, r1
 8000a90:	009b      	lsls	r3, r3, #2
 8000a92:	409a      	lsls	r2, r3
 8000a94:	0013      	movs	r3, r2
 8000a96:	693a      	ldr	r2, [r7, #16]
 8000a98:	4313      	orrs	r3, r2
 8000a9a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000a9c:	697b      	ldr	r3, [r7, #20]
 8000a9e:	08da      	lsrs	r2, r3, #3
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	3208      	adds	r2, #8
 8000aa4:	0092      	lsls	r2, r2, #2
 8000aa6:	6939      	ldr	r1, [r7, #16]
 8000aa8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000ab0:	697b      	ldr	r3, [r7, #20]
 8000ab2:	005b      	lsls	r3, r3, #1
 8000ab4:	2203      	movs	r2, #3
 8000ab6:	409a      	lsls	r2, r3
 8000ab8:	0013      	movs	r3, r2
 8000aba:	43da      	mvns	r2, r3
 8000abc:	693b      	ldr	r3, [r7, #16]
 8000abe:	4013      	ands	r3, r2
 8000ac0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000ac2:	683b      	ldr	r3, [r7, #0]
 8000ac4:	685b      	ldr	r3, [r3, #4]
 8000ac6:	2203      	movs	r2, #3
 8000ac8:	401a      	ands	r2, r3
 8000aca:	697b      	ldr	r3, [r7, #20]
 8000acc:	005b      	lsls	r3, r3, #1
 8000ace:	409a      	lsls	r2, r3
 8000ad0:	0013      	movs	r3, r2
 8000ad2:	693a      	ldr	r2, [r7, #16]
 8000ad4:	4313      	orrs	r3, r2
 8000ad6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	693a      	ldr	r2, [r7, #16]
 8000adc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000ade:	683b      	ldr	r3, [r7, #0]
 8000ae0:	685a      	ldr	r2, [r3, #4]
 8000ae2:	23c0      	movs	r3, #192	; 0xc0
 8000ae4:	029b      	lsls	r3, r3, #10
 8000ae6:	4013      	ands	r3, r2
 8000ae8:	d100      	bne.n	8000aec <HAL_GPIO_Init+0x174>
 8000aea:	e09a      	b.n	8000c22 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aec:	4b54      	ldr	r3, [pc, #336]	; (8000c40 <HAL_GPIO_Init+0x2c8>)
 8000aee:	699a      	ldr	r2, [r3, #24]
 8000af0:	4b53      	ldr	r3, [pc, #332]	; (8000c40 <HAL_GPIO_Init+0x2c8>)
 8000af2:	2101      	movs	r1, #1
 8000af4:	430a      	orrs	r2, r1
 8000af6:	619a      	str	r2, [r3, #24]
 8000af8:	4b51      	ldr	r3, [pc, #324]	; (8000c40 <HAL_GPIO_Init+0x2c8>)
 8000afa:	699b      	ldr	r3, [r3, #24]
 8000afc:	2201      	movs	r2, #1
 8000afe:	4013      	ands	r3, r2
 8000b00:	60bb      	str	r3, [r7, #8]
 8000b02:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000b04:	4a4f      	ldr	r2, [pc, #316]	; (8000c44 <HAL_GPIO_Init+0x2cc>)
 8000b06:	697b      	ldr	r3, [r7, #20]
 8000b08:	089b      	lsrs	r3, r3, #2
 8000b0a:	3302      	adds	r3, #2
 8000b0c:	009b      	lsls	r3, r3, #2
 8000b0e:	589b      	ldr	r3, [r3, r2]
 8000b10:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000b12:	697b      	ldr	r3, [r7, #20]
 8000b14:	2203      	movs	r2, #3
 8000b16:	4013      	ands	r3, r2
 8000b18:	009b      	lsls	r3, r3, #2
 8000b1a:	220f      	movs	r2, #15
 8000b1c:	409a      	lsls	r2, r3
 8000b1e:	0013      	movs	r3, r2
 8000b20:	43da      	mvns	r2, r3
 8000b22:	693b      	ldr	r3, [r7, #16]
 8000b24:	4013      	ands	r3, r2
 8000b26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000b28:	687a      	ldr	r2, [r7, #4]
 8000b2a:	2390      	movs	r3, #144	; 0x90
 8000b2c:	05db      	lsls	r3, r3, #23
 8000b2e:	429a      	cmp	r2, r3
 8000b30:	d013      	beq.n	8000b5a <HAL_GPIO_Init+0x1e2>
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	4a44      	ldr	r2, [pc, #272]	; (8000c48 <HAL_GPIO_Init+0x2d0>)
 8000b36:	4293      	cmp	r3, r2
 8000b38:	d00d      	beq.n	8000b56 <HAL_GPIO_Init+0x1de>
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	4a43      	ldr	r2, [pc, #268]	; (8000c4c <HAL_GPIO_Init+0x2d4>)
 8000b3e:	4293      	cmp	r3, r2
 8000b40:	d007      	beq.n	8000b52 <HAL_GPIO_Init+0x1da>
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	4a42      	ldr	r2, [pc, #264]	; (8000c50 <HAL_GPIO_Init+0x2d8>)
 8000b46:	4293      	cmp	r3, r2
 8000b48:	d101      	bne.n	8000b4e <HAL_GPIO_Init+0x1d6>
 8000b4a:	2303      	movs	r3, #3
 8000b4c:	e006      	b.n	8000b5c <HAL_GPIO_Init+0x1e4>
 8000b4e:	2305      	movs	r3, #5
 8000b50:	e004      	b.n	8000b5c <HAL_GPIO_Init+0x1e4>
 8000b52:	2302      	movs	r3, #2
 8000b54:	e002      	b.n	8000b5c <HAL_GPIO_Init+0x1e4>
 8000b56:	2301      	movs	r3, #1
 8000b58:	e000      	b.n	8000b5c <HAL_GPIO_Init+0x1e4>
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	697a      	ldr	r2, [r7, #20]
 8000b5e:	2103      	movs	r1, #3
 8000b60:	400a      	ands	r2, r1
 8000b62:	0092      	lsls	r2, r2, #2
 8000b64:	4093      	lsls	r3, r2
 8000b66:	693a      	ldr	r2, [r7, #16]
 8000b68:	4313      	orrs	r3, r2
 8000b6a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000b6c:	4935      	ldr	r1, [pc, #212]	; (8000c44 <HAL_GPIO_Init+0x2cc>)
 8000b6e:	697b      	ldr	r3, [r7, #20]
 8000b70:	089b      	lsrs	r3, r3, #2
 8000b72:	3302      	adds	r3, #2
 8000b74:	009b      	lsls	r3, r3, #2
 8000b76:	693a      	ldr	r2, [r7, #16]
 8000b78:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000b7a:	4b36      	ldr	r3, [pc, #216]	; (8000c54 <HAL_GPIO_Init+0x2dc>)
 8000b7c:	689b      	ldr	r3, [r3, #8]
 8000b7e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b80:	68fb      	ldr	r3, [r7, #12]
 8000b82:	43da      	mvns	r2, r3
 8000b84:	693b      	ldr	r3, [r7, #16]
 8000b86:	4013      	ands	r3, r2
 8000b88:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000b8a:	683b      	ldr	r3, [r7, #0]
 8000b8c:	685a      	ldr	r2, [r3, #4]
 8000b8e:	2380      	movs	r3, #128	; 0x80
 8000b90:	035b      	lsls	r3, r3, #13
 8000b92:	4013      	ands	r3, r2
 8000b94:	d003      	beq.n	8000b9e <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8000b96:	693a      	ldr	r2, [r7, #16]
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	4313      	orrs	r3, r2
 8000b9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000b9e:	4b2d      	ldr	r3, [pc, #180]	; (8000c54 <HAL_GPIO_Init+0x2dc>)
 8000ba0:	693a      	ldr	r2, [r7, #16]
 8000ba2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000ba4:	4b2b      	ldr	r3, [pc, #172]	; (8000c54 <HAL_GPIO_Init+0x2dc>)
 8000ba6:	68db      	ldr	r3, [r3, #12]
 8000ba8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000baa:	68fb      	ldr	r3, [r7, #12]
 8000bac:	43da      	mvns	r2, r3
 8000bae:	693b      	ldr	r3, [r7, #16]
 8000bb0:	4013      	ands	r3, r2
 8000bb2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000bb4:	683b      	ldr	r3, [r7, #0]
 8000bb6:	685a      	ldr	r2, [r3, #4]
 8000bb8:	2380      	movs	r3, #128	; 0x80
 8000bba:	039b      	lsls	r3, r3, #14
 8000bbc:	4013      	ands	r3, r2
 8000bbe:	d003      	beq.n	8000bc8 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8000bc0:	693a      	ldr	r2, [r7, #16]
 8000bc2:	68fb      	ldr	r3, [r7, #12]
 8000bc4:	4313      	orrs	r3, r2
 8000bc6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000bc8:	4b22      	ldr	r3, [pc, #136]	; (8000c54 <HAL_GPIO_Init+0x2dc>)
 8000bca:	693a      	ldr	r2, [r7, #16]
 8000bcc:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8000bce:	4b21      	ldr	r3, [pc, #132]	; (8000c54 <HAL_GPIO_Init+0x2dc>)
 8000bd0:	685b      	ldr	r3, [r3, #4]
 8000bd2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	43da      	mvns	r2, r3
 8000bd8:	693b      	ldr	r3, [r7, #16]
 8000bda:	4013      	ands	r3, r2
 8000bdc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000bde:	683b      	ldr	r3, [r7, #0]
 8000be0:	685a      	ldr	r2, [r3, #4]
 8000be2:	2380      	movs	r3, #128	; 0x80
 8000be4:	029b      	lsls	r3, r3, #10
 8000be6:	4013      	ands	r3, r2
 8000be8:	d003      	beq.n	8000bf2 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8000bea:	693a      	ldr	r2, [r7, #16]
 8000bec:	68fb      	ldr	r3, [r7, #12]
 8000bee:	4313      	orrs	r3, r2
 8000bf0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000bf2:	4b18      	ldr	r3, [pc, #96]	; (8000c54 <HAL_GPIO_Init+0x2dc>)
 8000bf4:	693a      	ldr	r2, [r7, #16]
 8000bf6:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8000bf8:	4b16      	ldr	r3, [pc, #88]	; (8000c54 <HAL_GPIO_Init+0x2dc>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	43da      	mvns	r2, r3
 8000c02:	693b      	ldr	r3, [r7, #16]
 8000c04:	4013      	ands	r3, r2
 8000c06:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000c08:	683b      	ldr	r3, [r7, #0]
 8000c0a:	685a      	ldr	r2, [r3, #4]
 8000c0c:	2380      	movs	r3, #128	; 0x80
 8000c0e:	025b      	lsls	r3, r3, #9
 8000c10:	4013      	ands	r3, r2
 8000c12:	d003      	beq.n	8000c1c <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8000c14:	693a      	ldr	r2, [r7, #16]
 8000c16:	68fb      	ldr	r3, [r7, #12]
 8000c18:	4313      	orrs	r3, r2
 8000c1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000c1c:	4b0d      	ldr	r3, [pc, #52]	; (8000c54 <HAL_GPIO_Init+0x2dc>)
 8000c1e:	693a      	ldr	r2, [r7, #16]
 8000c20:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8000c22:	697b      	ldr	r3, [r7, #20]
 8000c24:	3301      	adds	r3, #1
 8000c26:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c28:	683b      	ldr	r3, [r7, #0]
 8000c2a:	681a      	ldr	r2, [r3, #0]
 8000c2c:	697b      	ldr	r3, [r7, #20]
 8000c2e:	40da      	lsrs	r2, r3
 8000c30:	1e13      	subs	r3, r2, #0
 8000c32:	d000      	beq.n	8000c36 <HAL_GPIO_Init+0x2be>
 8000c34:	e6a8      	b.n	8000988 <HAL_GPIO_Init+0x10>
  } 
}
 8000c36:	46c0      	nop			; (mov r8, r8)
 8000c38:	46c0      	nop			; (mov r8, r8)
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	b006      	add	sp, #24
 8000c3e:	bd80      	pop	{r7, pc}
 8000c40:	40021000 	.word	0x40021000
 8000c44:	40010000 	.word	0x40010000
 8000c48:	48000400 	.word	0x48000400
 8000c4c:	48000800 	.word	0x48000800
 8000c50:	48000c00 	.word	0x48000c00
 8000c54:	40010400 	.word	0x40010400

08000c58 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b088      	sub	sp, #32
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d101      	bne.n	8000c6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000c66:	2301      	movs	r3, #1
 8000c68:	e301      	b.n	800126e <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	2201      	movs	r2, #1
 8000c70:	4013      	ands	r3, r2
 8000c72:	d100      	bne.n	8000c76 <HAL_RCC_OscConfig+0x1e>
 8000c74:	e08d      	b.n	8000d92 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000c76:	4bc3      	ldr	r3, [pc, #780]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000c78:	685b      	ldr	r3, [r3, #4]
 8000c7a:	220c      	movs	r2, #12
 8000c7c:	4013      	ands	r3, r2
 8000c7e:	2b04      	cmp	r3, #4
 8000c80:	d00e      	beq.n	8000ca0 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000c82:	4bc0      	ldr	r3, [pc, #768]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000c84:	685b      	ldr	r3, [r3, #4]
 8000c86:	220c      	movs	r2, #12
 8000c88:	4013      	ands	r3, r2
 8000c8a:	2b08      	cmp	r3, #8
 8000c8c:	d116      	bne.n	8000cbc <HAL_RCC_OscConfig+0x64>
 8000c8e:	4bbd      	ldr	r3, [pc, #756]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000c90:	685a      	ldr	r2, [r3, #4]
 8000c92:	2380      	movs	r3, #128	; 0x80
 8000c94:	025b      	lsls	r3, r3, #9
 8000c96:	401a      	ands	r2, r3
 8000c98:	2380      	movs	r3, #128	; 0x80
 8000c9a:	025b      	lsls	r3, r3, #9
 8000c9c:	429a      	cmp	r2, r3
 8000c9e:	d10d      	bne.n	8000cbc <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ca0:	4bb8      	ldr	r3, [pc, #736]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000ca2:	681a      	ldr	r2, [r3, #0]
 8000ca4:	2380      	movs	r3, #128	; 0x80
 8000ca6:	029b      	lsls	r3, r3, #10
 8000ca8:	4013      	ands	r3, r2
 8000caa:	d100      	bne.n	8000cae <HAL_RCC_OscConfig+0x56>
 8000cac:	e070      	b.n	8000d90 <HAL_RCC_OscConfig+0x138>
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	685b      	ldr	r3, [r3, #4]
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d000      	beq.n	8000cb8 <HAL_RCC_OscConfig+0x60>
 8000cb6:	e06b      	b.n	8000d90 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8000cb8:	2301      	movs	r3, #1
 8000cba:	e2d8      	b.n	800126e <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	685b      	ldr	r3, [r3, #4]
 8000cc0:	2b01      	cmp	r3, #1
 8000cc2:	d107      	bne.n	8000cd4 <HAL_RCC_OscConfig+0x7c>
 8000cc4:	4baf      	ldr	r3, [pc, #700]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000cc6:	681a      	ldr	r2, [r3, #0]
 8000cc8:	4bae      	ldr	r3, [pc, #696]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000cca:	2180      	movs	r1, #128	; 0x80
 8000ccc:	0249      	lsls	r1, r1, #9
 8000cce:	430a      	orrs	r2, r1
 8000cd0:	601a      	str	r2, [r3, #0]
 8000cd2:	e02f      	b.n	8000d34 <HAL_RCC_OscConfig+0xdc>
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	685b      	ldr	r3, [r3, #4]
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d10c      	bne.n	8000cf6 <HAL_RCC_OscConfig+0x9e>
 8000cdc:	4ba9      	ldr	r3, [pc, #676]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000cde:	681a      	ldr	r2, [r3, #0]
 8000ce0:	4ba8      	ldr	r3, [pc, #672]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000ce2:	49a9      	ldr	r1, [pc, #676]	; (8000f88 <HAL_RCC_OscConfig+0x330>)
 8000ce4:	400a      	ands	r2, r1
 8000ce6:	601a      	str	r2, [r3, #0]
 8000ce8:	4ba6      	ldr	r3, [pc, #664]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000cea:	681a      	ldr	r2, [r3, #0]
 8000cec:	4ba5      	ldr	r3, [pc, #660]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000cee:	49a7      	ldr	r1, [pc, #668]	; (8000f8c <HAL_RCC_OscConfig+0x334>)
 8000cf0:	400a      	ands	r2, r1
 8000cf2:	601a      	str	r2, [r3, #0]
 8000cf4:	e01e      	b.n	8000d34 <HAL_RCC_OscConfig+0xdc>
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	685b      	ldr	r3, [r3, #4]
 8000cfa:	2b05      	cmp	r3, #5
 8000cfc:	d10e      	bne.n	8000d1c <HAL_RCC_OscConfig+0xc4>
 8000cfe:	4ba1      	ldr	r3, [pc, #644]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000d00:	681a      	ldr	r2, [r3, #0]
 8000d02:	4ba0      	ldr	r3, [pc, #640]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000d04:	2180      	movs	r1, #128	; 0x80
 8000d06:	02c9      	lsls	r1, r1, #11
 8000d08:	430a      	orrs	r2, r1
 8000d0a:	601a      	str	r2, [r3, #0]
 8000d0c:	4b9d      	ldr	r3, [pc, #628]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000d0e:	681a      	ldr	r2, [r3, #0]
 8000d10:	4b9c      	ldr	r3, [pc, #624]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000d12:	2180      	movs	r1, #128	; 0x80
 8000d14:	0249      	lsls	r1, r1, #9
 8000d16:	430a      	orrs	r2, r1
 8000d18:	601a      	str	r2, [r3, #0]
 8000d1a:	e00b      	b.n	8000d34 <HAL_RCC_OscConfig+0xdc>
 8000d1c:	4b99      	ldr	r3, [pc, #612]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000d1e:	681a      	ldr	r2, [r3, #0]
 8000d20:	4b98      	ldr	r3, [pc, #608]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000d22:	4999      	ldr	r1, [pc, #612]	; (8000f88 <HAL_RCC_OscConfig+0x330>)
 8000d24:	400a      	ands	r2, r1
 8000d26:	601a      	str	r2, [r3, #0]
 8000d28:	4b96      	ldr	r3, [pc, #600]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000d2a:	681a      	ldr	r2, [r3, #0]
 8000d2c:	4b95      	ldr	r3, [pc, #596]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000d2e:	4997      	ldr	r1, [pc, #604]	; (8000f8c <HAL_RCC_OscConfig+0x334>)
 8000d30:	400a      	ands	r2, r1
 8000d32:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	685b      	ldr	r3, [r3, #4]
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d014      	beq.n	8000d66 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d3c:	f7ff fd5e 	bl	80007fc <HAL_GetTick>
 8000d40:	0003      	movs	r3, r0
 8000d42:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d44:	e008      	b.n	8000d58 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d46:	f7ff fd59 	bl	80007fc <HAL_GetTick>
 8000d4a:	0002      	movs	r2, r0
 8000d4c:	69bb      	ldr	r3, [r7, #24]
 8000d4e:	1ad3      	subs	r3, r2, r3
 8000d50:	2b64      	cmp	r3, #100	; 0x64
 8000d52:	d901      	bls.n	8000d58 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8000d54:	2303      	movs	r3, #3
 8000d56:	e28a      	b.n	800126e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d58:	4b8a      	ldr	r3, [pc, #552]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000d5a:	681a      	ldr	r2, [r3, #0]
 8000d5c:	2380      	movs	r3, #128	; 0x80
 8000d5e:	029b      	lsls	r3, r3, #10
 8000d60:	4013      	ands	r3, r2
 8000d62:	d0f0      	beq.n	8000d46 <HAL_RCC_OscConfig+0xee>
 8000d64:	e015      	b.n	8000d92 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d66:	f7ff fd49 	bl	80007fc <HAL_GetTick>
 8000d6a:	0003      	movs	r3, r0
 8000d6c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d6e:	e008      	b.n	8000d82 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d70:	f7ff fd44 	bl	80007fc <HAL_GetTick>
 8000d74:	0002      	movs	r2, r0
 8000d76:	69bb      	ldr	r3, [r7, #24]
 8000d78:	1ad3      	subs	r3, r2, r3
 8000d7a:	2b64      	cmp	r3, #100	; 0x64
 8000d7c:	d901      	bls.n	8000d82 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8000d7e:	2303      	movs	r3, #3
 8000d80:	e275      	b.n	800126e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d82:	4b80      	ldr	r3, [pc, #512]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000d84:	681a      	ldr	r2, [r3, #0]
 8000d86:	2380      	movs	r3, #128	; 0x80
 8000d88:	029b      	lsls	r3, r3, #10
 8000d8a:	4013      	ands	r3, r2
 8000d8c:	d1f0      	bne.n	8000d70 <HAL_RCC_OscConfig+0x118>
 8000d8e:	e000      	b.n	8000d92 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d90:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	2202      	movs	r2, #2
 8000d98:	4013      	ands	r3, r2
 8000d9a:	d100      	bne.n	8000d9e <HAL_RCC_OscConfig+0x146>
 8000d9c:	e069      	b.n	8000e72 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000d9e:	4b79      	ldr	r3, [pc, #484]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000da0:	685b      	ldr	r3, [r3, #4]
 8000da2:	220c      	movs	r2, #12
 8000da4:	4013      	ands	r3, r2
 8000da6:	d00b      	beq.n	8000dc0 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000da8:	4b76      	ldr	r3, [pc, #472]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000daa:	685b      	ldr	r3, [r3, #4]
 8000dac:	220c      	movs	r2, #12
 8000dae:	4013      	ands	r3, r2
 8000db0:	2b08      	cmp	r3, #8
 8000db2:	d11c      	bne.n	8000dee <HAL_RCC_OscConfig+0x196>
 8000db4:	4b73      	ldr	r3, [pc, #460]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000db6:	685a      	ldr	r2, [r3, #4]
 8000db8:	2380      	movs	r3, #128	; 0x80
 8000dba:	025b      	lsls	r3, r3, #9
 8000dbc:	4013      	ands	r3, r2
 8000dbe:	d116      	bne.n	8000dee <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000dc0:	4b70      	ldr	r3, [pc, #448]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	2202      	movs	r2, #2
 8000dc6:	4013      	ands	r3, r2
 8000dc8:	d005      	beq.n	8000dd6 <HAL_RCC_OscConfig+0x17e>
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	68db      	ldr	r3, [r3, #12]
 8000dce:	2b01      	cmp	r3, #1
 8000dd0:	d001      	beq.n	8000dd6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8000dd2:	2301      	movs	r3, #1
 8000dd4:	e24b      	b.n	800126e <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000dd6:	4b6b      	ldr	r3, [pc, #428]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	22f8      	movs	r2, #248	; 0xf8
 8000ddc:	4393      	bics	r3, r2
 8000dde:	0019      	movs	r1, r3
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	691b      	ldr	r3, [r3, #16]
 8000de4:	00da      	lsls	r2, r3, #3
 8000de6:	4b67      	ldr	r3, [pc, #412]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000de8:	430a      	orrs	r2, r1
 8000dea:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000dec:	e041      	b.n	8000e72 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	68db      	ldr	r3, [r3, #12]
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d024      	beq.n	8000e40 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000df6:	4b63      	ldr	r3, [pc, #396]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000df8:	681a      	ldr	r2, [r3, #0]
 8000dfa:	4b62      	ldr	r3, [pc, #392]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000dfc:	2101      	movs	r1, #1
 8000dfe:	430a      	orrs	r2, r1
 8000e00:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e02:	f7ff fcfb 	bl	80007fc <HAL_GetTick>
 8000e06:	0003      	movs	r3, r0
 8000e08:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e0a:	e008      	b.n	8000e1e <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000e0c:	f7ff fcf6 	bl	80007fc <HAL_GetTick>
 8000e10:	0002      	movs	r2, r0
 8000e12:	69bb      	ldr	r3, [r7, #24]
 8000e14:	1ad3      	subs	r3, r2, r3
 8000e16:	2b02      	cmp	r3, #2
 8000e18:	d901      	bls.n	8000e1e <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8000e1a:	2303      	movs	r3, #3
 8000e1c:	e227      	b.n	800126e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e1e:	4b59      	ldr	r3, [pc, #356]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	2202      	movs	r2, #2
 8000e24:	4013      	ands	r3, r2
 8000e26:	d0f1      	beq.n	8000e0c <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e28:	4b56      	ldr	r3, [pc, #344]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	22f8      	movs	r2, #248	; 0xf8
 8000e2e:	4393      	bics	r3, r2
 8000e30:	0019      	movs	r1, r3
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	691b      	ldr	r3, [r3, #16]
 8000e36:	00da      	lsls	r2, r3, #3
 8000e38:	4b52      	ldr	r3, [pc, #328]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000e3a:	430a      	orrs	r2, r1
 8000e3c:	601a      	str	r2, [r3, #0]
 8000e3e:	e018      	b.n	8000e72 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000e40:	4b50      	ldr	r3, [pc, #320]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000e42:	681a      	ldr	r2, [r3, #0]
 8000e44:	4b4f      	ldr	r3, [pc, #316]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000e46:	2101      	movs	r1, #1
 8000e48:	438a      	bics	r2, r1
 8000e4a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e4c:	f7ff fcd6 	bl	80007fc <HAL_GetTick>
 8000e50:	0003      	movs	r3, r0
 8000e52:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e54:	e008      	b.n	8000e68 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000e56:	f7ff fcd1 	bl	80007fc <HAL_GetTick>
 8000e5a:	0002      	movs	r2, r0
 8000e5c:	69bb      	ldr	r3, [r7, #24]
 8000e5e:	1ad3      	subs	r3, r2, r3
 8000e60:	2b02      	cmp	r3, #2
 8000e62:	d901      	bls.n	8000e68 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8000e64:	2303      	movs	r3, #3
 8000e66:	e202      	b.n	800126e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e68:	4b46      	ldr	r3, [pc, #280]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	2202      	movs	r2, #2
 8000e6e:	4013      	ands	r3, r2
 8000e70:	d1f1      	bne.n	8000e56 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	2208      	movs	r2, #8
 8000e78:	4013      	ands	r3, r2
 8000e7a:	d036      	beq.n	8000eea <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	69db      	ldr	r3, [r3, #28]
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d019      	beq.n	8000eb8 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000e84:	4b3f      	ldr	r3, [pc, #252]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000e86:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000e88:	4b3e      	ldr	r3, [pc, #248]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000e8a:	2101      	movs	r1, #1
 8000e8c:	430a      	orrs	r2, r1
 8000e8e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e90:	f7ff fcb4 	bl	80007fc <HAL_GetTick>
 8000e94:	0003      	movs	r3, r0
 8000e96:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e98:	e008      	b.n	8000eac <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e9a:	f7ff fcaf 	bl	80007fc <HAL_GetTick>
 8000e9e:	0002      	movs	r2, r0
 8000ea0:	69bb      	ldr	r3, [r7, #24]
 8000ea2:	1ad3      	subs	r3, r2, r3
 8000ea4:	2b02      	cmp	r3, #2
 8000ea6:	d901      	bls.n	8000eac <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8000ea8:	2303      	movs	r3, #3
 8000eaa:	e1e0      	b.n	800126e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000eac:	4b35      	ldr	r3, [pc, #212]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000eae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000eb0:	2202      	movs	r2, #2
 8000eb2:	4013      	ands	r3, r2
 8000eb4:	d0f1      	beq.n	8000e9a <HAL_RCC_OscConfig+0x242>
 8000eb6:	e018      	b.n	8000eea <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000eb8:	4b32      	ldr	r3, [pc, #200]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000eba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ebc:	4b31      	ldr	r3, [pc, #196]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000ebe:	2101      	movs	r1, #1
 8000ec0:	438a      	bics	r2, r1
 8000ec2:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ec4:	f7ff fc9a 	bl	80007fc <HAL_GetTick>
 8000ec8:	0003      	movs	r3, r0
 8000eca:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ecc:	e008      	b.n	8000ee0 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000ece:	f7ff fc95 	bl	80007fc <HAL_GetTick>
 8000ed2:	0002      	movs	r2, r0
 8000ed4:	69bb      	ldr	r3, [r7, #24]
 8000ed6:	1ad3      	subs	r3, r2, r3
 8000ed8:	2b02      	cmp	r3, #2
 8000eda:	d901      	bls.n	8000ee0 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8000edc:	2303      	movs	r3, #3
 8000ede:	e1c6      	b.n	800126e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ee0:	4b28      	ldr	r3, [pc, #160]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000ee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ee4:	2202      	movs	r2, #2
 8000ee6:	4013      	ands	r3, r2
 8000ee8:	d1f1      	bne.n	8000ece <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	2204      	movs	r2, #4
 8000ef0:	4013      	ands	r3, r2
 8000ef2:	d100      	bne.n	8000ef6 <HAL_RCC_OscConfig+0x29e>
 8000ef4:	e0b4      	b.n	8001060 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000ef6:	201f      	movs	r0, #31
 8000ef8:	183b      	adds	r3, r7, r0
 8000efa:	2200      	movs	r2, #0
 8000efc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000efe:	4b21      	ldr	r3, [pc, #132]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000f00:	69da      	ldr	r2, [r3, #28]
 8000f02:	2380      	movs	r3, #128	; 0x80
 8000f04:	055b      	lsls	r3, r3, #21
 8000f06:	4013      	ands	r3, r2
 8000f08:	d110      	bne.n	8000f2c <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f0a:	4b1e      	ldr	r3, [pc, #120]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000f0c:	69da      	ldr	r2, [r3, #28]
 8000f0e:	4b1d      	ldr	r3, [pc, #116]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000f10:	2180      	movs	r1, #128	; 0x80
 8000f12:	0549      	lsls	r1, r1, #21
 8000f14:	430a      	orrs	r2, r1
 8000f16:	61da      	str	r2, [r3, #28]
 8000f18:	4b1a      	ldr	r3, [pc, #104]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000f1a:	69da      	ldr	r2, [r3, #28]
 8000f1c:	2380      	movs	r3, #128	; 0x80
 8000f1e:	055b      	lsls	r3, r3, #21
 8000f20:	4013      	ands	r3, r2
 8000f22:	60fb      	str	r3, [r7, #12]
 8000f24:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000f26:	183b      	adds	r3, r7, r0
 8000f28:	2201      	movs	r2, #1
 8000f2a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f2c:	4b18      	ldr	r3, [pc, #96]	; (8000f90 <HAL_RCC_OscConfig+0x338>)
 8000f2e:	681a      	ldr	r2, [r3, #0]
 8000f30:	2380      	movs	r3, #128	; 0x80
 8000f32:	005b      	lsls	r3, r3, #1
 8000f34:	4013      	ands	r3, r2
 8000f36:	d11a      	bne.n	8000f6e <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f38:	4b15      	ldr	r3, [pc, #84]	; (8000f90 <HAL_RCC_OscConfig+0x338>)
 8000f3a:	681a      	ldr	r2, [r3, #0]
 8000f3c:	4b14      	ldr	r3, [pc, #80]	; (8000f90 <HAL_RCC_OscConfig+0x338>)
 8000f3e:	2180      	movs	r1, #128	; 0x80
 8000f40:	0049      	lsls	r1, r1, #1
 8000f42:	430a      	orrs	r2, r1
 8000f44:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000f46:	f7ff fc59 	bl	80007fc <HAL_GetTick>
 8000f4a:	0003      	movs	r3, r0
 8000f4c:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f4e:	e008      	b.n	8000f62 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f50:	f7ff fc54 	bl	80007fc <HAL_GetTick>
 8000f54:	0002      	movs	r2, r0
 8000f56:	69bb      	ldr	r3, [r7, #24]
 8000f58:	1ad3      	subs	r3, r2, r3
 8000f5a:	2b64      	cmp	r3, #100	; 0x64
 8000f5c:	d901      	bls.n	8000f62 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8000f5e:	2303      	movs	r3, #3
 8000f60:	e185      	b.n	800126e <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f62:	4b0b      	ldr	r3, [pc, #44]	; (8000f90 <HAL_RCC_OscConfig+0x338>)
 8000f64:	681a      	ldr	r2, [r3, #0]
 8000f66:	2380      	movs	r3, #128	; 0x80
 8000f68:	005b      	lsls	r3, r3, #1
 8000f6a:	4013      	ands	r3, r2
 8000f6c:	d0f0      	beq.n	8000f50 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	689b      	ldr	r3, [r3, #8]
 8000f72:	2b01      	cmp	r3, #1
 8000f74:	d10e      	bne.n	8000f94 <HAL_RCC_OscConfig+0x33c>
 8000f76:	4b03      	ldr	r3, [pc, #12]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000f78:	6a1a      	ldr	r2, [r3, #32]
 8000f7a:	4b02      	ldr	r3, [pc, #8]	; (8000f84 <HAL_RCC_OscConfig+0x32c>)
 8000f7c:	2101      	movs	r1, #1
 8000f7e:	430a      	orrs	r2, r1
 8000f80:	621a      	str	r2, [r3, #32]
 8000f82:	e035      	b.n	8000ff0 <HAL_RCC_OscConfig+0x398>
 8000f84:	40021000 	.word	0x40021000
 8000f88:	fffeffff 	.word	0xfffeffff
 8000f8c:	fffbffff 	.word	0xfffbffff
 8000f90:	40007000 	.word	0x40007000
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	689b      	ldr	r3, [r3, #8]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d10c      	bne.n	8000fb6 <HAL_RCC_OscConfig+0x35e>
 8000f9c:	4bb6      	ldr	r3, [pc, #728]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 8000f9e:	6a1a      	ldr	r2, [r3, #32]
 8000fa0:	4bb5      	ldr	r3, [pc, #724]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 8000fa2:	2101      	movs	r1, #1
 8000fa4:	438a      	bics	r2, r1
 8000fa6:	621a      	str	r2, [r3, #32]
 8000fa8:	4bb3      	ldr	r3, [pc, #716]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 8000faa:	6a1a      	ldr	r2, [r3, #32]
 8000fac:	4bb2      	ldr	r3, [pc, #712]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 8000fae:	2104      	movs	r1, #4
 8000fb0:	438a      	bics	r2, r1
 8000fb2:	621a      	str	r2, [r3, #32]
 8000fb4:	e01c      	b.n	8000ff0 <HAL_RCC_OscConfig+0x398>
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	689b      	ldr	r3, [r3, #8]
 8000fba:	2b05      	cmp	r3, #5
 8000fbc:	d10c      	bne.n	8000fd8 <HAL_RCC_OscConfig+0x380>
 8000fbe:	4bae      	ldr	r3, [pc, #696]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 8000fc0:	6a1a      	ldr	r2, [r3, #32]
 8000fc2:	4bad      	ldr	r3, [pc, #692]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 8000fc4:	2104      	movs	r1, #4
 8000fc6:	430a      	orrs	r2, r1
 8000fc8:	621a      	str	r2, [r3, #32]
 8000fca:	4bab      	ldr	r3, [pc, #684]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 8000fcc:	6a1a      	ldr	r2, [r3, #32]
 8000fce:	4baa      	ldr	r3, [pc, #680]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 8000fd0:	2101      	movs	r1, #1
 8000fd2:	430a      	orrs	r2, r1
 8000fd4:	621a      	str	r2, [r3, #32]
 8000fd6:	e00b      	b.n	8000ff0 <HAL_RCC_OscConfig+0x398>
 8000fd8:	4ba7      	ldr	r3, [pc, #668]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 8000fda:	6a1a      	ldr	r2, [r3, #32]
 8000fdc:	4ba6      	ldr	r3, [pc, #664]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 8000fde:	2101      	movs	r1, #1
 8000fe0:	438a      	bics	r2, r1
 8000fe2:	621a      	str	r2, [r3, #32]
 8000fe4:	4ba4      	ldr	r3, [pc, #656]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 8000fe6:	6a1a      	ldr	r2, [r3, #32]
 8000fe8:	4ba3      	ldr	r3, [pc, #652]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 8000fea:	2104      	movs	r1, #4
 8000fec:	438a      	bics	r2, r1
 8000fee:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	689b      	ldr	r3, [r3, #8]
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d014      	beq.n	8001022 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ff8:	f7ff fc00 	bl	80007fc <HAL_GetTick>
 8000ffc:	0003      	movs	r3, r0
 8000ffe:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001000:	e009      	b.n	8001016 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001002:	f7ff fbfb 	bl	80007fc <HAL_GetTick>
 8001006:	0002      	movs	r2, r0
 8001008:	69bb      	ldr	r3, [r7, #24]
 800100a:	1ad3      	subs	r3, r2, r3
 800100c:	4a9b      	ldr	r2, [pc, #620]	; (800127c <HAL_RCC_OscConfig+0x624>)
 800100e:	4293      	cmp	r3, r2
 8001010:	d901      	bls.n	8001016 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8001012:	2303      	movs	r3, #3
 8001014:	e12b      	b.n	800126e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001016:	4b98      	ldr	r3, [pc, #608]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 8001018:	6a1b      	ldr	r3, [r3, #32]
 800101a:	2202      	movs	r2, #2
 800101c:	4013      	ands	r3, r2
 800101e:	d0f0      	beq.n	8001002 <HAL_RCC_OscConfig+0x3aa>
 8001020:	e013      	b.n	800104a <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001022:	f7ff fbeb 	bl	80007fc <HAL_GetTick>
 8001026:	0003      	movs	r3, r0
 8001028:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800102a:	e009      	b.n	8001040 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800102c:	f7ff fbe6 	bl	80007fc <HAL_GetTick>
 8001030:	0002      	movs	r2, r0
 8001032:	69bb      	ldr	r3, [r7, #24]
 8001034:	1ad3      	subs	r3, r2, r3
 8001036:	4a91      	ldr	r2, [pc, #580]	; (800127c <HAL_RCC_OscConfig+0x624>)
 8001038:	4293      	cmp	r3, r2
 800103a:	d901      	bls.n	8001040 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 800103c:	2303      	movs	r3, #3
 800103e:	e116      	b.n	800126e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001040:	4b8d      	ldr	r3, [pc, #564]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 8001042:	6a1b      	ldr	r3, [r3, #32]
 8001044:	2202      	movs	r2, #2
 8001046:	4013      	ands	r3, r2
 8001048:	d1f0      	bne.n	800102c <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800104a:	231f      	movs	r3, #31
 800104c:	18fb      	adds	r3, r7, r3
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	2b01      	cmp	r3, #1
 8001052:	d105      	bne.n	8001060 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001054:	4b88      	ldr	r3, [pc, #544]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 8001056:	69da      	ldr	r2, [r3, #28]
 8001058:	4b87      	ldr	r3, [pc, #540]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 800105a:	4989      	ldr	r1, [pc, #548]	; (8001280 <HAL_RCC_OscConfig+0x628>)
 800105c:	400a      	ands	r2, r1
 800105e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	2210      	movs	r2, #16
 8001066:	4013      	ands	r3, r2
 8001068:	d063      	beq.n	8001132 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	695b      	ldr	r3, [r3, #20]
 800106e:	2b01      	cmp	r3, #1
 8001070:	d12a      	bne.n	80010c8 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001072:	4b81      	ldr	r3, [pc, #516]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 8001074:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001076:	4b80      	ldr	r3, [pc, #512]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 8001078:	2104      	movs	r1, #4
 800107a:	430a      	orrs	r2, r1
 800107c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800107e:	4b7e      	ldr	r3, [pc, #504]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 8001080:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001082:	4b7d      	ldr	r3, [pc, #500]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 8001084:	2101      	movs	r1, #1
 8001086:	430a      	orrs	r2, r1
 8001088:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800108a:	f7ff fbb7 	bl	80007fc <HAL_GetTick>
 800108e:	0003      	movs	r3, r0
 8001090:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001092:	e008      	b.n	80010a6 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001094:	f7ff fbb2 	bl	80007fc <HAL_GetTick>
 8001098:	0002      	movs	r2, r0
 800109a:	69bb      	ldr	r3, [r7, #24]
 800109c:	1ad3      	subs	r3, r2, r3
 800109e:	2b02      	cmp	r3, #2
 80010a0:	d901      	bls.n	80010a6 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 80010a2:	2303      	movs	r3, #3
 80010a4:	e0e3      	b.n	800126e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80010a6:	4b74      	ldr	r3, [pc, #464]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 80010a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010aa:	2202      	movs	r2, #2
 80010ac:	4013      	ands	r3, r2
 80010ae:	d0f1      	beq.n	8001094 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80010b0:	4b71      	ldr	r3, [pc, #452]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 80010b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010b4:	22f8      	movs	r2, #248	; 0xf8
 80010b6:	4393      	bics	r3, r2
 80010b8:	0019      	movs	r1, r3
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	699b      	ldr	r3, [r3, #24]
 80010be:	00da      	lsls	r2, r3, #3
 80010c0:	4b6d      	ldr	r3, [pc, #436]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 80010c2:	430a      	orrs	r2, r1
 80010c4:	635a      	str	r2, [r3, #52]	; 0x34
 80010c6:	e034      	b.n	8001132 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	695b      	ldr	r3, [r3, #20]
 80010cc:	3305      	adds	r3, #5
 80010ce:	d111      	bne.n	80010f4 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80010d0:	4b69      	ldr	r3, [pc, #420]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 80010d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80010d4:	4b68      	ldr	r3, [pc, #416]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 80010d6:	2104      	movs	r1, #4
 80010d8:	438a      	bics	r2, r1
 80010da:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80010dc:	4b66      	ldr	r3, [pc, #408]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 80010de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010e0:	22f8      	movs	r2, #248	; 0xf8
 80010e2:	4393      	bics	r3, r2
 80010e4:	0019      	movs	r1, r3
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	699b      	ldr	r3, [r3, #24]
 80010ea:	00da      	lsls	r2, r3, #3
 80010ec:	4b62      	ldr	r3, [pc, #392]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 80010ee:	430a      	orrs	r2, r1
 80010f0:	635a      	str	r2, [r3, #52]	; 0x34
 80010f2:	e01e      	b.n	8001132 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80010f4:	4b60      	ldr	r3, [pc, #384]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 80010f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80010f8:	4b5f      	ldr	r3, [pc, #380]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 80010fa:	2104      	movs	r1, #4
 80010fc:	430a      	orrs	r2, r1
 80010fe:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001100:	4b5d      	ldr	r3, [pc, #372]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 8001102:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001104:	4b5c      	ldr	r3, [pc, #368]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 8001106:	2101      	movs	r1, #1
 8001108:	438a      	bics	r2, r1
 800110a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800110c:	f7ff fb76 	bl	80007fc <HAL_GetTick>
 8001110:	0003      	movs	r3, r0
 8001112:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001114:	e008      	b.n	8001128 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001116:	f7ff fb71 	bl	80007fc <HAL_GetTick>
 800111a:	0002      	movs	r2, r0
 800111c:	69bb      	ldr	r3, [r7, #24]
 800111e:	1ad3      	subs	r3, r2, r3
 8001120:	2b02      	cmp	r3, #2
 8001122:	d901      	bls.n	8001128 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8001124:	2303      	movs	r3, #3
 8001126:	e0a2      	b.n	800126e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001128:	4b53      	ldr	r3, [pc, #332]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 800112a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800112c:	2202      	movs	r2, #2
 800112e:	4013      	ands	r3, r2
 8001130:	d1f1      	bne.n	8001116 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	6a1b      	ldr	r3, [r3, #32]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d100      	bne.n	800113c <HAL_RCC_OscConfig+0x4e4>
 800113a:	e097      	b.n	800126c <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800113c:	4b4e      	ldr	r3, [pc, #312]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	220c      	movs	r2, #12
 8001142:	4013      	ands	r3, r2
 8001144:	2b08      	cmp	r3, #8
 8001146:	d100      	bne.n	800114a <HAL_RCC_OscConfig+0x4f2>
 8001148:	e06b      	b.n	8001222 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	6a1b      	ldr	r3, [r3, #32]
 800114e:	2b02      	cmp	r3, #2
 8001150:	d14c      	bne.n	80011ec <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001152:	4b49      	ldr	r3, [pc, #292]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 8001154:	681a      	ldr	r2, [r3, #0]
 8001156:	4b48      	ldr	r3, [pc, #288]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 8001158:	494a      	ldr	r1, [pc, #296]	; (8001284 <HAL_RCC_OscConfig+0x62c>)
 800115a:	400a      	ands	r2, r1
 800115c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800115e:	f7ff fb4d 	bl	80007fc <HAL_GetTick>
 8001162:	0003      	movs	r3, r0
 8001164:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001166:	e008      	b.n	800117a <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001168:	f7ff fb48 	bl	80007fc <HAL_GetTick>
 800116c:	0002      	movs	r2, r0
 800116e:	69bb      	ldr	r3, [r7, #24]
 8001170:	1ad3      	subs	r3, r2, r3
 8001172:	2b02      	cmp	r3, #2
 8001174:	d901      	bls.n	800117a <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8001176:	2303      	movs	r3, #3
 8001178:	e079      	b.n	800126e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800117a:	4b3f      	ldr	r3, [pc, #252]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 800117c:	681a      	ldr	r2, [r3, #0]
 800117e:	2380      	movs	r3, #128	; 0x80
 8001180:	049b      	lsls	r3, r3, #18
 8001182:	4013      	ands	r3, r2
 8001184:	d1f0      	bne.n	8001168 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001186:	4b3c      	ldr	r3, [pc, #240]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 8001188:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800118a:	220f      	movs	r2, #15
 800118c:	4393      	bics	r3, r2
 800118e:	0019      	movs	r1, r3
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001194:	4b38      	ldr	r3, [pc, #224]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 8001196:	430a      	orrs	r2, r1
 8001198:	62da      	str	r2, [r3, #44]	; 0x2c
 800119a:	4b37      	ldr	r3, [pc, #220]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 800119c:	685b      	ldr	r3, [r3, #4]
 800119e:	4a3a      	ldr	r2, [pc, #232]	; (8001288 <HAL_RCC_OscConfig+0x630>)
 80011a0:	4013      	ands	r3, r2
 80011a2:	0019      	movs	r1, r3
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011ac:	431a      	orrs	r2, r3
 80011ae:	4b32      	ldr	r3, [pc, #200]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 80011b0:	430a      	orrs	r2, r1
 80011b2:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80011b4:	4b30      	ldr	r3, [pc, #192]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	4b2f      	ldr	r3, [pc, #188]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 80011ba:	2180      	movs	r1, #128	; 0x80
 80011bc:	0449      	lsls	r1, r1, #17
 80011be:	430a      	orrs	r2, r1
 80011c0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011c2:	f7ff fb1b 	bl	80007fc <HAL_GetTick>
 80011c6:	0003      	movs	r3, r0
 80011c8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80011ca:	e008      	b.n	80011de <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80011cc:	f7ff fb16 	bl	80007fc <HAL_GetTick>
 80011d0:	0002      	movs	r2, r0
 80011d2:	69bb      	ldr	r3, [r7, #24]
 80011d4:	1ad3      	subs	r3, r2, r3
 80011d6:	2b02      	cmp	r3, #2
 80011d8:	d901      	bls.n	80011de <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80011da:	2303      	movs	r3, #3
 80011dc:	e047      	b.n	800126e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80011de:	4b26      	ldr	r3, [pc, #152]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 80011e0:	681a      	ldr	r2, [r3, #0]
 80011e2:	2380      	movs	r3, #128	; 0x80
 80011e4:	049b      	lsls	r3, r3, #18
 80011e6:	4013      	ands	r3, r2
 80011e8:	d0f0      	beq.n	80011cc <HAL_RCC_OscConfig+0x574>
 80011ea:	e03f      	b.n	800126c <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011ec:	4b22      	ldr	r3, [pc, #136]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 80011ee:	681a      	ldr	r2, [r3, #0]
 80011f0:	4b21      	ldr	r3, [pc, #132]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 80011f2:	4924      	ldr	r1, [pc, #144]	; (8001284 <HAL_RCC_OscConfig+0x62c>)
 80011f4:	400a      	ands	r2, r1
 80011f6:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011f8:	f7ff fb00 	bl	80007fc <HAL_GetTick>
 80011fc:	0003      	movs	r3, r0
 80011fe:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001200:	e008      	b.n	8001214 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001202:	f7ff fafb 	bl	80007fc <HAL_GetTick>
 8001206:	0002      	movs	r2, r0
 8001208:	69bb      	ldr	r3, [r7, #24]
 800120a:	1ad3      	subs	r3, r2, r3
 800120c:	2b02      	cmp	r3, #2
 800120e:	d901      	bls.n	8001214 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8001210:	2303      	movs	r3, #3
 8001212:	e02c      	b.n	800126e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001214:	4b18      	ldr	r3, [pc, #96]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 8001216:	681a      	ldr	r2, [r3, #0]
 8001218:	2380      	movs	r3, #128	; 0x80
 800121a:	049b      	lsls	r3, r3, #18
 800121c:	4013      	ands	r3, r2
 800121e:	d1f0      	bne.n	8001202 <HAL_RCC_OscConfig+0x5aa>
 8001220:	e024      	b.n	800126c <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	6a1b      	ldr	r3, [r3, #32]
 8001226:	2b01      	cmp	r3, #1
 8001228:	d101      	bne.n	800122e <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 800122a:	2301      	movs	r3, #1
 800122c:	e01f      	b.n	800126e <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800122e:	4b12      	ldr	r3, [pc, #72]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 8001230:	685b      	ldr	r3, [r3, #4]
 8001232:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001234:	4b10      	ldr	r3, [pc, #64]	; (8001278 <HAL_RCC_OscConfig+0x620>)
 8001236:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001238:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800123a:	697a      	ldr	r2, [r7, #20]
 800123c:	2380      	movs	r3, #128	; 0x80
 800123e:	025b      	lsls	r3, r3, #9
 8001240:	401a      	ands	r2, r3
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001246:	429a      	cmp	r2, r3
 8001248:	d10e      	bne.n	8001268 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800124a:	693b      	ldr	r3, [r7, #16]
 800124c:	220f      	movs	r2, #15
 800124e:	401a      	ands	r2, r3
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001254:	429a      	cmp	r2, r3
 8001256:	d107      	bne.n	8001268 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001258:	697a      	ldr	r2, [r7, #20]
 800125a:	23f0      	movs	r3, #240	; 0xf0
 800125c:	039b      	lsls	r3, r3, #14
 800125e:	401a      	ands	r2, r3
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001264:	429a      	cmp	r2, r3
 8001266:	d001      	beq.n	800126c <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8001268:	2301      	movs	r3, #1
 800126a:	e000      	b.n	800126e <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 800126c:	2300      	movs	r3, #0
}
 800126e:	0018      	movs	r0, r3
 8001270:	46bd      	mov	sp, r7
 8001272:	b008      	add	sp, #32
 8001274:	bd80      	pop	{r7, pc}
 8001276:	46c0      	nop			; (mov r8, r8)
 8001278:	40021000 	.word	0x40021000
 800127c:	00001388 	.word	0x00001388
 8001280:	efffffff 	.word	0xefffffff
 8001284:	feffffff 	.word	0xfeffffff
 8001288:	ffc2ffff 	.word	0xffc2ffff

0800128c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b084      	sub	sp, #16
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
 8001294:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	2b00      	cmp	r3, #0
 800129a:	d101      	bne.n	80012a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800129c:	2301      	movs	r3, #1
 800129e:	e0b3      	b.n	8001408 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80012a0:	4b5b      	ldr	r3, [pc, #364]	; (8001410 <HAL_RCC_ClockConfig+0x184>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	2201      	movs	r2, #1
 80012a6:	4013      	ands	r3, r2
 80012a8:	683a      	ldr	r2, [r7, #0]
 80012aa:	429a      	cmp	r2, r3
 80012ac:	d911      	bls.n	80012d2 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012ae:	4b58      	ldr	r3, [pc, #352]	; (8001410 <HAL_RCC_ClockConfig+0x184>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	2201      	movs	r2, #1
 80012b4:	4393      	bics	r3, r2
 80012b6:	0019      	movs	r1, r3
 80012b8:	4b55      	ldr	r3, [pc, #340]	; (8001410 <HAL_RCC_ClockConfig+0x184>)
 80012ba:	683a      	ldr	r2, [r7, #0]
 80012bc:	430a      	orrs	r2, r1
 80012be:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80012c0:	4b53      	ldr	r3, [pc, #332]	; (8001410 <HAL_RCC_ClockConfig+0x184>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	2201      	movs	r2, #1
 80012c6:	4013      	ands	r3, r2
 80012c8:	683a      	ldr	r2, [r7, #0]
 80012ca:	429a      	cmp	r2, r3
 80012cc:	d001      	beq.n	80012d2 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80012ce:	2301      	movs	r3, #1
 80012d0:	e09a      	b.n	8001408 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	2202      	movs	r2, #2
 80012d8:	4013      	ands	r3, r2
 80012da:	d015      	beq.n	8001308 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	2204      	movs	r2, #4
 80012e2:	4013      	ands	r3, r2
 80012e4:	d006      	beq.n	80012f4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80012e6:	4b4b      	ldr	r3, [pc, #300]	; (8001414 <HAL_RCC_ClockConfig+0x188>)
 80012e8:	685a      	ldr	r2, [r3, #4]
 80012ea:	4b4a      	ldr	r3, [pc, #296]	; (8001414 <HAL_RCC_ClockConfig+0x188>)
 80012ec:	21e0      	movs	r1, #224	; 0xe0
 80012ee:	00c9      	lsls	r1, r1, #3
 80012f0:	430a      	orrs	r2, r1
 80012f2:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80012f4:	4b47      	ldr	r3, [pc, #284]	; (8001414 <HAL_RCC_ClockConfig+0x188>)
 80012f6:	685b      	ldr	r3, [r3, #4]
 80012f8:	22f0      	movs	r2, #240	; 0xf0
 80012fa:	4393      	bics	r3, r2
 80012fc:	0019      	movs	r1, r3
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	689a      	ldr	r2, [r3, #8]
 8001302:	4b44      	ldr	r3, [pc, #272]	; (8001414 <HAL_RCC_ClockConfig+0x188>)
 8001304:	430a      	orrs	r2, r1
 8001306:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	2201      	movs	r2, #1
 800130e:	4013      	ands	r3, r2
 8001310:	d040      	beq.n	8001394 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	685b      	ldr	r3, [r3, #4]
 8001316:	2b01      	cmp	r3, #1
 8001318:	d107      	bne.n	800132a <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800131a:	4b3e      	ldr	r3, [pc, #248]	; (8001414 <HAL_RCC_ClockConfig+0x188>)
 800131c:	681a      	ldr	r2, [r3, #0]
 800131e:	2380      	movs	r3, #128	; 0x80
 8001320:	029b      	lsls	r3, r3, #10
 8001322:	4013      	ands	r3, r2
 8001324:	d114      	bne.n	8001350 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001326:	2301      	movs	r3, #1
 8001328:	e06e      	b.n	8001408 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	685b      	ldr	r3, [r3, #4]
 800132e:	2b02      	cmp	r3, #2
 8001330:	d107      	bne.n	8001342 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001332:	4b38      	ldr	r3, [pc, #224]	; (8001414 <HAL_RCC_ClockConfig+0x188>)
 8001334:	681a      	ldr	r2, [r3, #0]
 8001336:	2380      	movs	r3, #128	; 0x80
 8001338:	049b      	lsls	r3, r3, #18
 800133a:	4013      	ands	r3, r2
 800133c:	d108      	bne.n	8001350 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800133e:	2301      	movs	r3, #1
 8001340:	e062      	b.n	8001408 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001342:	4b34      	ldr	r3, [pc, #208]	; (8001414 <HAL_RCC_ClockConfig+0x188>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	2202      	movs	r2, #2
 8001348:	4013      	ands	r3, r2
 800134a:	d101      	bne.n	8001350 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800134c:	2301      	movs	r3, #1
 800134e:	e05b      	b.n	8001408 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001350:	4b30      	ldr	r3, [pc, #192]	; (8001414 <HAL_RCC_ClockConfig+0x188>)
 8001352:	685b      	ldr	r3, [r3, #4]
 8001354:	2203      	movs	r2, #3
 8001356:	4393      	bics	r3, r2
 8001358:	0019      	movs	r1, r3
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	685a      	ldr	r2, [r3, #4]
 800135e:	4b2d      	ldr	r3, [pc, #180]	; (8001414 <HAL_RCC_ClockConfig+0x188>)
 8001360:	430a      	orrs	r2, r1
 8001362:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001364:	f7ff fa4a 	bl	80007fc <HAL_GetTick>
 8001368:	0003      	movs	r3, r0
 800136a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800136c:	e009      	b.n	8001382 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800136e:	f7ff fa45 	bl	80007fc <HAL_GetTick>
 8001372:	0002      	movs	r2, r0
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	1ad3      	subs	r3, r2, r3
 8001378:	4a27      	ldr	r2, [pc, #156]	; (8001418 <HAL_RCC_ClockConfig+0x18c>)
 800137a:	4293      	cmp	r3, r2
 800137c:	d901      	bls.n	8001382 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800137e:	2303      	movs	r3, #3
 8001380:	e042      	b.n	8001408 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001382:	4b24      	ldr	r3, [pc, #144]	; (8001414 <HAL_RCC_ClockConfig+0x188>)
 8001384:	685b      	ldr	r3, [r3, #4]
 8001386:	220c      	movs	r2, #12
 8001388:	401a      	ands	r2, r3
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	685b      	ldr	r3, [r3, #4]
 800138e:	009b      	lsls	r3, r3, #2
 8001390:	429a      	cmp	r2, r3
 8001392:	d1ec      	bne.n	800136e <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001394:	4b1e      	ldr	r3, [pc, #120]	; (8001410 <HAL_RCC_ClockConfig+0x184>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	2201      	movs	r2, #1
 800139a:	4013      	ands	r3, r2
 800139c:	683a      	ldr	r2, [r7, #0]
 800139e:	429a      	cmp	r2, r3
 80013a0:	d211      	bcs.n	80013c6 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013a2:	4b1b      	ldr	r3, [pc, #108]	; (8001410 <HAL_RCC_ClockConfig+0x184>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	2201      	movs	r2, #1
 80013a8:	4393      	bics	r3, r2
 80013aa:	0019      	movs	r1, r3
 80013ac:	4b18      	ldr	r3, [pc, #96]	; (8001410 <HAL_RCC_ClockConfig+0x184>)
 80013ae:	683a      	ldr	r2, [r7, #0]
 80013b0:	430a      	orrs	r2, r1
 80013b2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80013b4:	4b16      	ldr	r3, [pc, #88]	; (8001410 <HAL_RCC_ClockConfig+0x184>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	2201      	movs	r2, #1
 80013ba:	4013      	ands	r3, r2
 80013bc:	683a      	ldr	r2, [r7, #0]
 80013be:	429a      	cmp	r2, r3
 80013c0:	d001      	beq.n	80013c6 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80013c2:	2301      	movs	r3, #1
 80013c4:	e020      	b.n	8001408 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	2204      	movs	r2, #4
 80013cc:	4013      	ands	r3, r2
 80013ce:	d009      	beq.n	80013e4 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80013d0:	4b10      	ldr	r3, [pc, #64]	; (8001414 <HAL_RCC_ClockConfig+0x188>)
 80013d2:	685b      	ldr	r3, [r3, #4]
 80013d4:	4a11      	ldr	r2, [pc, #68]	; (800141c <HAL_RCC_ClockConfig+0x190>)
 80013d6:	4013      	ands	r3, r2
 80013d8:	0019      	movs	r1, r3
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	68da      	ldr	r2, [r3, #12]
 80013de:	4b0d      	ldr	r3, [pc, #52]	; (8001414 <HAL_RCC_ClockConfig+0x188>)
 80013e0:	430a      	orrs	r2, r1
 80013e2:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80013e4:	f000 f82e 	bl	8001444 <HAL_RCC_GetSysClockFreq>
 80013e8:	0001      	movs	r1, r0
 80013ea:	4b0a      	ldr	r3, [pc, #40]	; (8001414 <HAL_RCC_ClockConfig+0x188>)
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	091b      	lsrs	r3, r3, #4
 80013f0:	220f      	movs	r2, #15
 80013f2:	4013      	ands	r3, r2
 80013f4:	4a0a      	ldr	r2, [pc, #40]	; (8001420 <HAL_RCC_ClockConfig+0x194>)
 80013f6:	5cd3      	ldrb	r3, [r2, r3]
 80013f8:	000a      	movs	r2, r1
 80013fa:	40da      	lsrs	r2, r3
 80013fc:	4b09      	ldr	r3, [pc, #36]	; (8001424 <HAL_RCC_ClockConfig+0x198>)
 80013fe:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001400:	2003      	movs	r0, #3
 8001402:	f7ff f9b5 	bl	8000770 <HAL_InitTick>
  
  return HAL_OK;
 8001406:	2300      	movs	r3, #0
}
 8001408:	0018      	movs	r0, r3
 800140a:	46bd      	mov	sp, r7
 800140c:	b004      	add	sp, #16
 800140e:	bd80      	pop	{r7, pc}
 8001410:	40022000 	.word	0x40022000
 8001414:	40021000 	.word	0x40021000
 8001418:	00001388 	.word	0x00001388
 800141c:	fffff8ff 	.word	0xfffff8ff
 8001420:	080020b0 	.word	0x080020b0
 8001424:	20000000 	.word	0x20000000

08001428 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to 
  *         the Cortex-M0 NMI (Non-Maskable Interrupt) exception vector.  
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_CSSON) ;
 800142c:	4b04      	ldr	r3, [pc, #16]	; (8001440 <HAL_RCC_EnableCSS+0x18>)
 800142e:	681a      	ldr	r2, [r3, #0]
 8001430:	4b03      	ldr	r3, [pc, #12]	; (8001440 <HAL_RCC_EnableCSS+0x18>)
 8001432:	2180      	movs	r1, #128	; 0x80
 8001434:	0309      	lsls	r1, r1, #12
 8001436:	430a      	orrs	r2, r1
 8001438:	601a      	str	r2, [r3, #0]
}
 800143a:	46c0      	nop			; (mov r8, r8)
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}
 8001440:	40021000 	.word	0x40021000

08001444 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b086      	sub	sp, #24
 8001448:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800144a:	2300      	movs	r3, #0
 800144c:	60fb      	str	r3, [r7, #12]
 800144e:	2300      	movs	r3, #0
 8001450:	60bb      	str	r3, [r7, #8]
 8001452:	2300      	movs	r3, #0
 8001454:	617b      	str	r3, [r7, #20]
 8001456:	2300      	movs	r3, #0
 8001458:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800145a:	2300      	movs	r3, #0
 800145c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800145e:	4b20      	ldr	r3, [pc, #128]	; (80014e0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001460:	685b      	ldr	r3, [r3, #4]
 8001462:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	220c      	movs	r2, #12
 8001468:	4013      	ands	r3, r2
 800146a:	2b04      	cmp	r3, #4
 800146c:	d002      	beq.n	8001474 <HAL_RCC_GetSysClockFreq+0x30>
 800146e:	2b08      	cmp	r3, #8
 8001470:	d003      	beq.n	800147a <HAL_RCC_GetSysClockFreq+0x36>
 8001472:	e02c      	b.n	80014ce <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001474:	4b1b      	ldr	r3, [pc, #108]	; (80014e4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001476:	613b      	str	r3, [r7, #16]
      break;
 8001478:	e02c      	b.n	80014d4 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	0c9b      	lsrs	r3, r3, #18
 800147e:	220f      	movs	r2, #15
 8001480:	4013      	ands	r3, r2
 8001482:	4a19      	ldr	r2, [pc, #100]	; (80014e8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001484:	5cd3      	ldrb	r3, [r2, r3]
 8001486:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001488:	4b15      	ldr	r3, [pc, #84]	; (80014e0 <HAL_RCC_GetSysClockFreq+0x9c>)
 800148a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800148c:	220f      	movs	r2, #15
 800148e:	4013      	ands	r3, r2
 8001490:	4a16      	ldr	r2, [pc, #88]	; (80014ec <HAL_RCC_GetSysClockFreq+0xa8>)
 8001492:	5cd3      	ldrb	r3, [r2, r3]
 8001494:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001496:	68fa      	ldr	r2, [r7, #12]
 8001498:	2380      	movs	r3, #128	; 0x80
 800149a:	025b      	lsls	r3, r3, #9
 800149c:	4013      	ands	r3, r2
 800149e:	d009      	beq.n	80014b4 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80014a0:	68b9      	ldr	r1, [r7, #8]
 80014a2:	4810      	ldr	r0, [pc, #64]	; (80014e4 <HAL_RCC_GetSysClockFreq+0xa0>)
 80014a4:	f7fe fe30 	bl	8000108 <__udivsi3>
 80014a8:	0003      	movs	r3, r0
 80014aa:	001a      	movs	r2, r3
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	4353      	muls	r3, r2
 80014b0:	617b      	str	r3, [r7, #20]
 80014b2:	e009      	b.n	80014c8 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80014b4:	6879      	ldr	r1, [r7, #4]
 80014b6:	000a      	movs	r2, r1
 80014b8:	0152      	lsls	r2, r2, #5
 80014ba:	1a52      	subs	r2, r2, r1
 80014bc:	0193      	lsls	r3, r2, #6
 80014be:	1a9b      	subs	r3, r3, r2
 80014c0:	00db      	lsls	r3, r3, #3
 80014c2:	185b      	adds	r3, r3, r1
 80014c4:	021b      	lsls	r3, r3, #8
 80014c6:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 80014c8:	697b      	ldr	r3, [r7, #20]
 80014ca:	613b      	str	r3, [r7, #16]
      break;
 80014cc:	e002      	b.n	80014d4 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80014ce:	4b05      	ldr	r3, [pc, #20]	; (80014e4 <HAL_RCC_GetSysClockFreq+0xa0>)
 80014d0:	613b      	str	r3, [r7, #16]
      break;
 80014d2:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80014d4:	693b      	ldr	r3, [r7, #16]
}
 80014d6:	0018      	movs	r0, r3
 80014d8:	46bd      	mov	sp, r7
 80014da:	b006      	add	sp, #24
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	46c0      	nop			; (mov r8, r8)
 80014e0:	40021000 	.word	0x40021000
 80014e4:	007a1200 	.word	0x007a1200
 80014e8:	080020c0 	.word	0x080020c0
 80014ec:	080020d0 	.word	0x080020d0

080014f0 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 80014f4:	4b06      	ldr	r3, [pc, #24]	; (8001510 <HAL_RCC_NMI_IRQHandler+0x20>)
 80014f6:	689b      	ldr	r3, [r3, #8]
 80014f8:	2280      	movs	r2, #128	; 0x80
 80014fa:	4013      	ands	r3, r2
 80014fc:	2b80      	cmp	r3, #128	; 0x80
 80014fe:	d104      	bne.n	800150a <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8001500:	f000 f80a 	bl	8001518 <HAL_RCC_CSSCallback>
    
    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8001504:	4b03      	ldr	r3, [pc, #12]	; (8001514 <HAL_RCC_NMI_IRQHandler+0x24>)
 8001506:	2280      	movs	r2, #128	; 0x80
 8001508:	701a      	strb	r2, [r3, #0]
  }
}
 800150a:	46c0      	nop			; (mov r8, r8)
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	40021000 	.word	0x40021000
 8001514:	4002100a 	.word	0x4002100a

08001518 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval none
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
    the HAL_RCC_CSSCallback could be implemented in the user file
    */ 
}
 800151c:	46c0      	nop			; (mov r8, r8)
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}

08001522 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001522:	b580      	push	{r7, lr}
 8001524:	b082      	sub	sp, #8
 8001526:	af00      	add	r7, sp, #0
 8001528:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	2b00      	cmp	r3, #0
 800152e:	d101      	bne.n	8001534 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001530:	2301      	movs	r3, #1
 8001532:	e042      	b.n	80015ba <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	223d      	movs	r2, #61	; 0x3d
 8001538:	5c9b      	ldrb	r3, [r3, r2]
 800153a:	b2db      	uxtb	r3, r3
 800153c:	2b00      	cmp	r3, #0
 800153e:	d107      	bne.n	8001550 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	223c      	movs	r2, #60	; 0x3c
 8001544:	2100      	movs	r1, #0
 8001546:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	0018      	movs	r0, r3
 800154c:	f7ff f814 	bl	8000578 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	223d      	movs	r2, #61	; 0x3d
 8001554:	2102      	movs	r1, #2
 8001556:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681a      	ldr	r2, [r3, #0]
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	3304      	adds	r3, #4
 8001560:	0019      	movs	r1, r3
 8001562:	0010      	movs	r0, r2
 8001564:	f000 f99a 	bl	800189c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	2246      	movs	r2, #70	; 0x46
 800156c:	2101      	movs	r1, #1
 800156e:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	223e      	movs	r2, #62	; 0x3e
 8001574:	2101      	movs	r1, #1
 8001576:	5499      	strb	r1, [r3, r2]
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	223f      	movs	r2, #63	; 0x3f
 800157c:	2101      	movs	r1, #1
 800157e:	5499      	strb	r1, [r3, r2]
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	2240      	movs	r2, #64	; 0x40
 8001584:	2101      	movs	r1, #1
 8001586:	5499      	strb	r1, [r3, r2]
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	2241      	movs	r2, #65	; 0x41
 800158c:	2101      	movs	r1, #1
 800158e:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	2242      	movs	r2, #66	; 0x42
 8001594:	2101      	movs	r1, #1
 8001596:	5499      	strb	r1, [r3, r2]
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	2243      	movs	r2, #67	; 0x43
 800159c:	2101      	movs	r1, #1
 800159e:	5499      	strb	r1, [r3, r2]
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	2244      	movs	r2, #68	; 0x44
 80015a4:	2101      	movs	r1, #1
 80015a6:	5499      	strb	r1, [r3, r2]
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	2245      	movs	r2, #69	; 0x45
 80015ac:	2101      	movs	r1, #1
 80015ae:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	223d      	movs	r2, #61	; 0x3d
 80015b4:	2101      	movs	r1, #1
 80015b6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80015b8:	2300      	movs	r3, #0
}
 80015ba:	0018      	movs	r0, r3
 80015bc:	46bd      	mov	sp, r7
 80015be:	b002      	add	sp, #8
 80015c0:	bd80      	pop	{r7, pc}
	...

080015c4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b084      	sub	sp, #16
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
 80015cc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d108      	bne.n	80015e6 <HAL_TIM_PWM_Start+0x22>
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	223e      	movs	r2, #62	; 0x3e
 80015d8:	5c9b      	ldrb	r3, [r3, r2]
 80015da:	b2db      	uxtb	r3, r3
 80015dc:	3b01      	subs	r3, #1
 80015de:	1e5a      	subs	r2, r3, #1
 80015e0:	4193      	sbcs	r3, r2
 80015e2:	b2db      	uxtb	r3, r3
 80015e4:	e01f      	b.n	8001626 <HAL_TIM_PWM_Start+0x62>
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	2b04      	cmp	r3, #4
 80015ea:	d108      	bne.n	80015fe <HAL_TIM_PWM_Start+0x3a>
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	223f      	movs	r2, #63	; 0x3f
 80015f0:	5c9b      	ldrb	r3, [r3, r2]
 80015f2:	b2db      	uxtb	r3, r3
 80015f4:	3b01      	subs	r3, #1
 80015f6:	1e5a      	subs	r2, r3, #1
 80015f8:	4193      	sbcs	r3, r2
 80015fa:	b2db      	uxtb	r3, r3
 80015fc:	e013      	b.n	8001626 <HAL_TIM_PWM_Start+0x62>
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	2b08      	cmp	r3, #8
 8001602:	d108      	bne.n	8001616 <HAL_TIM_PWM_Start+0x52>
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	2240      	movs	r2, #64	; 0x40
 8001608:	5c9b      	ldrb	r3, [r3, r2]
 800160a:	b2db      	uxtb	r3, r3
 800160c:	3b01      	subs	r3, #1
 800160e:	1e5a      	subs	r2, r3, #1
 8001610:	4193      	sbcs	r3, r2
 8001612:	b2db      	uxtb	r3, r3
 8001614:	e007      	b.n	8001626 <HAL_TIM_PWM_Start+0x62>
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	2241      	movs	r2, #65	; 0x41
 800161a:	5c9b      	ldrb	r3, [r3, r2]
 800161c:	b2db      	uxtb	r3, r3
 800161e:	3b01      	subs	r3, #1
 8001620:	1e5a      	subs	r2, r3, #1
 8001622:	4193      	sbcs	r3, r2
 8001624:	b2db      	uxtb	r3, r3
 8001626:	2b00      	cmp	r3, #0
 8001628:	d001      	beq.n	800162e <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 800162a:	2301      	movs	r3, #1
 800162c:	e064      	b.n	80016f8 <HAL_TIM_PWM_Start+0x134>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d104      	bne.n	800163e <HAL_TIM_PWM_Start+0x7a>
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	223e      	movs	r2, #62	; 0x3e
 8001638:	2102      	movs	r1, #2
 800163a:	5499      	strb	r1, [r3, r2]
 800163c:	e013      	b.n	8001666 <HAL_TIM_PWM_Start+0xa2>
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	2b04      	cmp	r3, #4
 8001642:	d104      	bne.n	800164e <HAL_TIM_PWM_Start+0x8a>
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	223f      	movs	r2, #63	; 0x3f
 8001648:	2102      	movs	r1, #2
 800164a:	5499      	strb	r1, [r3, r2]
 800164c:	e00b      	b.n	8001666 <HAL_TIM_PWM_Start+0xa2>
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	2b08      	cmp	r3, #8
 8001652:	d104      	bne.n	800165e <HAL_TIM_PWM_Start+0x9a>
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	2240      	movs	r2, #64	; 0x40
 8001658:	2102      	movs	r1, #2
 800165a:	5499      	strb	r1, [r3, r2]
 800165c:	e003      	b.n	8001666 <HAL_TIM_PWM_Start+0xa2>
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	2241      	movs	r2, #65	; 0x41
 8001662:	2102      	movs	r1, #2
 8001664:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	6839      	ldr	r1, [r7, #0]
 800166c:	2201      	movs	r2, #1
 800166e:	0018      	movs	r0, r3
 8001670:	f000 fb60 	bl	8001d34 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a21      	ldr	r2, [pc, #132]	; (8001700 <HAL_TIM_PWM_Start+0x13c>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d009      	beq.n	8001692 <HAL_TIM_PWM_Start+0xce>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4a20      	ldr	r2, [pc, #128]	; (8001704 <HAL_TIM_PWM_Start+0x140>)
 8001684:	4293      	cmp	r3, r2
 8001686:	d004      	beq.n	8001692 <HAL_TIM_PWM_Start+0xce>
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	4a1e      	ldr	r2, [pc, #120]	; (8001708 <HAL_TIM_PWM_Start+0x144>)
 800168e:	4293      	cmp	r3, r2
 8001690:	d101      	bne.n	8001696 <HAL_TIM_PWM_Start+0xd2>
 8001692:	2301      	movs	r3, #1
 8001694:	e000      	b.n	8001698 <HAL_TIM_PWM_Start+0xd4>
 8001696:	2300      	movs	r3, #0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d008      	beq.n	80016ae <HAL_TIM_PWM_Start+0xea>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	2180      	movs	r1, #128	; 0x80
 80016a8:	0209      	lsls	r1, r1, #8
 80016aa:	430a      	orrs	r2, r1
 80016ac:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	4a13      	ldr	r2, [pc, #76]	; (8001700 <HAL_TIM_PWM_Start+0x13c>)
 80016b4:	4293      	cmp	r3, r2
 80016b6:	d004      	beq.n	80016c2 <HAL_TIM_PWM_Start+0xfe>
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4a13      	ldr	r2, [pc, #76]	; (800170c <HAL_TIM_PWM_Start+0x148>)
 80016be:	4293      	cmp	r3, r2
 80016c0:	d111      	bne.n	80016e6 <HAL_TIM_PWM_Start+0x122>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	689b      	ldr	r3, [r3, #8]
 80016c8:	2207      	movs	r2, #7
 80016ca:	4013      	ands	r3, r2
 80016cc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	2b06      	cmp	r3, #6
 80016d2:	d010      	beq.n	80016f6 <HAL_TIM_PWM_Start+0x132>
    {
      __HAL_TIM_ENABLE(htim);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	681a      	ldr	r2, [r3, #0]
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	2101      	movs	r1, #1
 80016e0:	430a      	orrs	r2, r1
 80016e2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80016e4:	e007      	b.n	80016f6 <HAL_TIM_PWM_Start+0x132>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	681a      	ldr	r2, [r3, #0]
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	2101      	movs	r1, #1
 80016f2:	430a      	orrs	r2, r1
 80016f4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80016f6:	2300      	movs	r3, #0
}
 80016f8:	0018      	movs	r0, r3
 80016fa:	46bd      	mov	sp, r7
 80016fc:	b004      	add	sp, #16
 80016fe:	bd80      	pop	{r7, pc}
 8001700:	40012c00 	.word	0x40012c00
 8001704:	40014400 	.word	0x40014400
 8001708:	40014800 	.word	0x40014800
 800170c:	40000400 	.word	0x40000400

08001710 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b086      	sub	sp, #24
 8001714:	af00      	add	r7, sp, #0
 8001716:	60f8      	str	r0, [r7, #12]
 8001718:	60b9      	str	r1, [r7, #8]
 800171a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800171c:	2317      	movs	r3, #23
 800171e:	18fb      	adds	r3, r7, r3
 8001720:	2200      	movs	r2, #0
 8001722:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	223c      	movs	r2, #60	; 0x3c
 8001728:	5c9b      	ldrb	r3, [r3, r2]
 800172a:	2b01      	cmp	r3, #1
 800172c:	d101      	bne.n	8001732 <HAL_TIM_PWM_ConfigChannel+0x22>
 800172e:	2302      	movs	r3, #2
 8001730:	e0ad      	b.n	800188e <HAL_TIM_PWM_ConfigChannel+0x17e>
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	223c      	movs	r2, #60	; 0x3c
 8001736:	2101      	movs	r1, #1
 8001738:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	2b0c      	cmp	r3, #12
 800173e:	d100      	bne.n	8001742 <HAL_TIM_PWM_ConfigChannel+0x32>
 8001740:	e076      	b.n	8001830 <HAL_TIM_PWM_ConfigChannel+0x120>
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	2b0c      	cmp	r3, #12
 8001746:	d900      	bls.n	800174a <HAL_TIM_PWM_ConfigChannel+0x3a>
 8001748:	e095      	b.n	8001876 <HAL_TIM_PWM_ConfigChannel+0x166>
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	2b08      	cmp	r3, #8
 800174e:	d04e      	beq.n	80017ee <HAL_TIM_PWM_ConfigChannel+0xde>
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	2b08      	cmp	r3, #8
 8001754:	d900      	bls.n	8001758 <HAL_TIM_PWM_ConfigChannel+0x48>
 8001756:	e08e      	b.n	8001876 <HAL_TIM_PWM_ConfigChannel+0x166>
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	2b00      	cmp	r3, #0
 800175c:	d003      	beq.n	8001766 <HAL_TIM_PWM_ConfigChannel+0x56>
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	2b04      	cmp	r3, #4
 8001762:	d021      	beq.n	80017a8 <HAL_TIM_PWM_ConfigChannel+0x98>
 8001764:	e087      	b.n	8001876 <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	68ba      	ldr	r2, [r7, #8]
 800176c:	0011      	movs	r1, r2
 800176e:	0018      	movs	r0, r3
 8001770:	f000 f900 	bl	8001974 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	699a      	ldr	r2, [r3, #24]
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	2108      	movs	r1, #8
 8001780:	430a      	orrs	r2, r1
 8001782:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	699a      	ldr	r2, [r3, #24]
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	2104      	movs	r1, #4
 8001790:	438a      	bics	r2, r1
 8001792:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	6999      	ldr	r1, [r3, #24]
 800179a:	68bb      	ldr	r3, [r7, #8]
 800179c:	691a      	ldr	r2, [r3, #16]
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	430a      	orrs	r2, r1
 80017a4:	619a      	str	r2, [r3, #24]
      break;
 80017a6:	e06b      	b.n	8001880 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	68ba      	ldr	r2, [r7, #8]
 80017ae:	0011      	movs	r1, r2
 80017b0:	0018      	movs	r0, r3
 80017b2:	f000 f95d 	bl	8001a70 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	699a      	ldr	r2, [r3, #24]
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	2180      	movs	r1, #128	; 0x80
 80017c2:	0109      	lsls	r1, r1, #4
 80017c4:	430a      	orrs	r2, r1
 80017c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	699a      	ldr	r2, [r3, #24]
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4931      	ldr	r1, [pc, #196]	; (8001898 <HAL_TIM_PWM_ConfigChannel+0x188>)
 80017d4:	400a      	ands	r2, r1
 80017d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	6999      	ldr	r1, [r3, #24]
 80017de:	68bb      	ldr	r3, [r7, #8]
 80017e0:	691b      	ldr	r3, [r3, #16]
 80017e2:	021a      	lsls	r2, r3, #8
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	430a      	orrs	r2, r1
 80017ea:	619a      	str	r2, [r3, #24]
      break;
 80017ec:	e048      	b.n	8001880 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	68ba      	ldr	r2, [r7, #8]
 80017f4:	0011      	movs	r1, r2
 80017f6:	0018      	movs	r0, r3
 80017f8:	f000 f9b8 	bl	8001b6c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	69da      	ldr	r2, [r3, #28]
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	2108      	movs	r1, #8
 8001808:	430a      	orrs	r2, r1
 800180a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	69da      	ldr	r2, [r3, #28]
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	2104      	movs	r1, #4
 8001818:	438a      	bics	r2, r1
 800181a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	69d9      	ldr	r1, [r3, #28]
 8001822:	68bb      	ldr	r3, [r7, #8]
 8001824:	691a      	ldr	r2, [r3, #16]
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	430a      	orrs	r2, r1
 800182c:	61da      	str	r2, [r3, #28]
      break;
 800182e:	e027      	b.n	8001880 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	68ba      	ldr	r2, [r7, #8]
 8001836:	0011      	movs	r1, r2
 8001838:	0018      	movs	r0, r3
 800183a:	f000 fa17 	bl	8001c6c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	69da      	ldr	r2, [r3, #28]
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	2180      	movs	r1, #128	; 0x80
 800184a:	0109      	lsls	r1, r1, #4
 800184c:	430a      	orrs	r2, r1
 800184e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	69da      	ldr	r2, [r3, #28]
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	490f      	ldr	r1, [pc, #60]	; (8001898 <HAL_TIM_PWM_ConfigChannel+0x188>)
 800185c:	400a      	ands	r2, r1
 800185e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	69d9      	ldr	r1, [r3, #28]
 8001866:	68bb      	ldr	r3, [r7, #8]
 8001868:	691b      	ldr	r3, [r3, #16]
 800186a:	021a      	lsls	r2, r3, #8
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	430a      	orrs	r2, r1
 8001872:	61da      	str	r2, [r3, #28]
      break;
 8001874:	e004      	b.n	8001880 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8001876:	2317      	movs	r3, #23
 8001878:	18fb      	adds	r3, r7, r3
 800187a:	2201      	movs	r2, #1
 800187c:	701a      	strb	r2, [r3, #0]
      break;
 800187e:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	223c      	movs	r2, #60	; 0x3c
 8001884:	2100      	movs	r1, #0
 8001886:	5499      	strb	r1, [r3, r2]

  return status;
 8001888:	2317      	movs	r3, #23
 800188a:	18fb      	adds	r3, r7, r3
 800188c:	781b      	ldrb	r3, [r3, #0]
}
 800188e:	0018      	movs	r0, r3
 8001890:	46bd      	mov	sp, r7
 8001892:	b006      	add	sp, #24
 8001894:	bd80      	pop	{r7, pc}
 8001896:	46c0      	nop			; (mov r8, r8)
 8001898:	fffffbff 	.word	0xfffffbff

0800189c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b084      	sub	sp, #16
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
 80018a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	4a2b      	ldr	r2, [pc, #172]	; (800195c <TIM_Base_SetConfig+0xc0>)
 80018b0:	4293      	cmp	r3, r2
 80018b2:	d003      	beq.n	80018bc <TIM_Base_SetConfig+0x20>
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	4a2a      	ldr	r2, [pc, #168]	; (8001960 <TIM_Base_SetConfig+0xc4>)
 80018b8:	4293      	cmp	r3, r2
 80018ba:	d108      	bne.n	80018ce <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	2270      	movs	r2, #112	; 0x70
 80018c0:	4393      	bics	r3, r2
 80018c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	68fa      	ldr	r2, [r7, #12]
 80018ca:	4313      	orrs	r3, r2
 80018cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	4a22      	ldr	r2, [pc, #136]	; (800195c <TIM_Base_SetConfig+0xc0>)
 80018d2:	4293      	cmp	r3, r2
 80018d4:	d00f      	beq.n	80018f6 <TIM_Base_SetConfig+0x5a>
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	4a21      	ldr	r2, [pc, #132]	; (8001960 <TIM_Base_SetConfig+0xc4>)
 80018da:	4293      	cmp	r3, r2
 80018dc:	d00b      	beq.n	80018f6 <TIM_Base_SetConfig+0x5a>
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	4a20      	ldr	r2, [pc, #128]	; (8001964 <TIM_Base_SetConfig+0xc8>)
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d007      	beq.n	80018f6 <TIM_Base_SetConfig+0x5a>
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	4a1f      	ldr	r2, [pc, #124]	; (8001968 <TIM_Base_SetConfig+0xcc>)
 80018ea:	4293      	cmp	r3, r2
 80018ec:	d003      	beq.n	80018f6 <TIM_Base_SetConfig+0x5a>
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	4a1e      	ldr	r2, [pc, #120]	; (800196c <TIM_Base_SetConfig+0xd0>)
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d108      	bne.n	8001908 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	4a1d      	ldr	r2, [pc, #116]	; (8001970 <TIM_Base_SetConfig+0xd4>)
 80018fa:	4013      	ands	r3, r2
 80018fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	68db      	ldr	r3, [r3, #12]
 8001902:	68fa      	ldr	r2, [r7, #12]
 8001904:	4313      	orrs	r3, r2
 8001906:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	2280      	movs	r2, #128	; 0x80
 800190c:	4393      	bics	r3, r2
 800190e:	001a      	movs	r2, r3
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	695b      	ldr	r3, [r3, #20]
 8001914:	4313      	orrs	r3, r2
 8001916:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	68fa      	ldr	r2, [r7, #12]
 800191c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	689a      	ldr	r2, [r3, #8]
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	681a      	ldr	r2, [r3, #0]
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	4a0a      	ldr	r2, [pc, #40]	; (800195c <TIM_Base_SetConfig+0xc0>)
 8001932:	4293      	cmp	r3, r2
 8001934:	d007      	beq.n	8001946 <TIM_Base_SetConfig+0xaa>
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	4a0b      	ldr	r2, [pc, #44]	; (8001968 <TIM_Base_SetConfig+0xcc>)
 800193a:	4293      	cmp	r3, r2
 800193c:	d003      	beq.n	8001946 <TIM_Base_SetConfig+0xaa>
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	4a0a      	ldr	r2, [pc, #40]	; (800196c <TIM_Base_SetConfig+0xd0>)
 8001942:	4293      	cmp	r3, r2
 8001944:	d103      	bne.n	800194e <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	691a      	ldr	r2, [r3, #16]
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2201      	movs	r2, #1
 8001952:	615a      	str	r2, [r3, #20]
}
 8001954:	46c0      	nop			; (mov r8, r8)
 8001956:	46bd      	mov	sp, r7
 8001958:	b004      	add	sp, #16
 800195a:	bd80      	pop	{r7, pc}
 800195c:	40012c00 	.word	0x40012c00
 8001960:	40000400 	.word	0x40000400
 8001964:	40002000 	.word	0x40002000
 8001968:	40014400 	.word	0x40014400
 800196c:	40014800 	.word	0x40014800
 8001970:	fffffcff 	.word	0xfffffcff

08001974 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b086      	sub	sp, #24
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
 800197c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	6a1b      	ldr	r3, [r3, #32]
 8001982:	2201      	movs	r2, #1
 8001984:	4393      	bics	r3, r2
 8001986:	001a      	movs	r2, r3
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6a1b      	ldr	r3, [r3, #32]
 8001990:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	685b      	ldr	r3, [r3, #4]
 8001996:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	699b      	ldr	r3, [r3, #24]
 800199c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	2270      	movs	r2, #112	; 0x70
 80019a2:	4393      	bics	r3, r2
 80019a4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	2203      	movs	r2, #3
 80019aa:	4393      	bics	r3, r2
 80019ac:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	68fa      	ldr	r2, [r7, #12]
 80019b4:	4313      	orrs	r3, r2
 80019b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80019b8:	697b      	ldr	r3, [r7, #20]
 80019ba:	2202      	movs	r2, #2
 80019bc:	4393      	bics	r3, r2
 80019be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	689b      	ldr	r3, [r3, #8]
 80019c4:	697a      	ldr	r2, [r7, #20]
 80019c6:	4313      	orrs	r3, r2
 80019c8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	4a23      	ldr	r2, [pc, #140]	; (8001a5c <TIM_OC1_SetConfig+0xe8>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d007      	beq.n	80019e2 <TIM_OC1_SetConfig+0x6e>
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	4a22      	ldr	r2, [pc, #136]	; (8001a60 <TIM_OC1_SetConfig+0xec>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d003      	beq.n	80019e2 <TIM_OC1_SetConfig+0x6e>
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	4a21      	ldr	r2, [pc, #132]	; (8001a64 <TIM_OC1_SetConfig+0xf0>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d10c      	bne.n	80019fc <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80019e2:	697b      	ldr	r3, [r7, #20]
 80019e4:	2208      	movs	r2, #8
 80019e6:	4393      	bics	r3, r2
 80019e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	68db      	ldr	r3, [r3, #12]
 80019ee:	697a      	ldr	r2, [r7, #20]
 80019f0:	4313      	orrs	r3, r2
 80019f2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	2204      	movs	r2, #4
 80019f8:	4393      	bics	r3, r2
 80019fa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	4a17      	ldr	r2, [pc, #92]	; (8001a5c <TIM_OC1_SetConfig+0xe8>)
 8001a00:	4293      	cmp	r3, r2
 8001a02:	d007      	beq.n	8001a14 <TIM_OC1_SetConfig+0xa0>
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	4a16      	ldr	r2, [pc, #88]	; (8001a60 <TIM_OC1_SetConfig+0xec>)
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d003      	beq.n	8001a14 <TIM_OC1_SetConfig+0xa0>
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	4a15      	ldr	r2, [pc, #84]	; (8001a64 <TIM_OC1_SetConfig+0xf0>)
 8001a10:	4293      	cmp	r3, r2
 8001a12:	d111      	bne.n	8001a38 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8001a14:	693b      	ldr	r3, [r7, #16]
 8001a16:	4a14      	ldr	r2, [pc, #80]	; (8001a68 <TIM_OC1_SetConfig+0xf4>)
 8001a18:	4013      	ands	r3, r2
 8001a1a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001a1c:	693b      	ldr	r3, [r7, #16]
 8001a1e:	4a13      	ldr	r2, [pc, #76]	; (8001a6c <TIM_OC1_SetConfig+0xf8>)
 8001a20:	4013      	ands	r3, r2
 8001a22:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	695b      	ldr	r3, [r3, #20]
 8001a28:	693a      	ldr	r2, [r7, #16]
 8001a2a:	4313      	orrs	r3, r2
 8001a2c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	699b      	ldr	r3, [r3, #24]
 8001a32:	693a      	ldr	r2, [r7, #16]
 8001a34:	4313      	orrs	r3, r2
 8001a36:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	693a      	ldr	r2, [r7, #16]
 8001a3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	68fa      	ldr	r2, [r7, #12]
 8001a42:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	685a      	ldr	r2, [r3, #4]
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	697a      	ldr	r2, [r7, #20]
 8001a50:	621a      	str	r2, [r3, #32]
}
 8001a52:	46c0      	nop			; (mov r8, r8)
 8001a54:	46bd      	mov	sp, r7
 8001a56:	b006      	add	sp, #24
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	46c0      	nop			; (mov r8, r8)
 8001a5c:	40012c00 	.word	0x40012c00
 8001a60:	40014400 	.word	0x40014400
 8001a64:	40014800 	.word	0x40014800
 8001a68:	fffffeff 	.word	0xfffffeff
 8001a6c:	fffffdff 	.word	0xfffffdff

08001a70 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b086      	sub	sp, #24
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
 8001a78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	6a1b      	ldr	r3, [r3, #32]
 8001a7e:	2210      	movs	r2, #16
 8001a80:	4393      	bics	r3, r2
 8001a82:	001a      	movs	r2, r3
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	6a1b      	ldr	r3, [r3, #32]
 8001a8c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	685b      	ldr	r3, [r3, #4]
 8001a92:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	699b      	ldr	r3, [r3, #24]
 8001a98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	4a2c      	ldr	r2, [pc, #176]	; (8001b50 <TIM_OC2_SetConfig+0xe0>)
 8001a9e:	4013      	ands	r3, r2
 8001aa0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	4a2b      	ldr	r2, [pc, #172]	; (8001b54 <TIM_OC2_SetConfig+0xe4>)
 8001aa6:	4013      	ands	r3, r2
 8001aa8:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	021b      	lsls	r3, r3, #8
 8001ab0:	68fa      	ldr	r2, [r7, #12]
 8001ab2:	4313      	orrs	r3, r2
 8001ab4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8001ab6:	697b      	ldr	r3, [r7, #20]
 8001ab8:	2220      	movs	r2, #32
 8001aba:	4393      	bics	r3, r2
 8001abc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	689b      	ldr	r3, [r3, #8]
 8001ac2:	011b      	lsls	r3, r3, #4
 8001ac4:	697a      	ldr	r2, [r7, #20]
 8001ac6:	4313      	orrs	r3, r2
 8001ac8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	4a22      	ldr	r2, [pc, #136]	; (8001b58 <TIM_OC2_SetConfig+0xe8>)
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d10d      	bne.n	8001aee <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8001ad2:	697b      	ldr	r3, [r7, #20]
 8001ad4:	2280      	movs	r2, #128	; 0x80
 8001ad6:	4393      	bics	r3, r2
 8001ad8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	68db      	ldr	r3, [r3, #12]
 8001ade:	011b      	lsls	r3, r3, #4
 8001ae0:	697a      	ldr	r2, [r7, #20]
 8001ae2:	4313      	orrs	r3, r2
 8001ae4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	2240      	movs	r2, #64	; 0x40
 8001aea:	4393      	bics	r3, r2
 8001aec:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	4a19      	ldr	r2, [pc, #100]	; (8001b58 <TIM_OC2_SetConfig+0xe8>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d007      	beq.n	8001b06 <TIM_OC2_SetConfig+0x96>
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	4a18      	ldr	r2, [pc, #96]	; (8001b5c <TIM_OC2_SetConfig+0xec>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d003      	beq.n	8001b06 <TIM_OC2_SetConfig+0x96>
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	4a17      	ldr	r2, [pc, #92]	; (8001b60 <TIM_OC2_SetConfig+0xf0>)
 8001b02:	4293      	cmp	r3, r2
 8001b04:	d113      	bne.n	8001b2e <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8001b06:	693b      	ldr	r3, [r7, #16]
 8001b08:	4a16      	ldr	r2, [pc, #88]	; (8001b64 <TIM_OC2_SetConfig+0xf4>)
 8001b0a:	4013      	ands	r3, r2
 8001b0c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001b0e:	693b      	ldr	r3, [r7, #16]
 8001b10:	4a15      	ldr	r2, [pc, #84]	; (8001b68 <TIM_OC2_SetConfig+0xf8>)
 8001b12:	4013      	ands	r3, r2
 8001b14:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	695b      	ldr	r3, [r3, #20]
 8001b1a:	009b      	lsls	r3, r3, #2
 8001b1c:	693a      	ldr	r2, [r7, #16]
 8001b1e:	4313      	orrs	r3, r2
 8001b20:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	699b      	ldr	r3, [r3, #24]
 8001b26:	009b      	lsls	r3, r3, #2
 8001b28:	693a      	ldr	r2, [r7, #16]
 8001b2a:	4313      	orrs	r3, r2
 8001b2c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	693a      	ldr	r2, [r7, #16]
 8001b32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	68fa      	ldr	r2, [r7, #12]
 8001b38:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	685a      	ldr	r2, [r3, #4]
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	697a      	ldr	r2, [r7, #20]
 8001b46:	621a      	str	r2, [r3, #32]
}
 8001b48:	46c0      	nop			; (mov r8, r8)
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	b006      	add	sp, #24
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	ffff8fff 	.word	0xffff8fff
 8001b54:	fffffcff 	.word	0xfffffcff
 8001b58:	40012c00 	.word	0x40012c00
 8001b5c:	40014400 	.word	0x40014400
 8001b60:	40014800 	.word	0x40014800
 8001b64:	fffffbff 	.word	0xfffffbff
 8001b68:	fffff7ff 	.word	0xfffff7ff

08001b6c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b086      	sub	sp, #24
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
 8001b74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	6a1b      	ldr	r3, [r3, #32]
 8001b7a:	4a33      	ldr	r2, [pc, #204]	; (8001c48 <TIM_OC3_SetConfig+0xdc>)
 8001b7c:	401a      	ands	r2, r3
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	6a1b      	ldr	r3, [r3, #32]
 8001b86:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	69db      	ldr	r3, [r3, #28]
 8001b92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	2270      	movs	r2, #112	; 0x70
 8001b98:	4393      	bics	r3, r2
 8001b9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	2203      	movs	r2, #3
 8001ba0:	4393      	bics	r3, r2
 8001ba2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	68fa      	ldr	r2, [r7, #12]
 8001baa:	4313      	orrs	r3, r2
 8001bac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8001bae:	697b      	ldr	r3, [r7, #20]
 8001bb0:	4a26      	ldr	r2, [pc, #152]	; (8001c4c <TIM_OC3_SetConfig+0xe0>)
 8001bb2:	4013      	ands	r3, r2
 8001bb4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	689b      	ldr	r3, [r3, #8]
 8001bba:	021b      	lsls	r3, r3, #8
 8001bbc:	697a      	ldr	r2, [r7, #20]
 8001bbe:	4313      	orrs	r3, r2
 8001bc0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	4a22      	ldr	r2, [pc, #136]	; (8001c50 <TIM_OC3_SetConfig+0xe4>)
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d10d      	bne.n	8001be6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8001bca:	697b      	ldr	r3, [r7, #20]
 8001bcc:	4a21      	ldr	r2, [pc, #132]	; (8001c54 <TIM_OC3_SetConfig+0xe8>)
 8001bce:	4013      	ands	r3, r2
 8001bd0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	68db      	ldr	r3, [r3, #12]
 8001bd6:	021b      	lsls	r3, r3, #8
 8001bd8:	697a      	ldr	r2, [r7, #20]
 8001bda:	4313      	orrs	r3, r2
 8001bdc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8001bde:	697b      	ldr	r3, [r7, #20]
 8001be0:	4a1d      	ldr	r2, [pc, #116]	; (8001c58 <TIM_OC3_SetConfig+0xec>)
 8001be2:	4013      	ands	r3, r2
 8001be4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	4a19      	ldr	r2, [pc, #100]	; (8001c50 <TIM_OC3_SetConfig+0xe4>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d007      	beq.n	8001bfe <TIM_OC3_SetConfig+0x92>
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	4a1a      	ldr	r2, [pc, #104]	; (8001c5c <TIM_OC3_SetConfig+0xf0>)
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d003      	beq.n	8001bfe <TIM_OC3_SetConfig+0x92>
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	4a19      	ldr	r2, [pc, #100]	; (8001c60 <TIM_OC3_SetConfig+0xf4>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d113      	bne.n	8001c26 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8001bfe:	693b      	ldr	r3, [r7, #16]
 8001c00:	4a18      	ldr	r2, [pc, #96]	; (8001c64 <TIM_OC3_SetConfig+0xf8>)
 8001c02:	4013      	ands	r3, r2
 8001c04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001c06:	693b      	ldr	r3, [r7, #16]
 8001c08:	4a17      	ldr	r2, [pc, #92]	; (8001c68 <TIM_OC3_SetConfig+0xfc>)
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	695b      	ldr	r3, [r3, #20]
 8001c12:	011b      	lsls	r3, r3, #4
 8001c14:	693a      	ldr	r2, [r7, #16]
 8001c16:	4313      	orrs	r3, r2
 8001c18:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	699b      	ldr	r3, [r3, #24]
 8001c1e:	011b      	lsls	r3, r3, #4
 8001c20:	693a      	ldr	r2, [r7, #16]
 8001c22:	4313      	orrs	r3, r2
 8001c24:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	693a      	ldr	r2, [r7, #16]
 8001c2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	68fa      	ldr	r2, [r7, #12]
 8001c30:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	685a      	ldr	r2, [r3, #4]
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	697a      	ldr	r2, [r7, #20]
 8001c3e:	621a      	str	r2, [r3, #32]
}
 8001c40:	46c0      	nop			; (mov r8, r8)
 8001c42:	46bd      	mov	sp, r7
 8001c44:	b006      	add	sp, #24
 8001c46:	bd80      	pop	{r7, pc}
 8001c48:	fffffeff 	.word	0xfffffeff
 8001c4c:	fffffdff 	.word	0xfffffdff
 8001c50:	40012c00 	.word	0x40012c00
 8001c54:	fffff7ff 	.word	0xfffff7ff
 8001c58:	fffffbff 	.word	0xfffffbff
 8001c5c:	40014400 	.word	0x40014400
 8001c60:	40014800 	.word	0x40014800
 8001c64:	ffffefff 	.word	0xffffefff
 8001c68:	ffffdfff 	.word	0xffffdfff

08001c6c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b086      	sub	sp, #24
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
 8001c74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6a1b      	ldr	r3, [r3, #32]
 8001c7a:	4a26      	ldr	r2, [pc, #152]	; (8001d14 <TIM_OC4_SetConfig+0xa8>)
 8001c7c:	401a      	ands	r2, r3
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6a1b      	ldr	r3, [r3, #32]
 8001c86:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	69db      	ldr	r3, [r3, #28]
 8001c92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	4a20      	ldr	r2, [pc, #128]	; (8001d18 <TIM_OC4_SetConfig+0xac>)
 8001c98:	4013      	ands	r3, r2
 8001c9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	4a1f      	ldr	r2, [pc, #124]	; (8001d1c <TIM_OC4_SetConfig+0xb0>)
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	021b      	lsls	r3, r3, #8
 8001caa:	68fa      	ldr	r2, [r7, #12]
 8001cac:	4313      	orrs	r3, r2
 8001cae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8001cb0:	693b      	ldr	r3, [r7, #16]
 8001cb2:	4a1b      	ldr	r2, [pc, #108]	; (8001d20 <TIM_OC4_SetConfig+0xb4>)
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	689b      	ldr	r3, [r3, #8]
 8001cbc:	031b      	lsls	r3, r3, #12
 8001cbe:	693a      	ldr	r2, [r7, #16]
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	4a17      	ldr	r2, [pc, #92]	; (8001d24 <TIM_OC4_SetConfig+0xb8>)
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	d007      	beq.n	8001cdc <TIM_OC4_SetConfig+0x70>
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	4a16      	ldr	r2, [pc, #88]	; (8001d28 <TIM_OC4_SetConfig+0xbc>)
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	d003      	beq.n	8001cdc <TIM_OC4_SetConfig+0x70>
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	4a15      	ldr	r2, [pc, #84]	; (8001d2c <TIM_OC4_SetConfig+0xc0>)
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d109      	bne.n	8001cf0 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001cdc:	697b      	ldr	r3, [r7, #20]
 8001cde:	4a14      	ldr	r2, [pc, #80]	; (8001d30 <TIM_OC4_SetConfig+0xc4>)
 8001ce0:	4013      	ands	r3, r2
 8001ce2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	695b      	ldr	r3, [r3, #20]
 8001ce8:	019b      	lsls	r3, r3, #6
 8001cea:	697a      	ldr	r2, [r7, #20]
 8001cec:	4313      	orrs	r3, r2
 8001cee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	697a      	ldr	r2, [r7, #20]
 8001cf4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	68fa      	ldr	r2, [r7, #12]
 8001cfa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	685a      	ldr	r2, [r3, #4]
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	693a      	ldr	r2, [r7, #16]
 8001d08:	621a      	str	r2, [r3, #32]
}
 8001d0a:	46c0      	nop			; (mov r8, r8)
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	b006      	add	sp, #24
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	46c0      	nop			; (mov r8, r8)
 8001d14:	ffffefff 	.word	0xffffefff
 8001d18:	ffff8fff 	.word	0xffff8fff
 8001d1c:	fffffcff 	.word	0xfffffcff
 8001d20:	ffffdfff 	.word	0xffffdfff
 8001d24:	40012c00 	.word	0x40012c00
 8001d28:	40014400 	.word	0x40014400
 8001d2c:	40014800 	.word	0x40014800
 8001d30:	ffffbfff 	.word	0xffffbfff

08001d34 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b086      	sub	sp, #24
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	60f8      	str	r0, [r7, #12]
 8001d3c:	60b9      	str	r1, [r7, #8]
 8001d3e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001d40:	68bb      	ldr	r3, [r7, #8]
 8001d42:	221f      	movs	r2, #31
 8001d44:	4013      	ands	r3, r2
 8001d46:	2201      	movs	r2, #1
 8001d48:	409a      	lsls	r2, r3
 8001d4a:	0013      	movs	r3, r2
 8001d4c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	6a1b      	ldr	r3, [r3, #32]
 8001d52:	697a      	ldr	r2, [r7, #20]
 8001d54:	43d2      	mvns	r2, r2
 8001d56:	401a      	ands	r2, r3
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	6a1a      	ldr	r2, [r3, #32]
 8001d60:	68bb      	ldr	r3, [r7, #8]
 8001d62:	211f      	movs	r1, #31
 8001d64:	400b      	ands	r3, r1
 8001d66:	6879      	ldr	r1, [r7, #4]
 8001d68:	4099      	lsls	r1, r3
 8001d6a:	000b      	movs	r3, r1
 8001d6c:	431a      	orrs	r2, r3
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	621a      	str	r2, [r3, #32]
}
 8001d72:	46c0      	nop			; (mov r8, r8)
 8001d74:	46bd      	mov	sp, r7
 8001d76:	b006      	add	sp, #24
 8001d78:	bd80      	pop	{r7, pc}
	...

08001d7c <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b084      	sub	sp, #16
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
 8001d84:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d108      	bne.n	8001d9e <HAL_TIMEx_PWMN_Start+0x22>
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2242      	movs	r2, #66	; 0x42
 8001d90:	5c9b      	ldrb	r3, [r3, r2]
 8001d92:	b2db      	uxtb	r3, r3
 8001d94:	3b01      	subs	r3, #1
 8001d96:	1e5a      	subs	r2, r3, #1
 8001d98:	4193      	sbcs	r3, r2
 8001d9a:	b2db      	uxtb	r3, r3
 8001d9c:	e01f      	b.n	8001dde <HAL_TIMEx_PWMN_Start+0x62>
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	2b04      	cmp	r3, #4
 8001da2:	d108      	bne.n	8001db6 <HAL_TIMEx_PWMN_Start+0x3a>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2243      	movs	r2, #67	; 0x43
 8001da8:	5c9b      	ldrb	r3, [r3, r2]
 8001daa:	b2db      	uxtb	r3, r3
 8001dac:	3b01      	subs	r3, #1
 8001dae:	1e5a      	subs	r2, r3, #1
 8001db0:	4193      	sbcs	r3, r2
 8001db2:	b2db      	uxtb	r3, r3
 8001db4:	e013      	b.n	8001dde <HAL_TIMEx_PWMN_Start+0x62>
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	2b08      	cmp	r3, #8
 8001dba:	d108      	bne.n	8001dce <HAL_TIMEx_PWMN_Start+0x52>
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	2244      	movs	r2, #68	; 0x44
 8001dc0:	5c9b      	ldrb	r3, [r3, r2]
 8001dc2:	b2db      	uxtb	r3, r3
 8001dc4:	3b01      	subs	r3, #1
 8001dc6:	1e5a      	subs	r2, r3, #1
 8001dc8:	4193      	sbcs	r3, r2
 8001dca:	b2db      	uxtb	r3, r3
 8001dcc:	e007      	b.n	8001dde <HAL_TIMEx_PWMN_Start+0x62>
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2245      	movs	r2, #69	; 0x45
 8001dd2:	5c9b      	ldrb	r3, [r3, r2]
 8001dd4:	b2db      	uxtb	r3, r3
 8001dd6:	3b01      	subs	r3, #1
 8001dd8:	1e5a      	subs	r2, r3, #1
 8001dda:	4193      	sbcs	r3, r2
 8001ddc:	b2db      	uxtb	r3, r3
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d001      	beq.n	8001de6 <HAL_TIMEx_PWMN_Start+0x6a>
  {
    return HAL_ERROR;
 8001de2:	2301      	movs	r3, #1
 8001de4:	e050      	b.n	8001e88 <HAL_TIMEx_PWMN_Start+0x10c>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d104      	bne.n	8001df6 <HAL_TIMEx_PWMN_Start+0x7a>
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2242      	movs	r2, #66	; 0x42
 8001df0:	2102      	movs	r1, #2
 8001df2:	5499      	strb	r1, [r3, r2]
 8001df4:	e013      	b.n	8001e1e <HAL_TIMEx_PWMN_Start+0xa2>
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	2b04      	cmp	r3, #4
 8001dfa:	d104      	bne.n	8001e06 <HAL_TIMEx_PWMN_Start+0x8a>
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2243      	movs	r2, #67	; 0x43
 8001e00:	2102      	movs	r1, #2
 8001e02:	5499      	strb	r1, [r3, r2]
 8001e04:	e00b      	b.n	8001e1e <HAL_TIMEx_PWMN_Start+0xa2>
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	2b08      	cmp	r3, #8
 8001e0a:	d104      	bne.n	8001e16 <HAL_TIMEx_PWMN_Start+0x9a>
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	2244      	movs	r2, #68	; 0x44
 8001e10:	2102      	movs	r1, #2
 8001e12:	5499      	strb	r1, [r3, r2]
 8001e14:	e003      	b.n	8001e1e <HAL_TIMEx_PWMN_Start+0xa2>
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	2245      	movs	r2, #69	; 0x45
 8001e1a:	2102      	movs	r1, #2
 8001e1c:	5499      	strb	r1, [r3, r2]

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	6839      	ldr	r1, [r7, #0]
 8001e24:	2204      	movs	r2, #4
 8001e26:	0018      	movs	r0, r3
 8001e28:	f000 f8e6 	bl	8001ff8 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	2180      	movs	r1, #128	; 0x80
 8001e38:	0209      	lsls	r1, r1, #8
 8001e3a:	430a      	orrs	r2, r1
 8001e3c:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	4a13      	ldr	r2, [pc, #76]	; (8001e90 <HAL_TIMEx_PWMN_Start+0x114>)
 8001e44:	4293      	cmp	r3, r2
 8001e46:	d004      	beq.n	8001e52 <HAL_TIMEx_PWMN_Start+0xd6>
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4a11      	ldr	r2, [pc, #68]	; (8001e94 <HAL_TIMEx_PWMN_Start+0x118>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d111      	bne.n	8001e76 <HAL_TIMEx_PWMN_Start+0xfa>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	689b      	ldr	r3, [r3, #8]
 8001e58:	2207      	movs	r2, #7
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	2b06      	cmp	r3, #6
 8001e62:	d010      	beq.n	8001e86 <HAL_TIMEx_PWMN_Start+0x10a>
    {
      __HAL_TIM_ENABLE(htim);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	681a      	ldr	r2, [r3, #0]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	2101      	movs	r1, #1
 8001e70:	430a      	orrs	r2, r1
 8001e72:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e74:	e007      	b.n	8001e86 <HAL_TIMEx_PWMN_Start+0x10a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	681a      	ldr	r2, [r3, #0]
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	2101      	movs	r1, #1
 8001e82:	430a      	orrs	r2, r1
 8001e84:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001e86:	2300      	movs	r3, #0
}
 8001e88:	0018      	movs	r0, r3
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	b004      	add	sp, #16
 8001e8e:	bd80      	pop	{r7, pc}
 8001e90:	40012c00 	.word	0x40012c00
 8001e94:	40000400 	.word	0x40000400

08001e98 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b084      	sub	sp, #16
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
 8001ea0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	223c      	movs	r2, #60	; 0x3c
 8001ea6:	5c9b      	ldrb	r3, [r3, r2]
 8001ea8:	2b01      	cmp	r3, #1
 8001eaa:	d101      	bne.n	8001eb0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001eac:	2302      	movs	r3, #2
 8001eae:	e03c      	b.n	8001f2a <HAL_TIMEx_MasterConfigSynchronization+0x92>
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	223c      	movs	r2, #60	; 0x3c
 8001eb4:	2101      	movs	r1, #1
 8001eb6:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	223d      	movs	r2, #61	; 0x3d
 8001ebc:	2102      	movs	r1, #2
 8001ebe:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	685b      	ldr	r3, [r3, #4]
 8001ec6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	689b      	ldr	r3, [r3, #8]
 8001ece:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	2270      	movs	r2, #112	; 0x70
 8001ed4:	4393      	bics	r3, r2
 8001ed6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	68fa      	ldr	r2, [r7, #12]
 8001ede:	4313      	orrs	r3, r2
 8001ee0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	68fa      	ldr	r2, [r7, #12]
 8001ee8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4a11      	ldr	r2, [pc, #68]	; (8001f34 <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d004      	beq.n	8001efe <HAL_TIMEx_MasterConfigSynchronization+0x66>
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4a0f      	ldr	r2, [pc, #60]	; (8001f38 <HAL_TIMEx_MasterConfigSynchronization+0xa0>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d10c      	bne.n	8001f18 <HAL_TIMEx_MasterConfigSynchronization+0x80>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001efe:	68bb      	ldr	r3, [r7, #8]
 8001f00:	2280      	movs	r2, #128	; 0x80
 8001f02:	4393      	bics	r3, r2
 8001f04:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	68ba      	ldr	r2, [r7, #8]
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	68ba      	ldr	r2, [r7, #8]
 8001f16:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	223d      	movs	r2, #61	; 0x3d
 8001f1c:	2101      	movs	r1, #1
 8001f1e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	223c      	movs	r2, #60	; 0x3c
 8001f24:	2100      	movs	r1, #0
 8001f26:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001f28:	2300      	movs	r3, #0
}
 8001f2a:	0018      	movs	r0, r3
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	b004      	add	sp, #16
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	46c0      	nop			; (mov r8, r8)
 8001f34:	40012c00 	.word	0x40012c00
 8001f38:	40000400 	.word	0x40000400

08001f3c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b084      	sub	sp, #16
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
 8001f44:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8001f46:	2300      	movs	r3, #0
 8001f48:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	223c      	movs	r2, #60	; 0x3c
 8001f4e:	5c9b      	ldrb	r3, [r3, r2]
 8001f50:	2b01      	cmp	r3, #1
 8001f52:	d101      	bne.n	8001f58 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8001f54:	2302      	movs	r3, #2
 8001f56:	e03e      	b.n	8001fd6 <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	223c      	movs	r2, #60	; 0x3c
 8001f5c:	2101      	movs	r1, #1
 8001f5e:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	22ff      	movs	r2, #255	; 0xff
 8001f64:	4393      	bics	r3, r2
 8001f66:	001a      	movs	r2, r3
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	68db      	ldr	r3, [r3, #12]
 8001f6c:	4313      	orrs	r3, r2
 8001f6e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	4a1b      	ldr	r2, [pc, #108]	; (8001fe0 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8001f74:	401a      	ands	r2, r3
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	689b      	ldr	r3, [r3, #8]
 8001f7a:	4313      	orrs	r3, r2
 8001f7c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	4a18      	ldr	r2, [pc, #96]	; (8001fe4 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 8001f82:	401a      	ands	r2, r3
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	4a16      	ldr	r2, [pc, #88]	; (8001fe8 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 8001f90:	401a      	ands	r2, r3
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4313      	orrs	r3, r2
 8001f98:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	4a13      	ldr	r2, [pc, #76]	; (8001fec <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 8001f9e:	401a      	ands	r2, r3
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	691b      	ldr	r3, [r3, #16]
 8001fa4:	4313      	orrs	r3, r2
 8001fa6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	4a11      	ldr	r2, [pc, #68]	; (8001ff0 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 8001fac:	401a      	ands	r2, r3
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	695b      	ldr	r3, [r3, #20]
 8001fb2:	4313      	orrs	r3, r2
 8001fb4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	4a0e      	ldr	r2, [pc, #56]	; (8001ff4 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 8001fba:	401a      	ands	r2, r3
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	69db      	ldr	r3, [r3, #28]
 8001fc0:	4313      	orrs	r3, r2
 8001fc2:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	68fa      	ldr	r2, [r7, #12]
 8001fca:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	223c      	movs	r2, #60	; 0x3c
 8001fd0:	2100      	movs	r1, #0
 8001fd2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001fd4:	2300      	movs	r3, #0
}
 8001fd6:	0018      	movs	r0, r3
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	b004      	add	sp, #16
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	46c0      	nop			; (mov r8, r8)
 8001fe0:	fffffcff 	.word	0xfffffcff
 8001fe4:	fffffbff 	.word	0xfffffbff
 8001fe8:	fffff7ff 	.word	0xfffff7ff
 8001fec:	ffffefff 	.word	0xffffefff
 8001ff0:	ffffdfff 	.word	0xffffdfff
 8001ff4:	ffffbfff 	.word	0xffffbfff

08001ff8 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b086      	sub	sp, #24
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	60f8      	str	r0, [r7, #12]
 8002000:	60b9      	str	r1, [r7, #8]
 8002002:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002004:	68bb      	ldr	r3, [r7, #8]
 8002006:	221f      	movs	r2, #31
 8002008:	4013      	ands	r3, r2
 800200a:	2204      	movs	r2, #4
 800200c:	409a      	lsls	r2, r3
 800200e:	0013      	movs	r3, r2
 8002010:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	6a1b      	ldr	r3, [r3, #32]
 8002016:	697a      	ldr	r2, [r7, #20]
 8002018:	43d2      	mvns	r2, r2
 800201a:	401a      	ands	r2, r3
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	6a1a      	ldr	r2, [r3, #32]
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	211f      	movs	r1, #31
 8002028:	400b      	ands	r3, r1
 800202a:	6879      	ldr	r1, [r7, #4]
 800202c:	4099      	lsls	r1, r3
 800202e:	000b      	movs	r3, r1
 8002030:	431a      	orrs	r2, r3
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	621a      	str	r2, [r3, #32]
}
 8002036:	46c0      	nop			; (mov r8, r8)
 8002038:	46bd      	mov	sp, r7
 800203a:	b006      	add	sp, #24
 800203c:	bd80      	pop	{r7, pc}

0800203e <memset>:
 800203e:	0003      	movs	r3, r0
 8002040:	1882      	adds	r2, r0, r2
 8002042:	4293      	cmp	r3, r2
 8002044:	d100      	bne.n	8002048 <memset+0xa>
 8002046:	4770      	bx	lr
 8002048:	7019      	strb	r1, [r3, #0]
 800204a:	3301      	adds	r3, #1
 800204c:	e7f9      	b.n	8002042 <memset+0x4>
	...

08002050 <__libc_init_array>:
 8002050:	b570      	push	{r4, r5, r6, lr}
 8002052:	2600      	movs	r6, #0
 8002054:	4c0c      	ldr	r4, [pc, #48]	; (8002088 <__libc_init_array+0x38>)
 8002056:	4d0d      	ldr	r5, [pc, #52]	; (800208c <__libc_init_array+0x3c>)
 8002058:	1b64      	subs	r4, r4, r5
 800205a:	10a4      	asrs	r4, r4, #2
 800205c:	42a6      	cmp	r6, r4
 800205e:	d109      	bne.n	8002074 <__libc_init_array+0x24>
 8002060:	2600      	movs	r6, #0
 8002062:	f000 f819 	bl	8002098 <_init>
 8002066:	4c0a      	ldr	r4, [pc, #40]	; (8002090 <__libc_init_array+0x40>)
 8002068:	4d0a      	ldr	r5, [pc, #40]	; (8002094 <__libc_init_array+0x44>)
 800206a:	1b64      	subs	r4, r4, r5
 800206c:	10a4      	asrs	r4, r4, #2
 800206e:	42a6      	cmp	r6, r4
 8002070:	d105      	bne.n	800207e <__libc_init_array+0x2e>
 8002072:	bd70      	pop	{r4, r5, r6, pc}
 8002074:	00b3      	lsls	r3, r6, #2
 8002076:	58eb      	ldr	r3, [r5, r3]
 8002078:	4798      	blx	r3
 800207a:	3601      	adds	r6, #1
 800207c:	e7ee      	b.n	800205c <__libc_init_array+0xc>
 800207e:	00b3      	lsls	r3, r6, #2
 8002080:	58eb      	ldr	r3, [r5, r3]
 8002082:	4798      	blx	r3
 8002084:	3601      	adds	r6, #1
 8002086:	e7f2      	b.n	800206e <__libc_init_array+0x1e>
 8002088:	080020e0 	.word	0x080020e0
 800208c:	080020e0 	.word	0x080020e0
 8002090:	080020e4 	.word	0x080020e4
 8002094:	080020e0 	.word	0x080020e0

08002098 <_init>:
 8002098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800209a:	46c0      	nop			; (mov r8, r8)
 800209c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800209e:	bc08      	pop	{r3}
 80020a0:	469e      	mov	lr, r3
 80020a2:	4770      	bx	lr

080020a4 <_fini>:
 80020a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020a6:	46c0      	nop			; (mov r8, r8)
 80020a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80020aa:	bc08      	pop	{r3}
 80020ac:	469e      	mov	lr, r3
 80020ae:	4770      	bx	lr
