
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.111754                       # Number of seconds simulated
sim_ticks                                111754031343                       # Number of ticks simulated
final_tick                               636581624880                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 146316                       # Simulator instruction rate (inst/s)
host_op_rate                                   190791                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1941863                       # Simulator tick rate (ticks/s)
host_mem_usage                               67389136                       # Number of bytes of host memory used
host_seconds                                 57549.90                       # Real time elapsed on the host
sim_insts                                  8420494893                       # Number of instructions simulated
sim_ops                                   10980014793                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3086848                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1948416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       846720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1951616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1952128                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      3092480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1806464                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1954432                       # Number of bytes read from this memory
system.physmem.bytes_read::total             16675456                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36352                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      3902720                       # Number of bytes written to this memory
system.physmem.bytes_written::total           3902720                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        24116                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15222                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         6615                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        15247                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        15251                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        24160                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        14113                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        15269                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                130277                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           30490                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                30490                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        43524                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     27621804                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        37797                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17434861                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        40088                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      7576639                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        38943                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     17463495                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        38943                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     17468077                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        42379                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     27672201                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        44670                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     16164643                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        38943                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     17488693                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               149215700                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        43524                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        37797                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        40088                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        38943                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        38943                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        42379                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        44670                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        38943                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             325286                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          34922409                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               34922409                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          34922409                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        43524                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     27621804                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        37797                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17434861                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        40088                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      7576639                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        38943                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     17463495                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        38943                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     17468077                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        42379                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     27672201                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        44670                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     16164643                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        38943                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     17488693                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              184138109                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus0.numCycles               267995280                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20732005                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16955046                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2022499                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8521500                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8172035                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2133068                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89727                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    201173173                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117684952                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20732005                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10305103                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24649097                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5881675                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5425402                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         12369209                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2036821                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    235062769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.611711                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.961231                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       210413672     89.51%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1330433      0.57%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2103707      0.89%     90.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3361861      1.43%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1392586      0.59%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1555411      0.66%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1665742      0.71%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1089629      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12149728      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    235062769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.077360                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.439131                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       199316642                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7296943                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24572542                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        62024                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3814615                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3399510                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          469                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143701214                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         3018                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3814615                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       199612822                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1882850                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4539231                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24342181                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       871065                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143622561                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        21881                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        246233                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       326556                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        42736                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    199402326                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    668129972                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    668129972                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170241819                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        29160484                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        36337                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        19874                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2620044                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13672905                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7354768                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       222084                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1676525                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143444663                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        36449                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        135760898                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       168157                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     18115057                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     40526663                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         3244                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    235062769                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.577552                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.269923                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    177820542     75.65%     75.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22977905      9.78%     85.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12557346      5.34%     90.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8563232      3.64%     94.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8014995      3.41%     97.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2303310      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1795005      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       611427      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       419007      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    235062769                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          31595     12.61%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         96248     38.42%     51.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       122645     48.96%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113734859     83.78%     83.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2148110      1.58%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16461      0.01%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12542572      9.24%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7318896      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     135760898                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.506579                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             250488                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001845                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    507003209                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    161597676                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133590596                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     136011386                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       409865                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2436507                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          363                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1548                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       211751                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         8455                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3814615                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1216429                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       122139                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143481253                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        10910                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13672905                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7354768                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        19862                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         89866                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           27                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1548                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1182629                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1154663                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2337292                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    133836424                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11796329                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1924473                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  141                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19113475                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18834183                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7317146                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.499398                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133591482                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133590596                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78103578                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204068366                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.498481                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.382732                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122574596                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20906949                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33205                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2065108                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    231248154                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.530057                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.383408                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    181494825     78.48%     78.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24094198     10.42%     88.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9378760      4.06%     92.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5055191      2.19%     95.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3783141      1.64%     96.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2112879      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1303812      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1165310      0.50%     98.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2860038      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    231248154                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122574596                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18379415                       # Number of memory references committed
system.switch_cpus0.commit.loads             11236398                       # Number of loads committed
system.switch_cpus0.commit.membars              16566                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17595165                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110448789                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2490081                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2860038                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           371868985                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290777929                       # The number of ROB writes
system.switch_cpus0.timesIdled                3248780                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               32932511                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122574596                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.679953                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.679953                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.373141                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.373141                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       603527591                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      185181024                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      134039451                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33174                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus1.numCycles               267995280                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19646676                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17544661                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1566645                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13152285                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12832388                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1179169                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        47428                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    207671858                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             111567156                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19646676                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14011557                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24881817                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5129549                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4992074                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         12565024                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1537667                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    241099887                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.518470                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.758008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       216218070     89.68%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3792108      1.57%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1916143      0.79%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3756004      1.56%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1204295      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3477543      1.44%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          548741      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          882542      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         9304441      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    241099887                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.073310                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.416303                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       205647266                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7064577                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24832456                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        19855                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3535729                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1853862                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        18384                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     124804126                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        34749                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3535729                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       205878320                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4457922                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1886994                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24609886                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       731032                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     124627251                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          166                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         96412                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       561136                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    163345637                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    564828344                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    564828344                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    132546262                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        30799369                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16733                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8467                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1676350                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     22482651                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3649024                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        23726                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       830034                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         123983931                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16791                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        116127708                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        75785                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22298163                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     45694396                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          120                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    241099887                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.481658                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.094550                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    190187377     78.88%     78.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16005525      6.64%     85.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     17077973      7.08%     92.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9877906      4.10%     96.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      5095988      2.11%     98.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      1275829      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1514830      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        35230      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        29229      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    241099887                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         194950     57.40%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         79142     23.30%     80.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        65558     19.30%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     91065060     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       910327      0.78%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8267      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20526064     17.68%     96.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3617990      3.12%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     116127708                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.433320                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             339650                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002925                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    473770738                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    146299194                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    113181207                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     116467358                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        90656                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      4568078                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          114                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          315                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        83054                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3535729                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3606386                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        89696                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    124000796                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        15889                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     22482651                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3649024                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8464                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         41538                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         1920                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          315                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1059444                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       601029                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1660473                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    114654878                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20230685                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1472830                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   74                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23848445                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17430889                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3617760                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.427824                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             113206846                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            113181207                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         68497688                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        149189101                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.422325                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.459133                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     90197664                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    101545445                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22459825                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16671                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1556809                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    237564158                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.427444                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.297150                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    199757456     84.09%     84.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     14854149      6.25%     90.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9543772      4.02%     94.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3002266      1.26%     95.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4985583      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       971740      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       616630      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       564354      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3268208      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    237564158                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     90197664                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     101545445                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21480539                       # Number of memory references committed
system.switch_cpus1.commit.loads             17914572                       # Number of loads committed
system.switch_cpus1.commit.membars               8318                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15580510                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         88740942                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1269353                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3268208                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           358300882                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          251549096                       # The number of ROB writes
system.switch_cpus1.timesIdled                4629053                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               26895393                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           90197664                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            101545445                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     90197664                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.971200                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.971200                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.336564                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.336564                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       532944220                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      147477793                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      132551376                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16654                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus2.numCycles               267995280                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24042575                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20017486                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2183525                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9131576                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8787999                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2586187                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect       101204                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    209119712                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             131888332                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24042575                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11374186                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27488244                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6080154                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles      10226255                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles          989                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         12985799                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2087178                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    250712115                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.646526                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.018501                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       223223871     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1685797      0.67%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2117439      0.84%     90.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3379589      1.35%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1426596      0.57%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1826250      0.73%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         2125594      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          974474      0.39%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13952505      5.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    250712115                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.089713                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.492129                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       207889774                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     11575868                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27357170                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        13008                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3876294                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3660181                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          565                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     161218779                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2304                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3876294                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       208100824                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         670716                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles     10316674                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27159103                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       588496                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     160224250                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          147                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         84714                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       410462                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    223761675                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    745073522                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    745073522                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    187271823                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        36489844                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38826                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        20253                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2068600                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15003748                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7846815                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        88285                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1775929                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         156431182                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38965                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150091590                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       150455                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     18937120                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     38548447                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1505                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    250712115                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.598661                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.320560                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    187121532     74.64%     74.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     28997542     11.57%     86.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11859535      4.73%     90.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6645574      2.65%     93.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9005710      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2774942      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2725848      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1465838      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       115594      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    250712115                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1033045     78.96%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        141453     10.81%     89.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       133783     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    126446836     84.25%     84.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2051298      1.37%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18573      0.01%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13751536      9.16%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7823347      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150091590                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.560053                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1308281                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008717                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    552354031                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    175407994                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146186576                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151399871                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       111932                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2831963                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          728                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       112168                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3876294                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         509583                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        64224                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    156470155                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       122363                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15003748                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7846815                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        20252                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         56143                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           62                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          728                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1293032                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1228972                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2522004                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147478398                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13527823                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2613192                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21350493                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20857211                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7822670                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.550302                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146186951                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146186576                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         87582017                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        235289507                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.545482                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372231                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    108950673                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    134252809                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     22217993                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        37460                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2202212                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    246835821                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.543895                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.364039                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    190017536     76.98%     76.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     28795332     11.67%     88.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10452635      4.23%     92.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5210171      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4764238      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1999312      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1980829      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       942936      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2672832      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    246835821                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    108950673                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     134252809                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19906432                       # Number of memory references committed
system.switch_cpus2.commit.loads             12171785                       # Number of loads committed
system.switch_cpus2.commit.membars              18688                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19459686                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        120871262                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2772342                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2672832                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           400633037                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          316817918                       # The number of ROB writes
system.switch_cpus2.timesIdled                3170437                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               17283165                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          108950673                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            134252809                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    108950673                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.459785                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.459785                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.406540                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.406540                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       663579202                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      204261317                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      149101755                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         37428                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus3.numCycles               267995280                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        19676604                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     17570601                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1567485                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13173387                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12851079                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1182201                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        47545                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    207952583                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             111740778                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           19676604                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     14033280                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             24920647                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5132617                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4948560                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         12581311                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1538463                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    241378136                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.518697                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.758377                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       216457489     89.68%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3797462      1.57%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1920541      0.80%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3760412      1.56%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1205127      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         3483797      1.44%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          549525      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          884572      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         9319211      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    241378136                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.073421                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.416951                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       205927900                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      7021305                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         24871062                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        19966                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3537899                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      1857052                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        18422                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     125002364                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        34779                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3537899                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       206159215                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        4408975                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1891025                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24648316                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       732702                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     124825557                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          152                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         96949                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       561975                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    163606116                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    565737147                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    565737147                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    132783056                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        30823029                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        16762                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         8479                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1680817                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     22510441                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      3657297                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        24061                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       831094                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         124180123                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        16820                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        116319049                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        75364                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     22315257                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     45721176                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          114                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    241378136                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.481896                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.094772                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    190382557     78.87%     78.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     16031322      6.64%     85.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     17105289      7.09%     92.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9894621      4.10%     96.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      5102986      2.11%     98.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      1280512      0.53%     99.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1516414      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        35182      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        29253      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    241378136                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         195034     57.37%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         79174     23.29%     80.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        65732     19.34%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     91215733     78.42%     78.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       912227      0.78%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         8284      0.01%     79.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     20556500     17.67%     96.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      3626305      3.12%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     116319049                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.434034                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             339940                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002922                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    474431536                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    146512500                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    113370520                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     116658989                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        92183                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      4569013                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          103                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          307                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        83696                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3537899                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        3557607                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        89755                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    124197027                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        15899                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     22510441                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      3657297                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         8476                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         41520                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents         1917                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          307                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1060557                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       600898                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      1661455                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    114843677                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     20259458                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1475370                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   84                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            23885564                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        17458622                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           3626106                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.428529                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             113396240                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            113370520                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         68612440                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        149463389                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.423032                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.459059                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     90351495                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    101723409                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22478108                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        16706                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1557635                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    237840237                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.427696                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.297429                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    199965403     84.08%     84.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     14881138      6.26%     90.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9559882      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      3009406      1.27%     95.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4994723      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       974123      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       617226      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       565262      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3273074      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    237840237                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     90351495                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     101723409                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              21515023                       # Number of memory references committed
system.switch_cpus3.commit.loads             17941426                       # Number of loads committed
system.switch_cpus3.commit.membars               8336                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          15607293                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         88898050                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      1272064                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3273074                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           358768342                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          251943747                       # The number of ROB writes
system.switch_cpus3.timesIdled                4634832                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               26617144                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           90351495                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            101723409                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     90351495                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.966141                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.966141                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.337138                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.337138                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       533822826                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      147724012                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      132759724                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         16688                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus4.numCycles               267995280                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        19665112                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     17560930                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1568375                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups     13175627                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits        12843938                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1181248                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        47537                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    207884455                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             111679449                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           19665112                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     14025186                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             24906811                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5135312                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       4965895                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines         12578272                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1539389                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    241315334                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.518532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.758088                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       216408523     89.68%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         3795080      1.57%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1918157      0.79%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         3759517      1.56%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1206297      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         3482165      1.44%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          549153      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          882754      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         9313688      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    241315334                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.073379                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.416722                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       205861312                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      7037176                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         24857008                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        20089                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3539745                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      1855287                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        18405                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     124929817                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        34741                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3539745                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       206092215                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        4451069                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      1866175                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         24635082                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       731044                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     124753133                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          162                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         96688                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       560802                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    163512065                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    565402758                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    565402758                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    132682807                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        30829236                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        16737                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         8462                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1676985                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     22503919                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      3654086                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        23714                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       830503                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         124110527                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        16797                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        116245817                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        75603                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     22320985                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     45740243                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          105                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    241315334                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.481717                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.094587                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    190349876     78.88%     78.88% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     16023919      6.64%     85.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     17093743      7.08%     92.60% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      9888404      4.10%     96.70% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      5101190      2.11%     98.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      1278533      0.53%     99.35% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1515151      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        35275      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        29243      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    241315334                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         194953     57.37%     57.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         79184     23.30%     80.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        65682     19.33%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     91156985     78.42%     78.42% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       911207      0.78%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         8276      0.01%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     20546736     17.68%     96.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      3622613      3.12%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     116245817                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.433761                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             339819                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002923                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    474222389                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    146448610                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    113297783                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     116585636                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        90791                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      4572253                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          120                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          309                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        84105                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3539745                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        3601759                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        89945                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    124127403                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        16026                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     22503919                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      3654086                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         8459                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         41711                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents         1901                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          309                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1060315                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       601868                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      1662183                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    114772814                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     20251559                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1473002                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   79                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            23873966                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        17448060                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           3622407                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.428264                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             113323719                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            113297783                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         68566346                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        149345456                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.422760                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.459112                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     90288644                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    101649114                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     22482757                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        16692                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1558526                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    237775589                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.427500                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.297180                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    199929040     84.08%     84.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     14870641      6.25%     90.34% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9552732      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      3005013      1.26%     95.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4991577      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       973573      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       617533      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       565241      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      3270239      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    237775589                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     90288644                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     101649114                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              21501647                       # Number of memory references committed
system.switch_cpus4.commit.loads             17931666                       # Number of loads committed
system.switch_cpus4.commit.membars               8328                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          15596240                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         88831987                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      1270773                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      3270239                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           358636883                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          251806245                       # The number of ROB writes
system.switch_cpus4.timesIdled                4635081                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               26679946                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           90288644                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            101649114                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     90288644                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.968206                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.968206                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.336904                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.336904                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       533495046                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      147631176                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      132686271                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         16676                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus5.numCycles               267995280                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        20737919                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     16959137                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      2026909                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      8577271                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         8181447                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2135917                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        89963                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    201391475                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             117682471                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           20737919                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     10317364                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             24655941                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5883064                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       5406274                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         12383240                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      2040988                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    235265528                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.611213                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.960403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       210609587     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1330617      0.57%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2108614      0.90%     90.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3365561      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1391895      0.59%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1558010      0.66%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1662122      0.71%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1090462      0.46%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        12148660      5.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    235265528                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.077382                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.439121                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       199530762                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      7281673                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         24580083                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        61632                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3811375                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3400806                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          467                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     143710263                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         3035                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3811375                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       199829056                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1896080                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      4505540                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         24347296                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       876176                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     143631234                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents        24473                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        245767                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       328672                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents        43432                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    199423147                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    668153391                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    668153391                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    170348712                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        29074416                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        36516                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        20041                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          2633014                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     13682307                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      7357944                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       221953                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1673404                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         143454799                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        36627                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        135836329                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       168044                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     18036014                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     40200913                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         3401                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    235265528                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.577375                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.269681                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    177979681     75.65%     75.65% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     23000857      9.78%     85.43% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     12574261      5.34%     90.77% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      8566966      3.64%     94.41% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      8012336      3.41%     97.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2301789      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1799032      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       611277      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       419329      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    235265528                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          31617     12.62%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         96132     38.38%     51.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       122718     49.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    113798039     83.78%     83.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      2147024      1.58%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        16471      0.01%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     12553389      9.24%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      7321406      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     135836329                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.506861                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             250467                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001844                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    507356693                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    161528959                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    133655942                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     136086796                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       409934                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2438874                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          395                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         1559                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       210462                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         8469                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3811375                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1205014                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       122609                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    143491570                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         8522                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     13682307                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      7357944                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        20034                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         90407                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           31                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         1559                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1185529                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1155824                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2341353                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    133901340                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     11806420                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1934985                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  144                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            19125963                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        18847816                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           7319543                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.499641                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             133656844                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            133655942                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         78147184                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        204140828                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.498725                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382810                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    100062753                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    122651504                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     20840316                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        33226                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2069727                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    231454153                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.529917                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.383045                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    181660800     78.49%     78.49% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     24115076     10.42%     88.91% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9388512      4.06%     92.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      5057022      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      3786469      1.64%     96.78% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2117033      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1305176      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7      1166279      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2857786      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    231454153                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    100062753                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     122651504                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              18390911                       # Number of memory references committed
system.switch_cpus5.commit.loads             11243429                       # Number of loads committed
system.switch_cpus5.commit.membars              16576                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          17606222                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        110518063                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2491642                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2857786                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           372087511                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          290795249                       # The number of ROB writes
system.switch_cpus5.timesIdled                3254211                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               32729752                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          100062753                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            122651504                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    100062753                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.678272                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.678272                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.373375                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.373375                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       603836870                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      185274223                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      134048330                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         33196                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus6.numCycles               267995280                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        21070646                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     17269834                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2065826                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8720916                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         8244795                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2168420                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        92942                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    201657488                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             119891185                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           21070646                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     10413215                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             26380496                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5844981                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles      10897680                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines         12423265                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      2053801                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    242681079                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.604196                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.949986                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       216300583     89.13%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         2861584      1.18%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         3296180      1.36%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         1820335      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         2110688      0.87%     93.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1149885      0.47%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          784879      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         2044982      0.84%     94.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        12311963      5.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    242681079                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078623                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.447363                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       200019994                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles     12565052                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         26177004                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles       193023                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3726004                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3428041                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred        19405                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     146397001                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        97177                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3726004                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       200323860                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        3416533                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      8286352                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         26077841                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       850487                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     146313879                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          222                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        219261                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       397596                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    203339908                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    681370281                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    681370281                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    173869832                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        29470076                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        38749                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        21795                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2286955                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     13961883                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      7620553                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       200200                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1691700                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         146097603                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        38829                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        138164902                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       185425                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     18105303                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     41796234                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         4679                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    242681079                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.569327                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.260037                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    184462578     76.01%     76.01% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     23416073      9.65%     85.66% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     12578322      5.18%     90.84% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      8711577      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      7616029      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      3903110      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       929836      0.38%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       609660      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       453894      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    242681079                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          34106     11.48%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        128588     43.29%     54.78% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       134328     45.22%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    115648905     83.70%     83.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2164050      1.57%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        16932      0.01%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     12769418      9.24%     94.52% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      7565597      5.48%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     138164902                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.515550                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             297022                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002150                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    519493330                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    164243050                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    135889349                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     138461924                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       350125                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2441260                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          851                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1317                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       166597                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         8465                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked         1234                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3726004                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        2923859                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       139373                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    146136564                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        60793                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     13961883                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      7620553                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        21772                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         96957                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1317                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1197820                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1158021                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2355841                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    136138924                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     11993107                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      2025978                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  132                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            19556839                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        19047725                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           7563732                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.507990                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             135890683                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            135889349                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         80770011                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        211561265                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.507059                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381781                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    102100667                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    125265260                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     20871998                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        34150                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2078113                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    238955075                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.524221                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.342647                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    187793412     78.59%     78.59% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     23722342      9.93%     88.52% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9940145      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      5974985      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4137990      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2672774      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1385315      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1114943      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2213169      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    238955075                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    102100667                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     125265260                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              18974579                       # Number of memory references committed
system.switch_cpus6.commit.loads             11520623                       # Number of loads committed
system.switch_cpus6.commit.membars              17038                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          17927631                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        112931668                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2548561                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2213169                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           382878475                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          296000602                       # The number of ROB writes
system.switch_cpus6.timesIdled                3091127                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               25314201                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          102100667                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            125265260                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    102100667                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.624814                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.624814                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.380979                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.380979                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       614133493                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      188602625                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      136613212                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         34118                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus7.numCycles               267995280                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        19707806                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     17597065                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1570468                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups     13196956                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits        12866059                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1183646                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        47563                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    208256387                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             111909575                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           19707806                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     14049705                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             24957692                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5141184                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       4920360                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines         12599749                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1541404                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    241696343                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.518810                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.758607                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       216738651     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         3803484      1.57%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1922952      0.80%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         3766015      1.56%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1207328      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         3487135      1.44%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          549252      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          885730      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         9335796      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    241696343                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.073538                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.417580                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       206224725                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      7000066                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         24908053                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        20076                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3543419                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      1861379                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred        18460                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     125195208                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts        34888                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3543419                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       206456702                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        4405810                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      1871448                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         24684795                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       734165                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     125016971                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          162                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         97094                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       563180                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    163868858                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    566601200                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    566601200                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    132996078                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        30872756                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        16803                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         8503                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          1684193                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     22539387                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      3664284                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        23860                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       830749                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         124370421                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        16862                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        116494409                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        75756                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     22346444                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     45787408                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          121                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    241696343                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.481987                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.094885                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    190622871     78.87%     78.87% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     16062043      6.65%     85.51% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     17124631      7.09%     92.60% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      9906977      4.10%     96.70% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      5114362      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      1282000      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1518795      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        35357      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        29307      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    241696343                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu         195650     57.40%     57.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         79337     23.28%     80.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        65869     19.32%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     91358776     78.42%     78.42% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       914211      0.78%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         8300      0.01%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     20580087     17.67%     96.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      3633035      3.12%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     116494409                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.434688                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             340856                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002926                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    475101773                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    146734035                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    113543040                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     116835265                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        92617                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      4574476                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          124                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          313                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        83709                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3543419                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        3551714                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        90145                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    124387372                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        15997                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     22539387                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      3664284                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         8499                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         41735                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents         1921                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          313                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1061519                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       602916                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      1664435                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    115018040                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     20285046                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1476369                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   89                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            23917892                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        17486351                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           3632846                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.429179                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             113568949                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            113543040                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         68713706                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        149685351                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.423676                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.459054                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     90488997                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    101883040                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     22508819                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        16741                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1560601                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    238152924                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.427805                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.297587                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    200217624     84.07%     84.07% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     14907318      6.26%     90.33% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9573606      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      3013524      1.27%     95.62% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      5002254      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       975386      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       618735      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       566234      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      3278243      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    238152924                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     90488997                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     101883040                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              21545483                       # Number of memory references committed
system.switch_cpus7.commit.loads             17964908                       # Number of loads committed
system.switch_cpus7.commit.membars               8352                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          15631243                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         89039175                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      1274560                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      3278243                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           359266202                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          252329984                       # The number of ROB writes
system.switch_cpus7.timesIdled                4641044                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               26298937                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           90488997                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            101883040                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     90488997                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.961634                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.961634                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.337651                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.337651                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       534618294                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      147957386                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      132956488                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         16726                       # number of misc regfile writes
system.l20.replacements                         24156                       # number of replacements
system.l20.tagsinuse                      4095.563209                       # Cycle average of tags in use
system.l20.total_refs                          384190                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28252                       # Sample count of references to valid blocks.
system.l20.avg_refs                         13.598683                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           37.287651                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.904992                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2653.158306                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1395.212260                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.009103                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002418                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.647744                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.340628                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999893                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        48651                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  48652                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           14831                       # number of Writeback hits
system.l20.Writeback_hits::total                14831                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data          137                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                  137                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        48788                       # number of demand (read+write) hits
system.l20.demand_hits::total                   48789                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        48788                       # number of overall hits
system.l20.overall_hits::total                  48789                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           38                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        24115                       # number of ReadReq misses
system.l20.ReadReq_misses::total                24153                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           38                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        24116                       # number of demand (read+write) misses
system.l20.demand_misses::total                 24154                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           38                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        24116                       # number of overall misses
system.l20.overall_misses::total                24154                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     31962814                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  12546730840                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    12578693654                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data       310371                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total       310371                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     31962814                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  12547041211                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     12579004025                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     31962814                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  12547041211                       # number of overall miss cycles
system.l20.overall_miss_latency::total    12579004025                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           39                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72766                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72805                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        14831                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            14831                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data          138                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total              138                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           39                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72904                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72943                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           39                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72904                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72943                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.331405                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.331749                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.007246                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.007246                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.330791                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.331135                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.330791                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.331135                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 841126.684211                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 520287.407837                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 520792.185401                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       310371                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       310371                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 841126.684211                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 520278.703392                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 520783.473752                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 841126.684211                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 520278.703392                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 520783.473752                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4410                       # number of writebacks
system.l20.writebacks::total                     4410                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        24115                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           24153                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            1                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        24116                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            24154                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        24116                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           24154                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     29232061                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data  10814531102                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total  10843763163                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       238571                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       238571                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     29232061                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data  10814769673                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  10844001734                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     29232061                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data  10814769673                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  10844001734                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.331405                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.331749                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.007246                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.007246                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.330791                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.331135                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.330791                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.331135                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 769264.763158                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 448456.608003                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 448961.336604                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data       238571                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total       238571                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 769264.763158                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 448447.904835                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 448952.626232                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 769264.763158                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 448447.904835                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 448952.626232                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         15255                       # number of replacements
system.l21.tagsinuse                      4095.802952                       # Cycle average of tags in use
system.l21.total_refs                          222263                       # Total number of references to valid blocks.
system.l21.sampled_refs                         19351                       # Sample count of references to valid blocks.
system.l21.avg_refs                         11.485866                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           52.250460                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.119992                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2967.265121                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1069.167379                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.012756                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001738                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.724430                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.261027                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999952                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        41183                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  41184                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            7185                       # number of Writeback hits
system.l21.Writeback_hits::total                 7185                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           75                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   75                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        41258                       # number of demand (read+write) hits
system.l21.demand_hits::total                   41259                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        41258                       # number of overall hits
system.l21.overall_hits::total                  41259                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           33                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        15222                       # number of ReadReq misses
system.l21.ReadReq_misses::total                15255                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           33                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        15222                       # number of demand (read+write) misses
system.l21.demand_misses::total                 15255                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           33                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        15222                       # number of overall misses
system.l21.overall_misses::total                15255                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     27714496                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   6990187131                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     7017901627                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     27714496                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   6990187131                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      7017901627                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     27714496                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   6990187131                       # number of overall miss cycles
system.l21.overall_miss_latency::total     7017901627                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           34                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        56405                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              56439                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         7185                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             7185                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           75                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               75                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           34                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        56480                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               56514                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           34                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        56480                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              56514                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.970588                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.269870                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.270292                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.970588                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.269511                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.269933                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.970588                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.269511                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.269933                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 839833.212121                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 459216.077454                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 460039.438020                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 839833.212121                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 459216.077454                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 460039.438020                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 839833.212121                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 459216.077454                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 460039.438020                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2292                       # number of writebacks
system.l21.writebacks::total                     2292                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           33                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        15222                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           15255                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           33                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        15222                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            15255                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           33                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        15222                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           15255                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     25333310                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5895314018                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5920647328                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     25333310                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5895314018                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5920647328                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     25333310                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5895314018                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5920647328                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.269870                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.270292                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.970588                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.269511                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.269933                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.970588                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.269511                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.269933                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 767676.060606                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 387289.056497                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 388111.919240                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 767676.060606                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 387289.056497                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 388111.919240                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 767676.060606                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 387289.056497                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 388111.919240                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          6650                       # number of replacements
system.l22.tagsinuse                      4095.198405                       # Cycle average of tags in use
system.l22.total_refs                          289863                       # Total number of references to valid blocks.
system.l22.sampled_refs                         10746                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.974037                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          121.084957                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.354345                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2287.552477                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1671.206626                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.029562                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003749                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.558484                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.408009                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999804                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        31613                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  31615                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10044                       # number of Writeback hits
system.l22.Writeback_hits::total                10044                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data          219                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                  219                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        31832                       # number of demand (read+write) hits
system.l22.demand_hits::total                   31834                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        31832                       # number of overall hits
system.l22.overall_hits::total                  31834                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           35                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         6615                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 6650                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           35                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         6615                       # number of demand (read+write) misses
system.l22.demand_misses::total                  6650                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           35                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         6615                       # number of overall misses
system.l22.overall_misses::total                 6650                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     53478044                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2982602505                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3036080549                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     53478044                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2982602505                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3036080549                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     53478044                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2982602505                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3036080549                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           37                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        38228                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              38265                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10044                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10044                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data          219                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total              219                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           37                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        38447                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               38484                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           37                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        38447                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              38484                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.945946                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.173041                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.173788                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.945946                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.172055                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.172799                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.945946                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.172055                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.172799                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1527944.114286                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 450884.732426                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 456553.466015                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1527944.114286                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 450884.732426                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 456553.466015                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1527944.114286                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 450884.732426                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 456553.466015                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3878                       # number of writebacks
system.l22.writebacks::total                     3878                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         6615                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            6650                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         6615                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             6650                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         6615                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            6650                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     50965044                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2507469089                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2558434133                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     50965044                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2507469089                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2558434133                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     50965044                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2507469089                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2558434133                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.173041                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.173788                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.945946                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.172055                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.172799                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.945946                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.172055                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.172799                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1456144.114286                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 379058.063341                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 384726.937293                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 1456144.114286                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 379058.063341                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 384726.937293                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 1456144.114286                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 379058.063341                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 384726.937293                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         15281                       # number of replacements
system.l23.tagsinuse                      4095.804473                       # Cycle average of tags in use
system.l23.total_refs                          222348                       # Total number of references to valid blocks.
system.l23.sampled_refs                         19377                       # Sample count of references to valid blocks.
system.l23.avg_refs                         11.474841                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           52.272917                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     6.596778                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2967.380841                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1069.553937                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.012762                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001611                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.724458                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.261122                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999952                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        41240                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  41241                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            7213                       # number of Writeback hits
system.l23.Writeback_hits::total                 7213                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           74                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   74                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        41314                       # number of demand (read+write) hits
system.l23.demand_hits::total                   41315                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        41314                       # number of overall hits
system.l23.overall_hits::total                  41315                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           34                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        15247                       # number of ReadReq misses
system.l23.ReadReq_misses::total                15281                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           34                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        15247                       # number of demand (read+write) misses
system.l23.demand_misses::total                 15281                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           34                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        15247                       # number of overall misses
system.l23.overall_misses::total                15281                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     29884663                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   6835862135                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     6865746798                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     29884663                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   6835862135                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      6865746798                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     29884663                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   6835862135                       # number of overall miss cycles
system.l23.overall_miss_latency::total     6865746798                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           35                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        56487                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              56522                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         7213                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             7213                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           74                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               74                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           35                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        56561                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               56596                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           35                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        56561                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              56596                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.971429                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.269921                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.270355                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.971429                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.269567                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.270001                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.971429                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.269567                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.270001                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 878960.676471                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 448341.453073                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 449299.574504                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 878960.676471                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 448341.453073                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 449299.574504                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 878960.676471                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 448341.453073                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 449299.574504                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                2296                       # number of writebacks
system.l23.writebacks::total                     2296                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           34                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        15247                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           15281                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           34                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        15247                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            15281                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           34                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        15247                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           15281                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     27440238                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   5740378787                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   5767819025                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     27440238                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   5740378787                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   5767819025                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     27440238                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   5740378787                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   5767819025                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.269921                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.270355                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.971429                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.269567                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.270001                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.971429                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.269567                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.270001                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 807065.823529                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 376492.345183                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 377450.364832                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 807065.823529                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 376492.345183                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 377450.364832                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 807065.823529                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 376492.345183                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 377450.364832                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                         15285                       # number of replacements
system.l24.tagsinuse                      4095.803749                       # Cycle average of tags in use
system.l24.total_refs                          222352                       # Total number of references to valid blocks.
system.l24.sampled_refs                         19381                       # Sample count of references to valid blocks.
system.l24.avg_refs                         11.472679                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           52.271074                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst     6.573736                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2969.294778                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1067.664161                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.012761                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.001605                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.724925                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.260660                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999952                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        41255                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  41256                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            7202                       # number of Writeback hits
system.l24.Writeback_hits::total                 7202                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           75                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   75                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        41330                       # number of demand (read+write) hits
system.l24.demand_hits::total                   41331                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        41330                       # number of overall hits
system.l24.overall_hits::total                  41331                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           34                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data        15251                       # number of ReadReq misses
system.l24.ReadReq_misses::total                15285                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           34                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data        15251                       # number of demand (read+write) misses
system.l24.demand_misses::total                 15285                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           34                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data        15251                       # number of overall misses
system.l24.overall_misses::total                15285                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     29508882                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   6866237309                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     6895746191                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     29508882                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   6866237309                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      6895746191                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     29508882                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   6866237309                       # number of overall miss cycles
system.l24.overall_miss_latency::total     6895746191                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           35                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        56506                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              56541                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         7202                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             7202                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           75                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               75                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           35                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        56581                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               56616                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           35                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        56581                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              56616                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.269901                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.270335                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.269543                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.269977                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.269543                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.269977                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 867908.294118                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 450215.547112                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 451144.664115                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 867908.294118                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 450215.547112                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 451144.664115                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 867908.294118                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 450215.547112                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 451144.664115                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                2298                       # number of writebacks
system.l24.writebacks::total                     2298                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           34                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data        15251                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total           15285                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           34                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data        15251                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total            15285                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           34                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data        15251                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total           15285                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     27065548                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   5770603418                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   5797668966                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     27065548                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   5770603418                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   5797668966                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     27065548                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   5770603418                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   5797668966                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.269901                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.270335                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.269543                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.269977                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.269543                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.269977                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 796045.529412                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 378375.412629                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 379304.479293                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 796045.529412                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 378375.412629                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 379304.479293                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 796045.529412                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 378375.412629                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 379304.479293                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                         24198                       # number of replacements
system.l25.tagsinuse                      4095.562739                       # Cycle average of tags in use
system.l25.total_refs                          384275                       # Total number of references to valid blocks.
system.l25.sampled_refs                         28294                       # Sample count of references to valid blocks.
system.l25.avg_refs                         13.581501                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           37.392059                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    10.068470                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2656.570241                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1391.531969                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.009129                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.002458                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.648577                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.339729                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999893                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        48720                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  48721                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks           14846                       # number of Writeback hits
system.l25.Writeback_hits::total                14846                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data          137                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                  137                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        48857                       # number of demand (read+write) hits
system.l25.demand_hits::total                   48858                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        48857                       # number of overall hits
system.l25.overall_hits::total                  48858                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           37                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data        24159                       # number of ReadReq misses
system.l25.ReadReq_misses::total                24196                       # number of ReadReq misses
system.l25.ReadExReq_misses::switch_cpus5.data            1                       # number of ReadExReq misses
system.l25.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l25.demand_misses::switch_cpus5.inst           37                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data        24160                       # number of demand (read+write) misses
system.l25.demand_misses::total                 24197                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           37                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data        24160                       # number of overall misses
system.l25.overall_misses::total                24197                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     35228085                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data  12416136022                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total    12451364107                       # number of ReadReq miss cycles
system.l25.ReadExReq_miss_latency::switch_cpus5.data       263006                       # number of ReadExReq miss cycles
system.l25.ReadExReq_miss_latency::total       263006                       # number of ReadExReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     35228085                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data  12416399028                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total     12451627113                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     35228085                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data  12416399028                       # number of overall miss cycles
system.l25.overall_miss_latency::total    12451627113                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           38                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        72879                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              72917                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks        14846                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total            14846                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data          138                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total              138                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           38                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        73017                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               73055                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           38                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        73017                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              73055                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.331495                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.331829                       # miss rate for ReadReq accesses
system.l25.ReadExReq_miss_rate::switch_cpus5.data     0.007246                       # miss rate for ReadExReq accesses
system.l25.ReadExReq_miss_rate::total        0.007246                       # miss rate for ReadExReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.330882                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.331216                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.330882                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.331216                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 952110.405405                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 513934.186928                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 514604.236527                       # average ReadReq miss latency
system.l25.ReadExReq_avg_miss_latency::switch_cpus5.data       263006                       # average ReadExReq miss latency
system.l25.ReadExReq_avg_miss_latency::total       263006                       # average ReadExReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 952110.405405                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 513923.800828                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 514593.838616                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 952110.405405                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 513923.800828                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 514593.838616                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                4413                       # number of writebacks
system.l25.writebacks::total                     4413                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data        24159                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total           24196                       # number of ReadReq MSHR misses
system.l25.ReadExReq_mshr_misses::switch_cpus5.data            1                       # number of ReadExReq MSHR misses
system.l25.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data        24160                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total            24197                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data        24160                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total           24197                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     32571485                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data  10680916810                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total  10713488295                       # number of ReadReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::switch_cpus5.data       191206                       # number of ReadExReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::total       191206                       # number of ReadExReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     32571485                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data  10681108016                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total  10713679501                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     32571485                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data  10681108016                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total  10713679501                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.331495                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.331829                       # mshr miss rate for ReadReq accesses
system.l25.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.007246                       # mshr miss rate for ReadExReq accesses
system.l25.ReadExReq_mshr_miss_rate::total     0.007246                       # mshr miss rate for ReadExReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.330882                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.331216                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.330882                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.331216                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 880310.405405                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 442109.226789                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 442779.314556                       # average ReadReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data       191206                       # average ReadExReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::total       191206                       # average ReadExReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 880310.405405                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 442098.841722                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 442768.917676                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 880310.405405                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 442098.841722                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 442768.917676                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                         14157                       # number of replacements
system.l26.tagsinuse                      4095.479384                       # Cycle average of tags in use
system.l26.total_refs                          406461                       # Total number of references to valid blocks.
system.l26.sampled_refs                         18250                       # Sample count of references to valid blocks.
system.l26.avg_refs                         22.271836                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           82.915596                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst     8.253448                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2802.106522                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1202.203818                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.020243                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.002015                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.684108                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.293507                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999873                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        42673                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  42674                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks           24220                       # number of Writeback hits
system.l26.Writeback_hits::total                24220                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data          159                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                  159                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        42832                       # number of demand (read+write) hits
system.l26.demand_hits::total                   42833                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        42832                       # number of overall hits
system.l26.overall_hits::total                  42833                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           39                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data        14110                       # number of ReadReq misses
system.l26.ReadReq_misses::total                14149                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data            3                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           39                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data        14113                       # number of demand (read+write) misses
system.l26.demand_misses::total                 14152                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           39                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data        14113                       # number of overall misses
system.l26.overall_misses::total                14152                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     32983360                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   7127828579                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     7160811939                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data      1588129                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total      1588129                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     32983360                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   7129416708                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      7162400068                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     32983360                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   7129416708                       # number of overall miss cycles
system.l26.overall_miss_latency::total     7162400068                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           40                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        56783                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              56823                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks        24220                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total            24220                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data          162                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total              162                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           40                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        56945                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               56985                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           40                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        56945                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              56985                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.248490                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.249001                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data     0.018519                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total        0.018519                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.247836                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.248346                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.247836                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.248346                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 845727.179487                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 505161.486818                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 506100.214785                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data 529376.333333                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total 529376.333333                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 845727.179487                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 505166.634167                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 506105.148954                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 845727.179487                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 505166.634167                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 506105.148954                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                8605                       # number of writebacks
system.l26.writebacks::total                     8605                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data        14110                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total           14149                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data            3                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data        14113                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total            14152                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data        14113                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total           14152                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     30181651                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   6113868901                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   6144050552                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data      1372729                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total      1372729                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     30181651                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   6115241630                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   6145423281                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     30181651                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   6115241630                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   6145423281                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.248490                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.249001                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.018519                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.247836                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.248346                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.247836                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.248346                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 773888.487179                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 433300.418214                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 434239.207859                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 457576.333333                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total 457576.333333                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 773888.487179                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 433305.578545                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 434244.154960                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 773888.487179                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 433305.578545                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 434244.154960                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                         15303                       # number of replacements
system.l27.tagsinuse                      4095.812745                       # Cycle average of tags in use
system.l27.total_refs                          222382                       # Total number of references to valid blocks.
system.l27.sampled_refs                         19399                       # Sample count of references to valid blocks.
system.l27.avg_refs                         11.463581                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           52.277827                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst     6.971406                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2967.527246                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1069.036266                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.012763                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.001702                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.724494                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.260995                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999954                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        41278                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  41279                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            7209                       # number of Writeback hits
system.l27.Writeback_hits::total                 7209                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           73                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   73                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        41351                       # number of demand (read+write) hits
system.l27.demand_hits::total                   41352                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        41351                       # number of overall hits
system.l27.overall_hits::total                  41352                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           34                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data        15269                       # number of ReadReq misses
system.l27.ReadReq_misses::total                15303                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           34                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data        15269                       # number of demand (read+write) misses
system.l27.demand_misses::total                 15303                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           34                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data        15269                       # number of overall misses
system.l27.overall_misses::total                15303                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     27712090                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   6670453924                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     6698166014                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     27712090                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   6670453924                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      6698166014                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     27712090                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   6670453924                       # number of overall miss cycles
system.l27.overall_miss_latency::total     6698166014                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           35                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        56547                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              56582                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         7209                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             7209                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           73                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               73                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           35                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        56620                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               56655                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           35                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        56620                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              56655                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.971429                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.270023                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.270457                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.971429                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.269675                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.270109                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.971429                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.269675                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.270109                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 815061.470588                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 436862.526950                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 437702.804287                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 815061.470588                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 436862.526950                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 437702.804287                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 815061.470588                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 436862.526950                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 437702.804287                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                2298                       # number of writebacks
system.l27.writebacks::total                     2298                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           34                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data        15269                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total           15303                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           34                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data        15269                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total            15303                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           34                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data        15269                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total           15303                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     25268723                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   5573809724                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   5599078447                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     25268723                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   5573809724                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   5599078447                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     25268723                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   5573809724                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   5599078447                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.270023                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.270457                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.971429                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.269675                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.270109                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.971429                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.269675                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.270109                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 743197.735294                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 365040.914533                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 365881.098281                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 743197.735294                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 365040.914533                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 365881.098281                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 743197.735294                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 365040.914533                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 365881.098281                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               527.125931                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012377203                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1913756.527410                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    37.125931                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          490                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.059497                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.785256                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.844753                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12369154                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12369154                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12369154                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12369154                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12369154                       # number of overall hits
system.cpu0.icache.overall_hits::total       12369154                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           55                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           55                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           55                       # number of overall misses
system.cpu0.icache.overall_misses::total           55                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     40114369                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     40114369                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     40114369                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     40114369                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     40114369                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     40114369                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12369209                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12369209                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12369209                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12369209                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12369209                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12369209                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 729352.163636                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 729352.163636                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 729352.163636                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 729352.163636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 729352.163636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 729352.163636                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           16                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     32407945                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     32407945                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     32407945                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     32407945                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     32407945                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     32407945                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 830972.948718                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 830972.948718                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 830972.948718                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 830972.948718                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 830972.948718                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 830972.948718                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72904                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180699183                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73160                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2469.917756                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.194873                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.805127                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.914824                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.085176                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8576761                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8576761                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7108664                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7108664                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        19669                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        19669                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16587                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16587                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15685425                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15685425                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15685425                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15685425                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       186411                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       186411                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          837                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          837                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       187248                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        187248                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       187248                       # number of overall misses
system.cpu0.dcache.overall_misses::total       187248                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  42652842517                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  42652842517                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     72451943                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     72451943                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  42725294460                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  42725294460                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  42725294460                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  42725294460                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8763172                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8763172                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7109501                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7109501                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        19669                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        19669                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16587                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16587                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15872673                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15872673                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15872673                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15872673                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021272                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021272                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000118                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000118                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011797                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011797                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011797                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011797                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 228810.759649                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 228810.759649                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 86561.461171                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 86561.461171                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 228174.904191                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 228174.904191                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 228174.904191                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 228174.904191                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14831                       # number of writebacks
system.cpu0.dcache.writebacks::total            14831                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       113645                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       113645                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          699                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          699                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       114344                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       114344                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       114344                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       114344                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72766                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72766                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          138                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          138                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72904                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72904                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72904                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72904                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  15943259768                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  15943259768                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      9215406                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9215406                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  15952475174                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  15952475174                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  15952475174                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  15952475174                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008304                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008304                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004593                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004593                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004593                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004593                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 219103.149383                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 219103.149383                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 66778.304348                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 66778.304348                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 218814.813645                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 218814.813645                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 218814.813645                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 218814.813645                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               559.294607                       # Cycle average of tags in use
system.cpu1.icache.total_refs               926383522                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1651307.525847                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    33.288333                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   526.006274                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.053347                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.842959                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.896305                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12564975                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12564975                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12564975                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12564975                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12564975                       # number of overall hits
system.cpu1.icache.overall_hits::total       12564975                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           49                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           49                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           49                       # number of overall misses
system.cpu1.icache.overall_misses::total           49                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     39910629                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     39910629                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     39910629                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     39910629                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     39910629                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     39910629                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12565024                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12565024                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12565024                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12565024                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12565024                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12565024                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 814502.632653                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 814502.632653                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 814502.632653                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 814502.632653                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 814502.632653                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 814502.632653                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           34                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           34                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           34                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     28075025                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     28075025                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     28075025                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     28075025                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     28075025                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     28075025                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 825736.029412                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 825736.029412                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 825736.029412                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 825736.029412                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 825736.029412                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 825736.029412                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 56480                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               224147267                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 56736                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3950.706201                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   202.004707                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    53.995293                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.789081                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.210919                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18479396                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18479396                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3548766                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3548766                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8391                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8391                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8327                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8327                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22028162                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22028162                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22028162                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22028162                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       194478                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       194478                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          362                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          362                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       194840                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        194840                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       194840                       # number of overall misses
system.cpu1.dcache.overall_misses::total       194840                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  46841171253                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  46841171253                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     31520408                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     31520408                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  46872691661                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  46872691661                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  46872691661                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  46872691661                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18673874                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18673874                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3549128                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3549128                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8391                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8391                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8327                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8327                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22223002                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22223002                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22223002                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22223002                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010414                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010414                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000102                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008767                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008767                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008767                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008767                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 240855.887314                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 240855.887314                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 87072.950276                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 87072.950276                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 240570.168656                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 240570.168656                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 240570.168656                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 240570.168656                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7185                       # number of writebacks
system.cpu1.dcache.writebacks::total             7185                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       138073                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       138073                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          287                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          287                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       138360                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       138360                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       138360                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       138360                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        56405                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        56405                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           75                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           75                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        56480                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        56480                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        56480                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        56480                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9814516101                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9814516101                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      4919862                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      4919862                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   9819435963                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9819435963                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   9819435963                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9819435963                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003021                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003021                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002542                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002542                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002542                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002542                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 174000.817321                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 174000.817321                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65598.160000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65598.160000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 173856.869033                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 173856.869033                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 173856.869033                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 173856.869033                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               491.471802                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1010348268                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2053553.390244                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    36.471802                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.058448                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.787615                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12985748                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12985748                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12985748                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12985748                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12985748                       # number of overall hits
system.cpu2.icache.overall_hits::total       12985748                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           50                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           50                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           50                       # number of overall misses
system.cpu2.icache.overall_misses::total           50                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     82891955                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     82891955                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     82891955                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     82891955                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     82891955                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     82891955                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12985798                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12985798                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12985798                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12985798                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12985798                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12985798                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 1657839.100000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 1657839.100000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 1657839.100000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 1657839.100000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 1657839.100000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 1657839.100000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs       854226                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs       284742                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     53899024                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     53899024                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     53899024                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     53899024                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     53899024                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     53899024                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1456730.378378                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 1456730.378378                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 1456730.378378                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 1456730.378378                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 1456730.378378                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 1456730.378378                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 38447                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164454659                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 38703                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4249.145002                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.228943                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.771057                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911051                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088949                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10358038                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10358038                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7694619                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7694619                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        19952                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        19952                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18714                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18714                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18052657                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18052657                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18052657                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18052657                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        98890                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        98890                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2219                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2219                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       101109                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        101109                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       101109                       # number of overall misses
system.cpu2.dcache.overall_misses::total       101109                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  13421070997                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  13421070997                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    143522260                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    143522260                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  13564593257                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13564593257                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  13564593257                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13564593257                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10456928                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10456928                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7696838                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7696838                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        19952                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        19952                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18714                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18714                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18153766                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18153766                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18153766                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18153766                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009457                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009457                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000288                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000288                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005570                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005570                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005570                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005570                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 135717.170563                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 135717.170563                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 64678.801262                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 64678.801262                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 134158.119030                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 134158.119030                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 134158.119030                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 134158.119030                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            9                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets            9                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10044                       # number of writebacks
system.cpu2.dcache.writebacks::total            10044                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        60662                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        60662                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         2000                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2000                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        62662                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        62662                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        62662                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        62662                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        38228                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        38228                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          219                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          219                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        38447                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        38447                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        38447                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        38447                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5094977026                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5094977026                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     16007789                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     16007789                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5110984815                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5110984815                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5110984815                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5110984815                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003656                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003656                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002118                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002118                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002118                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002118                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 133278.670765                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 133278.670765                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 73094.926941                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 73094.926941                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 132935.854943                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 132935.854943                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 132935.854943                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 132935.854943                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.tagsinuse               559.493372                       # Cycle average of tags in use
system.cpu3.icache.total_refs               926399810                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1648398.238434                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    34.399283                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   525.094089                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.055127                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.841497                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.896624                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12581263                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12581263                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12581263                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12581263                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12581263                       # number of overall hits
system.cpu3.icache.overall_hits::total       12581263                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           48                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           48                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           48                       # number of overall misses
system.cpu3.icache.overall_misses::total           48                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     41946164                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     41946164                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     41946164                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     41946164                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     41946164                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     41946164                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12581311                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12581311                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12581311                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12581311                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12581311                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12581311                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 873878.416667                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 873878.416667                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 873878.416667                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 873878.416667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 873878.416667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 873878.416667                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           35                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           35                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           35                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     30239716                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     30239716                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     30239716                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     30239716                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     30239716                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     30239716                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 863991.885714                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 863991.885714                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 863991.885714                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 863991.885714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 863991.885714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 863991.885714                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 56561                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               224178557                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 56817                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3945.624672                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   201.150422                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    54.849578                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.785744                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.214256                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     18503056                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       18503056                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      3556370                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       3556370                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         8400                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         8400                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         8344                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         8344                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     22059426                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        22059426                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     22059426                       # number of overall hits
system.cpu3.dcache.overall_hits::total       22059426                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       194978                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       194978                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          354                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          354                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       195332                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        195332                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       195332                       # number of overall misses
system.cpu3.dcache.overall_misses::total       195332                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  45938187377                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  45938187377                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     30950141                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     30950141                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  45969137518                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  45969137518                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  45969137518                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  45969137518                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     18698034                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     18698034                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      3556724                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3556724                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         8400                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         8400                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         8344                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         8344                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     22254758                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     22254758                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     22254758                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     22254758                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010428                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010428                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000100                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000100                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008777                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008777                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008777                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008777                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 235607.029393                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 235607.029393                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 87429.776836                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 87429.776836                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 235338.487898                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 235338.487898                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 235338.487898                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 235338.487898                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7213                       # number of writebacks
system.cpu3.dcache.writebacks::total             7213                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       138491                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       138491                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          280                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          280                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       138771                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       138771                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       138771                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       138771                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        56487                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        56487                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           74                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           74                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        56561                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        56561                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        56561                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        56561                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   9663972889                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   9663972889                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      4872585                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      4872585                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   9668845474                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   9668845474                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   9668845474                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   9668845474                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003021                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003021                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002542                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002542                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002542                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002542                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 171083.132207                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 171083.132207                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 65845.743243                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 65845.743243                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 170945.447817                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 170945.447817                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 170945.447817                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 170945.447817                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               559.415307                       # Cycle average of tags in use
system.cpu4.icache.total_refs               926396770                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1648392.829181                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    34.359334                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   525.055973                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.055063                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.841436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.896499                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12578223                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12578223                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12578223                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12578223                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12578223                       # number of overall hits
system.cpu4.icache.overall_hits::total       12578223                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           49                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           49                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           49                       # number of overall misses
system.cpu4.icache.overall_misses::total           49                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     42347732                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     42347732                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     42347732                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     42347732                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     42347732                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     42347732                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12578272                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12578272                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12578272                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12578272                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12578272                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12578272                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 864239.428571                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 864239.428571                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 864239.428571                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 864239.428571                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 864239.428571                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 864239.428571                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           14                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           14                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           14                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           35                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           35                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           35                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     29872393                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     29872393                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     29872393                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     29872393                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     29872393                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     29872393                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 853496.942857                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 853496.942857                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 853496.942857                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 853496.942857                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 853496.942857                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 853496.942857                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 56581                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               224169752                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 56837                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               3944.081355                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   202.046063                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    53.953937                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.789242                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.210758                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     18497877                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       18497877                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      3552760                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       3552760                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         8390                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         8390                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         8338                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         8338                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     22050637                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        22050637                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     22050637                       # number of overall hits
system.cpu4.dcache.overall_hits::total       22050637                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       194831                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       194831                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          362                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          362                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       195193                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        195193                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       195193                       # number of overall misses
system.cpu4.dcache.overall_misses::total       195193                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  46183161787                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  46183161787                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     31515899                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     31515899                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  46214677686                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  46214677686                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  46214677686                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  46214677686                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     18692708                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     18692708                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      3553122                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      3553122                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         8390                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         8390                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         8338                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         8338                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     22245830                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     22245830                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     22245830                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     22245830                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010423                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010423                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000102                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008774                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008774                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008774                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008774                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 237042.163655                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 237042.163655                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 87060.494475                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 87060.494475                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 236764.011445                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 236764.011445                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 236764.011445                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 236764.011445                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         7202                       # number of writebacks
system.cpu4.dcache.writebacks::total             7202                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       138325                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       138325                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          287                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          287                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       138612                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       138612                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       138612                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       138612                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        56506                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        56506                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           75                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           75                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        56581                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        56581                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        56581                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        56581                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   9695933603                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   9695933603                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      4914228                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      4914228                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   9700847831                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   9700847831                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   9700847831                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   9700847831                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003023                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003023                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002543                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002543                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002543                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002543                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 171591.222224                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 171591.222224                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 65523.040000                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 65523.040000                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 171450.625316                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 171450.625316                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 171450.625316                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 171450.625316                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               527.201689                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1012391234                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   528                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1917407.640152                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    37.201689                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.059618                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.844875                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12383185                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12383185                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12383185                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12383185                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12383185                       # number of overall hits
system.cpu5.icache.overall_hits::total       12383185                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           55                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           55                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           55                       # number of overall misses
system.cpu5.icache.overall_misses::total           55                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     42150107                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     42150107                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     42150107                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     42150107                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     42150107                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     42150107                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12383240                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12383240                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12383240                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12383240                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12383240                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12383240                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 766365.581818                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 766365.581818                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 766365.581818                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 766365.581818                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 766365.581818                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 766365.581818                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           17                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           17                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           17                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     35618301                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     35618301                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     35618301                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     35618301                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     35618301                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     35618301                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 937323.710526                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 937323.710526                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 937323.710526                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 937323.710526                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 937323.710526                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 937323.710526                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 73017                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               180711533                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 73273                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               2466.277251                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   234.197053                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    21.802947                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.914832                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.085168                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      8584475                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        8584475                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      7113104                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       7113104                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        19854                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        19854                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        16598                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        16598                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     15697579                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        15697579                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     15697579                       # number of overall hits
system.cpu5.dcache.overall_hits::total       15697579                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       186893                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       186893                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          841                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          841                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       187734                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        187734                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       187734                       # number of overall misses
system.cpu5.dcache.overall_misses::total       187734                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  42500929391                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  42500929391                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     72139455                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     72139455                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  42573068846                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  42573068846                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  42573068846                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  42573068846                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      8771368                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      8771368                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      7113945                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      7113945                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        19854                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        19854                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        16598                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        16598                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     15885313                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     15885313                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     15885313                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     15885313                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021307                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021307                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000118                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000118                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011818                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011818                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011818                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011818                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 227407.818329                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 227407.818329                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 85778.186683                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 85778.186683                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 226773.354033                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 226773.354033                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 226773.354033                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 226773.354033                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        14846                       # number of writebacks
system.cpu5.dcache.writebacks::total            14846                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       114014                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       114014                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          703                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          703                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       114717                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       114717                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       114717                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       114717                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        72879                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        72879                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          138                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          138                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        73017                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        73017                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        73017                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        73017                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data  15817755128                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total  15817755128                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      9159207                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      9159207                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data  15826914335                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  15826914335                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data  15826914335                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  15826914335                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008309                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008309                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004597                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004597                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004597                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004597                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 217041.330534                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 217041.330534                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 66371.065217                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 66371.065217                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 216756.568128                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 216756.568128                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 216756.568128                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 216756.568128                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               521.020675                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1007985660                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   522                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1931007.011494                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    39.020675                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.062533                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.834969                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12423214                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12423214                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12423214                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12423214                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12423214                       # number of overall hits
system.cpu6.icache.overall_hits::total       12423214                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           51                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           51                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           51                       # number of overall misses
system.cpu6.icache.overall_misses::total           51                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     36744124                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     36744124                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     36744124                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     36744124                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     36744124                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     36744124                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12423265                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12423265                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12423265                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12423265                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12423265                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12423265                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 720473.019608                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 720473.019608                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 720473.019608                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 720473.019608                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 720473.019608                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 720473.019608                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           11                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           11                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           40                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           40                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     33392605                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     33392605                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     33392605                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     33392605                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     33392605                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     33392605                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 834815.125000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 834815.125000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 834815.125000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 834815.125000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 834815.125000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 834815.125000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 56945                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               172294137                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 57201                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               3012.082603                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.894535                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.105465                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.913651                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.086349                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      8752441                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        8752441                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      7411688                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       7411688                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        18115                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        18115                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        17059                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        17059                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     16164129                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        16164129                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     16164129                       # number of overall hits
system.cpu6.dcache.overall_hits::total       16164129                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       192712                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       192712                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         5738                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         5738                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       198450                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        198450                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       198450                       # number of overall misses
system.cpu6.dcache.overall_misses::total       198450                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  44848290299                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  44848290299                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data   2229147956                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total   2229147956                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  47077438255                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  47077438255                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  47077438255                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  47077438255                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      8945153                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      8945153                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      7417426                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      7417426                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        18115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        18115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        17059                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        17059                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     16362579                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     16362579                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     16362579                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     16362579                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021544                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021544                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000774                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000774                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012128                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012128                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.012128                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012128                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 232721.835169                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 232721.835169                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 388488.664343                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 388488.664343                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 237225.690375                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 237225.690375                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 237225.690375                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 237225.690375                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets     14101569                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets             83                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets 169898.421687                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        24220                       # number of writebacks
system.cpu6.dcache.writebacks::total            24220                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       135929                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       135929                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         5576                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         5576                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       141505                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       141505                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       141505                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       141505                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        56783                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        56783                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          162                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          162                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        56945                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        56945                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        56945                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        56945                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data  10047211068                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total  10047211068                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     11933782                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     11933782                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data  10059144850                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total  10059144850                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data  10059144850                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total  10059144850                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006348                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006348                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003480                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003480                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003480                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003480                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 176940.476340                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 176940.476340                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 73665.320988                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 73665.320988                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 176646.673984                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 176646.673984                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 176646.673984                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 176646.673984                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     2                       # number of replacements
system.cpu7.icache.tagsinuse               559.415294                       # Cycle average of tags in use
system.cpu7.icache.total_refs               926418248                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1648431.046263                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    34.321235                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   525.094059                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.055002                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.841497                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.896499                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12599701                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12599701                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12599701                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12599701                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12599701                       # number of overall hits
system.cpu7.icache.overall_hits::total       12599701                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           48                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           48                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           48                       # number of overall misses
system.cpu7.icache.overall_misses::total           48                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     39098840                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     39098840                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     39098840                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     39098840                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     39098840                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     39098840                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12599749                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12599749                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12599749                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12599749                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12599749                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12599749                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 814559.166667                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 814559.166667                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 814559.166667                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 814559.166667                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 814559.166667                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 814559.166667                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           13                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           13                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           35                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           35                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           35                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     28091233                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     28091233                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     28091233                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     28091233                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     28091233                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     28091233                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 802606.657143                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 802606.657143                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 802606.657143                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 802606.657143                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 802606.657143                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 802606.657143                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 56620                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               224207632                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 56876                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               3942.042900                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   202.047996                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    53.952004                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.789250                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.210750                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     18525133                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       18525133                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      3563321                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       3563321                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         8428                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         8428                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         8363                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         8363                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     22088454                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        22088454                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     22088454                       # number of overall hits
system.cpu7.dcache.overall_hits::total       22088454                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       195228                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       195228                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          346                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          346                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       195574                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        195574                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       195574                       # number of overall misses
system.cpu7.dcache.overall_misses::total       195574                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  45005180526                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  45005180526                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     29745344                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     29745344                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  45034925870                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  45034925870                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  45034925870                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  45034925870                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     18720361                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     18720361                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      3563667                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      3563667                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         8428                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         8428                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         8363                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         8363                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     22284028                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     22284028                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     22284028                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     22284028                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.010429                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.010429                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000097                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000097                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008776                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008776                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008776                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008776                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 230526.259174                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 230526.259174                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 85969.202312                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 85969.202312                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 230270.515866                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 230270.515866                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 230270.515866                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 230270.515866                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         7209                       # number of writebacks
system.cpu7.dcache.writebacks::total             7209                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       138681                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       138681                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          273                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          273                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       138954                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       138954                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       138954                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       138954                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        56547                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        56547                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           73                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           73                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        56620                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        56620                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        56620                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        56620                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   9501139378                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   9501139378                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      4726040                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      4726040                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   9505865418                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   9505865418                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   9505865418                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   9505865418                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003021                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003021                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002541                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002541                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002541                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002541                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 168021.988399                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 168021.988399                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 64740.273973                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 64740.273973                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 167888.827587                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 167888.827587                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 167888.827587                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 167888.827587                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
