# [doc = "Register `TX_CONF1` reader"] pub type R = crate :: R < TX_CONF1_SPEC > ; # [doc = "Register `TX_CONF1` writer"] pub type W = crate :: W < TX_CONF1_SPEC > ; # [doc = "Field `TX_TDM_WS_WIDTH` reader - The width of tx_ws_out at idle level in TDM mode is (I2S_TX_TDM_WS_WIDTH\\[8:0\\] +1) * T_bck"] pub type TX_TDM_WS_WIDTH_R = crate :: FieldReader < u16 > ; # [doc = "Field `TX_TDM_WS_WIDTH` writer - The width of tx_ws_out at idle level in TDM mode is (I2S_TX_TDM_WS_WIDTH\\[8:0\\] +1) * T_bck"] pub type TX_TDM_WS_WIDTH_W < 'a , REG > = crate :: FieldWriter < 'a , REG , 9 , u16 > ; # [doc = "Field `TX_BITS_MOD` reader - Set the bits to configure the valid data bit length of I2S transmitter channel. 7: all the valid channel data is in 8-bit-mode. 15: all the valid channel data is in 16-bit-mode. 23: all the valid channel data is in 24-bit-mode. 31:all the valid channel data is in 32-bit-mode."] pub type TX_BITS_MOD_R = crate :: FieldReader ; # [doc = "Field `TX_BITS_MOD` writer - Set the bits to configure the valid data bit length of I2S transmitter channel. 7: all the valid channel data is in 8-bit-mode. 15: all the valid channel data is in 16-bit-mode. 23: all the valid channel data is in 24-bit-mode. 31:all the valid channel data is in 32-bit-mode."] pub type TX_BITS_MOD_W < 'a , REG > = crate :: FieldWriter < 'a , REG , 5 > ; # [doc = "Field `TX_HALF_SAMPLE_BITS` reader - I2S Tx half sample bits -1."] pub type TX_HALF_SAMPLE_BITS_R = crate :: FieldReader ; # [doc = "Field `TX_HALF_SAMPLE_BITS` writer - I2S Tx half sample bits -1."] pub type TX_HALF_SAMPLE_BITS_W < 'a , REG > = crate :: FieldWriter < 'a , REG , 8 > ; # [doc = "Field `TX_TDM_CHAN_BITS` reader - The Tx bit number for each channel minus 1in TDM mode."] pub type TX_TDM_CHAN_BITS_R = crate :: FieldReader ; # [doc = "Field `TX_TDM_CHAN_BITS` writer - The Tx bit number for each channel minus 1in TDM mode."] pub type TX_TDM_CHAN_BITS_W < 'a , REG > = crate :: FieldWriter < 'a , REG , 5 > ; impl R { # [doc = "Bits 0:8 - The width of tx_ws_out at idle level in TDM mode is (I2S_TX_TDM_WS_WIDTH\\[8:0\\] +1) * T_bck"] # [inline (always)] pub fn tx_tdm_ws_width (& self) -> TX_TDM_WS_WIDTH_R { TX_TDM_WS_WIDTH_R :: new ((self . bits & 0x01ff) as u16) } # [doc = "Bits 14:18 - Set the bits to configure the valid data bit length of I2S transmitter channel. 7: all the valid channel data is in 8-bit-mode. 15: all the valid channel data is in 16-bit-mode. 23: all the valid channel data is in 24-bit-mode. 31:all the valid channel data is in 32-bit-mode."] # [inline (always)] pub fn tx_bits_mod (& self) -> TX_BITS_MOD_R { TX_BITS_MOD_R :: new (((self . bits >> 14) & 0x1f) as u8) } # [doc = "Bits 19:26 - I2S Tx half sample bits -1."] # [inline (always)] pub fn tx_half_sample_bits (& self) -> TX_HALF_SAMPLE_BITS_R { TX_HALF_SAMPLE_BITS_R :: new (((self . bits >> 19) & 0xff) as u8) } # [doc = "Bits 27:31 - The Tx bit number for each channel minus 1in TDM mode."] # [inline (always)] pub fn tx_tdm_chan_bits (& self) -> TX_TDM_CHAN_BITS_R { TX_TDM_CHAN_BITS_R :: new (((self . bits >> 27) & 0x1f) as u8) } } # [cfg (feature = "impl-register-debug")] impl core :: fmt :: Debug for R { fn fmt (& self , f : & mut core :: fmt :: Formatter) -> core :: fmt :: Result { f . debug_struct ("TX_CONF1") . field ("tx_tdm_ws_width" , & self . tx_tdm_ws_width ()) . field ("tx_bits_mod" , & self . tx_bits_mod ()) . field ("tx_half_sample_bits" , & self . tx_half_sample_bits ()) . field ("tx_tdm_chan_bits" , & self . tx_tdm_chan_bits ()) . finish () } } impl W { # [doc = "Bits 0:8 - The width of tx_ws_out at idle level in TDM mode is (I2S_TX_TDM_WS_WIDTH\\[8:0\\] +1) * T_bck"] # [inline (always)] pub fn tx_tdm_ws_width (& mut self) -> TX_TDM_WS_WIDTH_W < TX_CONF1_SPEC > { TX_TDM_WS_WIDTH_W :: new (self , 0) } # [doc = "Bits 14:18 - Set the bits to configure the valid data bit length of I2S transmitter channel. 7: all the valid channel data is in 8-bit-mode. 15: all the valid channel data is in 16-bit-mode. 23: all the valid channel data is in 24-bit-mode. 31:all the valid channel data is in 32-bit-mode."] # [inline (always)] pub fn tx_bits_mod (& mut self) -> TX_BITS_MOD_W < TX_CONF1_SPEC > { TX_BITS_MOD_W :: new (self , 14) } # [doc = "Bits 19:26 - I2S Tx half sample bits -1."] # [inline (always)] pub fn tx_half_sample_bits (& mut self) -> TX_HALF_SAMPLE_BITS_W < TX_CONF1_SPEC > { TX_HALF_SAMPLE_BITS_W :: new (self , 19) } # [doc = "Bits 27:31 - The Tx bit number for each channel minus 1in TDM mode."] # [inline (always)] pub fn tx_tdm_chan_bits (& mut self) -> TX_TDM_CHAN_BITS_W < TX_CONF1_SPEC > { TX_TDM_CHAN_BITS_W :: new (self , 27) } } # [doc = "I2S TX configure register 1\n\nYou can [`read`](crate::Reg::read) this register and get [`tx_conf1::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`tx_conf1::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."] pub struct TX_CONF1_SPEC ; impl crate :: RegisterSpec for TX_CONF1_SPEC { type Ux = u32 ; } # [doc = "`read()` method returns [`tx_conf1::R`](R) reader structure"] impl crate :: Readable for TX_CONF1_SPEC { } # [doc = "`write(|w| ..)` method takes [`tx_conf1::W`](W) writer structure"] impl crate :: Writable for TX_CONF1_SPEC { type Safety = crate :: Unsafe ; const ZERO_TO_MODIFY_FIELDS_BITMAP : u32 = 0 ; const ONE_TO_MODIFY_FIELDS_BITMAP : u32 = 0 ; } # [doc = "`reset()` method sets TX_CONF1 to value 0x787b_c000"] impl crate :: Resettable for TX_CONF1_SPEC { const RESET_VALUE : u32 = 0x787b_c000 ; }