// Seed: 862743000
module module_0 #(
    parameter id_5 = 32'd87,
    parameter id_6 = 32'd15
) ();
  supply0 id_1, id_2, id_3;
  tri1 id_4;
  defparam id_5.id_6 = ~(id_4) < id_1;
endmodule
module module_1 (
    input  logic id_0,
    input  tri   id_1,
    output logic id_2,
    input  wand  id_3,
    output logic id_4
);
  always @(posedge 1'b0) begin
    id_2 <= id_0;
    id_4 <= 1;
  end
  module_0();
  assign id_2 = 1;
  assign id_4 = id_0;
  wire id_6 = id_6;
  wire id_7;
  wire id_8;
  assign id_8 = 1'b0;
endmodule
