Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri Jul  5 09:35:23 2019
| Host         : travis-job-e858bebd-5724-4b8c-b0f7-702b32633456 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: soc_videosoc_info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There is 1 register/latch pin which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 69 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.179        0.000                      0                26016        0.018        0.000                      0                26010       -0.822       -7.242                      21                  9153  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                               ------------         ----------      --------------
clk100                                              {0.000 5.000}        10.000          100.000         
  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0  {0.000 3.333}        6.667           150.000         
  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {0.000 0.667}        1.333           749.999         
  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_fb    {0.000 10.000}       20.000          50.000          
  soc_videosoc_pll_clk200                           {0.000 2.500}        5.000           200.000         
  soc_videosoc_pll_fb                               {0.000 5.000}        10.000          100.000         
  soc_videosoc_pll_sys                              {0.000 5.000}        10.000          100.000         
  soc_videosoc_pll_sys4x                            {0.000 1.250}        2.500           400.000         
  soc_videosoc_pll_sys4x_dqs                        {0.625 1.875}        2.500           400.000         
eth_clocks_rx                                       {0.000 4.000}        8.000           125.000         
eth_rx_clk                                          {0.000 4.000}        8.000           125.000         
  soc_ethphy_pll_clk_tx                             {0.000 4.000}        8.000           125.000         
  soc_ethphy_pll_clk_tx90                           {2.000 6.000}        8.000           125.000         
  soc_ethphy_pll_fb                                 {0.000 4.000}        8.000           125.000         
eth_tx_clk                                          {0.000 4.000}        8.000           125.000         
hdmi_in0_pix5x_clk                                  {0.000 0.673}        1.346           742.942         
hdmi_in0_pix_clk                                    {0.000 3.367}        6.734           148.500         
hdmi_out0_pix5x_clk                                 {0.000 0.673}        1.346           742.942         
hdmi_out0_pix_clk                                   {0.000 3.367}        6.734           148.500         
pix1p25x_clk                                        {0.000 2.693}        5.387           185.632         
sys_clk                                             {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                                                3.000        0.000                       0                     3  
  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0                                                                                                                                                    4.511        0.000                       0                     2  
  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1                                                                                                                                                   -0.822       -0.822                       1                     2  
  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_fb                                                                                                                                                     18.751        0.000                       0                     2  
  soc_videosoc_pll_clk200                                 2.820        0.000                      0                   13        0.303        0.000                      0                   13        0.264        0.000                       0                    12  
  soc_videosoc_pll_fb                                                                                                                                                                                 8.751        0.000                       0                     2  
  soc_videosoc_pll_sys                                                                                                                                                                                7.845        0.000                       0                     2  
  soc_videosoc_pll_sys4x                                                                                                                                                                              0.345        0.000                       0                    77  
  soc_videosoc_pll_sys4x_dqs                                                                                                                                                                          0.345        0.000                       0                     4  
eth_clocks_rx                                                                                                                                                                                         5.845        0.000                       0                     1  
eth_rx_clk                                                1.857        0.000                      0                  428        0.018        0.000                      0                  428        2.000        0.000                       0                   152  
  soc_ethphy_pll_clk_tx                                                                                                                                                                               5.845        0.000                       0                     2  
  soc_ethphy_pll_clk_tx90                                                                                                                                                                             5.845        0.000                       0                     3  
  soc_ethphy_pll_fb                                                                                                                                                                                   6.751        0.000                       0                     2  
eth_tx_clk                                                0.815        0.000                      0                  226        0.122        0.000                      0                  226        3.500        0.000                       0                   102  
hdmi_in0_pix5x_clk                                                                                                                                                                                   -0.321       -3.852                      12                    12  
hdmi_in0_pix_clk                                          1.225        0.000                      0                 2746        0.047        0.000                      0                 2746        2.117        0.000                       0                  1107  
hdmi_out0_pix5x_clk                                                                                                                                                                                  -0.321       -2.568                       8                     8  
hdmi_out0_pix_clk                                         0.311        0.000                      0                 1588        0.086        0.000                      0                 1588        2.117        0.000                       0                   836  
pix1p25x_clk                                              0.659        0.000                      0                  907        0.122        0.000                      0                  907        2.193        0.000                       0                   471  
sys_clk                                                   0.179        0.000                      0                20102        0.032        0.000                      0                20102        2.500        0.000                       0                  6351  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                         soc_videosoc_pll_clk200        3.722        0.000                      0                    1                                                                        
                         eth_rx_clk                     2.516        0.000                      0                    1                                                                        
                         eth_tx_clk                     2.448        0.000                      0                    1                                                                        
                         hdmi_in0_pix_clk               2.335        0.000                      0                    1                                                                        
                         pix1p25x_clk                   2.337        0.000                      0                    1                                                                        
                         sys_clk                        2.443        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y12   BUFG_4/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0
  To Clock:  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { MMCME2_ADV_1/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.511      BUFGCTRL_X0Y1    BUFG_11/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  To Clock:  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.822ns,  Total Violation       -0.822ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
Waveform(ns):       { 0.000 0.667 }
Period(ns):         1.333
Sources:            { MMCME2_ADV_1/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.333       -0.822     BUFGCTRL_X0Y6    BUFG_12/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.333       0.084      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.333       212.027    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_fb
  To Clock:  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCME2_ADV_1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_videosoc_pll_clk200
  To Clock:  soc_videosoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.820ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.303ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.820ns  (required time - arrival time)
  Source:                 soc_videosoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 0.642ns (31.541%)  route 1.393ns (68.459%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.175ns = ( 11.175 - 5.000 ) 
    Source Clock Delay      (SCD):    6.530ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.815     6.530    clk200_clk
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y163       FDSE (Prop_fdse_C_Q)         0.518     7.048 r  soc_videosoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.881     7.929    soc_videosoc_reset_counter[2]
    SLICE_X162Y163       LUT6 (Prop_lut6_I2_O)        0.124     8.053 r  soc_videosoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.512     8.565    soc_videosoc_ic_reset_i_1_n_0
    SLICE_X161Y163       FDRE                                         r  soc_videosoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.698    11.175    clk200_clk
    SLICE_X161Y163       FDRE                                         r  soc_videosoc_ic_reset_reg/C
                         clock pessimism              0.329    11.505    
                         clock uncertainty           -0.053    11.452    
    SLICE_X161Y163       FDRE (Setup_fdre_C_D)       -0.067    11.385    soc_videosoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.385    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                  2.820    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.699%)  route 1.208ns (65.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.175ns = ( 11.175 - 5.000 ) 
    Source Clock Delay      (SCD):    6.530ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.815     6.530    clk200_clk
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y163       FDSE (Prop_fdse_C_Q)         0.518     7.048 r  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.877    soc_videosoc_reset_counter[0]
    SLICE_X162Y163       LUT4 (Prop_lut4_I1_O)        0.124     8.001 r  soc_videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.380    soc_videosoc_reset_counter[3]_i_1_n_0
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.698    11.175    clk200_clk
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
                         clock pessimism              0.354    11.530    
                         clock uncertainty           -0.053    11.477    
    SLICE_X162Y163       FDSE (Setup_fdse_C_CE)      -0.169    11.308    soc_videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.308    
                         arrival time                          -8.380    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.699%)  route 1.208ns (65.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.175ns = ( 11.175 - 5.000 ) 
    Source Clock Delay      (SCD):    6.530ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.815     6.530    clk200_clk
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y163       FDSE (Prop_fdse_C_Q)         0.518     7.048 r  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.877    soc_videosoc_reset_counter[0]
    SLICE_X162Y163       LUT4 (Prop_lut4_I1_O)        0.124     8.001 r  soc_videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.380    soc_videosoc_reset_counter[3]_i_1_n_0
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.698    11.175    clk200_clk
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
                         clock pessimism              0.354    11.530    
                         clock uncertainty           -0.053    11.477    
    SLICE_X162Y163       FDSE (Setup_fdse_C_CE)      -0.169    11.308    soc_videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.308    
                         arrival time                          -8.380    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.699%)  route 1.208ns (65.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.175ns = ( 11.175 - 5.000 ) 
    Source Clock Delay      (SCD):    6.530ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.815     6.530    clk200_clk
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y163       FDSE (Prop_fdse_C_Q)         0.518     7.048 r  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.877    soc_videosoc_reset_counter[0]
    SLICE_X162Y163       LUT4 (Prop_lut4_I1_O)        0.124     8.001 r  soc_videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.380    soc_videosoc_reset_counter[3]_i_1_n_0
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.698    11.175    clk200_clk
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/C
                         clock pessimism              0.354    11.530    
                         clock uncertainty           -0.053    11.477    
    SLICE_X162Y163       FDSE (Setup_fdse_C_CE)      -0.169    11.308    soc_videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.308    
                         arrival time                          -8.380    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.699%)  route 1.208ns (65.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.175ns = ( 11.175 - 5.000 ) 
    Source Clock Delay      (SCD):    6.530ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.815     6.530    clk200_clk
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y163       FDSE (Prop_fdse_C_Q)         0.518     7.048 r  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.877    soc_videosoc_reset_counter[0]
    SLICE_X162Y163       LUT4 (Prop_lut4_I1_O)        0.124     8.001 r  soc_videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.380    soc_videosoc_reset_counter[3]_i_1_n_0
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.698    11.175    clk200_clk
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/C
                         clock pessimism              0.354    11.530    
                         clock uncertainty           -0.053    11.477    
    SLICE_X162Y163       FDSE (Setup_fdse_C_CE)      -0.169    11.308    soc_videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.308    
                         arrival time                          -8.380    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             3.352ns  (required time - arrival time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.642ns (38.399%)  route 1.030ns (61.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.175ns = ( 11.175 - 5.000 ) 
    Source Clock Delay      (SCD):    6.530ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.815     6.530    clk200_clk
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y163       FDSE (Prop_fdse_C_Q)         0.518     7.048 f  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.030     8.078    soc_videosoc_reset_counter[0]
    SLICE_X162Y163       LUT1 (Prop_lut1_I0_O)        0.124     8.202 r  soc_videosoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.202    soc_videosoc_reset_counter0[0]
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.698    11.175    clk200_clk
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
                         clock pessimism              0.354    11.530    
                         clock uncertainty           -0.053    11.477    
    SLICE_X162Y163       FDSE (Setup_fdse_C_D)        0.077    11.554    soc_videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.554    
                         arrival time                          -8.202    
  -------------------------------------------------------------------
                         slack                                  3.352    

Slack (MET) :             3.359ns  (required time - arrival time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 0.642ns (38.468%)  route 1.027ns (61.532%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.175ns = ( 11.175 - 5.000 ) 
    Source Clock Delay      (SCD):    6.530ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.815     6.530    clk200_clk
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y163       FDSE (Prop_fdse_C_Q)         0.518     7.048 r  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.027     8.075    soc_videosoc_reset_counter[0]
    SLICE_X162Y163       LUT3 (Prop_lut3_I1_O)        0.124     8.199 r  soc_videosoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.199    soc_videosoc_reset_counter[2]_i_1_n_0
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.698    11.175    clk200_clk
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/C
                         clock pessimism              0.354    11.530    
                         clock uncertainty           -0.053    11.477    
    SLICE_X162Y163       FDSE (Setup_fdse_C_D)        0.081    11.558    soc_videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                          -8.199    
  -------------------------------------------------------------------
                         slack                                  3.359    

Slack (MET) :             3.367ns  (required time - arrival time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.668ns (39.342%)  route 1.030ns (60.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.175ns = ( 11.175 - 5.000 ) 
    Source Clock Delay      (SCD):    6.530ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.815     6.530    clk200_clk
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y163       FDSE (Prop_fdse_C_Q)         0.518     7.048 r  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.030     8.078    soc_videosoc_reset_counter[0]
    SLICE_X162Y163       LUT2 (Prop_lut2_I0_O)        0.150     8.228 r  soc_videosoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.228    soc_videosoc_reset_counter[1]_i_1_n_0
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.698    11.175    clk200_clk
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
                         clock pessimism              0.354    11.530    
                         clock uncertainty           -0.053    11.477    
    SLICE_X162Y163       FDSE (Setup_fdse_C_D)        0.118    11.595    soc_videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.595    
                         arrival time                          -8.228    
  -------------------------------------------------------------------
                         slack                                  3.367    

Slack (MET) :             3.370ns  (required time - arrival time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.668ns (39.412%)  route 1.027ns (60.588%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.175ns = ( 11.175 - 5.000 ) 
    Source Clock Delay      (SCD):    6.530ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.815     6.530    clk200_clk
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y163       FDSE (Prop_fdse_C_Q)         0.518     7.048 r  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.027     8.075    soc_videosoc_reset_counter[0]
    SLICE_X162Y163       LUT4 (Prop_lut4_I1_O)        0.150     8.225 r  soc_videosoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     8.225    soc_videosoc_reset_counter[3]_i_2_n_0
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.698    11.175    clk200_clk
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/C
                         clock pessimism              0.354    11.530    
                         clock uncertainty           -0.053    11.477    
    SLICE_X162Y163       FDSE (Setup_fdse_C_D)        0.118    11.595    soc_videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.595    
                         arrival time                          -8.225    
  -------------------------------------------------------------------
                         slack                                  3.370    

Slack (MET) :             3.396ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.478ns (57.600%)  route 0.352ns (42.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.175ns = ( 11.175 - 5.000 ) 
    Source Clock Delay      (SCD):    6.531ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.816     6.531    clk200_clk
    SLICE_X162Y162       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y162       FDPE (Prop_fdpe_C_Q)         0.478     7.009 r  FDPE_3/Q
                         net (fo=5, routed)           0.352     7.360    clk200_rst
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.698    11.175    clk200_clk
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
                         clock pessimism              0.329    11.505    
                         clock uncertainty           -0.053    11.452    
    SLICE_X162Y163       FDSE (Setup_fdse_C_S)       -0.695    10.757    soc_videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.757    
                         arrival time                          -7.360    
  -------------------------------------------------------------------
                         slack                                  3.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 soc_videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.351%)  route 0.185ns (42.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.642     1.947    clk200_clk
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y163       FDSE (Prop_fdse_C_Q)         0.148     2.095 r  soc_videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.185     2.280    soc_videosoc_reset_counter[1]
    SLICE_X162Y163       LUT2 (Prop_lut2_I1_O)        0.101     2.381 r  soc_videosoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.381    soc_videosoc_reset_counter[1]_i_1_n_0
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.913     2.502    clk200_clk
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
                         clock pessimism             -0.555     1.947    
    SLICE_X162Y163       FDSE (Hold_fdse_C_D)         0.131     2.078    soc_videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.650%)  route 0.128ns (46.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.643     1.948    clk200_clk
    SLICE_X162Y162       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y162       FDPE (Prop_fdpe_C_Q)         0.148     2.096 r  FDPE_3/Q
                         net (fo=5, routed)           0.128     2.224    clk200_rst
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.913     2.502    clk200_clk
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
                         clock pessimism             -0.540     1.962    
    SLICE_X162Y163       FDSE (Hold_fdse_C_S)        -0.044     1.918    soc_videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.650%)  route 0.128ns (46.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.643     1.948    clk200_clk
    SLICE_X162Y162       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y162       FDPE (Prop_fdpe_C_Q)         0.148     2.096 r  FDPE_3/Q
                         net (fo=5, routed)           0.128     2.224    clk200_rst
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.913     2.502    clk200_clk
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
                         clock pessimism             -0.540     1.962    
    SLICE_X162Y163       FDSE (Hold_fdse_C_S)        -0.044     1.918    soc_videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.650%)  route 0.128ns (46.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.643     1.948    clk200_clk
    SLICE_X162Y162       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y162       FDPE (Prop_fdpe_C_Q)         0.148     2.096 r  FDPE_3/Q
                         net (fo=5, routed)           0.128     2.224    clk200_rst
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.913     2.502    clk200_clk
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/C
                         clock pessimism             -0.540     1.962    
    SLICE_X162Y163       FDSE (Hold_fdse_C_S)        -0.044     1.918    soc_videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.650%)  route 0.128ns (46.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.643     1.948    clk200_clk
    SLICE_X162Y162       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y162       FDPE (Prop_fdpe_C_Q)         0.148     2.096 r  FDPE_3/Q
                         net (fo=5, routed)           0.128     2.224    clk200_rst
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.913     2.502    clk200_clk
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/C
                         clock pessimism             -0.540     1.962    
    SLICE_X162Y163       FDSE (Hold_fdse_C_S)        -0.044     1.918    soc_videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 soc_videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.249ns (56.828%)  route 0.189ns (43.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.642     1.947    clk200_clk
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y163       FDSE (Prop_fdse_C_Q)         0.148     2.095 r  soc_videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.189     2.284    soc_videosoc_reset_counter[1]
    SLICE_X162Y163       LUT4 (Prop_lut4_I2_O)        0.101     2.385 r  soc_videosoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.385    soc_videosoc_reset_counter[3]_i_2_n_0
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.913     2.502    clk200_clk
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/C
                         clock pessimism             -0.555     1.947    
    SLICE_X162Y163       FDSE (Hold_fdse_C_D)         0.131     2.078    soc_videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 soc_videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.246ns (56.530%)  route 0.189ns (43.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.642     1.947    clk200_clk
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y163       FDSE (Prop_fdse_C_Q)         0.148     2.095 r  soc_videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.189     2.284    soc_videosoc_reset_counter[1]
    SLICE_X162Y163       LUT3 (Prop_lut3_I0_O)        0.098     2.382 r  soc_videosoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.382    soc_videosoc_reset_counter[2]_i_1_n_0
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.913     2.502    clk200_clk
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/C
                         clock pessimism             -0.555     1.947    
    SLICE_X162Y163       FDSE (Hold_fdse_C_D)         0.121     2.068    soc_videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 soc_videosoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.247ns (46.662%)  route 0.282ns (53.338%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.642     1.947    clk200_clk
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y163       FDSE (Prop_fdse_C_Q)         0.148     2.095 r  soc_videosoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.217    soc_videosoc_reset_counter[3]
    SLICE_X162Y163       LUT6 (Prop_lut6_I3_O)        0.099     2.316 r  soc_videosoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.160     2.476    soc_videosoc_ic_reset_i_1_n_0
    SLICE_X161Y163       FDRE                                         r  soc_videosoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.913     2.502    clk200_clk
    SLICE_X161Y163       FDRE                                         r  soc_videosoc_ic_reset_reg/C
                         clock pessimism             -0.540     1.962    
    SLICE_X161Y163       FDRE (Hold_fdre_C_D)         0.070     2.032    soc_videosoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.209ns (36.227%)  route 0.368ns (63.773%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.642     1.947    clk200_clk
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y163       FDSE (Prop_fdse_C_Q)         0.164     2.111 f  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.368     2.479    soc_videosoc_reset_counter[0]
    SLICE_X162Y163       LUT1 (Prop_lut1_I0_O)        0.045     2.524 r  soc_videosoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.524    soc_videosoc_reset_counter0[0]
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.913     2.502    clk200_clk
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
                         clock pessimism             -0.555     1.947    
    SLICE_X162Y163       FDSE (Hold_fdse_C_D)         0.120     2.067    soc_videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.524    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 soc_videosoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.247ns (51.849%)  route 0.229ns (48.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.642     1.947    clk200_clk
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y163       FDSE (Prop_fdse_C_Q)         0.148     2.095 r  soc_videosoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.113     2.208    soc_videosoc_reset_counter[3]
    SLICE_X162Y163       LUT4 (Prop_lut4_I3_O)        0.099     2.307 r  soc_videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.423    soc_videosoc_reset_counter[3]_i_1_n_0
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.913     2.502    clk200_clk
    SLICE_X162Y163       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
                         clock pessimism             -0.555     1.947    
    SLICE_X162Y163       FDSE (Hold_fdse_C_CE)       -0.016     1.931    soc_videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.492    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_videosoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0_2/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y7    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X162Y162   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X162Y162   FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X161Y163   soc_videosoc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y163   soc_videosoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y163   soc_videosoc_reset_counter_reg[1]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0_2/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y162   FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y162   FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X161Y163   soc_videosoc_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y163   soc_videosoc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y163   soc_videosoc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y163   soc_videosoc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y163   soc_videosoc_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y162   FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y162   FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X161Y163   soc_videosoc_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X161Y163   soc_videosoc_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y163   soc_videosoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y163   soc_videosoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y163   soc_videosoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y163   soc_videosoc_reset_counter_reg[3]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y162   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y162   FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X161Y163   soc_videosoc_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y163   soc_videosoc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y163   soc_videosoc_reset_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_videosoc_pll_fb
  To Clock:  soc_videosoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_videosoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_videosoc_pll_sys
  To Clock:  soc_videosoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_videosoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_videosoc_pll_sys4x
  To Clock:  soc_videosoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_videosoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y5   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_videosoc_pll_sys4x_dqs
  To Clock:  soc_videosoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_videosoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y8   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_crc32_checker_crc_reg_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 0.773ns (13.931%)  route 4.776ns (86.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.829     1.829    eth_rx_clk
    SLICE_X74Y98         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDPE (Prop_fdpe_C_Q)         0.478     2.307 r  FDPE_9/Q
                         net (fo=71, routed)          2.798     5.106    eth_rx_rst
    SLICE_X59Y94         LUT3 (Prop_lut3_I0_O)        0.295     5.401 r  soc_ethmac_crc32_checker_syncfifo_produce[2]_i_1/O
                         net (fo=41, routed)          1.977     7.378    soc_ethmac_crc32_checker_syncfifo_produce[2]_i_1_n_0
    SLICE_X66Y93         FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.706     9.706    eth_rx_clk
    SLICE_X66Y93         FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[14]/C
                         clock pessimism              0.088     9.794    
                         clock uncertainty           -0.035     9.759    
    SLICE_X66Y93         FDSE (Setup_fdse_C_S)       -0.524     9.235    soc_ethmac_crc32_checker_crc_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          9.235    
                         arrival time                          -7.378    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_crc32_checker_crc_reg_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 0.773ns (13.931%)  route 4.776ns (86.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.829     1.829    eth_rx_clk
    SLICE_X74Y98         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDPE (Prop_fdpe_C_Q)         0.478     2.307 r  FDPE_9/Q
                         net (fo=71, routed)          2.798     5.106    eth_rx_rst
    SLICE_X59Y94         LUT3 (Prop_lut3_I0_O)        0.295     5.401 r  soc_ethmac_crc32_checker_syncfifo_produce[2]_i_1/O
                         net (fo=41, routed)          1.977     7.378    soc_ethmac_crc32_checker_syncfifo_produce[2]_i_1_n_0
    SLICE_X66Y93         FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.706     9.706    eth_rx_clk
    SLICE_X66Y93         FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[6]/C
                         clock pessimism              0.088     9.794    
                         clock uncertainty           -0.035     9.759    
    SLICE_X66Y93         FDSE (Setup_fdse_C_S)       -0.524     9.235    soc_ethmac_crc32_checker_crc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.235    
                         arrival time                          -7.378    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.962ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_demux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.868ns  (logic 1.175ns (20.025%)  route 4.693ns (79.975%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 9.714 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=6, routed)           3.588     6.123    soc_ethphy_rx_ctl
    SLICE_X58Y95         LUT3 (Prop_lut3_I0_O)        0.208     6.331 f  soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=8, routed)           0.657     6.988    soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X61Y96         LUT6 (Prop_lut6_I5_O)        0.326     7.314 r  soc_ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=3, routed)           0.447     7.762    soc_ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X60Y96         LUT5 (Prop_lut5_I1_O)        0.124     7.886 r  soc_ethmac_rx_converter_converter_demux[0]_i_1/O
                         net (fo=1, routed)           0.000     7.886    soc_ethmac_rx_converter_converter_demux[0]_i_1_n_0
    SLICE_X60Y96         FDRE                                         r  soc_ethmac_rx_converter_converter_demux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.714     9.714    eth_rx_clk
    SLICE_X60Y96         FDRE                                         r  soc_ethmac_rx_converter_converter_demux_reg[0]/C
                         clock pessimism              0.088     9.802    
                         clock uncertainty           -0.035     9.767    
    SLICE_X60Y96         FDRE (Setup_fdre_C_D)        0.081     9.848    soc_ethmac_rx_converter_converter_demux_reg[0]
  -------------------------------------------------------------------
                         required time                          9.848    
                         arrival time                          -7.886    
  -------------------------------------------------------------------
                         slack                                  1.962    

Slack (MET) :             1.976ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_crc32_checker_crc_reg_reg[29]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.784ns  (logic 1.269ns (21.939%)  route 4.515ns (78.061%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns = ( 9.705 - 8.000 ) 
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.828     1.828    eth_rx_clk
    SLICE_X74Y95         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y95         FDRE (Prop_fdre_C_Q)         0.478     2.306 r  soc_ethmac_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.126     3.433    soc_ethmac_rx_cdc_graycounter0_q[0]
    SLICE_X73Y98         LUT6 (Prop_lut6_I1_O)        0.295     3.728 r  storage_12_reg_i_10/O
                         net (fo=1, routed)           0.433     4.161    storage_12_reg_i_10_n_0
    SLICE_X73Y98         LUT4 (Prop_lut4_I0_O)        0.124     4.285 r  storage_12_reg_i_7/O
                         net (fo=20, routed)          1.039     5.323    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X61Y96         LUT5 (Prop_lut5_I0_O)        0.124     5.447 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.540     5.987    p_553_in
    SLICE_X59Y95         LUT6 (Prop_lut6_I2_O)        0.124     6.111 f  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.425     6.536    vns_liteethmaccrc32checker_state[1]_i_2_n_0
    SLICE_X59Y94         LUT3 (Prop_lut3_I2_O)        0.124     6.660 r  soc_ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.953     7.613    soc_ethmac_crc32_checker_crc_ce
    SLICE_X66Y91         FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.705     9.705    eth_rx_clk
    SLICE_X66Y91         FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[29]/C
                         clock pessimism              0.088     9.793    
                         clock uncertainty           -0.035     9.758    
    SLICE_X66Y91         FDSE (Setup_fdse_C_CE)      -0.169     9.589    soc_ethmac_crc32_checker_crc_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          9.589    
                         arrival time                          -7.613    
  -------------------------------------------------------------------
                         slack                                  1.976    

Slack (MET) :             2.024ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_last_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.805ns  (logic 1.175ns (20.242%)  route 4.630ns (79.758%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 9.714 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           3.588     6.123    soc_ethphy_rx_ctl
    SLICE_X58Y95         LUT3 (Prop_lut3_I0_O)        0.208     6.331 r  soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=8, routed)           0.657     6.988    soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X61Y96         LUT6 (Prop_lut6_I5_O)        0.326     7.314 f  soc_ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=3, routed)           0.384     7.698    soc_ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X60Y96         LUT6 (Prop_lut6_I1_O)        0.124     7.822 r  soc_ethmac_rx_converter_converter_source_last_i_1/O
                         net (fo=1, routed)           0.000     7.822    soc_ethmac_rx_converter_converter_source_last_i_1_n_0
    SLICE_X60Y96         FDRE                                         r  soc_ethmac_rx_converter_converter_source_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.714     9.714    eth_rx_clk
    SLICE_X60Y96         FDRE                                         r  soc_ethmac_rx_converter_converter_source_last_reg/C
                         clock pessimism              0.088     9.802    
                         clock uncertainty           -0.035     9.767    
    SLICE_X60Y96         FDRE (Setup_fdre_C_D)        0.079     9.846    soc_ethmac_rx_converter_converter_source_last_reg
  -------------------------------------------------------------------
                         required time                          9.846    
                         arrival time                          -7.822    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_demux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.795ns  (logic 1.175ns (20.277%)  route 4.620ns (79.723%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 9.714 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=6, routed)           3.588     6.123    soc_ethphy_rx_ctl
    SLICE_X58Y95         LUT3 (Prop_lut3_I0_O)        0.208     6.331 f  soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=8, routed)           0.657     6.988    soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X61Y96         LUT6 (Prop_lut6_I5_O)        0.326     7.314 r  soc_ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=3, routed)           0.374     7.688    soc_ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X60Y96         LUT6 (Prop_lut6_I1_O)        0.124     7.812 r  soc_ethmac_rx_converter_converter_demux[1]_i_1/O
                         net (fo=1, routed)           0.000     7.812    soc_ethmac_rx_converter_converter_demux[1]_i_1_n_0
    SLICE_X60Y96         FDRE                                         r  soc_ethmac_rx_converter_converter_demux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.714     9.714    eth_rx_clk
    SLICE_X60Y96         FDRE                                         r  soc_ethmac_rx_converter_converter_demux_reg[1]/C
                         clock pessimism              0.088     9.802    
                         clock uncertainty           -0.035     9.767    
    SLICE_X60Y96         FDRE (Setup_fdre_C_D)        0.079     9.846    soc_ethmac_rx_converter_converter_demux_reg[1]
  -------------------------------------------------------------------
                         required time                          9.846    
                         arrival time                          -7.812    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.055ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_crc32_checker_crc_reg_reg[21]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 1.269ns (22.371%)  route 4.403ns (77.629%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.828     1.828    eth_rx_clk
    SLICE_X74Y95         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y95         FDRE (Prop_fdre_C_Q)         0.478     2.306 r  soc_ethmac_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.126     3.433    soc_ethmac_rx_cdc_graycounter0_q[0]
    SLICE_X73Y98         LUT6 (Prop_lut6_I1_O)        0.295     3.728 r  storage_12_reg_i_10/O
                         net (fo=1, routed)           0.433     4.161    storage_12_reg_i_10_n_0
    SLICE_X73Y98         LUT4 (Prop_lut4_I0_O)        0.124     4.285 r  storage_12_reg_i_7/O
                         net (fo=20, routed)          1.039     5.323    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X61Y96         LUT5 (Prop_lut5_I0_O)        0.124     5.447 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.540     5.987    p_553_in
    SLICE_X59Y95         LUT6 (Prop_lut6_I2_O)        0.124     6.111 f  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.425     6.536    vns_liteethmaccrc32checker_state[1]_i_2_n_0
    SLICE_X59Y94         LUT3 (Prop_lut3_I2_O)        0.124     6.660 r  soc_ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.841     7.501    soc_ethmac_crc32_checker_crc_ce
    SLICE_X65Y91         FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.708     9.708    eth_rx_clk
    SLICE_X65Y91         FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[21]/C
                         clock pessimism              0.088     9.796    
                         clock uncertainty           -0.035     9.761    
    SLICE_X65Y91         FDSE (Setup_fdse_C_CE)      -0.205     9.556    soc_ethmac_crc32_checker_crc_reg_reg[21]
  -------------------------------------------------------------------
                         required time                          9.556    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                  2.055    

Slack (MET) :             2.055ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_crc32_checker_crc_reg_reg[23]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 1.269ns (22.371%)  route 4.403ns (77.629%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.828     1.828    eth_rx_clk
    SLICE_X74Y95         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y95         FDRE (Prop_fdre_C_Q)         0.478     2.306 r  soc_ethmac_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.126     3.433    soc_ethmac_rx_cdc_graycounter0_q[0]
    SLICE_X73Y98         LUT6 (Prop_lut6_I1_O)        0.295     3.728 r  storage_12_reg_i_10/O
                         net (fo=1, routed)           0.433     4.161    storage_12_reg_i_10_n_0
    SLICE_X73Y98         LUT4 (Prop_lut4_I0_O)        0.124     4.285 r  storage_12_reg_i_7/O
                         net (fo=20, routed)          1.039     5.323    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X61Y96         LUT5 (Prop_lut5_I0_O)        0.124     5.447 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.540     5.987    p_553_in
    SLICE_X59Y95         LUT6 (Prop_lut6_I2_O)        0.124     6.111 f  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.425     6.536    vns_liteethmaccrc32checker_state[1]_i_2_n_0
    SLICE_X59Y94         LUT3 (Prop_lut3_I2_O)        0.124     6.660 r  soc_ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.841     7.501    soc_ethmac_crc32_checker_crc_ce
    SLICE_X65Y91         FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.708     9.708    eth_rx_clk
    SLICE_X65Y91         FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[23]/C
                         clock pessimism              0.088     9.796    
                         clock uncertainty           -0.035     9.761    
    SLICE_X65Y91         FDSE (Setup_fdse_C_CE)      -0.205     9.556    soc_ethmac_crc32_checker_crc_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          9.556    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                  2.055    

Slack (MET) :             2.055ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_crc32_checker_crc_reg_reg[28]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 1.269ns (22.371%)  route 4.403ns (77.629%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.828     1.828    eth_rx_clk
    SLICE_X74Y95         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y95         FDRE (Prop_fdre_C_Q)         0.478     2.306 r  soc_ethmac_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.126     3.433    soc_ethmac_rx_cdc_graycounter0_q[0]
    SLICE_X73Y98         LUT6 (Prop_lut6_I1_O)        0.295     3.728 r  storage_12_reg_i_10/O
                         net (fo=1, routed)           0.433     4.161    storage_12_reg_i_10_n_0
    SLICE_X73Y98         LUT4 (Prop_lut4_I0_O)        0.124     4.285 r  storage_12_reg_i_7/O
                         net (fo=20, routed)          1.039     5.323    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X61Y96         LUT5 (Prop_lut5_I0_O)        0.124     5.447 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.540     5.987    p_553_in
    SLICE_X59Y95         LUT6 (Prop_lut6_I2_O)        0.124     6.111 f  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.425     6.536    vns_liteethmaccrc32checker_state[1]_i_2_n_0
    SLICE_X59Y94         LUT3 (Prop_lut3_I2_O)        0.124     6.660 r  soc_ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.841     7.501    soc_ethmac_crc32_checker_crc_ce
    SLICE_X65Y91         FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.708     9.708    eth_rx_clk
    SLICE_X65Y91         FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[28]/C
                         clock pessimism              0.088     9.796    
                         clock uncertainty           -0.035     9.761    
    SLICE_X65Y91         FDSE (Setup_fdse_C_CE)      -0.205     9.556    soc_ethmac_crc32_checker_crc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          9.556    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                  2.055    

Slack (MET) :             2.055ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_crc32_checker_crc_reg_reg[31]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 1.269ns (22.371%)  route 4.403ns (77.629%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.828     1.828    eth_rx_clk
    SLICE_X74Y95         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y95         FDRE (Prop_fdre_C_Q)         0.478     2.306 r  soc_ethmac_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.126     3.433    soc_ethmac_rx_cdc_graycounter0_q[0]
    SLICE_X73Y98         LUT6 (Prop_lut6_I1_O)        0.295     3.728 r  storage_12_reg_i_10/O
                         net (fo=1, routed)           0.433     4.161    storage_12_reg_i_10_n_0
    SLICE_X73Y98         LUT4 (Prop_lut4_I0_O)        0.124     4.285 r  storage_12_reg_i_7/O
                         net (fo=20, routed)          1.039     5.323    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X61Y96         LUT5 (Prop_lut5_I0_O)        0.124     5.447 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.540     5.987    p_553_in
    SLICE_X59Y95         LUT6 (Prop_lut6_I2_O)        0.124     6.111 f  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.425     6.536    vns_liteethmaccrc32checker_state[1]_i_2_n_0
    SLICE_X59Y94         LUT3 (Prop_lut3_I2_O)        0.124     6.660 r  soc_ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.841     7.501    soc_ethmac_crc32_checker_crc_ce
    SLICE_X65Y91         FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.708     9.708    eth_rx_clk
    SLICE_X65Y91         FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[31]/C
                         clock pessimism              0.088     9.796    
                         clock uncertainty           -0.035     9.761    
    SLICE_X65Y91         FDSE (Setup_fdse_C_CE)      -0.205     9.556    soc_ethmac_crc32_checker_crc_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          9.556    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                  2.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.220%)  route 0.248ns (63.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.643     0.643    eth_rx_clk
    SLICE_X71Y95         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y95         FDRE (Prop_fdre_C_Q)         0.141     0.784 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[26]/Q
                         net (fo=1, routed)           0.248     1.032    soc_ethmac_rx_converter_converter_source_payload_data[26]
    RAMB36_X4Y19         RAMB36E1                                     r  storage_12_reg/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.956     0.956    eth_rx_clk
    RAMB36_X4Y19         RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.237     0.719    
    RAMB36_X4Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[22])
                                                      0.296     1.015    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.109%)  route 0.255ns (60.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.644     0.644    eth_rx_clk
    SLICE_X68Y96         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDRE (Prop_fdre_C_Q)         0.164     0.808 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[38]/Q
                         net (fo=1, routed)           0.255     1.064    soc_ethmac_rx_converter_converter_source_payload_data[38]
    RAMB36_X4Y19         RAMB36E1                                     r  storage_12_reg/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.956     0.956    eth_rx_clk
    RAMB36_X4Y19         RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.237     0.719    
    RAMB36_X4Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.296     1.015    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.128ns (33.523%)  route 0.254ns (66.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.643     0.643    eth_rx_clk
    SLICE_X71Y95         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y95         FDRE (Prop_fdre_C_Q)         0.128     0.771 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/Q
                         net (fo=1, routed)           0.254     1.025    soc_ethmac_rx_converter_converter_source_payload_data[29]
    RAMB36_X4Y19         RAMB36E1                                     r  storage_12_reg/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.956     0.956    eth_rx_clk
    RAMB36_X4Y19         RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.237     0.719    
    RAMB36_X4Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.243     0.962    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.534%)  route 0.285ns (63.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.643     0.643    eth_rx_clk
    SLICE_X70Y96         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y96         FDRE (Prop_fdre_C_Q)         0.164     0.807 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[0]/Q
                         net (fo=1, routed)           0.285     1.092    soc_ethmac_rx_converter_converter_source_payload_data[0]
    RAMB36_X4Y19         RAMB36E1                                     r  storage_12_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.956     0.956    eth_rx_clk
    RAMB36_X4Y19         RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.237     0.719    
    RAMB36_X4Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[0])
                                                      0.296     1.015    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_binary_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.235%)  route 0.183ns (52.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.641     0.641    eth_rx_clk
    SLICE_X74Y96         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_binary_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y96         FDRE (Prop_fdre_C_Q)         0.164     0.805 r  soc_ethmac_rx_cdc_graycounter0_q_binary_reg[5]/Q
                         net (fo=5, routed)           0.183     0.988    soc_ethmac_rx_cdc_graycounter0_q_binary[5]
    RAMB36_X4Y19         RAMB36E1                                     r  storage_12_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.956     0.956    eth_rx_clk
    RAMB36_X4Y19         RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.237     0.719    
    RAMB36_X4Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.902    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.164ns (34.877%)  route 0.306ns (65.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.644     0.644    eth_rx_clk
    SLICE_X68Y96         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDRE (Prop_fdre_C_Q)         0.164     0.808 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[30]/Q
                         net (fo=1, routed)           0.306     1.114    soc_ethmac_rx_converter_converter_source_payload_data[30]
    RAMB36_X4Y19         RAMB36E1                                     r  storage_12_reg/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.956     0.956    eth_rx_clk
    RAMB36_X4Y19         RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.237     0.719    
    RAMB36_X4Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[24])
                                                      0.296     1.015    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.164ns (34.877%)  route 0.306ns (65.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.644     0.644    eth_rx_clk
    SLICE_X68Y96         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDRE (Prop_fdre_C_Q)         0.164     0.808 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[32]/Q
                         net (fo=1, routed)           0.306     1.114    soc_ethmac_rx_converter_converter_source_payload_data[32]
    RAMB36_X4Y19         RAMB36E1                                     r  storage_12_reg/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.956     0.956    eth_rx_clk
    RAMB36_X4Y19         RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.237     0.719    
    RAMB36_X4Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[26])
                                                      0.296     1.015    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.646     0.646    eth_rx_clk
    SLICE_X65Y96         FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDRE (Prop_fdre_C_Q)         0.141     0.787 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     1.071    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X64Y96         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.921     0.921    storage_10_reg_0_7_6_7/WCLK
    SLICE_X64Y96         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.261     0.659    
    SLICE_X64Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.969    storage_10_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.646     0.646    eth_rx_clk
    SLICE_X65Y96         FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDRE (Prop_fdre_C_Q)         0.141     0.787 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     1.071    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X64Y96         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.921     0.921    storage_10_reg_0_7_6_7/WCLK
    SLICE_X64Y96         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.261     0.659    
    SLICE_X64Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.969    storage_10_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.646     0.646    eth_rx_clk
    SLICE_X65Y96         FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDRE (Prop_fdre_C_Q)         0.141     0.787 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     1.071    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X64Y96         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.921     0.921    storage_10_reg_0_7_6_7/WCLK
    SLICE_X64Y96         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.261     0.659    
    SLICE_X64Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.969    storage_10_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y19    storage_12_reg/CLKBWRCLK
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y79    IDDR/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y96    IDDR_1/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y92    IDDR_2/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y91    IDDR_3/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y86    IDDR_4/C
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X74Y98    FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X74Y98    FDPE_9/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X64Y91    soc_ethmac_crc32_checker_crc_reg_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X64Y95    storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X64Y95    storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X64Y95    storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X64Y95    storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X64Y95    storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X64Y95    storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X64Y95    storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X64Y95    storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X64Y95    storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X64Y95    storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X64Y95    storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X64Y95    storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X64Y95    storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X64Y95    storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X64Y95    storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X64Y95    storage_10_reg_0_7_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_ethphy_pll_clk_tx
  To Clock:  soc_ethphy_pll_clk_tx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_ethphy_pll_clk_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y4   BUFG_6/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_ethphy_pll_clk_tx90
  To Clock:  soc_ethphy_pll_clk_tx90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_ethphy_pll_clk_tx90
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y9   BUFG_7/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y89    ODDR/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_ethphy_pll_fb
  To Clock:  soc_ethphy_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_ethphy_pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.815ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.815ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.266ns  (logic 3.022ns (48.231%)  route 3.244ns (51.769%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.970     1.970    eth_tx_clk
    RAMB36_X0Y14         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     4.424 r  storage_11_reg/DOADO[16]
                         net (fo=1, routed)           1.149     5.573    soc_ethmac_tx_converter_converter_sink_payload_data_reg[20]
    SLICE_X8Y71          LUT6 (Prop_lut6_I1_O)        0.124     5.697 r  ODDR_2_i_8/O
                         net (fo=2, routed)           0.997     6.694    ODDR_2_i_8_n_0
    SLICE_X5Y79          LUT4 (Prop_lut4_I3_O)        0.118     6.812 r  ODDR_2_i_4/O
                         net (fo=1, routed)           0.454     7.267    ODDR_2_i_4_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I3_O)        0.326     7.593 r  ODDR_2_i_1/O
                         net (fo=1, routed)           0.643     8.236    soc_ethmac_tx_gap_inserter_source_payload_data[0]
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D1)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.236    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.212ns  (logic 3.022ns (48.650%)  route 3.190ns (51.350%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.970     1.970    eth_tx_clk
    RAMB36_X0Y14         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      2.454     4.424 r  storage_11_reg/DOADO[10]
                         net (fo=1, routed)           1.189     5.612    soc_ethmac_tx_converter_converter_sink_payload_data_reg[12]
    SLICE_X8Y71          LUT6 (Prop_lut6_I0_O)        0.124     5.736 r  ODDR_4_i_7/O
                         net (fo=2, routed)           0.884     6.620    ODDR_4_i_7_n_0
    SLICE_X6Y77          LUT4 (Prop_lut4_I3_O)        0.116     6.736 r  ODDR_4_i_4/O
                         net (fo=1, routed)           0.473     7.209    ODDR_4_i_4_n_0
    SLICE_X2Y77          LUT6 (Prop_lut6_I3_O)        0.328     7.537 r  ODDR_4_i_1/O
                         net (fo=1, routed)           0.645     8.182    soc_ethmac_tx_gap_inserter_source_payload_data[2]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D1)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.182    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.880ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 3.029ns (48.844%)  route 3.172ns (51.156%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.970     1.970    eth_tx_clk
    RAMB36_X0Y14         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.424 r  storage_11_reg/DOADO[12]
                         net (fo=1, routed)           1.006     5.430    soc_ethmac_tx_converter_converter_sink_payload_data_reg[14]
    SLICE_X8Y71          LUT6 (Prop_lut6_I0_O)        0.124     5.554 r  ODDR_2_i_9/O
                         net (fo=2, routed)           0.999     6.553    ODDR_2_i_9_n_0
    SLICE_X3Y78          LUT4 (Prop_lut4_I3_O)        0.119     6.672 r  ODDR_2_i_7/O
                         net (fo=1, routed)           0.506     7.178    ODDR_2_i_7_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I3_O)        0.332     7.510 r  ODDR_2_i_2/O
                         net (fo=1, routed)           0.661     8.171    soc_ethmac_tx_gap_inserter_source_payload_data[4]
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D2)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.171    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl4_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.354ns  (logic 1.779ns (27.999%)  route 4.575ns (72.001%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 9.845 - 8.000 ) 
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         2.007     2.007    eth_tx_clk
    SLICE_X3Y73          FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.419     2.426 r  vns_xilinxmultiregimpl4_regs1_reg[6]/Q
                         net (fo=1, routed)           0.851     3.277    vns_xilinxmultiregimpl4_regs1[6]
    SLICE_X3Y73          LUT6 (Prop_lut6_I0_O)        0.296     3.573 f  soc_ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.263     3.836    soc_ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X3Y73          LUT6 (Prop_lut6_I5_O)        0.124     3.960 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.348     4.308    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X2Y75          LUT3 (Prop_lut3_I1_O)        0.124     4.432 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.518     4.950    soc_ethmac_padding_inserter_source_valid
    SLICE_X3Y75          LUT3 (Prop_lut3_I0_O)        0.124     5.074 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.421     5.495    soc_ethmac_crc32_inserter_source_valid
    SLICE_X3Y76          LUT4 (Prop_lut4_I1_O)        0.118     5.613 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.536     6.149    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X4Y73          LUT6 (Prop_lut6_I5_O)        0.326     6.475 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.184     6.660    soc_ethmac_tx_converter_converter_mux0
    SLICE_X4Y73          LUT3 (Prop_lut3_I2_O)        0.124     6.784 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.626     7.410    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X5Y71          LUT6 (Prop_lut6_I1_O)        0.124     7.534 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.827     8.361    soc_ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y14         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.845     9.845    eth_tx_clk
    RAMB36_X0Y14         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.934    
                         clock uncertainty           -0.069     9.865    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     9.299    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.299    
                         arrival time                          -8.361    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.962ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl4_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.330ns  (logic 1.903ns (30.064%)  route 4.427ns (69.936%))
  Logic Levels:           9  (LUT2=1 LUT3=3 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 9.845 - 8.000 ) 
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         2.007     2.007    eth_tx_clk
    SLICE_X3Y73          FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.419     2.426 r  vns_xilinxmultiregimpl4_regs1_reg[6]/Q
                         net (fo=1, routed)           0.851     3.277    vns_xilinxmultiregimpl4_regs1[6]
    SLICE_X3Y73          LUT6 (Prop_lut6_I0_O)        0.296     3.573 f  soc_ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.263     3.836    soc_ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X3Y73          LUT6 (Prop_lut6_I5_O)        0.124     3.960 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.348     4.308    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X2Y75          LUT3 (Prop_lut3_I1_O)        0.124     4.432 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.518     4.950    soc_ethmac_padding_inserter_source_valid
    SLICE_X3Y75          LUT3 (Prop_lut3_I0_O)        0.124     5.074 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.421     5.495    soc_ethmac_crc32_inserter_source_valid
    SLICE_X3Y76          LUT4 (Prop_lut4_I1_O)        0.118     5.613 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.536     6.149    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X4Y73          LUT6 (Prop_lut6_I5_O)        0.326     6.475 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.184     6.660    soc_ethmac_tx_converter_converter_mux0
    SLICE_X4Y73          LUT3 (Prop_lut3_I2_O)        0.124     6.784 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.330     7.113    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X5Y73          LUT6 (Prop_lut6_I2_O)        0.124     7.237 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.426     7.664    storage_11_reg_i_46_n_0
    SLICE_X4Y71          LUT2 (Prop_lut2_I0_O)        0.124     7.788 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.549     8.337    soc_ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y14         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.845     9.845    eth_tx_clk
    RAMB36_X0Y14         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.934    
                         clock uncertainty           -0.069     9.865    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.299    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.299    
                         arrival time                          -8.337    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             1.082ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl4_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.210ns  (logic 1.779ns (28.649%)  route 4.431ns (71.351%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 9.845 - 8.000 ) 
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         2.007     2.007    eth_tx_clk
    SLICE_X3Y73          FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.419     2.426 r  vns_xilinxmultiregimpl4_regs1_reg[6]/Q
                         net (fo=1, routed)           0.851     3.277    vns_xilinxmultiregimpl4_regs1[6]
    SLICE_X3Y73          LUT6 (Prop_lut6_I0_O)        0.296     3.573 f  soc_ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.263     3.836    soc_ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X3Y73          LUT6 (Prop_lut6_I5_O)        0.124     3.960 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.348     4.308    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X2Y75          LUT3 (Prop_lut3_I1_O)        0.124     4.432 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.518     4.950    soc_ethmac_padding_inserter_source_valid
    SLICE_X3Y75          LUT3 (Prop_lut3_I0_O)        0.124     5.074 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.421     5.495    soc_ethmac_crc32_inserter_source_valid
    SLICE_X3Y76          LUT4 (Prop_lut4_I1_O)        0.118     5.613 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.536     6.149    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X4Y73          LUT6 (Prop_lut6_I5_O)        0.326     6.475 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.184     6.660    soc_ethmac_tx_converter_converter_mux0
    SLICE_X4Y73          LUT3 (Prop_lut3_I2_O)        0.124     6.784 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.623     7.407    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X5Y71          LUT5 (Prop_lut5_I2_O)        0.124     7.531 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.686     8.217    soc_ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y14         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.845     9.845    eth_tx_clk
    RAMB36_X0Y14         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.934    
                         clock uncertainty           -0.069     9.865    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     9.299    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.299    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.196ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl4_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.439ns  (logic 1.898ns (29.478%)  route 4.541ns (70.522%))
  Logic Levels:           9  (LUT3=4 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.884ns = ( 9.884 - 8.000 ) 
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         2.007     2.007    eth_tx_clk
    SLICE_X3Y73          FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.419     2.426 r  vns_xilinxmultiregimpl4_regs1_reg[6]/Q
                         net (fo=1, routed)           0.851     3.277    vns_xilinxmultiregimpl4_regs1[6]
    SLICE_X3Y73          LUT6 (Prop_lut6_I0_O)        0.296     3.573 f  soc_ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.263     3.836    soc_ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X3Y73          LUT6 (Prop_lut6_I5_O)        0.124     3.960 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.348     4.308    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X2Y75          LUT3 (Prop_lut3_I1_O)        0.124     4.432 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.518     4.950    soc_ethmac_padding_inserter_source_valid
    SLICE_X3Y75          LUT3 (Prop_lut3_I0_O)        0.124     5.074 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.421     5.495    soc_ethmac_crc32_inserter_source_valid
    SLICE_X3Y76          LUT4 (Prop_lut4_I1_O)        0.118     5.613 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.536     6.149    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X4Y73          LUT6 (Prop_lut6_I5_O)        0.326     6.475 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.184     6.660    soc_ethmac_tx_converter_converter_mux0
    SLICE_X4Y73          LUT3 (Prop_lut3_I2_O)        0.124     6.784 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.330     7.113    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X5Y73          LUT6 (Prop_lut6_I2_O)        0.124     7.237 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.742     7.979    storage_11_reg_i_46_n_0
    SLICE_X4Y71          LUT3 (Prop_lut3_I0_O)        0.119     8.098 r  soc_ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.348     8.446    soc_ethmac_tx_cdc_rdport_adr[6]
    SLICE_X3Y72          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.884     9.884    eth_tx_clk
    SLICE_X3Y72          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.102     9.986    
                         clock uncertainty           -0.069     9.917    
    SLICE_X3Y72          FDRE (Setup_fdre_C_D)       -0.275     9.642    soc_ethmac_tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                          9.642    
                         arrival time                          -8.446    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_crc32_inserter_reg_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.795ns  (logic 2.978ns (43.829%)  route 3.817ns (56.171%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 9.882 - 8.000 ) 
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.970     1.970    eth_tx_clk
    RAMB36_X0Y14         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     4.424 r  storage_11_reg/DOADO[16]
                         net (fo=1, routed)           1.149     5.573    soc_ethmac_tx_converter_converter_sink_payload_data_reg[20]
    SLICE_X8Y71          LUT6 (Prop_lut6_I1_O)        0.124     5.697 r  ODDR_2_i_8/O
                         net (fo=2, routed)           0.997     6.694    ODDR_2_i_8_n_0
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.124     6.818 r  soc_ethmac_crc32_inserter_reg[30]_i_2/O
                         net (fo=13, routed)          0.861     7.679    soc_ethmac_crc32_inserter_reg[30]_i_2_n_0
    SLICE_X6Y79          LUT3 (Prop_lut3_I0_O)        0.124     7.803 r  soc_ethmac_crc32_inserter_reg[18]_i_2/O
                         net (fo=3, routed)           0.809     8.612    soc_ethmac_crc32_inserter_reg[18]_i_2_n_0
    SLICE_X4Y77          LUT3 (Prop_lut3_I1_O)        0.152     8.764 r  soc_ethmac_crc32_inserter_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.764    soc_ethmac_crc32_inserter_next_reg[2]
    SLICE_X4Y77          FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.882     9.882    eth_tx_clk
    SLICE_X4Y77          FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[2]/C
                         clock pessimism              0.088     9.970    
                         clock uncertainty           -0.069     9.901    
    SLICE_X4Y77          FDSE (Setup_fdse_C_D)        0.075     9.976    soc_ethmac_crc32_inserter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.976    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.221ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl4_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.071ns  (logic 1.779ns (29.303%)  route 4.292ns (70.697%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 9.845 - 8.000 ) 
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         2.007     2.007    eth_tx_clk
    SLICE_X3Y73          FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.419     2.426 r  vns_xilinxmultiregimpl4_regs1_reg[6]/Q
                         net (fo=1, routed)           0.851     3.277    vns_xilinxmultiregimpl4_regs1[6]
    SLICE_X3Y73          LUT6 (Prop_lut6_I0_O)        0.296     3.573 f  soc_ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.263     3.836    soc_ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X3Y73          LUT6 (Prop_lut6_I5_O)        0.124     3.960 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.348     4.308    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X2Y75          LUT3 (Prop_lut3_I1_O)        0.124     4.432 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.518     4.950    soc_ethmac_padding_inserter_source_valid
    SLICE_X3Y75          LUT3 (Prop_lut3_I0_O)        0.124     5.074 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.421     5.495    soc_ethmac_crc32_inserter_source_valid
    SLICE_X3Y76          LUT4 (Prop_lut4_I1_O)        0.118     5.613 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.536     6.149    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X4Y73          LUT6 (Prop_lut6_I5_O)        0.326     6.475 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.184     6.660    soc_ethmac_tx_converter_converter_mux0
    SLICE_X4Y73          LUT3 (Prop_lut3_I2_O)        0.124     6.784 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.479     7.262    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X6Y72          LUT2 (Prop_lut2_I1_O)        0.124     7.386 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.692     8.078    soc_ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y14         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.845     9.845    eth_tx_clk
    RAMB36_X0Y14         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.934    
                         clock uncertainty           -0.069     9.865    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     9.299    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.299    
                         arrival time                          -8.078    
  -------------------------------------------------------------------
                         slack                                  1.221    

Slack (MET) :             1.253ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_5/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        5.828ns  (logic 2.826ns (48.490%)  route 3.002ns (51.510%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.970     1.970    eth_tx_clk
    RAMB36_X0Y14         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[23])
                                                      2.454     4.424 r  storage_11_reg/DOADO[23]
                         net (fo=1, routed)           1.223     5.646    soc_ethmac_tx_converter_converter_sink_payload_data_reg[27]
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.124     5.770 r  ODDR_5_i_7/O
                         net (fo=2, routed)           0.845     6.615    ODDR_5_i_7_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I1_O)        0.124     6.739 r  ODDR_5_i_5/O
                         net (fo=1, routed)           0.423     7.162    ODDR_5_i_5_n_0
    SLICE_X0Y77          LUT6 (Prop_lut6_I4_O)        0.124     7.286 r  ODDR_5_i_2/O
                         net (fo=1, routed)           0.512     7.798    soc_ethmac_tx_gap_inserter_source_payload_data[7]
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y78         ODDR (Setup_oddr_C_D2)      -0.834     9.051    ODDR_5
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -7.798    
  -------------------------------------------------------------------
                         slack                                  1.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl4_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl4_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.984ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.710     0.710    eth_tx_clk
    SLICE_X3Y74          FDRE                                         r  vns_xilinxmultiregimpl4_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.141     0.851 r  vns_xilinxmultiregimpl4_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.907    vns_xilinxmultiregimpl4_regs0[1]
    SLICE_X3Y74          FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.984     0.984    eth_tx_clk
    SLICE_X3Y74          FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[1]/C
                         clock pessimism             -0.273     0.710    
    SLICE_X3Y74          FDRE (Hold_fdre_C_D)         0.075     0.785    vns_xilinxmultiregimpl4_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl4_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl4_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.711     0.711    eth_tx_clk
    SLICE_X3Y73          FDRE                                         r  vns_xilinxmultiregimpl4_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.141     0.852 r  vns_xilinxmultiregimpl4_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.908    vns_xilinxmultiregimpl4_regs0[5]
    SLICE_X3Y73          FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.985     0.985    eth_tx_clk
    SLICE_X3Y73          FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[5]/C
                         clock pessimism             -0.273     0.711    
    SLICE_X3Y73          FDRE (Hold_fdre_C_D)         0.075     0.786    vns_xilinxmultiregimpl4_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl4_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl4_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.711     0.711    eth_tx_clk
    SLICE_X3Y73          FDRE                                         r  vns_xilinxmultiregimpl4_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.141     0.852 r  vns_xilinxmultiregimpl4_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.908    vns_xilinxmultiregimpl4_regs0[6]
    SLICE_X3Y73          FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.985     0.985    eth_tx_clk
    SLICE_X3Y73          FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[6]/C
                         clock pessimism             -0.273     0.711    
    SLICE_X3Y73          FDRE (Hold_fdre_C_D)         0.071     0.782    vns_xilinxmultiregimpl4_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl4_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl4_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.711     0.711    eth_tx_clk
    SLICE_X2Y73          FDRE                                         r  vns_xilinxmultiregimpl4_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.164     0.875 r  vns_xilinxmultiregimpl4_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.931    vns_xilinxmultiregimpl4_regs0[4]
    SLICE_X2Y73          FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.985     0.985    eth_tx_clk
    SLICE_X2Y73          FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[4]/C
                         clock pessimism             -0.273     0.711    
    SLICE_X2Y73          FDRE (Hold_fdre_C_D)         0.064     0.775    vns_xilinxmultiregimpl4_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl4_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl4_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.711     0.711    eth_tx_clk
    SLICE_X2Y73          FDRE                                         r  vns_xilinxmultiregimpl4_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.164     0.875 r  vns_xilinxmultiregimpl4_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.931    vns_xilinxmultiregimpl4_regs0[0]
    SLICE_X2Y73          FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.985     0.985    eth_tx_clk
    SLICE_X2Y73          FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[0]/C
                         clock pessimism             -0.273     0.711    
    SLICE_X2Y73          FDRE (Hold_fdre_C_D)         0.053     0.764    vns_xilinxmultiregimpl4_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 soc_ethmac_tx_gap_inserter_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_liteethmacgap_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.711     0.711    eth_tx_clk
    SLICE_X0Y76          FDRE                                         r  soc_ethmac_tx_gap_inserter_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     0.852 f  soc_ethmac_tx_gap_inserter_counter_reg[0]/Q
                         net (fo=5, routed)           0.109     0.961    soc_ethmac_tx_gap_inserter_counter_reg__0[0]
    SLICE_X1Y76          LUT6 (Prop_lut6_I3_O)        0.045     1.006 r  vns_liteethmacgap_state_i_1/O
                         net (fo=1, routed)           0.000     1.006    vns_liteethmacgap_state_i_1_n_0
    SLICE_X1Y76          FDRE                                         r  vns_liteethmacgap_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.985     0.985    eth_tx_clk
    SLICE_X1Y76          FDRE                                         r  vns_liteethmacgap_state_reg/C
                         clock pessimism             -0.260     0.724    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.091     0.815    vns_liteethmacgap_state_reg
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_inserter_reg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_crc32_inserter_reg_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.247ns (69.669%)  route 0.108ns (30.331%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.711     0.711    eth_tx_clk
    SLICE_X6Y79          FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDSE (Prop_fdse_C_Q)         0.148     0.859 r  soc_ethmac_crc32_inserter_reg_reg[4]/Q
                         net (fo=2, routed)           0.108     0.967    p_19_in163_in
    SLICE_X6Y79          LUT4 (Prop_lut4_I3_O)        0.099     1.066 r  soc_ethmac_crc32_inserter_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.066    soc_ethmac_crc32_inserter_next_reg[12]
    SLICE_X6Y79          FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.987     0.987    eth_tx_clk
    SLICE_X6Y79          FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[12]/C
                         clock pessimism             -0.275     0.711    
    SLICE_X6Y79          FDSE (Hold_fdse_C_D)         0.121     0.832    soc_ethmac_crc32_inserter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.066    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 soc_ethmac_preamble_inserter_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_preamble_inserter_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.854%)  route 0.141ns (43.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    0.713ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.713     0.713    eth_tx_clk
    SLICE_X1Y77          FDRE                                         r  soc_ethmac_preamble_inserter_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     0.854 r  soc_ethmac_preamble_inserter_cnt_reg[0]/Q
                         net (fo=5, routed)           0.141     0.995    soc_ethmac_preamble_inserter_cnt[0]
    SLICE_X1Y77          LUT6 (Prop_lut6_I0_O)        0.045     1.040 r  soc_ethmac_preamble_inserter_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.040    soc_ethmac_preamble_inserter_cnt[0]_i_1_n_0
    SLICE_X1Y77          FDRE                                         r  soc_ethmac_preamble_inserter_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.987     0.987    eth_tx_clk
    SLICE_X1Y77          FDRE                                         r  soc_ethmac_preamble_inserter_cnt_reg[0]/C
                         clock pessimism             -0.273     0.713    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.091     0.804    soc_ethmac_preamble_inserter_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vns_liteethmacpreambleinserter_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_preamble_inserter_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.318%)  route 0.170ns (47.682%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.711     0.711    eth_tx_clk
    SLICE_X1Y76          FDRE                                         r  vns_liteethmacpreambleinserter_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     0.852 r  vns_liteethmacpreambleinserter_state_reg[0]/Q
                         net (fo=12, routed)          0.170     1.022    vns_liteethmacpreambleinserter_state[0]
    SLICE_X1Y77          LUT6 (Prop_lut6_I5_O)        0.045     1.067 r  soc_ethmac_preamble_inserter_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.067    soc_ethmac_preamble_inserter_cnt[2]_i_1_n_0
    SLICE_X1Y77          FDRE                                         r  soc_ethmac_preamble_inserter_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.987     0.987    eth_tx_clk
    SLICE_X1Y77          FDRE                                         r  soc_ethmac_preamble_inserter_cnt_reg[2]/C
                         clock pessimism             -0.260     0.726    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.092     0.818    soc_ethmac_preamble_inserter_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 soc_ethmac_preamble_inserter_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_preamble_inserter_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.397%)  route 0.156ns (45.603%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    0.713ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.713     0.713    eth_tx_clk
    SLICE_X1Y77          FDRE                                         r  soc_ethmac_preamble_inserter_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     0.854 r  soc_ethmac_preamble_inserter_cnt_reg[1]/Q
                         net (fo=5, routed)           0.156     1.010    soc_ethmac_preamble_inserter_cnt[1]
    SLICE_X1Y77          LUT6 (Prop_lut6_I1_O)        0.045     1.055 r  soc_ethmac_preamble_inserter_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.055    soc_ethmac_preamble_inserter_cnt[1]_i_1_n_0
    SLICE_X1Y77          FDRE                                         r  soc_ethmac_preamble_inserter_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.987     0.987    eth_tx_clk
    SLICE_X1Y77          FDRE                                         r  soc_ethmac_preamble_inserter_cnt_reg[1]/C
                         clock pessimism             -0.273     0.713    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.092     0.805    soc_ethmac_preamble_inserter_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_6/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y14  storage_11_reg/CLKARDCLK
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y80  ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y77  ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y75  ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y76  ODDR_4/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y78  ODDR_5/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X6Y78   FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X6Y78   FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X2Y78   soc_ethmac_crc32_inserter_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X2Y78   soc_ethmac_crc32_inserter_cnt_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X6Y78   FDPE_6/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X6Y78   FDPE_7/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X6Y79   soc_ethmac_crc32_inserter_reg_reg[12]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X6Y79   soc_ethmac_crc32_inserter_reg_reg[12]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y80   soc_ethmac_crc32_inserter_reg_reg[13]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y77   soc_ethmac_crc32_inserter_reg_reg[14]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y78   soc_ethmac_crc32_inserter_reg_reg[15]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y79   soc_ethmac_crc32_inserter_reg_reg[17]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y79   soc_ethmac_crc32_inserter_reg_reg[17]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y79   soc_ethmac_crc32_inserter_reg_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y80   soc_ethmac_crc32_inserter_reg_reg[13]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y80   soc_ethmac_crc32_inserter_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y75   soc_ethmac_padding_inserter_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y75   soc_ethmac_padding_inserter_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y75   soc_ethmac_padding_inserter_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y75   soc_ethmac_padding_inserter_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y75   vns_liteethmacpaddinginserter_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y74   soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X6Y78   FDPE_6/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X6Y78   FDPE_6/C



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in0_pix5x_clk
  To Clock:  hdmi_in0_pix5x_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :           12  Failing Endpoints,  Worst Slack       -0.321ns,  Total Violation       -3.852ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in0_pix5x_clk
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.346
Sources:            { BUFIO/O }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.346       -0.321     ILOGIC_X1Y132  ISERDESE2_16/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.346       -0.321     ILOGIC_X1Y132  ISERDESE2_16/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.346       -0.321     ILOGIC_X1Y131  ISERDESE2_17/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.346       -0.321     ILOGIC_X1Y131  ISERDESE2_17/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.346       -0.321     ILOGIC_X1Y142  ISERDESE2_18/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.346       -0.321     ILOGIC_X1Y142  ISERDESE2_18/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.346       -0.321     ILOGIC_X1Y141  ISERDESE2_19/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.346       -0.321     ILOGIC_X1Y141  ISERDESE2_19/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.346       -0.321     ILOGIC_X1Y146  ISERDESE2_20/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.346       -0.321     ILOGIC_X1Y146  ISERDESE2_20/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in0_pix_clk
  To Clock:  hdmi_in0_pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.225ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl63_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_frame_fifo_graycounter0_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.153ns  (logic 1.333ns (25.869%)  route 3.820ns (74.131%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 8.305 - 6.734 ) 
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        1.691     1.691    hdmi_in0_pix_clk
    SLICE_X127Y147       FDRE                                         r  vns_xilinxmultiregimpl63_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y147       FDRE (Prop_fdre_C_Q)         0.419     2.110 r  vns_xilinxmultiregimpl63_regs1_reg[0]/Q
                         net (fo=1, routed)           1.085     3.195    vns_xilinxmultiregimpl63_regs1[0]
    SLICE_X127Y147       LUT6 (Prop_lut6_I1_O)        0.299     3.494 r  storage_18_reg_0_i_16/O
                         net (fo=1, routed)           0.442     3.936    storage_18_reg_0_i_16_n_0
    SLICE_X129Y147       LUT6 (Prop_lut6_I5_O)        0.124     4.060 r  storage_18_reg_0_i_11/O
                         net (fo=1, routed)           0.433     4.493    soc_frame_fifo_asyncfifo_writable0
    SLICE_X129Y147       LUT5 (Prop_lut5_I2_O)        0.124     4.617 r  storage_18_reg_0_i_1/O
                         net (fo=12, routed)          0.492     5.109    soc_frame_fifo_asyncfifo_writable
    SLICE_X133Y148       LUT6 (Prop_lut6_I4_O)        0.124     5.233 r  soc_frame_fifo_graycounter0_q_binary[8]_i_2/O
                         net (fo=10, routed)          0.444     5.678    soc_frame_fifo_graycounter0_q_binary[8]_i_2_n_0
    SLICE_X131Y148       LUT5 (Prop_lut5_I2_O)        0.124     5.802 r  soc_frame_fifo_graycounter0_q_binary[9]_i_2/O
                         net (fo=2, routed)           0.541     6.343    soc_frame_fifo_graycounter0_q_binary[9]_i_2_n_0
    SLICE_X129Y148       LUT3 (Prop_lut3_I0_O)        0.119     6.462 r  soc_frame_fifo_graycounter0_q_binary[9]_i_1/O
                         net (fo=2, routed)           0.383     6.844    soc_frame_fifo_graycounter0_q_next_binary[9]
    SLICE_X129Y148       FDRE                                         r  soc_frame_fifo_graycounter0_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.571     8.305    hdmi_in0_pix_clk
    SLICE_X129Y148       FDRE                                         r  soc_frame_fifo_graycounter0_q_reg[9]/C
                         clock pessimism              0.080     8.385    
                         clock uncertainty           -0.068     8.317    
    SLICE_X129Y148       FDRE (Setup_fdre_C_D)       -0.248     8.069    soc_frame_fifo_graycounter0_q_reg[9]
  -------------------------------------------------------------------
                         required time                          8.069    
                         arrival time                          -6.844    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.409ns  (required time - arrival time)
  Source:                 soc_charsync2_raw_data1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_charsync2_control_position_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 1.361ns (27.353%)  route 3.615ns (72.647%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.626ns = ( 8.360 - 6.734 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        1.745     1.745    hdmi_in0_pix_clk
    SLICE_X154Y153       FDRE                                         r  soc_charsync2_raw_data1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y153       FDRE (Prop_fdre_C_Q)         0.518     2.263 r  soc_charsync2_raw_data1_reg[6]/Q
                         net (fo=10, routed)          0.891     3.154    soc_charsync2_raw_data1[6]
    SLICE_X154Y154       LUT5 (Prop_lut5_I2_O)        0.124     3.278 f  soc_charsync2_found_control_i_8/O
                         net (fo=1, routed)           0.670     3.948    soc_charsync2_found_control_i_8_n_0
    SLICE_X154Y154       LUT6 (Prop_lut6_I5_O)        0.124     4.072 r  soc_charsync2_found_control_i_5/O
                         net (fo=4, routed)           0.847     4.919    soc_charsync2_found_control119_out
    SLICE_X153Y153       LUT4 (Prop_lut4_I3_O)        0.152     5.071 r  soc_charsync2_control_position[3]_i_7/O
                         net (fo=2, routed)           0.365     5.437    soc_charsync2_control_position[3]_i_7_n_0
    SLICE_X152Y153       LUT6 (Prop_lut6_I2_O)        0.326     5.763 r  soc_charsync2_control_position[3]_i_4/O
                         net (fo=2, routed)           0.505     6.268    soc_charsync2_control_position[3]_i_4_n_0
    SLICE_X152Y153       LUT4 (Prop_lut4_I2_O)        0.117     6.385 r  soc_charsync2_control_position[3]_i_1/O
                         net (fo=1, routed)           0.336     6.721    soc_charsync2_control_position[3]_i_1_n_0
    SLICE_X152Y153       FDRE                                         r  soc_charsync2_control_position_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.626     8.360    hdmi_in0_pix_clk
    SLICE_X152Y153       FDRE                                         r  soc_charsync2_control_position_reg[3]/C
                         clock pessimism              0.078     8.438    
                         clock uncertainty           -0.068     8.370    
    SLICE_X152Y153       FDRE (Setup_fdre_C_D)       -0.240     8.130    soc_charsync2_control_position_reg[3]
  -------------------------------------------------------------------
                         required time                          8.130    
                         arrival time                          -6.721    
  -------------------------------------------------------------------
                         slack                                  1.409    

Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 soc_frame_rgb2ycbcr_b_minus_g_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            C[15]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.282ns  (logic 2.557ns (48.411%)  route 2.725ns (51.589%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.620ns = ( 8.354 - 6.734 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        1.743     1.743    hdmi_in0_pix_clk
    SLICE_X142Y152       FDRE                                         r  soc_frame_rgb2ycbcr_b_minus_g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y152       FDRE (Prop_fdre_C_Q)         0.518     2.261 r  soc_frame_rgb2ycbcr_b_minus_g_reg[0]/Q
                         net (fo=5, routed)           1.028     3.289    soc_frame_rgb2ycbcr_b_minus_g[0]
    SLICE_X140Y156       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.926 r  C[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.926    C[1]_i_1_n_0
    SLICE_X140Y157       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.043 r  C[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.043    C[9]_i_7_n_0
    SLICE_X140Y158       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.366 r  C[9]_i_2/O[1]
                         net (fo=3, routed)           0.825     5.191    C[9]_i_2_n_6
    SLICE_X141Y159       LUT4 (Prop_lut4_I1_O)        0.306     5.497 r  C[12]_i_7/O
                         net (fo=1, routed)           0.000     5.497    C[12]_i_7_n_0
    SLICE_X141Y159       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.029 f  C[12]_i_1/CO[3]
                         net (fo=1, routed)           0.872     6.901    C[12]_i_1_n_0
    SLICE_X142Y161       LUT1 (Prop_lut1_I0_O)        0.124     7.025 r  C[15]_i_1/O
                         net (fo=1, routed)           0.000     7.025    C[15]_i_1_n_0
    SLICE_X142Y161       FDRE                                         r  C[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.620     8.354    hdmi_in0_pix_clk
    SLICE_X142Y161       FDRE                                         r  C[15]/C
                         clock pessimism              0.094     8.448    
                         clock uncertainty           -0.068     8.380    
    SLICE_X142Y161       FDRE (Setup_fdre_C_D)        0.077     8.457    C[15]
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                          -7.025    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.564ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_frame_cur_word_reg[109]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.478ns (11.050%)  route 3.848ns (88.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 8.296 - 6.734 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        1.737     1.737    hdmi_in0_pix_clk
    SLICE_X154Y125       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y125       FDPE (Prop_fdpe_C_Q)         0.478     2.215 r  FDPE_11/Q
                         net (fo=839, routed)         3.848     6.063    hdmi_in0_pix_rst
    SLICE_X137Y150       FDRE                                         r  soc_frame_cur_word_reg[109]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.562     8.296    hdmi_in0_pix_clk
    SLICE_X137Y150       FDRE                                         r  soc_frame_cur_word_reg[109]/C
                         clock pessimism              0.000     8.296    
                         clock uncertainty           -0.068     8.227    
    SLICE_X137Y150       FDRE (Setup_fdre_C_R)       -0.600     7.627    soc_frame_cur_word_reg[109]
  -------------------------------------------------------------------
                         required time                          7.627    
                         arrival time                          -6.063    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.605ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl63_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_frame_fifo_graycounter0_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        4.929ns  (logic 1.338ns (27.144%)  route 3.591ns (72.856%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 8.305 - 6.734 ) 
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        1.691     1.691    hdmi_in0_pix_clk
    SLICE_X127Y147       FDRE                                         r  vns_xilinxmultiregimpl63_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y147       FDRE (Prop_fdre_C_Q)         0.419     2.110 r  vns_xilinxmultiregimpl63_regs1_reg[0]/Q
                         net (fo=1, routed)           1.085     3.195    vns_xilinxmultiregimpl63_regs1[0]
    SLICE_X127Y147       LUT6 (Prop_lut6_I1_O)        0.299     3.494 r  storage_18_reg_0_i_16/O
                         net (fo=1, routed)           0.442     3.936    storage_18_reg_0_i_16_n_0
    SLICE_X129Y147       LUT6 (Prop_lut6_I5_O)        0.124     4.060 r  storage_18_reg_0_i_11/O
                         net (fo=1, routed)           0.433     4.493    soc_frame_fifo_asyncfifo_writable0
    SLICE_X129Y147       LUT5 (Prop_lut5_I2_O)        0.124     4.617 r  storage_18_reg_0_i_1/O
                         net (fo=12, routed)          0.492     5.109    soc_frame_fifo_asyncfifo_writable
    SLICE_X133Y148       LUT6 (Prop_lut6_I4_O)        0.124     5.233 r  soc_frame_fifo_graycounter0_q_binary[8]_i_2/O
                         net (fo=10, routed)          0.444     5.678    soc_frame_fifo_graycounter0_q_binary[8]_i_2_n_0
    SLICE_X131Y148       LUT5 (Prop_lut5_I2_O)        0.124     5.802 r  soc_frame_fifo_graycounter0_q_binary[9]_i_2/O
                         net (fo=2, routed)           0.541     6.343    soc_frame_fifo_graycounter0_q_binary[9]_i_2_n_0
    SLICE_X129Y148       LUT3 (Prop_lut3_I2_O)        0.124     6.467 r  soc_frame_fifo_graycounter0_q[8]_i_1/O
                         net (fo=1, routed)           0.154     6.621    soc_frame_fifo_graycounter0_q_next[8]
    SLICE_X129Y148       FDRE                                         r  soc_frame_fifo_graycounter0_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.571     8.305    hdmi_in0_pix_clk
    SLICE_X129Y148       FDRE                                         r  soc_frame_fifo_graycounter0_q_reg[8]/C
                         clock pessimism              0.080     8.385    
                         clock uncertainty           -0.068     8.317    
    SLICE_X129Y148       FDRE (Setup_fdre_C_D)       -0.092     8.225    soc_frame_fifo_graycounter0_q_reg[8]
  -------------------------------------------------------------------
                         required time                          8.225    
                         arrival time                          -6.621    
  -------------------------------------------------------------------
                         slack                                  1.605    

Slack (MET) :             1.690ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_frame_cur_word_reg[103]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 0.478ns (11.380%)  route 3.722ns (88.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 8.296 - 6.734 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        1.737     1.737    hdmi_in0_pix_clk
    SLICE_X154Y125       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y125       FDPE (Prop_fdpe_C_Q)         0.478     2.215 r  FDPE_11/Q
                         net (fo=839, routed)         3.722     5.938    hdmi_in0_pix_rst
    SLICE_X139Y151       FDRE                                         r  soc_frame_cur_word_reg[103]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.562     8.296    hdmi_in0_pix_clk
    SLICE_X139Y151       FDRE                                         r  soc_frame_cur_word_reg[103]/C
                         clock pessimism              0.000     8.296    
                         clock uncertainty           -0.068     8.227    
    SLICE_X139Y151       FDRE (Setup_fdre_C_R)       -0.600     7.627    soc_frame_cur_word_reg[103]
  -------------------------------------------------------------------
                         required time                          7.627    
                         arrival time                          -5.938    
  -------------------------------------------------------------------
                         slack                                  1.690    

Slack (MET) :             1.690ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_frame_cur_word_reg[111]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 0.478ns (11.380%)  route 3.722ns (88.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 8.296 - 6.734 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        1.737     1.737    hdmi_in0_pix_clk
    SLICE_X154Y125       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y125       FDPE (Prop_fdpe_C_Q)         0.478     2.215 r  FDPE_11/Q
                         net (fo=839, routed)         3.722     5.938    hdmi_in0_pix_rst
    SLICE_X139Y151       FDRE                                         r  soc_frame_cur_word_reg[111]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.562     8.296    hdmi_in0_pix_clk
    SLICE_X139Y151       FDRE                                         r  soc_frame_cur_word_reg[111]/C
                         clock pessimism              0.000     8.296    
                         clock uncertainty           -0.068     8.227    
    SLICE_X139Y151       FDRE (Setup_fdre_C_R)       -0.600     7.627    soc_frame_cur_word_reg[111]
  -------------------------------------------------------------------
                         required time                          7.627    
                         arrival time                          -5.938    
  -------------------------------------------------------------------
                         slack                                  1.690    

Slack (MET) :             1.690ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_frame_cur_word_reg[99]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 0.478ns (11.380%)  route 3.722ns (88.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 8.296 - 6.734 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        1.737     1.737    hdmi_in0_pix_clk
    SLICE_X154Y125       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y125       FDPE (Prop_fdpe_C_Q)         0.478     2.215 r  FDPE_11/Q
                         net (fo=839, routed)         3.722     5.938    hdmi_in0_pix_rst
    SLICE_X139Y151       FDRE                                         r  soc_frame_cur_word_reg[99]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.562     8.296    hdmi_in0_pix_clk
    SLICE_X139Y151       FDRE                                         r  soc_frame_cur_word_reg[99]/C
                         clock pessimism              0.000     8.296    
                         clock uncertainty           -0.068     8.227    
    SLICE_X139Y151       FDRE (Setup_fdre_C_R)       -0.600     7.627    soc_frame_cur_word_reg[99]
  -------------------------------------------------------------------
                         required time                          7.627    
                         arrival time                          -5.938    
  -------------------------------------------------------------------
                         slack                                  1.690    

Slack (MET) :             1.737ns  (required time - arrival time)
  Source:                 soc_charsync0_raw_data1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_charsync0_control_position_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        4.868ns  (logic 1.392ns (28.595%)  route 3.476ns (71.405%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 8.371 - 6.734 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        1.745     1.745    hdmi_in0_pix_clk
    SLICE_X148Y150       FDRE                                         r  soc_charsync0_raw_data1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y150       FDRE (Prop_fdre_C_Q)         0.518     2.263 r  soc_charsync0_raw_data1_reg[4]/Q
                         net (fo=8, routed)           1.015     3.278    soc_charsync0_raw_data1[4]
    SLICE_X149Y151       LUT5 (Prop_lut5_I0_O)        0.124     3.402 f  soc_charsync0_found_control_i_7/O
                         net (fo=1, routed)           0.263     3.665    soc_charsync0_found_control_i_7_n_0
    SLICE_X149Y151       LUT6 (Prop_lut6_I5_O)        0.124     3.789 r  soc_charsync0_found_control_i_4/O
                         net (fo=4, routed)           0.961     4.750    soc_charsync0_found_control1120_out
    SLICE_X150Y150       LUT4 (Prop_lut4_I0_O)        0.146     4.896 r  soc_charsync0_control_position[3]_i_7/O
                         net (fo=2, routed)           0.561     5.457    soc_charsync0_control_position[3]_i_7_n_0
    SLICE_X151Y149       LUT6 (Prop_lut6_I2_O)        0.328     5.785 r  soc_charsync0_control_position[3]_i_4/O
                         net (fo=2, routed)           0.676     6.461    soc_charsync0_control_position[3]_i_4_n_0
    SLICE_X151Y149       LUT4 (Prop_lut4_I2_O)        0.152     6.613 r  soc_charsync0_control_position[3]_i_1/O
                         net (fo=1, routed)           0.000     6.613    soc_charsync0_control_position[3]_i_1_n_0
    SLICE_X151Y149       FDRE                                         r  soc_charsync0_control_position_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.637     8.371    hdmi_in0_pix_clk
    SLICE_X151Y149       FDRE                                         r  soc_charsync0_control_position_reg[3]/C
                         clock pessimism              0.000     8.371    
                         clock uncertainty           -0.068     8.303    
    SLICE_X151Y149       FDRE (Setup_fdre_C_D)        0.047     8.350    soc_charsync0_control_position_reg[3]
  -------------------------------------------------------------------
                         required time                          8.350    
                         arrival time                          -6.613    
  -------------------------------------------------------------------
                         slack                                  1.737    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 soc_charsync0_raw_data1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_charsync0_control_position_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        4.842ns  (logic 1.364ns (28.170%)  route 3.478ns (71.830%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 8.371 - 6.734 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        1.745     1.745    hdmi_in0_pix_clk
    SLICE_X148Y150       FDRE                                         r  soc_charsync0_raw_data1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y150       FDRE (Prop_fdre_C_Q)         0.518     2.263 r  soc_charsync0_raw_data1_reg[4]/Q
                         net (fo=8, routed)           1.015     3.278    soc_charsync0_raw_data1[4]
    SLICE_X149Y151       LUT5 (Prop_lut5_I0_O)        0.124     3.402 f  soc_charsync0_found_control_i_7/O
                         net (fo=1, routed)           0.263     3.665    soc_charsync0_found_control_i_7_n_0
    SLICE_X149Y151       LUT6 (Prop_lut6_I5_O)        0.124     3.789 r  soc_charsync0_found_control_i_4/O
                         net (fo=4, routed)           0.961     4.750    soc_charsync0_found_control1120_out
    SLICE_X150Y150       LUT4 (Prop_lut4_I0_O)        0.146     4.896 r  soc_charsync0_control_position[3]_i_7/O
                         net (fo=2, routed)           0.561     5.457    soc_charsync0_control_position[3]_i_7_n_0
    SLICE_X151Y149       LUT6 (Prop_lut6_I2_O)        0.328     5.785 r  soc_charsync0_control_position[3]_i_4/O
                         net (fo=2, routed)           0.678     6.463    soc_charsync0_control_position[3]_i_4_n_0
    SLICE_X151Y149       LUT5 (Prop_lut5_I3_O)        0.124     6.587 r  soc_charsync0_control_position[0]_i_1/O
                         net (fo=1, routed)           0.000     6.587    soc_charsync0_control_position[0]_i_1_n_0
    SLICE_X151Y149       FDRE                                         r  soc_charsync0_control_position_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.637     8.371    hdmi_in0_pix_clk
    SLICE_X151Y149       FDRE                                         r  soc_charsync0_control_position_reg[0]/C
                         clock pessimism              0.000     8.371    
                         clock uncertainty           -0.068     8.303    
    SLICE_X151Y149       FDRE (Setup_fdre_C_D)        0.031     8.334    soc_charsync0_control_position_reg[0]
  -------------------------------------------------------------------
                         required time                          8.334    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  1.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_17_reg_0_7_12_17/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.618     0.618    hdmi_in0_pix_clk
    SLICE_X149Y156       FDRE                                         r  soc_chansync_syncbuffer2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y156       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  soc_chansync_syncbuffer2_produce_reg[0]/Q
                         net (fo=27, routed)          0.229     0.987    storage_17_reg_0_7_12_17/ADDRD0
    SLICE_X148Y156       RAMD32                                       r  storage_17_reg_0_7_12_17/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.889     0.889    storage_17_reg_0_7_12_17/WCLK
    SLICE_X148Y156       RAMD32                                       r  storage_17_reg_0_7_12_17/RAMA/CLK
                         clock pessimism             -0.259     0.631    
    SLICE_X148Y156       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.941    storage_17_reg_0_7_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_17_reg_0_7_12_17/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.618     0.618    hdmi_in0_pix_clk
    SLICE_X149Y156       FDRE                                         r  soc_chansync_syncbuffer2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y156       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  soc_chansync_syncbuffer2_produce_reg[0]/Q
                         net (fo=27, routed)          0.229     0.987    storage_17_reg_0_7_12_17/ADDRD0
    SLICE_X148Y156       RAMD32                                       r  storage_17_reg_0_7_12_17/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.889     0.889    storage_17_reg_0_7_12_17/WCLK
    SLICE_X148Y156       RAMD32                                       r  storage_17_reg_0_7_12_17/RAMA_D1/CLK
                         clock pessimism             -0.259     0.631    
    SLICE_X148Y156       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.941    storage_17_reg_0_7_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_17_reg_0_7_12_17/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.618     0.618    hdmi_in0_pix_clk
    SLICE_X149Y156       FDRE                                         r  soc_chansync_syncbuffer2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y156       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  soc_chansync_syncbuffer2_produce_reg[0]/Q
                         net (fo=27, routed)          0.229     0.987    storage_17_reg_0_7_12_17/ADDRD0
    SLICE_X148Y156       RAMD32                                       r  storage_17_reg_0_7_12_17/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.889     0.889    storage_17_reg_0_7_12_17/WCLK
    SLICE_X148Y156       RAMD32                                       r  storage_17_reg_0_7_12_17/RAMB/CLK
                         clock pessimism             -0.259     0.631    
    SLICE_X148Y156       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.941    storage_17_reg_0_7_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_17_reg_0_7_12_17/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.618     0.618    hdmi_in0_pix_clk
    SLICE_X149Y156       FDRE                                         r  soc_chansync_syncbuffer2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y156       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  soc_chansync_syncbuffer2_produce_reg[0]/Q
                         net (fo=27, routed)          0.229     0.987    storage_17_reg_0_7_12_17/ADDRD0
    SLICE_X148Y156       RAMD32                                       r  storage_17_reg_0_7_12_17/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.889     0.889    storage_17_reg_0_7_12_17/WCLK
    SLICE_X148Y156       RAMD32                                       r  storage_17_reg_0_7_12_17/RAMB_D1/CLK
                         clock pessimism             -0.259     0.631    
    SLICE_X148Y156       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.941    storage_17_reg_0_7_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_17_reg_0_7_12_17/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.618     0.618    hdmi_in0_pix_clk
    SLICE_X149Y156       FDRE                                         r  soc_chansync_syncbuffer2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y156       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  soc_chansync_syncbuffer2_produce_reg[0]/Q
                         net (fo=27, routed)          0.229     0.987    storage_17_reg_0_7_12_17/ADDRD0
    SLICE_X148Y156       RAMD32                                       r  storage_17_reg_0_7_12_17/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.889     0.889    storage_17_reg_0_7_12_17/WCLK
    SLICE_X148Y156       RAMD32                                       r  storage_17_reg_0_7_12_17/RAMC/CLK
                         clock pessimism             -0.259     0.631    
    SLICE_X148Y156       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.941    storage_17_reg_0_7_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_17_reg_0_7_12_17/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.618     0.618    hdmi_in0_pix_clk
    SLICE_X149Y156       FDRE                                         r  soc_chansync_syncbuffer2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y156       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  soc_chansync_syncbuffer2_produce_reg[0]/Q
                         net (fo=27, routed)          0.229     0.987    storage_17_reg_0_7_12_17/ADDRD0
    SLICE_X148Y156       RAMD32                                       r  storage_17_reg_0_7_12_17/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.889     0.889    storage_17_reg_0_7_12_17/WCLK
    SLICE_X148Y156       RAMD32                                       r  storage_17_reg_0_7_12_17/RAMC_D1/CLK
                         clock pessimism             -0.259     0.631    
    SLICE_X148Y156       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.941    storage_17_reg_0_7_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_17_reg_0_7_12_17/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.618     0.618    hdmi_in0_pix_clk
    SLICE_X149Y156       FDRE                                         r  soc_chansync_syncbuffer2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y156       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  soc_chansync_syncbuffer2_produce_reg[0]/Q
                         net (fo=27, routed)          0.229     0.987    storage_17_reg_0_7_12_17/ADDRD0
    SLICE_X148Y156       RAMS32                                       r  storage_17_reg_0_7_12_17/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.889     0.889    storage_17_reg_0_7_12_17/WCLK
    SLICE_X148Y156       RAMS32                                       r  storage_17_reg_0_7_12_17/RAMD/CLK
                         clock pessimism             -0.259     0.631    
    SLICE_X148Y156       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.941    storage_17_reg_0_7_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_17_reg_0_7_12_17/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.618     0.618    hdmi_in0_pix_clk
    SLICE_X149Y156       FDRE                                         r  soc_chansync_syncbuffer2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y156       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  soc_chansync_syncbuffer2_produce_reg[0]/Q
                         net (fo=27, routed)          0.229     0.987    storage_17_reg_0_7_12_17/ADDRD0
    SLICE_X148Y156       RAMS32                                       r  storage_17_reg_0_7_12_17/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.889     0.889    storage_17_reg_0_7_12_17/WCLK
    SLICE_X148Y156       RAMS32                                       r  storage_17_reg_0_7_12_17/RAMD_D1/CLK
                         clock pessimism             -0.259     0.631    
    SLICE_X148Y156       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.941    storage_17_reg_0_7_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 soc_frame_cur_word_reg[92]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_18_reg_1/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.220%)  route 0.225ns (63.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.616     0.616    hdmi_in0_pix_clk
    SLICE_X141Y153       FDRE                                         r  soc_frame_cur_word_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y153       FDRE (Prop_fdre_C_Q)         0.128     0.744 r  soc_frame_cur_word_reg[92]/Q
                         net (fo=1, routed)           0.225     0.969    soc_frame_cur_word[92]
    RAMB36_X7Y30         RAMB36E1                                     r  storage_18_reg_1/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.931     0.931    hdmi_in0_pix_clk
    RAMB36_X7Y30         RAMB36E1                                     r  storage_18_reg_1/CLKBWRCLK
                         clock pessimism             -0.256     0.675    
    RAMB36_X7Y30         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[21])
                                                      0.243     0.918    storage_18_reg_1
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 soc_charsync0_control_position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_charsync0_previous_control_position_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.657%)  route 0.278ns (66.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.619     0.619    hdmi_in0_pix_clk
    SLICE_X149Y150       FDRE                                         r  soc_charsync0_control_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y150       FDRE (Prop_fdre_C_Q)         0.141     0.760 r  soc_charsync0_control_position_reg[2]/Q
                         net (fo=4, routed)           0.278     1.038    soc_charsync0_control_position[2]
    SLICE_X149Y149       FDRE                                         r  soc_charsync0_previous_control_position_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.893     0.893    hdmi_in0_pix_clk
    SLICE_X149Y149       FDRE                                         r  soc_charsync0_previous_control_position_reg[2]/C
                         clock pessimism              0.000     0.893    
    SLICE_X149Y149       FDRE (Hold_fdre_C_D)         0.070     0.963    soc_charsync0_previous_control_position_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in0_pix_clk
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { BUFG_8/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.395         6.734       3.339      DSP48_X7Y65     soc_frame_rgb2ycbcr_cd_mult_byraw_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.395         6.734       3.339      DSP48_X7Y64     soc_frame_rgb2ycbcr_cc_mult_ryraw_reg/CLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X7Y29    storage_18_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X7Y30    storage_18_reg_1/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X141Y159  C[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X141Y159  C[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X141Y159  C[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X138Y162  soc_frame_rgb2ycbcr_cr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X143Y164  soc_frame_rgb2ycbcr_cr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X143Y164  soc_frame_rgb2ycbcr_cr_reg[11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y149  storage_16_reg_0_7_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y149  storage_16_reg_0_7_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y149  storage_16_reg_0_7_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y149  storage_16_reg_0_7_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y149  storage_16_reg_0_7_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y149  storage_16_reg_0_7_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y149  storage_16_reg_0_7_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y149  storage_16_reg_0_7_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y148  storage_16_reg_0_7_18_20/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y148  storage_16_reg_0_7_18_20/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X144Y151  storage_15_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X144Y151  storage_15_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X144Y151  storage_15_reg_0_7_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X144Y151  storage_15_reg_0_7_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X144Y151  storage_15_reg_0_7_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X144Y151  storage_15_reg_0_7_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X144Y151  storage_15_reg_0_7_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X144Y151  storage_15_reg_0_7_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X144Y150  storage_15_reg_0_7_18_20/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X144Y150  storage_15_reg_0_7_18_20/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_pix5x_clk
  To Clock:  hdmi_out0_pix5x_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            8  Failing Endpoints,  Worst Slack       -0.321ns,  Total Violation       -2.568ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_pix5x_clk
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.346
Sources:            { BUFG_12/O }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.346       -0.321     OLOGIC_X1Y148  OSERDESE2_45/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.346       -0.321     OLOGIC_X1Y147  OSERDESE2_46/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.346       -0.321     OLOGIC_X1Y140  OSERDESE2_47/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.346       -0.321     OLOGIC_X1Y139  OSERDESE2_48/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.346       -0.321     OLOGIC_X1Y136  OSERDESE2_49/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.346       -0.321     OLOGIC_X1Y135  OSERDESE2_50/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.346       -0.321     OLOGIC_X1Y134  OSERDESE2_51/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.346       -0.321     OLOGIC_X1Y133  OSERDESE2_52/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_pix_clk
  To Clock:  hdmi_out0_pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.283ns  (logic 2.060ns (32.787%)  route 4.223ns (67.213%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 8.302 - 6.734 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.684     1.684    hdmi_out0_pix_clk
    SLICE_X137Y133       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y133       FDRE (Prop_fdre_C_Q)         0.419     2.103 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.875     2.979    storage_22_reg_0_3_0_5/ADDRA1
    SLICE_X136Y134       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.321     3.300 r  storage_22_reg_0_3_0_5/RAMA/O
                         net (fo=1, routed)           0.455     3.755    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[0]
    SLICE_X137Y134       LUT4 (Prop_lut4_I2_O)        0.328     4.083 r  storage_24_reg_0_i_40/O
                         net (fo=1, routed)           0.154     4.237    storage_24_reg_0_i_40_n_0
    SLICE_X137Y134       LUT5 (Prop_lut5_I4_O)        0.124     4.361 r  storage_24_reg_0_i_39/O
                         net (fo=1, routed)           0.264     4.626    storage_24_reg_0_i_39_n_0
    SLICE_X137Y134       LUT6 (Prop_lut6_I5_O)        0.124     4.750 f  storage_24_reg_0_i_37/O
                         net (fo=1, routed)           0.299     5.049    storage_24_reg_0_i_37_n_0
    SLICE_X135Y134       LUT6 (Prop_lut6_I5_O)        0.124     5.173 f  storage_24_reg_0_i_35/O
                         net (fo=2, routed)           0.166     5.339    storage_24_reg_0_i_35_n_0
    SLICE_X135Y134       LUT2 (Prop_lut2_I0_O)        0.124     5.463 r  soc_hdmi_out0_dram_port_cmd_buffer_consume[1]_i_3/O
                         net (fo=2, routed)           0.300     5.763    soc_hdmi_out0_dram_port_cmd_buffer_consume[1]_i_3_n_0
    SLICE_X133Y134       LUT6 (Prop_lut6_I5_O)        0.124     5.887 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_2/O
                         net (fo=5, routed)           0.315     6.202    soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_2_n_0
    SLICE_X135Y134       LUT5 (Prop_lut5_I3_O)        0.124     6.326 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_1/O
                         net (fo=130, routed)         0.585     6.911    soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_1_n_0
    SLICE_X139Y136       LUT6 (Prop_lut6_I5_O)        0.124     7.035 r  memadr_22[3]_i_2/O
                         net (fo=9, routed)           0.471     7.506    memadr_22[3]_i_2_n_0
    SLICE_X137Y138       LUT6 (Prop_lut6_I1_O)        0.124     7.630 r  soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary[4]_i_1/O
                         net (fo=2, routed)           0.338     7.967    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_next_binary[4]
    SLICE_X138Y138       FDRE                                         r  soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.568     8.302    hdmi_out0_pix_clk
    SLICE_X138Y138       FDRE                                         r  soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_reg[4]/C
                         clock pessimism              0.096     8.398    
                         clock uncertainty           -0.062     8.337    
    SLICE_X138Y138       FDRE (Setup_fdre_C_D)       -0.058     8.279    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_reg[4]
  -------------------------------------------------------------------
                         required time                          8.279    
                         arrival time                          -7.967    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.288ns  (logic 2.060ns (32.761%)  route 4.228ns (67.239%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 8.302 - 6.734 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.684     1.684    hdmi_out0_pix_clk
    SLICE_X137Y133       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y133       FDRE (Prop_fdre_C_Q)         0.419     2.103 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.875     2.979    storage_22_reg_0_3_0_5/ADDRA1
    SLICE_X136Y134       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.321     3.300 r  storage_22_reg_0_3_0_5/RAMA/O
                         net (fo=1, routed)           0.455     3.755    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[0]
    SLICE_X137Y134       LUT4 (Prop_lut4_I2_O)        0.328     4.083 r  storage_24_reg_0_i_40/O
                         net (fo=1, routed)           0.154     4.237    storage_24_reg_0_i_40_n_0
    SLICE_X137Y134       LUT5 (Prop_lut5_I4_O)        0.124     4.361 r  storage_24_reg_0_i_39/O
                         net (fo=1, routed)           0.264     4.626    storage_24_reg_0_i_39_n_0
    SLICE_X137Y134       LUT6 (Prop_lut6_I5_O)        0.124     4.750 f  storage_24_reg_0_i_37/O
                         net (fo=1, routed)           0.299     5.049    storage_24_reg_0_i_37_n_0
    SLICE_X135Y134       LUT6 (Prop_lut6_I5_O)        0.124     5.173 f  storage_24_reg_0_i_35/O
                         net (fo=2, routed)           0.166     5.339    storage_24_reg_0_i_35_n_0
    SLICE_X135Y134       LUT2 (Prop_lut2_I0_O)        0.124     5.463 r  soc_hdmi_out0_dram_port_cmd_buffer_consume[1]_i_3/O
                         net (fo=2, routed)           0.300     5.763    soc_hdmi_out0_dram_port_cmd_buffer_consume[1]_i_3_n_0
    SLICE_X133Y134       LUT6 (Prop_lut6_I5_O)        0.124     5.887 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_2/O
                         net (fo=5, routed)           0.315     6.202    soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_2_n_0
    SLICE_X135Y134       LUT5 (Prop_lut5_I3_O)        0.124     6.326 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_1/O
                         net (fo=130, routed)         0.585     6.911    soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_1_n_0
    SLICE_X139Y136       LUT6 (Prop_lut6_I5_O)        0.124     7.035 r  memadr_22[3]_i_2/O
                         net (fo=9, routed)           0.471     7.506    memadr_22[3]_i_2_n_0
    SLICE_X137Y138       LUT6 (Prop_lut6_I1_O)        0.124     7.630 r  soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary[4]_i_1/O
                         net (fo=2, routed)           0.342     7.972    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_next_binary[4]
    SLICE_X138Y138       FDRE                                         r  soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.568     8.302    hdmi_out0_pix_clk
    SLICE_X138Y138       FDRE                                         r  soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_reg[4]/C
                         clock pessimism              0.096     8.398    
                         clock uncertainty           -0.062     8.337    
    SLICE_X138Y138       FDRE (Setup_fdre_C_D)       -0.047     8.290    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_reg[4]
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                          -7.972    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 2.060ns (32.884%)  route 4.204ns (67.116%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 8.301 - 6.734 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.684     1.684    hdmi_out0_pix_clk
    SLICE_X137Y133       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y133       FDRE (Prop_fdre_C_Q)         0.419     2.103 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.875     2.979    storage_22_reg_0_3_0_5/ADDRA1
    SLICE_X136Y134       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.321     3.300 r  storage_22_reg_0_3_0_5/RAMA/O
                         net (fo=1, routed)           0.455     3.755    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[0]
    SLICE_X137Y134       LUT4 (Prop_lut4_I2_O)        0.328     4.083 r  storage_24_reg_0_i_40/O
                         net (fo=1, routed)           0.154     4.237    storage_24_reg_0_i_40_n_0
    SLICE_X137Y134       LUT5 (Prop_lut5_I4_O)        0.124     4.361 r  storage_24_reg_0_i_39/O
                         net (fo=1, routed)           0.264     4.626    storage_24_reg_0_i_39_n_0
    SLICE_X137Y134       LUT6 (Prop_lut6_I5_O)        0.124     4.750 f  storage_24_reg_0_i_37/O
                         net (fo=1, routed)           0.299     5.049    storage_24_reg_0_i_37_n_0
    SLICE_X135Y134       LUT6 (Prop_lut6_I5_O)        0.124     5.173 f  storage_24_reg_0_i_35/O
                         net (fo=2, routed)           0.166     5.339    storage_24_reg_0_i_35_n_0
    SLICE_X135Y134       LUT2 (Prop_lut2_I0_O)        0.124     5.463 r  soc_hdmi_out0_dram_port_cmd_buffer_consume[1]_i_3/O
                         net (fo=2, routed)           0.300     5.763    soc_hdmi_out0_dram_port_cmd_buffer_consume[1]_i_3_n_0
    SLICE_X133Y134       LUT6 (Prop_lut6_I5_O)        0.124     5.887 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_2/O
                         net (fo=5, routed)           0.315     6.202    soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_2_n_0
    SLICE_X135Y134       LUT5 (Prop_lut5_I3_O)        0.124     6.326 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_1/O
                         net (fo=130, routed)         0.585     6.911    soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_1_n_0
    SLICE_X139Y136       LUT6 (Prop_lut6_I5_O)        0.124     7.035 r  memadr_22[3]_i_2/O
                         net (fo=9, routed)           0.450     7.485    memadr_22[3]_i_2_n_0
    SLICE_X139Y138       LUT3 (Prop_lut3_I0_O)        0.124     7.609 r  memadr_22[1]_i_1/O
                         net (fo=2, routed)           0.340     7.949    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_next_binary[1]
    SLICE_X138Y137       FDRE                                         r  soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.567     8.301    hdmi_out0_pix_clk
    SLICE_X138Y137       FDRE                                         r  soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_reg[1]/C
                         clock pessimism              0.096     8.397    
                         clock uncertainty           -0.062     8.336    
    SLICE_X138Y137       FDRE (Setup_fdre_C_D)       -0.043     8.293    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_reg[1]
  -------------------------------------------------------------------
                         required time                          8.293    
                         arrival time                          -7.949    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            memadr_22_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.254ns  (logic 2.060ns (32.936%)  route 4.194ns (67.064%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 8.302 - 6.734 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.684     1.684    hdmi_out0_pix_clk
    SLICE_X137Y133       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y133       FDRE (Prop_fdre_C_Q)         0.419     2.103 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.875     2.979    storage_22_reg_0_3_0_5/ADDRA1
    SLICE_X136Y134       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.321     3.300 r  storage_22_reg_0_3_0_5/RAMA/O
                         net (fo=1, routed)           0.455     3.755    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[0]
    SLICE_X137Y134       LUT4 (Prop_lut4_I2_O)        0.328     4.083 r  storage_24_reg_0_i_40/O
                         net (fo=1, routed)           0.154     4.237    storage_24_reg_0_i_40_n_0
    SLICE_X137Y134       LUT5 (Prop_lut5_I4_O)        0.124     4.361 r  storage_24_reg_0_i_39/O
                         net (fo=1, routed)           0.264     4.626    storage_24_reg_0_i_39_n_0
    SLICE_X137Y134       LUT6 (Prop_lut6_I5_O)        0.124     4.750 f  storage_24_reg_0_i_37/O
                         net (fo=1, routed)           0.299     5.049    storage_24_reg_0_i_37_n_0
    SLICE_X135Y134       LUT6 (Prop_lut6_I5_O)        0.124     5.173 f  storage_24_reg_0_i_35/O
                         net (fo=2, routed)           0.166     5.339    storage_24_reg_0_i_35_n_0
    SLICE_X135Y134       LUT2 (Prop_lut2_I0_O)        0.124     5.463 r  soc_hdmi_out0_dram_port_cmd_buffer_consume[1]_i_3/O
                         net (fo=2, routed)           0.300     5.763    soc_hdmi_out0_dram_port_cmd_buffer_consume[1]_i_3_n_0
    SLICE_X133Y134       LUT6 (Prop_lut6_I5_O)        0.124     5.887 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_2/O
                         net (fo=5, routed)           0.315     6.202    soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_2_n_0
    SLICE_X135Y134       LUT5 (Prop_lut5_I3_O)        0.124     6.326 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_1/O
                         net (fo=130, routed)         0.585     6.911    soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_1_n_0
    SLICE_X139Y136       LUT6 (Prop_lut6_I5_O)        0.124     7.035 r  memadr_22[3]_i_2/O
                         net (fo=9, routed)           0.449     7.484    memadr_22[3]_i_2_n_0
    SLICE_X138Y137       LUT4 (Prop_lut4_I1_O)        0.124     7.608 r  memadr_22[2]_i_1/O
                         net (fo=2, routed)           0.331     7.939    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_next_binary[2]
    SLICE_X139Y138       FDRE                                         r  memadr_22_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.568     8.302    hdmi_out0_pix_clk
    SLICE_X139Y138       FDRE                                         r  memadr_22_reg[2]/C
                         clock pessimism              0.096     8.398    
                         clock uncertainty           -0.062     8.337    
    SLICE_X139Y138       FDRE (Setup_fdre_C_D)       -0.040     8.297    memadr_22_reg[2]
  -------------------------------------------------------------------
                         required time                          8.297    
                         arrival time                          -7.939    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            memadr_22_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.211ns  (logic 2.060ns (33.167%)  route 4.151ns (66.833%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=3 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 8.302 - 6.734 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.684     1.684    hdmi_out0_pix_clk
    SLICE_X137Y133       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y133       FDRE (Prop_fdre_C_Q)         0.419     2.103 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.875     2.979    storage_22_reg_0_3_0_5/ADDRA1
    SLICE_X136Y134       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.321     3.300 r  storage_22_reg_0_3_0_5/RAMA/O
                         net (fo=1, routed)           0.455     3.755    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[0]
    SLICE_X137Y134       LUT4 (Prop_lut4_I2_O)        0.328     4.083 r  storage_24_reg_0_i_40/O
                         net (fo=1, routed)           0.154     4.237    storage_24_reg_0_i_40_n_0
    SLICE_X137Y134       LUT5 (Prop_lut5_I4_O)        0.124     4.361 r  storage_24_reg_0_i_39/O
                         net (fo=1, routed)           0.264     4.626    storage_24_reg_0_i_39_n_0
    SLICE_X137Y134       LUT6 (Prop_lut6_I5_O)        0.124     4.750 f  storage_24_reg_0_i_37/O
                         net (fo=1, routed)           0.299     5.049    storage_24_reg_0_i_37_n_0
    SLICE_X135Y134       LUT6 (Prop_lut6_I5_O)        0.124     5.173 f  storage_24_reg_0_i_35/O
                         net (fo=2, routed)           0.166     5.339    storage_24_reg_0_i_35_n_0
    SLICE_X135Y134       LUT2 (Prop_lut2_I0_O)        0.124     5.463 r  soc_hdmi_out0_dram_port_cmd_buffer_consume[1]_i_3/O
                         net (fo=2, routed)           0.300     5.763    soc_hdmi_out0_dram_port_cmd_buffer_consume[1]_i_3_n_0
    SLICE_X133Y134       LUT6 (Prop_lut6_I5_O)        0.124     5.887 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_2/O
                         net (fo=5, routed)           0.315     6.202    soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_2_n_0
    SLICE_X135Y134       LUT5 (Prop_lut5_I3_O)        0.124     6.326 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_1/O
                         net (fo=130, routed)         0.585     6.911    soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_1_n_0
    SLICE_X139Y136       LUT6 (Prop_lut6_I5_O)        0.124     7.035 r  memadr_22[3]_i_2/O
                         net (fo=9, routed)           0.548     7.582    memadr_22[3]_i_2_n_0
    SLICE_X138Y138       LUT5 (Prop_lut5_I1_O)        0.124     7.706 r  memadr_22[3]_i_1/O
                         net (fo=2, routed)           0.189     7.895    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_next_binary[3]
    SLICE_X139Y138       FDRE                                         r  memadr_22_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.568     8.302    hdmi_out0_pix_clk
    SLICE_X139Y138       FDRE                                         r  memadr_22_reg[3]/C
                         clock pessimism              0.096     8.398    
                         clock uncertainty           -0.062     8.337    
    SLICE_X139Y138       FDRE (Setup_fdre_C_D)       -0.067     8.270    memadr_22_reg[3]
  -------------------------------------------------------------------
                         required time                          8.270    
                         arrival time                          -7.895    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 memadr_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vns_videoout_state_reg/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 3.126ns (49.798%)  route 3.151ns (50.202%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT4=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 8.290 - 6.734 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.672     1.672    hdmi_out0_pix_clk
    SLICE_X138Y125       FDRE                                         r  memadr_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y125       FDRE (Prop_fdre_C_Q)         0.456     2.128 r  memadr_24_reg[0]/Q
                         net (fo=162, routed)         1.154     3.282    storage_23_reg_0_1_138_143/ADDRA0
    SLICE_X136Y128       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.432 f  storage_23_reg_0_1_138_143/RAMA/O
                         net (fo=2, routed)           0.684     4.117    soc_hdmi_out0_core_dmareader_sink_payload_length[10]
    SLICE_X137Y126       LUT1 (Prop_lut1_I0_O)        0.328     4.445 r  vns_videoout_state_i_40/O
                         net (fo=1, routed)           0.000     4.445    vns_videoout_state_i_40_n_0
    SLICE_X137Y126       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.977 r  vns_videoout_state_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.977    vns_videoout_state_reg_i_19_n_0
    SLICE_X137Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.091 r  vns_videoout_state_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.091    vns_videoout_state_reg_i_18_n_0
    SLICE_X137Y128       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.425 r  vns_videoout_state_reg_i_17/O[1]
                         net (fo=1, routed)           0.810     6.235    vns_videoout_next_state1[18]
    SLICE_X134Y126       LUT6 (Prop_lut6_I0_O)        0.303     6.538 r  vns_videoout_state_i_8/O
                         net (fo=1, routed)           0.000     6.538    vns_videoout_state_i_8_n_0
    SLICE_X134Y126       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.936 r  vns_videoout_state_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.936    vns_videoout_state_reg_i_3_n_0
    SLICE_X134Y127       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.093 f  vns_videoout_state_reg_i_2/CO[1]
                         net (fo=1, routed)           0.503     7.596    vns_videoout_next_state0
    SLICE_X135Y127       LUT4 (Prop_lut4_I3_O)        0.354     7.950 r  vns_videoout_state_i_1/O
                         net (fo=1, routed)           0.000     7.950    vns_videoout_state_i_1_n_0
    SLICE_X135Y127       FDRE                                         r  vns_videoout_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.556     8.290    hdmi_out0_pix_clk
    SLICE_X135Y127       FDRE                                         r  vns_videoout_state_reg/C
                         clock pessimism              0.080     8.370    
                         clock uncertainty           -0.062     8.309    
    SLICE_X135Y127       FDRE (Setup_fdre_C_D)        0.075     8.384    vns_videoout_state_reg
  -------------------------------------------------------------------
                         required time                          8.384    
                         arrival time                          -7.950    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            memadr_22_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 2.060ns (33.552%)  route 4.080ns (66.448%))
  Logic Levels:           10  (LUT2=2 LUT4=1 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 8.302 - 6.734 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.684     1.684    hdmi_out0_pix_clk
    SLICE_X137Y133       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y133       FDRE (Prop_fdre_C_Q)         0.419     2.103 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.875     2.979    storage_22_reg_0_3_0_5/ADDRA1
    SLICE_X136Y134       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.321     3.300 r  storage_22_reg_0_3_0_5/RAMA/O
                         net (fo=1, routed)           0.455     3.755    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[0]
    SLICE_X137Y134       LUT4 (Prop_lut4_I2_O)        0.328     4.083 r  storage_24_reg_0_i_40/O
                         net (fo=1, routed)           0.154     4.237    storage_24_reg_0_i_40_n_0
    SLICE_X137Y134       LUT5 (Prop_lut5_I4_O)        0.124     4.361 r  storage_24_reg_0_i_39/O
                         net (fo=1, routed)           0.264     4.626    storage_24_reg_0_i_39_n_0
    SLICE_X137Y134       LUT6 (Prop_lut6_I5_O)        0.124     4.750 f  storage_24_reg_0_i_37/O
                         net (fo=1, routed)           0.299     5.049    storage_24_reg_0_i_37_n_0
    SLICE_X135Y134       LUT6 (Prop_lut6_I5_O)        0.124     5.173 f  storage_24_reg_0_i_35/O
                         net (fo=2, routed)           0.166     5.339    storage_24_reg_0_i_35_n_0
    SLICE_X135Y134       LUT2 (Prop_lut2_I0_O)        0.124     5.463 r  soc_hdmi_out0_dram_port_cmd_buffer_consume[1]_i_3/O
                         net (fo=2, routed)           0.300     5.763    soc_hdmi_out0_dram_port_cmd_buffer_consume[1]_i_3_n_0
    SLICE_X133Y134       LUT6 (Prop_lut6_I5_O)        0.124     5.887 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_2/O
                         net (fo=5, routed)           0.315     6.202    soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_2_n_0
    SLICE_X135Y134       LUT5 (Prop_lut5_I3_O)        0.124     6.326 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_1/O
                         net (fo=130, routed)         0.585     6.911    soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_1_n_0
    SLICE_X139Y136       LUT6 (Prop_lut6_I5_O)        0.124     7.035 r  memadr_22[3]_i_2/O
                         net (fo=9, routed)           0.334     7.369    memadr_22[3]_i_2_n_0
    SLICE_X138Y137       LUT2 (Prop_lut2_I1_O)        0.124     7.493 r  memadr_22[0]_i_1/O
                         net (fo=2, routed)           0.331     7.824    memadr_22[0]_i_1_n_0
    SLICE_X139Y138       FDRE                                         r  memadr_22_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.568     8.302    hdmi_out0_pix_clk
    SLICE_X139Y138       FDRE                                         r  memadr_22_reg[0]/C
                         clock pessimism              0.096     8.398    
                         clock uncertainty           -0.062     8.337    
    SLICE_X139Y138       FDRE (Setup_fdre_C_D)       -0.043     8.294    memadr_22_reg[0]
  -------------------------------------------------------------------
                         required time                          8.294    
                         arrival time                          -7.824    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_24_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 1.812ns (31.963%)  route 3.857ns (68.037%))
  Logic Levels:           8  (LUT2=2 LUT4=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 8.403 - 6.734 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.684     1.684    hdmi_out0_pix_clk
    SLICE_X137Y133       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y133       FDRE (Prop_fdre_C_Q)         0.419     2.103 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.875     2.979    storage_22_reg_0_3_0_5/ADDRA1
    SLICE_X136Y134       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.321     3.300 r  storage_22_reg_0_3_0_5/RAMA/O
                         net (fo=1, routed)           0.455     3.755    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[0]
    SLICE_X137Y134       LUT4 (Prop_lut4_I2_O)        0.328     4.083 r  storage_24_reg_0_i_40/O
                         net (fo=1, routed)           0.154     4.237    storage_24_reg_0_i_40_n_0
    SLICE_X137Y134       LUT5 (Prop_lut5_I4_O)        0.124     4.361 r  storage_24_reg_0_i_39/O
                         net (fo=1, routed)           0.264     4.626    storage_24_reg_0_i_39_n_0
    SLICE_X137Y134       LUT6 (Prop_lut6_I5_O)        0.124     4.750 f  storage_24_reg_0_i_37/O
                         net (fo=1, routed)           0.299     5.049    storage_24_reg_0_i_37_n_0
    SLICE_X135Y134       LUT6 (Prop_lut6_I5_O)        0.124     5.173 f  storage_24_reg_0_i_35/O
                         net (fo=2, routed)           0.322     5.495    storage_24_reg_0_i_35_n_0
    SLICE_X138Y134       LUT4 (Prop_lut4_I0_O)        0.124     5.619 f  storage_24_reg_0_i_13/O
                         net (fo=34, routed)          0.664     6.282    storage_24_reg_0_i_13_n_0
    SLICE_X142Y134       LUT2 (Prop_lut2_I1_O)        0.124     6.406 r  storage_24_reg_0_i_1/O
                         net (fo=2, routed)           0.318     6.724    soc_hdmi_out0_dram_port_litedramnativeport1_rdata_valid
    SLICE_X142Y133       LUT2 (Prop_lut2_I0_O)        0.124     6.848 r  storage_24_reg_1_ENARDEN_cooolgate_en_gate_51/O
                         net (fo=1, routed)           0.505     7.354    storage_24_reg_1_ENARDEN_cooolgate_en_sig_26
    RAMB36_X7Y26         RAMB36E1                                     r  storage_24_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.669     8.403    hdmi_out0_pix_clk
    RAMB36_X7Y26         RAMB36E1                                     r  storage_24_reg_1/CLKARDCLK
                         clock pessimism              0.080     8.483    
                         clock uncertainty           -0.062     8.421    
    RAMB36_X7Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.978    storage_24_reg_1
  -------------------------------------------------------------------
                         required time                          7.978    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_24_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.653ns  (logic 1.812ns (32.052%)  route 3.841ns (67.948%))
  Logic Levels:           8  (LUT2=2 LUT4=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 8.407 - 6.734 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.684     1.684    hdmi_out0_pix_clk
    SLICE_X137Y133       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y133       FDRE (Prop_fdre_C_Q)         0.419     2.103 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.875     2.979    storage_22_reg_0_3_0_5/ADDRA1
    SLICE_X136Y134       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.321     3.300 r  storage_22_reg_0_3_0_5/RAMA/O
                         net (fo=1, routed)           0.455     3.755    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[0]
    SLICE_X137Y134       LUT4 (Prop_lut4_I2_O)        0.328     4.083 r  storage_24_reg_0_i_40/O
                         net (fo=1, routed)           0.154     4.237    storage_24_reg_0_i_40_n_0
    SLICE_X137Y134       LUT5 (Prop_lut5_I4_O)        0.124     4.361 r  storage_24_reg_0_i_39/O
                         net (fo=1, routed)           0.264     4.626    storage_24_reg_0_i_39_n_0
    SLICE_X137Y134       LUT6 (Prop_lut6_I5_O)        0.124     4.750 f  storage_24_reg_0_i_37/O
                         net (fo=1, routed)           0.299     5.049    storage_24_reg_0_i_37_n_0
    SLICE_X135Y134       LUT6 (Prop_lut6_I5_O)        0.124     5.173 f  storage_24_reg_0_i_35/O
                         net (fo=2, routed)           0.322     5.495    storage_24_reg_0_i_35_n_0
    SLICE_X138Y134       LUT4 (Prop_lut4_I0_O)        0.124     5.619 f  storage_24_reg_0_i_13/O
                         net (fo=34, routed)          0.664     6.282    storage_24_reg_0_i_13_n_0
    SLICE_X142Y134       LUT2 (Prop_lut2_I1_O)        0.124     6.406 r  storage_24_reg_0_i_1/O
                         net (fo=2, routed)           0.304     6.710    soc_hdmi_out0_dram_port_litedramnativeport1_rdata_valid
    SLICE_X143Y135       LUT2 (Prop_lut2_I0_O)        0.124     6.834 r  storage_24_reg_0_ENARDEN_cooolgate_en_gate_49/O
                         net (fo=1, routed)           0.504     7.338    storage_24_reg_0_ENARDEN_cooolgate_en_sig_25
    RAMB36_X7Y27         RAMB36E1                                     r  storage_24_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.673     8.407    hdmi_out0_pix_clk
    RAMB36_X7Y27         RAMB36E1                                     r  storage_24_reg_0/CLKARDCLK
                         clock pessimism              0.080     8.487    
                         clock uncertainty           -0.062     8.425    
    RAMB36_X7Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.982    storage_24_reg_0
  -------------------------------------------------------------------
                         required time                          7.982    
                         arrival time                          -7.338    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 2.060ns (34.208%)  route 3.962ns (65.792%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=3 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 8.302 - 6.734 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.684     1.684    hdmi_out0_pix_clk
    SLICE_X137Y133       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y133       FDRE (Prop_fdre_C_Q)         0.419     2.103 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.875     2.979    storage_22_reg_0_3_0_5/ADDRA1
    SLICE_X136Y134       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.321     3.300 r  storage_22_reg_0_3_0_5/RAMA/O
                         net (fo=1, routed)           0.455     3.755    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[0]
    SLICE_X137Y134       LUT4 (Prop_lut4_I2_O)        0.328     4.083 r  storage_24_reg_0_i_40/O
                         net (fo=1, routed)           0.154     4.237    storage_24_reg_0_i_40_n_0
    SLICE_X137Y134       LUT5 (Prop_lut5_I4_O)        0.124     4.361 r  storage_24_reg_0_i_39/O
                         net (fo=1, routed)           0.264     4.626    storage_24_reg_0_i_39_n_0
    SLICE_X137Y134       LUT6 (Prop_lut6_I5_O)        0.124     4.750 f  storage_24_reg_0_i_37/O
                         net (fo=1, routed)           0.299     5.049    storage_24_reg_0_i_37_n_0
    SLICE_X135Y134       LUT6 (Prop_lut6_I5_O)        0.124     5.173 f  storage_24_reg_0_i_35/O
                         net (fo=2, routed)           0.166     5.339    storage_24_reg_0_i_35_n_0
    SLICE_X135Y134       LUT2 (Prop_lut2_I0_O)        0.124     5.463 r  soc_hdmi_out0_dram_port_cmd_buffer_consume[1]_i_3/O
                         net (fo=2, routed)           0.300     5.763    soc_hdmi_out0_dram_port_cmd_buffer_consume[1]_i_3_n_0
    SLICE_X133Y134       LUT6 (Prop_lut6_I5_O)        0.124     5.887 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_2/O
                         net (fo=5, routed)           0.315     6.202    soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_2_n_0
    SLICE_X135Y134       LUT5 (Prop_lut5_I3_O)        0.124     6.326 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_1/O
                         net (fo=130, routed)         0.585     6.911    soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_1_n_0
    SLICE_X139Y136       LUT6 (Prop_lut6_I5_O)        0.124     7.035 r  memadr_22[3]_i_2/O
                         net (fo=9, routed)           0.548     7.582    memadr_22[3]_i_2_n_0
    SLICE_X138Y138       LUT5 (Prop_lut5_I1_O)        0.124     7.706 r  memadr_22[3]_i_1/O
                         net (fo=2, routed)           0.000     7.706    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_next_binary[3]
    SLICE_X138Y138       FDRE                                         r  soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.568     8.302    hdmi_out0_pix_clk
    SLICE_X138Y138       FDRE                                         r  soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_reg[3]/C
                         clock pessimism              0.096     8.398    
                         clock uncertainty           -0.062     8.337    
    SLICE_X138Y138       FDRE (Setup_fdre_C_D)        0.029     8.366    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_reg[3]
  -------------------------------------------------------------------
                         required time                          8.366    
                         arrival time                          -7.706    
  -------------------------------------------------------------------
                         slack                                  0.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_resetinserter_y_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_25_reg_0_3_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.377%)  route 0.269ns (65.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.617     0.617    hdmi_out0_pix_clk
    SLICE_X145Y137       FDRE                                         r  soc_hdmi_out0_resetinserter_y_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y137       FDRE (Prop_fdre_C_Q)         0.141     0.758 r  soc_hdmi_out0_resetinserter_y_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.269     1.027    storage_25_reg_0_3_0_5/ADDRD0
    SLICE_X144Y136       RAMD32                                       r  storage_25_reg_0_3_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.887     0.887    storage_25_reg_0_3_0_5/WCLK
    SLICE_X144Y136       RAMD32                                       r  storage_25_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.256     0.631    
    SLICE_X144Y136       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.941    storage_25_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_resetinserter_y_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_25_reg_0_3_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.377%)  route 0.269ns (65.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.617     0.617    hdmi_out0_pix_clk
    SLICE_X145Y137       FDRE                                         r  soc_hdmi_out0_resetinserter_y_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y137       FDRE (Prop_fdre_C_Q)         0.141     0.758 r  soc_hdmi_out0_resetinserter_y_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.269     1.027    storage_25_reg_0_3_0_5/ADDRD0
    SLICE_X144Y136       RAMD32                                       r  storage_25_reg_0_3_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.887     0.887    storage_25_reg_0_3_0_5/WCLK
    SLICE_X144Y136       RAMD32                                       r  storage_25_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.256     0.631    
    SLICE_X144Y136       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.941    storage_25_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_resetinserter_y_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_25_reg_0_3_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.377%)  route 0.269ns (65.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.617     0.617    hdmi_out0_pix_clk
    SLICE_X145Y137       FDRE                                         r  soc_hdmi_out0_resetinserter_y_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y137       FDRE (Prop_fdre_C_Q)         0.141     0.758 r  soc_hdmi_out0_resetinserter_y_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.269     1.027    storage_25_reg_0_3_0_5/ADDRD0
    SLICE_X144Y136       RAMD32                                       r  storage_25_reg_0_3_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.887     0.887    storage_25_reg_0_3_0_5/WCLK
    SLICE_X144Y136       RAMD32                                       r  storage_25_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.256     0.631    
    SLICE_X144Y136       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.941    storage_25_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_resetinserter_y_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_25_reg_0_3_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.377%)  route 0.269ns (65.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.617     0.617    hdmi_out0_pix_clk
    SLICE_X145Y137       FDRE                                         r  soc_hdmi_out0_resetinserter_y_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y137       FDRE (Prop_fdre_C_Q)         0.141     0.758 r  soc_hdmi_out0_resetinserter_y_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.269     1.027    storage_25_reg_0_3_0_5/ADDRD0
    SLICE_X144Y136       RAMD32                                       r  storage_25_reg_0_3_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.887     0.887    storage_25_reg_0_3_0_5/WCLK
    SLICE_X144Y136       RAMD32                                       r  storage_25_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.256     0.631    
    SLICE_X144Y136       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.941    storage_25_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_resetinserter_y_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_25_reg_0_3_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.377%)  route 0.269ns (65.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.617     0.617    hdmi_out0_pix_clk
    SLICE_X145Y137       FDRE                                         r  soc_hdmi_out0_resetinserter_y_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y137       FDRE (Prop_fdre_C_Q)         0.141     0.758 r  soc_hdmi_out0_resetinserter_y_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.269     1.027    storage_25_reg_0_3_0_5/ADDRD0
    SLICE_X144Y136       RAMD32                                       r  storage_25_reg_0_3_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.887     0.887    storage_25_reg_0_3_0_5/WCLK
    SLICE_X144Y136       RAMD32                                       r  storage_25_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.256     0.631    
    SLICE_X144Y136       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.941    storage_25_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_resetinserter_y_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_25_reg_0_3_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.377%)  route 0.269ns (65.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.617     0.617    hdmi_out0_pix_clk
    SLICE_X145Y137       FDRE                                         r  soc_hdmi_out0_resetinserter_y_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y137       FDRE (Prop_fdre_C_Q)         0.141     0.758 r  soc_hdmi_out0_resetinserter_y_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.269     1.027    storage_25_reg_0_3_0_5/ADDRD0
    SLICE_X144Y136       RAMD32                                       r  storage_25_reg_0_3_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.887     0.887    storage_25_reg_0_3_0_5/WCLK
    SLICE_X144Y136       RAMD32                                       r  storage_25_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.256     0.631    
    SLICE_X144Y136       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.941    storage_25_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_resetinserter_y_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_25_reg_0_3_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.377%)  route 0.269ns (65.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.617     0.617    hdmi_out0_pix_clk
    SLICE_X145Y137       FDRE                                         r  soc_hdmi_out0_resetinserter_y_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y137       FDRE (Prop_fdre_C_Q)         0.141     0.758 r  soc_hdmi_out0_resetinserter_y_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.269     1.027    storage_25_reg_0_3_0_5/ADDRD0
    SLICE_X144Y136       RAMS32                                       r  storage_25_reg_0_3_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.887     0.887    storage_25_reg_0_3_0_5/WCLK
    SLICE_X144Y136       RAMS32                                       r  storage_25_reg_0_3_0_5/RAMD/CLK
                         clock pessimism             -0.256     0.631    
    SLICE_X144Y136       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.941    storage_25_reg_0_3_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_resetinserter_y_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_25_reg_0_3_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.377%)  route 0.269ns (65.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.617     0.617    hdmi_out0_pix_clk
    SLICE_X145Y137       FDRE                                         r  soc_hdmi_out0_resetinserter_y_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y137       FDRE (Prop_fdre_C_Q)         0.141     0.758 r  soc_hdmi_out0_resetinserter_y_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.269     1.027    storage_25_reg_0_3_0_5/ADDRD0
    SLICE_X144Y136       RAMS32                                       r  storage_25_reg_0_3_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.887     0.887    storage_25_reg_0_3_0_5/WCLK
    SLICE_X144Y136       RAMS32                                       r  storage_25_reg_0_3_0_5/RAMD_D1/CLK
                         clock pessimism             -0.256     0.631    
    SLICE_X144Y136       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.941    storage_25_reg_0_3_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.019%)  route 0.273ns (65.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.616     0.616    hdmi_out0_pix_clk
    SLICE_X151Y134       FDRE                                         r  soc_hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y134       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  soc_hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.273     1.030    storage_27_reg_0_3_0_5/ADDRD0
    SLICE_X150Y135       RAMD32                                       r  storage_27_reg_0_3_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.887     0.887    storage_27_reg_0_3_0_5/WCLK
    SLICE_X150Y135       RAMD32                                       r  storage_27_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.256     0.631    
    SLICE_X150Y135       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.941    storage_27_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.019%)  route 0.273ns (65.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.616     0.616    hdmi_out0_pix_clk
    SLICE_X151Y134       FDRE                                         r  soc_hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y134       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  soc_hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.273     1.030    storage_27_reg_0_3_0_5/ADDRD0
    SLICE_X150Y135       RAMD32                                       r  storage_27_reg_0_3_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.887     0.887    storage_27_reg_0_3_0_5/WCLK
    SLICE_X150Y135       RAMD32                                       r  storage_27_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.256     0.631    
    SLICE_X150Y135       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.941    storage_27_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_pix_clk
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { BUFG_11/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB36_X7Y27    storage_24_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB36_X7Y26    storage_24_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X7Y27    storage_24_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X7Y26    storage_24_reg_1/CLKBWRCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y148   OSERDESE2_45/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y147   OSERDESE2_46/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y140   OSERDESE2_47/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y139   OSERDESE2_48/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y136   OSERDESE2_49/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y135   OSERDESE2_50/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y128  storage_20_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y128  storage_20_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y128  storage_20_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y128  storage_20_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y128  storage_20_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y128  storage_20_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y128  storage_20_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y128  storage_20_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X132Y128  storage_20_reg_0_3_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X132Y128  storage_20_reg_0_3_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X144Y136  storage_25_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X144Y136  storage_25_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X144Y136  storage_25_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X144Y136  storage_25_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X144Y136  storage_25_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X144Y136  storage_25_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X144Y136  storage_25_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X144Y136  storage_25_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X144Y136  storage_25_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X144Y136  storage_25_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pix1p25x_clk
  To Clock:  pix1p25x_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.659ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 ISERDESE2_16/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture0_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.682ns  (logic 2.015ns (43.038%)  route 2.667ns (56.962%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 7.089 - 5.387 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.824     1.824    pix1p25x_clk
    ILOGIC_X1Y132        ISERDESE2                                    r  ISERDESE2_16/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     2.477 r  ISERDESE2_16/Q8
                         net (fo=13, routed)          1.236     3.714    p_9_in[0]
    SLICE_X163Y132       LUT6 (Prop_lut6_I1_O)        0.124     3.838 r  soc_s7datacapture0_lateness[7]_i_9/O
                         net (fo=1, routed)           0.405     4.243    soc_s7datacapture0_lateness[7]_i_9_n_0
    SLICE_X163Y131       LUT6 (Prop_lut6_I5_O)        0.124     4.367 r  soc_s7datacapture0_lateness[7]_i_4/O
                         net (fo=2, routed)           0.487     4.854    soc_s7datacapture0_transition
    SLICE_X162Y131       LUT6 (Prop_lut6_I0_O)        0.124     4.978 r  soc_s7datacapture0_lateness[4]_i_7/O
                         net (fo=1, routed)           0.538     5.516    soc_s7datacapture0_inc
    SLICE_X161Y129       LUT2 (Prop_lut2_I1_O)        0.124     5.640 r  soc_s7datacapture0_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     5.640    soc_s7datacapture0_lateness[4]_i_6_n_0
    SLICE_X161Y129       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.172 r  soc_s7datacapture0_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.172    soc_s7datacapture0_lateness_reg[4]_i_1_n_0
    SLICE_X161Y130       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.506 r  soc_s7datacapture0_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     6.506    soc_s7datacapture0_lateness_reg[7]_i_3_n_6
    SLICE_X161Y130       FDRE                                         r  soc_s7datacapture0_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.702     7.089    pix1p25x_clk
    SLICE_X161Y130       FDRE                                         r  soc_s7datacapture0_lateness_reg[6]/C
                         clock pessimism              0.080     7.169    
                         clock uncertainty           -0.066     7.103    
    SLICE_X161Y130       FDRE (Setup_fdre_C_D)        0.062     7.165    soc_s7datacapture0_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          7.165    
                         arrival time                          -6.506    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture2_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 1.985ns (42.389%)  route 2.698ns (57.611%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 7.100 - 5.387 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.833     1.833    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     2.486 r  ISERDESE2_20/Q8
                         net (fo=13, routed)          1.242     3.729    soc_s7datacapture2_serdes_m_q[0]
    SLICE_X162Y146       LUT6 (Prop_lut6_I1_O)        0.124     3.853 r  soc_s7datacapture2_lateness[7]_i_9/O
                         net (fo=1, routed)           0.454     4.307    soc_s7datacapture2_lateness[7]_i_9_n_0
    SLICE_X163Y146       LUT6 (Prop_lut6_I5_O)        0.124     4.431 r  soc_s7datacapture2_lateness[7]_i_4/O
                         net (fo=2, routed)           0.445     4.876    soc_s7datacapture2_transition
    SLICE_X163Y146       LUT6 (Prop_lut6_I5_O)        0.124     5.000 r  soc_s7datacapture2_lateness[4]_i_7/O
                         net (fo=1, routed)           0.556     5.556    soc_s7datacapture2_inc
    SLICE_X162Y144       LUT2 (Prop_lut2_I1_O)        0.124     5.680 r  soc_s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     5.680    soc_s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X162Y144       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.193 r  soc_s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.193    soc_s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X162Y145       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.516 r  soc_s7datacapture2_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     6.516    soc_s7datacapture2_lateness_reg[7]_i_3_n_6
    SLICE_X162Y145       FDRE                                         r  soc_s7datacapture2_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.713     7.100    pix1p25x_clk
    SLICE_X162Y145       FDRE                                         r  soc_s7datacapture2_lateness_reg[6]/C
                         clock pessimism              0.080     7.180    
                         clock uncertainty           -0.066     7.114    
    SLICE_X162Y145       FDRE (Setup_fdre_C_D)        0.109     7.223    soc_s7datacapture2_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          7.223    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 ISERDESE2_16/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture0_lateness_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.587ns  (logic 1.920ns (41.859%)  route 2.667ns (58.141%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 7.089 - 5.387 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.824     1.824    pix1p25x_clk
    ILOGIC_X1Y132        ISERDESE2                                    r  ISERDESE2_16/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     2.477 r  ISERDESE2_16/Q8
                         net (fo=13, routed)          1.236     3.714    p_9_in[0]
    SLICE_X163Y132       LUT6 (Prop_lut6_I1_O)        0.124     3.838 r  soc_s7datacapture0_lateness[7]_i_9/O
                         net (fo=1, routed)           0.405     4.243    soc_s7datacapture0_lateness[7]_i_9_n_0
    SLICE_X163Y131       LUT6 (Prop_lut6_I5_O)        0.124     4.367 r  soc_s7datacapture0_lateness[7]_i_4/O
                         net (fo=2, routed)           0.487     4.854    soc_s7datacapture0_transition
    SLICE_X162Y131       LUT6 (Prop_lut6_I0_O)        0.124     4.978 r  soc_s7datacapture0_lateness[4]_i_7/O
                         net (fo=1, routed)           0.538     5.516    soc_s7datacapture0_inc
    SLICE_X161Y129       LUT2 (Prop_lut2_I1_O)        0.124     5.640 r  soc_s7datacapture0_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     5.640    soc_s7datacapture0_lateness[4]_i_6_n_0
    SLICE_X161Y129       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.172 r  soc_s7datacapture0_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.172    soc_s7datacapture0_lateness_reg[4]_i_1_n_0
    SLICE_X161Y130       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.411 r  soc_s7datacapture0_lateness_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.000     6.411    soc_s7datacapture0_lateness_reg[7]_i_3_n_5
    SLICE_X161Y130       FDSE                                         r  soc_s7datacapture0_lateness_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.702     7.089    pix1p25x_clk
    SLICE_X161Y130       FDSE                                         r  soc_s7datacapture0_lateness_reg[7]/C
                         clock pessimism              0.080     7.169    
                         clock uncertainty           -0.066     7.103    
    SLICE_X161Y130       FDSE (Setup_fdse_C_D)        0.062     7.165    soc_s7datacapture0_lateness_reg[7]
  -------------------------------------------------------------------
                         required time                          7.165    
                         arrival time                          -6.411    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 ISERDESE2_16/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture0_lateness_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 1.904ns (41.655%)  route 2.667ns (58.345%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 7.089 - 5.387 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.824     1.824    pix1p25x_clk
    ILOGIC_X1Y132        ISERDESE2                                    r  ISERDESE2_16/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     2.477 r  ISERDESE2_16/Q8
                         net (fo=13, routed)          1.236     3.714    p_9_in[0]
    SLICE_X163Y132       LUT6 (Prop_lut6_I1_O)        0.124     3.838 r  soc_s7datacapture0_lateness[7]_i_9/O
                         net (fo=1, routed)           0.405     4.243    soc_s7datacapture0_lateness[7]_i_9_n_0
    SLICE_X163Y131       LUT6 (Prop_lut6_I5_O)        0.124     4.367 r  soc_s7datacapture0_lateness[7]_i_4/O
                         net (fo=2, routed)           0.487     4.854    soc_s7datacapture0_transition
    SLICE_X162Y131       LUT6 (Prop_lut6_I0_O)        0.124     4.978 r  soc_s7datacapture0_lateness[4]_i_7/O
                         net (fo=1, routed)           0.538     5.516    soc_s7datacapture0_inc
    SLICE_X161Y129       LUT2 (Prop_lut2_I1_O)        0.124     5.640 r  soc_s7datacapture0_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     5.640    soc_s7datacapture0_lateness[4]_i_6_n_0
    SLICE_X161Y129       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.172 r  soc_s7datacapture0_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.172    soc_s7datacapture0_lateness_reg[4]_i_1_n_0
    SLICE_X161Y130       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.395 r  soc_s7datacapture0_lateness_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.000     6.395    soc_s7datacapture0_lateness_reg[7]_i_3_n_7
    SLICE_X161Y130       FDRE                                         r  soc_s7datacapture0_lateness_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.702     7.089    pix1p25x_clk
    SLICE_X161Y130       FDRE                                         r  soc_s7datacapture0_lateness_reg[5]/C
                         clock pessimism              0.080     7.169    
                         clock uncertainty           -0.066     7.103    
    SLICE_X161Y130       FDRE (Setup_fdre_C_D)        0.062     7.165    soc_s7datacapture0_lateness_reg[5]
  -------------------------------------------------------------------
                         required time                          7.165    
                         arrival time                          -6.395    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture2_lateness_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 1.901ns (41.337%)  route 2.698ns (58.663%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 7.100 - 5.387 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.833     1.833    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     2.486 r  ISERDESE2_20/Q8
                         net (fo=13, routed)          1.242     3.729    soc_s7datacapture2_serdes_m_q[0]
    SLICE_X162Y146       LUT6 (Prop_lut6_I1_O)        0.124     3.853 r  soc_s7datacapture2_lateness[7]_i_9/O
                         net (fo=1, routed)           0.454     4.307    soc_s7datacapture2_lateness[7]_i_9_n_0
    SLICE_X163Y146       LUT6 (Prop_lut6_I5_O)        0.124     4.431 r  soc_s7datacapture2_lateness[7]_i_4/O
                         net (fo=2, routed)           0.445     4.876    soc_s7datacapture2_transition
    SLICE_X163Y146       LUT6 (Prop_lut6_I5_O)        0.124     5.000 r  soc_s7datacapture2_lateness[4]_i_7/O
                         net (fo=1, routed)           0.556     5.556    soc_s7datacapture2_inc
    SLICE_X162Y144       LUT2 (Prop_lut2_I1_O)        0.124     5.680 r  soc_s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     5.680    soc_s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X162Y144       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.193 r  soc_s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.193    soc_s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X162Y145       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.432 r  soc_s7datacapture2_lateness_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.000     6.432    soc_s7datacapture2_lateness_reg[7]_i_3_n_5
    SLICE_X162Y145       FDSE                                         r  soc_s7datacapture2_lateness_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.713     7.100    pix1p25x_clk
    SLICE_X162Y145       FDSE                                         r  soc_s7datacapture2_lateness_reg[7]/C
                         clock pessimism              0.080     7.180    
                         clock uncertainty           -0.066     7.114    
    SLICE_X162Y145       FDSE (Setup_fdse_C_D)        0.109     7.223    soc_s7datacapture2_lateness_reg[7]
  -------------------------------------------------------------------
                         required time                          7.223    
                         arrival time                          -6.432    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture2_lateness_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 1.881ns (41.081%)  route 2.698ns (58.919%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 7.100 - 5.387 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.833     1.833    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     2.486 r  ISERDESE2_20/Q8
                         net (fo=13, routed)          1.242     3.729    soc_s7datacapture2_serdes_m_q[0]
    SLICE_X162Y146       LUT6 (Prop_lut6_I1_O)        0.124     3.853 r  soc_s7datacapture2_lateness[7]_i_9/O
                         net (fo=1, routed)           0.454     4.307    soc_s7datacapture2_lateness[7]_i_9_n_0
    SLICE_X163Y146       LUT6 (Prop_lut6_I5_O)        0.124     4.431 r  soc_s7datacapture2_lateness[7]_i_4/O
                         net (fo=2, routed)           0.445     4.876    soc_s7datacapture2_transition
    SLICE_X163Y146       LUT6 (Prop_lut6_I5_O)        0.124     5.000 r  soc_s7datacapture2_lateness[4]_i_7/O
                         net (fo=1, routed)           0.556     5.556    soc_s7datacapture2_inc
    SLICE_X162Y144       LUT2 (Prop_lut2_I1_O)        0.124     5.680 r  soc_s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     5.680    soc_s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X162Y144       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.193 r  soc_s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.193    soc_s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X162Y145       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.412 r  soc_s7datacapture2_lateness_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.000     6.412    soc_s7datacapture2_lateness_reg[7]_i_3_n_7
    SLICE_X162Y145       FDRE                                         r  soc_s7datacapture2_lateness_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.713     7.100    pix1p25x_clk
    SLICE_X162Y145       FDRE                                         r  soc_s7datacapture2_lateness_reg[5]/C
                         clock pessimism              0.080     7.180    
                         clock uncertainty           -0.066     7.114    
    SLICE_X162Y145       FDRE (Setup_fdre_C_D)        0.109     7.223    soc_s7datacapture2_lateness_reg[5]
  -------------------------------------------------------------------
                         required time                          7.223    
                         arrival time                          -6.412    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.919ns  (required time - arrival time)
  Source:                 ISERDESE2_16/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture0_lateness_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.422ns  (logic 1.755ns (39.689%)  route 2.667ns (60.311%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 7.089 - 5.387 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.824     1.824    pix1p25x_clk
    ILOGIC_X1Y132        ISERDESE2                                    r  ISERDESE2_16/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     2.477 r  ISERDESE2_16/Q8
                         net (fo=13, routed)          1.236     3.714    p_9_in[0]
    SLICE_X163Y132       LUT6 (Prop_lut6_I1_O)        0.124     3.838 r  soc_s7datacapture0_lateness[7]_i_9/O
                         net (fo=1, routed)           0.405     4.243    soc_s7datacapture0_lateness[7]_i_9_n_0
    SLICE_X163Y131       LUT6 (Prop_lut6_I5_O)        0.124     4.367 r  soc_s7datacapture0_lateness[7]_i_4/O
                         net (fo=2, routed)           0.487     4.854    soc_s7datacapture0_transition
    SLICE_X162Y131       LUT6 (Prop_lut6_I0_O)        0.124     4.978 r  soc_s7datacapture0_lateness[4]_i_7/O
                         net (fo=1, routed)           0.538     5.516    soc_s7datacapture0_inc
    SLICE_X161Y129       LUT2 (Prop_lut2_I1_O)        0.124     5.640 r  soc_s7datacapture0_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     5.640    soc_s7datacapture0_lateness[4]_i_6_n_0
    SLICE_X161Y129       CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     6.246 r  soc_s7datacapture0_lateness_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.246    soc_s7datacapture0_lateness_reg[4]_i_1_n_4
    SLICE_X161Y129       FDRE                                         r  soc_s7datacapture0_lateness_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.702     7.089    pix1p25x_clk
    SLICE_X161Y129       FDRE                                         r  soc_s7datacapture0_lateness_reg[4]/C
                         clock pessimism              0.080     7.169    
                         clock uncertainty           -0.066     7.103    
    SLICE_X161Y129       FDRE (Setup_fdre_C_D)        0.062     7.165    soc_s7datacapture0_lateness_reg[4]
  -------------------------------------------------------------------
                         required time                          7.165    
                         arrival time                          -6.246    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture2_lateness_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 1.757ns (39.441%)  route 2.698ns (60.559%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 7.100 - 5.387 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.833     1.833    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     2.486 r  ISERDESE2_20/Q8
                         net (fo=13, routed)          1.242     3.729    soc_s7datacapture2_serdes_m_q[0]
    SLICE_X162Y146       LUT6 (Prop_lut6_I1_O)        0.124     3.853 r  soc_s7datacapture2_lateness[7]_i_9/O
                         net (fo=1, routed)           0.454     4.307    soc_s7datacapture2_lateness[7]_i_9_n_0
    SLICE_X163Y146       LUT6 (Prop_lut6_I5_O)        0.124     4.431 r  soc_s7datacapture2_lateness[7]_i_4/O
                         net (fo=2, routed)           0.445     4.876    soc_s7datacapture2_transition
    SLICE_X163Y146       LUT6 (Prop_lut6_I5_O)        0.124     5.000 r  soc_s7datacapture2_lateness[4]_i_7/O
                         net (fo=1, routed)           0.556     5.556    soc_s7datacapture2_inc
    SLICE_X162Y144       LUT2 (Prop_lut2_I1_O)        0.124     5.680 r  soc_s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     5.680    soc_s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X162Y144       CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     6.288 r  soc_s7datacapture2_lateness_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.288    soc_s7datacapture2_lateness_reg[4]_i_1_n_4
    SLICE_X162Y144       FDRE                                         r  soc_s7datacapture2_lateness_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.713     7.100    pix1p25x_clk
    SLICE_X162Y144       FDRE                                         r  soc_s7datacapture2_lateness_reg[4]/C
                         clock pessimism              0.080     7.180    
                         clock uncertainty           -0.066     7.114    
    SLICE_X162Y144       FDRE (Setup_fdre_C_D)        0.109     7.223    soc_s7datacapture2_lateness_reg[4]
  -------------------------------------------------------------------
                         required time                          7.223    
                         arrival time                          -6.288    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.948ns  (required time - arrival time)
  Source:                 ISERDESE2_18/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture1_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 2.015ns (45.836%)  route 2.381ns (54.164%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 7.100 - 5.387 ) 
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.832     1.832    pix1p25x_clk
    ILOGIC_X1Y142        ISERDESE2                                    r  ISERDESE2_18/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     2.485 r  ISERDESE2_18/Q7
                         net (fo=13, routed)          1.006     3.491    soc_s7datacapture1_serdes_m_q[1]
    SLICE_X163Y141       LUT4 (Prop_lut4_I0_O)        0.124     3.615 r  soc_s7datacapture1_lateness[4]_i_9/O
                         net (fo=1, routed)           0.407     4.022    soc_s7datacapture1_lateness[4]_i_9_n_0
    SLICE_X163Y141       LUT6 (Prop_lut6_I0_O)        0.124     4.146 f  soc_s7datacapture1_lateness[4]_i_8/O
                         net (fo=1, routed)           0.433     4.579    soc_s7datacapture1_lateness[4]_i_8_n_0
    SLICE_X163Y141       LUT6 (Prop_lut6_I0_O)        0.124     4.703 r  soc_s7datacapture1_lateness[4]_i_7/O
                         net (fo=1, routed)           0.535     5.239    soc_s7datacapture1_inc
    SLICE_X161Y142       LUT2 (Prop_lut2_I1_O)        0.124     5.363 r  soc_s7datacapture1_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     5.363    soc_s7datacapture1_lateness[4]_i_6_n_0
    SLICE_X161Y142       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.895 r  soc_s7datacapture1_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.895    soc_s7datacapture1_lateness_reg[4]_i_1_n_0
    SLICE_X161Y143       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.229 r  soc_s7datacapture1_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     6.229    soc_s7datacapture1_lateness_reg[7]_i_3_n_6
    SLICE_X161Y143       FDRE                                         r  soc_s7datacapture1_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.713     7.100    pix1p25x_clk
    SLICE_X161Y143       FDRE                                         r  soc_s7datacapture1_lateness_reg[6]/C
                         clock pessimism              0.080     7.180    
                         clock uncertainty           -0.066     7.114    
    SLICE_X161Y143       FDRE (Setup_fdre_C_D)        0.062     7.176    soc_s7datacapture1_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          7.176    
                         arrival time                          -6.229    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 ISERDESE2_16/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture0_lateness_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 1.696ns (38.873%)  route 2.667ns (61.127%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 7.089 - 5.387 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.824     1.824    pix1p25x_clk
    ILOGIC_X1Y132        ISERDESE2                                    r  ISERDESE2_16/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     2.477 r  ISERDESE2_16/Q8
                         net (fo=13, routed)          1.236     3.714    p_9_in[0]
    SLICE_X163Y132       LUT6 (Prop_lut6_I1_O)        0.124     3.838 r  soc_s7datacapture0_lateness[7]_i_9/O
                         net (fo=1, routed)           0.405     4.243    soc_s7datacapture0_lateness[7]_i_9_n_0
    SLICE_X163Y131       LUT6 (Prop_lut6_I5_O)        0.124     4.367 r  soc_s7datacapture0_lateness[7]_i_4/O
                         net (fo=2, routed)           0.487     4.854    soc_s7datacapture0_transition
    SLICE_X162Y131       LUT6 (Prop_lut6_I0_O)        0.124     4.978 r  soc_s7datacapture0_lateness[4]_i_7/O
                         net (fo=1, routed)           0.538     5.516    soc_s7datacapture0_inc
    SLICE_X161Y129       LUT2 (Prop_lut2_I1_O)        0.124     5.640 r  soc_s7datacapture0_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     5.640    soc_s7datacapture0_lateness[4]_i_6_n_0
    SLICE_X161Y129       CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.187 r  soc_s7datacapture0_lateness_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.187    soc_s7datacapture0_lateness_reg[4]_i_1_n_5
    SLICE_X161Y129       FDRE                                         r  soc_s7datacapture0_lateness_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.702     7.089    pix1p25x_clk
    SLICE_X161Y129       FDRE                                         r  soc_s7datacapture0_lateness_reg[3]/C
                         clock pessimism              0.080     7.169    
                         clock uncertainty           -0.066     7.103    
    SLICE_X161Y129       FDRE (Setup_fdre_C_D)        0.062     7.165    soc_s7datacapture0_lateness_reg[3]
  -------------------------------------------------------------------
                         required time                          7.165    
                         arrival time                          -6.187    
  -------------------------------------------------------------------
                         slack                                  0.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl18_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl18_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.638     0.638    pix1p25x_clk
    SLICE_X163Y127       FDRE                                         r  vns_xilinxmultiregimpl18_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDRE (Prop_fdre_C_Q)         0.141     0.779 r  vns_xilinxmultiregimpl18_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.834    vns_xilinxmultiregimpl18_regs0
    SLICE_X163Y127       FDRE                                         r  vns_xilinxmultiregimpl18_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.908     0.908    pix1p25x_clk
    SLICE_X163Y127       FDRE                                         r  vns_xilinxmultiregimpl18_regs1_reg/C
                         clock pessimism             -0.270     0.638    
    SLICE_X163Y127       FDRE (Hold_fdre_C_D)         0.075     0.713    vns_xilinxmultiregimpl18_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl20_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl20_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.639     0.639    pix1p25x_clk
    SLICE_X163Y129       FDRE                                         r  vns_xilinxmultiregimpl20_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y129       FDRE (Prop_fdre_C_Q)         0.141     0.780 r  vns_xilinxmultiregimpl20_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.835    vns_xilinxmultiregimpl20_regs0
    SLICE_X163Y129       FDRE                                         r  vns_xilinxmultiregimpl20_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.910     0.910    pix1p25x_clk
    SLICE_X163Y129       FDRE                                         r  vns_xilinxmultiregimpl20_regs1_reg/C
                         clock pessimism             -0.271     0.639    
    SLICE_X163Y129       FDRE (Hold_fdre_C_D)         0.075     0.714    vns_xilinxmultiregimpl20_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl34_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl34_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.647     0.647    pix1p25x_clk
    SLICE_X163Y140       FDRE                                         r  vns_xilinxmultiregimpl34_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y140       FDRE (Prop_fdre_C_Q)         0.141     0.788 r  vns_xilinxmultiregimpl34_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.843    vns_xilinxmultiregimpl34_regs0
    SLICE_X163Y140       FDRE                                         r  vns_xilinxmultiregimpl34_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.920     0.920    pix1p25x_clk
    SLICE_X163Y140       FDRE                                         r  vns_xilinxmultiregimpl34_regs1_reg/C
                         clock pessimism             -0.273     0.647    
    SLICE_X163Y140       FDRE (Hold_fdre_C_D)         0.075     0.722    vns_xilinxmultiregimpl34_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl36_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl36_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.646     0.646    pix1p25x_clk
    SLICE_X163Y139       FDRE                                         r  vns_xilinxmultiregimpl36_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDRE (Prop_fdre_C_Q)         0.141     0.787 r  vns_xilinxmultiregimpl36_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.842    vns_xilinxmultiregimpl36_regs0
    SLICE_X163Y139       FDRE                                         r  vns_xilinxmultiregimpl36_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.919     0.919    pix1p25x_clk
    SLICE_X163Y139       FDRE                                         r  vns_xilinxmultiregimpl36_regs1_reg/C
                         clock pessimism             -0.273     0.646    
    SLICE_X163Y139       FDRE (Hold_fdre_C_D)         0.075     0.721    vns_xilinxmultiregimpl36_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl39_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl39_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.615     0.615    pix1p25x_clk
    SLICE_X143Y136       FDRE                                         r  vns_xilinxmultiregimpl39_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y136       FDRE (Prop_fdre_C_Q)         0.141     0.756 r  vns_xilinxmultiregimpl39_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.811    vns_xilinxmultiregimpl39_regs0
    SLICE_X143Y136       FDRE                                         r  vns_xilinxmultiregimpl39_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.886     0.886    pix1p25x_clk
    SLICE_X143Y136       FDRE                                         r  vns_xilinxmultiregimpl39_regs1_reg/C
                         clock pessimism             -0.271     0.615    
    SLICE_X143Y136       FDRE (Hold_fdre_C_D)         0.075     0.690    vns_xilinxmultiregimpl39_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl49_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl49_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.647     0.647    pix1p25x_clk
    SLICE_X161Y140       FDRE                                         r  vns_xilinxmultiregimpl49_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y140       FDRE (Prop_fdre_C_Q)         0.141     0.788 r  vns_xilinxmultiregimpl49_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.843    vns_xilinxmultiregimpl49_regs0
    SLICE_X161Y140       FDRE                                         r  vns_xilinxmultiregimpl49_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.920     0.920    pix1p25x_clk
    SLICE_X161Y140       FDRE                                         r  vns_xilinxmultiregimpl49_regs1_reg/C
                         clock pessimism             -0.273     0.647    
    SLICE_X161Y140       FDRE (Hold_fdre_C_D)         0.075     0.722    vns_xilinxmultiregimpl49_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl52_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl52_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.646     0.646    pix1p25x_clk
    SLICE_X161Y139       FDRE                                         r  vns_xilinxmultiregimpl52_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDRE (Prop_fdre_C_Q)         0.141     0.787 r  vns_xilinxmultiregimpl52_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.842    vns_xilinxmultiregimpl52_regs0
    SLICE_X161Y139       FDRE                                         r  vns_xilinxmultiregimpl52_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.919     0.919    pix1p25x_clk
    SLICE_X161Y139       FDRE                                         r  vns_xilinxmultiregimpl52_regs1_reg/C
                         clock pessimism             -0.273     0.646    
    SLICE_X161Y139       FDRE (Hold_fdre_C_D)         0.075     0.721    vns_xilinxmultiregimpl52_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl55_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl55_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.620     0.620    pix1p25x_clk
    SLICE_X153Y141       FDRE                                         r  vns_xilinxmultiregimpl55_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y141       FDRE (Prop_fdre_C_Q)         0.141     0.761 r  vns_xilinxmultiregimpl55_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.816    vns_xilinxmultiregimpl55_regs0
    SLICE_X153Y141       FDRE                                         r  vns_xilinxmultiregimpl55_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.892     0.892    pix1p25x_clk
    SLICE_X153Y141       FDRE                                         r  vns_xilinxmultiregimpl55_regs1_reg/C
                         clock pessimism             -0.272     0.620    
    SLICE_X153Y141       FDRE (Hold_fdre_C_D)         0.075     0.695    vns_xilinxmultiregimpl55_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl19_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl19_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.638     0.638    pix1p25x_clk
    SLICE_X163Y127       FDRE                                         r  vns_xilinxmultiregimpl19_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDRE (Prop_fdre_C_Q)         0.141     0.779 r  vns_xilinxmultiregimpl19_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.834    vns_xilinxmultiregimpl19_regs0
    SLICE_X163Y127       FDRE                                         r  vns_xilinxmultiregimpl19_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.908     0.908    pix1p25x_clk
    SLICE_X163Y127       FDRE                                         r  vns_xilinxmultiregimpl19_regs1_reg/C
                         clock pessimism             -0.270     0.638    
    SLICE_X163Y127       FDRE (Hold_fdre_C_D)         0.071     0.709    vns_xilinxmultiregimpl19_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl21_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl21_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.639     0.639    pix1p25x_clk
    SLICE_X163Y129       FDRE                                         r  vns_xilinxmultiregimpl21_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y129       FDRE (Prop_fdre_C_Q)         0.141     0.780 r  vns_xilinxmultiregimpl21_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.835    vns_xilinxmultiregimpl21_regs0
    SLICE_X163Y129       FDRE                                         r  vns_xilinxmultiregimpl21_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.910     0.910    pix1p25x_clk
    SLICE_X163Y129       FDRE                                         r  vns_xilinxmultiregimpl21_regs1_reg/C
                         clock pessimism             -0.271     0.639    
    SLICE_X163Y129       FDRE (Hold_fdre_C_D)         0.071     0.710    vns_xilinxmultiregimpl21_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pix1p25x_clk
Waveform(ns):       { 0.000 2.694 }
Period(ns):         5.387
Sources:            { BUFG_9/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y132   IDELAYE2_21/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y131   IDELAYE2_22/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y142   IDELAYE2_23/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y141   IDELAYE2_24/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y146   IDELAYE2_25/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y145   IDELAYE2_26/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y132   ISERDESE2_16/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y131   ISERDESE2_17/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y142   ISERDESE2_18/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y141   ISERDESE2_19/CLKDIV
Low Pulse Width   Slow    FDPE/C            n/a            0.500         2.693       2.193      SLICE_X154Y124  FDPE_12/C
Low Pulse Width   Slow    FDPE/C            n/a            0.500         2.693       2.193      SLICE_X154Y124  FDPE_13/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y125  soc_s7datacapture0_do_delay_rst_toggle_o_r_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y129  soc_s7datacapture0_do_delay_slave_dec_toggle_o_r_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y129  soc_s7datacapture0_do_delay_slave_inc_toggle_o_r_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X152Y146  soc_s7datacapture0_gearbox_storage_reg[16]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X152Y146  soc_s7datacapture0_gearbox_storage_reg[17]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X152Y146  soc_s7datacapture0_gearbox_storage_reg[18]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X152Y146  soc_s7datacapture0_gearbox_storage_reg[19]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X152Y146  soc_s7datacapture0_gearbox_storage_reg[20]/C
High Pulse Width  Fast    FDPE/C            n/a            0.500         2.693       2.193      SLICE_X154Y124  FDPE_12/C
High Pulse Width  Fast    FDPE/C            n/a            0.500         2.693       2.193      SLICE_X154Y124  FDPE_13/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y125  soc_s7datacapture0_do_delay_rst_toggle_o_r_reg/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X153Y149  soc_s7datacapture0_gearbox_storage_reg[10]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X153Y149  soc_s7datacapture0_gearbox_storage_reg[11]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X153Y149  soc_s7datacapture0_gearbox_storage_reg[12]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X153Y149  soc_s7datacapture0_gearbox_storage_reg[13]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X153Y149  soc_s7datacapture0_gearbox_storage_reg[14]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X153Y149  soc_s7datacapture0_gearbox_storage_reg[15]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X152Y148  soc_s7datacapture0_gearbox_storage_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_ethmac_writer_errors_status_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.871ns  (logic 0.419ns (4.723%)  route 8.452ns (95.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 11.526 - 10.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        1.816     1.816    sys_clk
    SLICE_X163Y162       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y162       FDPE (Prop_fdpe_C_Q)         0.419     2.235 r  FDPE_1/Q
                         net (fo=3125, routed)        8.452    10.687    sys_rst
    SLICE_X86Y107        FDRE                                         r  soc_ethmac_writer_errors_status_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6352, routed)        1.526    11.526    sys_clk
    SLICE_X86Y107        FDRE                                         r  soc_ethmac_writer_errors_status_reg[29]/C
                         clock pessimism              0.000    11.526    
                         clock uncertainty           -0.057    11.470    
    SLICE_X86Y107        FDRE (Setup_fdre_C_R)       -0.604    10.866    soc_ethmac_writer_errors_status_reg[29]
  -------------------------------------------------------------------
                         required time                         10.866    
                         arrival time                         -10.687    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_ethmac_writer_errors_status_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.871ns  (logic 0.419ns (4.723%)  route 8.452ns (95.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 11.526 - 10.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        1.816     1.816    sys_clk
    SLICE_X163Y162       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y162       FDPE (Prop_fdpe_C_Q)         0.419     2.235 r  FDPE_1/Q
                         net (fo=3125, routed)        8.452    10.687    sys_rst
    SLICE_X86Y107        FDRE                                         r  soc_ethmac_writer_errors_status_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6352, routed)        1.526    11.526    sys_clk
    SLICE_X86Y107        FDRE                                         r  soc_ethmac_writer_errors_status_reg[30]/C
                         clock pessimism              0.000    11.526    
                         clock uncertainty           -0.057    11.470    
    SLICE_X86Y107        FDRE (Setup_fdre_C_R)       -0.604    10.866    soc_ethmac_writer_errors_status_reg[30]
  -------------------------------------------------------------------
                         required time                         10.866    
                         arrival time                         -10.687    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_ethmac_writer_errors_status_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.871ns  (logic 0.419ns (4.723%)  route 8.452ns (95.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 11.526 - 10.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        1.816     1.816    sys_clk
    SLICE_X163Y162       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y162       FDPE (Prop_fdpe_C_Q)         0.419     2.235 r  FDPE_1/Q
                         net (fo=3125, routed)        8.452    10.687    sys_rst
    SLICE_X86Y107        FDRE                                         r  soc_ethmac_writer_errors_status_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6352, routed)        1.526    11.526    sys_clk
    SLICE_X86Y107        FDRE                                         r  soc_ethmac_writer_errors_status_reg[31]/C
                         clock pessimism              0.000    11.526    
                         clock uncertainty           -0.057    11.470    
    SLICE_X86Y107        FDRE (Setup_fdre_C_R)       -0.604    10.866    soc_ethmac_writer_errors_status_reg[31]
  -------------------------------------------------------------------
                         required time                         10.866    
                         arrival time                         -10.687    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_videosoc_info_dna_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.875ns  (logic 0.419ns (4.721%)  route 8.456ns (95.279%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.633ns = ( 11.633 - 10.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        1.816     1.816    sys_clk
    SLICE_X163Y162       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y162       FDPE (Prop_fdpe_C_Q)         0.419     2.235 r  FDPE_1/Q
                         net (fo=3125, routed)        8.456    10.691    sys_rst
    SLICE_X36Y136        FDRE                                         r  soc_videosoc_info_dna_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6352, routed)        1.633    11.633    sys_clk
    SLICE_X36Y136        FDRE                                         r  soc_videosoc_info_dna_cnt_reg[2]/C
                         clock pessimism              0.000    11.633    
                         clock uncertainty           -0.057    11.577    
    SLICE_X36Y136        FDRE (Setup_fdre_C_R)       -0.699    10.878    soc_videosoc_info_dna_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         10.878    
                         arrival time                         -10.691    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_videosoc_info_dna_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.875ns  (logic 0.419ns (4.721%)  route 8.456ns (95.279%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.633ns = ( 11.633 - 10.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        1.816     1.816    sys_clk
    SLICE_X163Y162       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y162       FDPE (Prop_fdpe_C_Q)         0.419     2.235 r  FDPE_1/Q
                         net (fo=3125, routed)        8.456    10.691    sys_rst
    SLICE_X36Y136        FDRE                                         r  soc_videosoc_info_dna_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6352, routed)        1.633    11.633    sys_clk
    SLICE_X36Y136        FDRE                                         r  soc_videosoc_info_dna_cnt_reg[3]/C
                         clock pessimism              0.000    11.633    
                         clock uncertainty           -0.057    11.577    
    SLICE_X36Y136        FDRE (Setup_fdre_C_R)       -0.699    10.878    soc_videosoc_info_dna_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         10.878    
                         arrival time                         -10.691    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_videosoc_info_dna_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.875ns  (logic 0.419ns (4.721%)  route 8.456ns (95.279%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.633ns = ( 11.633 - 10.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        1.816     1.816    sys_clk
    SLICE_X163Y162       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y162       FDPE (Prop_fdpe_C_Q)         0.419     2.235 r  FDPE_1/Q
                         net (fo=3125, routed)        8.456    10.691    sys_rst
    SLICE_X36Y136        FDRE                                         r  soc_videosoc_info_dna_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6352, routed)        1.633    11.633    sys_clk
    SLICE_X36Y136        FDRE                                         r  soc_videosoc_info_dna_cnt_reg[5]/C
                         clock pessimism              0.000    11.633    
                         clock uncertainty           -0.057    11.577    
    SLICE_X36Y136        FDRE (Setup_fdre_C_R)       -0.699    10.878    soc_videosoc_info_dna_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         10.878    
                         arrival time                         -10.691    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vns_liteethmacsramwriter_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 0.419ns (4.801%)  route 8.308ns (95.199%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 11.525 - 10.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        1.816     1.816    sys_clk
    SLICE_X163Y162       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y162       FDPE (Prop_fdpe_C_Q)         0.419     2.235 r  FDPE_1/Q
                         net (fo=3125, routed)        8.308    10.543    sys_rst
    SLICE_X80Y100        FDRE                                         r  vns_liteethmacsramwriter_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6352, routed)        1.525    11.525    sys_clk
    SLICE_X80Y100        FDRE                                         r  vns_liteethmacsramwriter_state_reg[0]/C
                         clock pessimism              0.000    11.525    
                         clock uncertainty           -0.057    11.469    
    SLICE_X80Y100        FDRE (Setup_fdre_C_R)       -0.699    10.770    vns_liteethmacsramwriter_state_reg[0]
  -------------------------------------------------------------------
                         required time                         10.770    
                         arrival time                         -10.543    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_ethmac_writer_errors_status_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.801ns  (logic 0.419ns (4.761%)  route 8.382ns (95.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 11.528 - 10.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        1.816     1.816    sys_clk
    SLICE_X163Y162       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y162       FDPE (Prop_fdpe_C_Q)         0.419     2.235 r  FDPE_1/Q
                         net (fo=3125, routed)        8.382    10.617    sys_rst
    SLICE_X86Y102        FDRE                                         r  soc_ethmac_writer_errors_status_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6352, routed)        1.528    11.528    sys_clk
    SLICE_X86Y102        FDRE                                         r  soc_ethmac_writer_errors_status_reg[10]/C
                         clock pessimism              0.000    11.528    
                         clock uncertainty           -0.057    11.472    
    SLICE_X86Y102        FDRE (Setup_fdre_C_R)       -0.604    10.868    soc_ethmac_writer_errors_status_reg[10]
  -------------------------------------------------------------------
                         required time                         10.868    
                         arrival time                         -10.617    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_ethmac_writer_errors_status_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.801ns  (logic 0.419ns (4.761%)  route 8.382ns (95.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 11.528 - 10.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        1.816     1.816    sys_clk
    SLICE_X163Y162       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y162       FDPE (Prop_fdpe_C_Q)         0.419     2.235 r  FDPE_1/Q
                         net (fo=3125, routed)        8.382    10.617    sys_rst
    SLICE_X86Y102        FDRE                                         r  soc_ethmac_writer_errors_status_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6352, routed)        1.528    11.528    sys_clk
    SLICE_X86Y102        FDRE                                         r  soc_ethmac_writer_errors_status_reg[11]/C
                         clock pessimism              0.000    11.528    
                         clock uncertainty           -0.057    11.472    
    SLICE_X86Y102        FDRE (Setup_fdre_C_R)       -0.604    10.868    soc_ethmac_writer_errors_status_reg[11]
  -------------------------------------------------------------------
                         required time                         10.868    
                         arrival time                         -10.617    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_ethmac_writer_errors_status_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.801ns  (logic 0.419ns (4.761%)  route 8.382ns (95.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 11.528 - 10.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        1.816     1.816    sys_clk
    SLICE_X163Y162       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y162       FDPE (Prop_fdpe_C_Q)         0.419     2.235 r  FDPE_1/Q
                         net (fo=3125, routed)        8.382    10.617    sys_rst
    SLICE_X86Y102        FDRE                                         r  soc_ethmac_writer_errors_status_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6352, routed)        1.528    11.528    sys_clk
    SLICE_X86Y102        FDRE                                         r  soc_ethmac_writer_errors_status_reg[12]/C
                         clock pessimism              0.000    11.528    
                         clock uncertainty           -0.057    11.472    
    SLICE_X86Y102        FDRE (Setup_fdre_C_R)       -0.604    10.868    soc_ethmac_writer_errors_status_reg[12]
  -------------------------------------------------------------------
                         required time                         10.868    
                         arrival time                         -10.617    
  -------------------------------------------------------------------
                         slack                                  0.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/icache_refill_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.597%)  route 0.221ns (57.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.566     0.566    lm32_cpu/instruction_unit/out
    SLICE_X88Y119        FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y119        FDRE (Prop_fdre_C_Q)         0.164     0.730 r  lm32_cpu/instruction_unit/icache_refill_data_reg[13]/Q
                         net (fo=1, routed)           0.221     0.951    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/icache_refill_data_reg[31][13]
    RAMB36_X5Y23         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.877     0.877    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB36_X5Y23         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.254     0.623    
    RAMB36_X5Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.296     0.919    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.589     0.589    sys_clk
    SLICE_X121Y114       FDRE                                         r  soc_videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y114       FDRE (Prop_fdre_C_Q)         0.141     0.730 r  soc_videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.948    storage_reg_0_15_6_9/ADDRD0
    SLICE_X120Y114       RAMD32                                       r  storage_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.859     0.859    storage_reg_0_15_6_9/WCLK
    SLICE_X120Y114       RAMD32                                       r  storage_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.257     0.602    
    SLICE_X120Y114       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.912    storage_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.589     0.589    sys_clk
    SLICE_X121Y114       FDRE                                         r  soc_videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y114       FDRE (Prop_fdre_C_Q)         0.141     0.730 r  soc_videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.948    storage_reg_0_15_6_9/ADDRD0
    SLICE_X120Y114       RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.859     0.859    storage_reg_0_15_6_9/WCLK
    SLICE_X120Y114       RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.257     0.602    
    SLICE_X120Y114       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.912    storage_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.589     0.589    sys_clk
    SLICE_X121Y114       FDRE                                         r  soc_videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y114       FDRE (Prop_fdre_C_Q)         0.141     0.730 r  soc_videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.948    storage_reg_0_15_6_9/ADDRD0
    SLICE_X120Y114       RAMD32                                       r  storage_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.859     0.859    storage_reg_0_15_6_9/WCLK
    SLICE_X120Y114       RAMD32                                       r  storage_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.257     0.602    
    SLICE_X120Y114       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.912    storage_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.589     0.589    sys_clk
    SLICE_X121Y114       FDRE                                         r  soc_videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y114       FDRE (Prop_fdre_C_Q)         0.141     0.730 r  soc_videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.948    storage_reg_0_15_6_9/ADDRD0
    SLICE_X120Y114       RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.859     0.859    storage_reg_0_15_6_9/WCLK
    SLICE_X120Y114       RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.257     0.602    
    SLICE_X120Y114       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.912    storage_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.589     0.589    sys_clk
    SLICE_X121Y114       FDRE                                         r  soc_videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y114       FDRE (Prop_fdre_C_Q)         0.141     0.730 r  soc_videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.948    storage_reg_0_15_6_9/ADDRD0
    SLICE_X120Y114       RAMD32                                       r  storage_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.859     0.859    storage_reg_0_15_6_9/WCLK
    SLICE_X120Y114       RAMD32                                       r  storage_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.257     0.602    
    SLICE_X120Y114       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.912    storage_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.589     0.589    sys_clk
    SLICE_X121Y114       FDRE                                         r  soc_videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y114       FDRE (Prop_fdre_C_Q)         0.141     0.730 r  soc_videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.948    storage_reg_0_15_6_9/ADDRD0
    SLICE_X120Y114       RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.859     0.859    storage_reg_0_15_6_9/WCLK
    SLICE_X120Y114       RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.257     0.602    
    SLICE_X120Y114       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.912    storage_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.589     0.589    sys_clk
    SLICE_X121Y114       FDRE                                         r  soc_videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y114       FDRE (Prop_fdre_C_Q)         0.141     0.730 r  soc_videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.948    storage_reg_0_15_6_9/ADDRD0
    SLICE_X120Y114       RAMS32                                       r  storage_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.859     0.859    storage_reg_0_15_6_9/WCLK
    SLICE_X120Y114       RAMS32                                       r  storage_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.257     0.602    
    SLICE_X120Y114       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.912    storage_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.589     0.589    sys_clk
    SLICE_X121Y114       FDRE                                         r  soc_videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y114       FDRE (Prop_fdre_C_Q)         0.141     0.730 r  soc_videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.948    storage_reg_0_15_6_9/ADDRD0
    SLICE_X120Y114       RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.859     0.859    storage_reg_0_15_6_9/WCLK
    SLICE_X120Y114       RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.257     0.602    
    SLICE_X120Y114       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.912    storage_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_core_initiator_csrstorage8_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_23_reg_0_1_96_101/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.585     0.585    sys_clk
    SLICE_X133Y122       FDRE                                         r  soc_hdmi_out0_core_initiator_csrstorage8_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y122       FDRE (Prop_fdre_C_Q)         0.141     0.726 r  soc_hdmi_out0_core_initiator_csrstorage8_storage_full_reg[0]/Q
                         net (fo=2, routed)           0.068     0.794    storage_23_reg_0_1_96_101/DIA0
    SLICE_X132Y122       RAMD32                                       r  storage_23_reg_0_1_96_101/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.853     0.853    storage_23_reg_0_1_96_101/WCLK
    SLICE_X132Y122       RAMD32                                       r  storage_23_reg_0_1_96_101/RAMA/CLK
                         clock pessimism             -0.255     0.598    
    SLICE_X132Y122       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.745    storage_23_reg_0_1_96_101/RAMA
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X5Y46      lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X5Y44      lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y44     mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y44     mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y42     mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y42     mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y26     memadr_reg_3/CLKARDCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X136Y124   storage_23_reg_0_1_84_89/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X136Y124   storage_23_reg_0_1_84_89/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X136Y122   storage_23_reg_0_1_90_95/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X136Y122   storage_23_reg_0_1_90_95/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X136Y122   storage_23_reg_0_1_90_95/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X136Y122   storage_23_reg_0_1_90_95/RAMB_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X136Y122   storage_23_reg_0_1_90_95/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X136Y122   storage_23_reg_0_1_90_95/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X136Y122   storage_23_reg_0_1_90_95/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X136Y122   storage_23_reg_0_1_90_95/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X136Y122   storage_23_reg_0_1_90_95/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X136Y122   storage_23_reg_0_1_90_95/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  soc_videosoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.722ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.722ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y162       FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X162Y162       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     3.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     3.305 r  BUFG_3/O
                         net (fo=10, routed)          0.643     3.948    clk200_clk
    SLICE_X162Y162       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.948    
                         clock uncertainty           -0.125     3.823    
    SLICE_X162Y162       FDPE (Setup_fdpe_C_D)       -0.035     3.788    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.788    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.722    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.516ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.516ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.642ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X74Y98         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y3        BUFG                         0.000     2.000 r  BUFG_5/O
                         net (fo=152, routed)         0.642     2.642    eth_rx_clk
    SLICE_X74Y98         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.642    
                         clock uncertainty           -0.025     2.617    
    SLICE_X74Y98         FDPE (Setup_fdpe_C_D)       -0.035     2.582    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.582    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.516    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.448ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.448ns  (required time - arrival time)
  Source:                 FDPE_6/Q
                            (internal pin)
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.710ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDPE                         0.000     0.000 r  FDPE_6/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X6Y78          FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y4        BUFG                         0.000     2.000 r  BUFG_6/O
                         net (fo=102, routed)         0.710     2.710    eth_tx_clk
    SLICE_X6Y78          FDPE                                         r  FDPE_7/C
                         clock pessimism              0.000     2.710    
                         clock uncertainty           -0.161     2.549    
    SLICE_X6Y78          FDPE (Setup_fdpe_C_D)       -0.035     2.514    FDPE_7
  -------------------------------------------------------------------
                         required time                          2.514    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.448    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  hdmi_in0_pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.335ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.608ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.109ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y125       FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X154Y125       FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y10       BUFG                         0.000     2.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.608     2.608    hdmi_in0_pix_clk
    SLICE_X154Y125       FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.608    
                         clock uncertainty           -0.172     2.435    
    SLICE_X154Y125       FDPE (Setup_fdpe_C_D)       -0.035     2.400    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.400    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.335    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  pix1p25x_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.337ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.337ns  (required time - arrival time)
  Source:                 FDPE_12/Q
                            (internal pin)
  Destination:            FDPE_13/D
                            (rising edge-triggered cell FDPE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.608ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.109ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y124       FDPE                         0.000     0.000 r  FDPE_12/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl6_rst_meta
    SLICE_X154Y124       FDPE                                         r  FDPE_13/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y2        BUFG                         0.000     2.000 r  BUFG_9/O
                         net (fo=471, routed)         0.608     2.608    pix1p25x_clk
    SLICE_X154Y124       FDPE                                         r  FDPE_13/C
                         clock pessimism              0.000     2.608    
                         clock uncertainty           -0.170     2.438    
    SLICE_X154Y124       FDPE (Setup_fdpe_C_D)       -0.035     2.403    FDPE_13
  -------------------------------------------------------------------
                         required time                          2.403    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.337    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.443ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.443ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y162       FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X163Y162       FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=6352, routed)        0.643     2.643    sys_clk
    SLICE_X163Y162       FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.643    
                         clock uncertainty           -0.129     2.513    
    SLICE_X163Y162       FDPE (Setup_fdpe_C_D)       -0.005     2.508    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.508    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.443    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------------+
Reference          | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal                |
Clock              | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                   |
-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------------+
clk100             | cpu_reset        | FDPE           | -        |    -0.360 (r) | FAST    |     3.467 (r) | SLOW    | soc_videosoc_pll_clk200 |
clk100             | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.263 (r) | FAST    |     5.177 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.191 (f) | FAST    |     5.177 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.268 (r) | FAST    |     5.177 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.196 (f) | FAST    |     5.177 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.274 (r) | FAST    |     5.185 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.202 (f) | FAST    |     5.185 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.247 (r) | FAST    |     5.162 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.175 (f) | FAST    |     5.162 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.245 (r) | FAST    |     5.160 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.173 (f) | FAST    |     5.160 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.267 (r) | FAST    |     5.177 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.195 (f) | FAST    |     5.177 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.262 (r) | FAST    |     5.176 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.190 (f) | FAST    |     5.176 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.277 (r) | FAST    |     5.187 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.205 (f) | FAST    |     5.187 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.259 (r) | FAST    |     5.176 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (f) | FAST    |     5.176 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.248 (r) | FAST    |     5.165 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.176 (f) | FAST    |     5.165 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.271 (r) | FAST    |     5.188 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.199 (f) | FAST    |     5.188 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.251 (r) | FAST    |     5.169 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.179 (f) | FAST    |     5.169 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.256 (r) | FAST    |     5.173 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.184 (f) | FAST    |     5.173 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.241 (r) | FAST    |     5.159 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.169 (f) | FAST    |     5.159 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.258 (r) | FAST    |     5.176 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.186 (f) | FAST    |     5.176 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.251 (r) | FAST    |     5.168 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.179 (f) | FAST    |     5.168 (f) | SLOW    | soc_videosoc_pll_sys4x  |
eth_rx_clk         | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (r) | FAST    |     0.346 (r) | FAST    |                         |
eth_rx_clk         | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (f) | FAST    |     0.346 (f) | FAST    |                         |
eth_rx_clk         | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (r) | FAST    |     0.364 (r) | FAST    |                         |
eth_rx_clk         | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (f) | FAST    |     0.364 (f) | FAST    |                         |
eth_rx_clk         | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (r) | FAST    |     0.367 (r) | FAST    |                         |
eth_rx_clk         | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (f) | FAST    |     0.367 (f) | FAST    |                         |
eth_rx_clk         | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (r) | FAST    |     0.356 (r) | FAST    |                         |
eth_rx_clk         | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (f) | FAST    |     0.356 (f) | FAST    |                         |
eth_rx_clk         | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (r) | FAST    |     0.357 (r) | FAST    |                         |
eth_rx_clk         | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (f) | FAST    |     0.357 (f) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data0_n  | ISERDESE2 (IO) | VARIABLE |     1.474 (r) | SLOW    |    -0.573 (r) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data0_n  | ISERDESE2 (IO) | VARIABLE |     1.673 (f) | SLOW    |    -0.573 (f) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data0_p  | ISERDESE2 (IO) | VARIABLE |     1.474 (r) | SLOW    |    -0.573 (r) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data0_p  | ISERDESE2 (IO) | VARIABLE |     1.673 (f) | SLOW    |    -0.573 (f) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data1_n  | ISERDESE2 (IO) | VARIABLE |     1.470 (r) | SLOW    |    -0.571 (r) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data1_n  | ISERDESE2 (IO) | VARIABLE |     1.669 (f) | SLOW    |    -0.571 (f) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data1_p  | ISERDESE2 (IO) | VARIABLE |     1.470 (r) | SLOW    |    -0.571 (r) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data1_p  | ISERDESE2 (IO) | VARIABLE |     1.669 (f) | SLOW    |    -0.571 (f) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data2_n  | ISERDESE2 (IO) | VARIABLE |     1.459 (r) | SLOW    |    -0.560 (r) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data2_n  | ISERDESE2 (IO) | VARIABLE |     1.658 (f) | SLOW    |    -0.560 (f) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data2_p  | ISERDESE2 (IO) | VARIABLE |     1.459 (r) | SLOW    |    -0.560 (r) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data2_p  | ISERDESE2 (IO) | VARIABLE |     1.658 (f) | SLOW    |    -0.560 (f) | FAST    |                         |
sys_clk            | cpu_reset        | FDPE           | -        |     2.094 (r) | SLOW    |    -0.238 (r) | FAST    |                         |
sys_clk            | eth_mdio         | FDRE           | -        |     4.916 (r) | SLOW    |    -1.997 (r) | FAST    |                         |
sys_clk            | hdmi_in_scl      | FDRE           | -        |     1.586 (r) | SLOW    |    -0.028 (r) | FAST    |                         |
sys_clk            | hdmi_in_sda      | FDRE           | -        |     1.497 (r) | SLOW    |    -0.030 (r) | FAST    |                         |
sys_clk            | serial_rx        | FDRE           | -        |     5.800 (r) | SLOW    |    -2.154 (r) | FAST    |                         |
sys_clk            | spiflash_1x_miso | FDRE           | -        |     5.695 (r) | SLOW    |    -1.779 (r) | FAST    |                         |
sys_clk            | user_sw0         | FDRE           | -        |    11.375 (r) | SLOW    |    -2.966 (r) | FAST    |                         |
-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------------+


Output Ports Clock-to-out

--------------------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------------+
Reference           | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                   |
Clock               | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                      |
--------------------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------------+
clk100              | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | soc_videosoc_pll_sys4x_dqs |
clk100              | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | soc_videosoc_pll_sys4x_dqs |
clk100              | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | soc_videosoc_pll_sys4x_dqs |
clk100              | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | soc_videosoc_pll_sys4x_dqs |
eth_rx_clk          | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (r) | SLOW    |      5.703 (r) | FAST    | soc_ethphy_pll_clk_tx90    |
eth_rx_clk          | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (f) | SLOW    |      5.703 (f) | FAST    | soc_ethphy_pll_clk_tx90    |
eth_tx_clk          | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (r) | SLOW    |      1.969 (r) | FAST    |                            |
eth_tx_clk          | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (f) | SLOW    |      1.969 (f) | FAST    |                            |
eth_tx_clk          | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (r) | SLOW    |      1.939 (r) | FAST    |                            |
eth_tx_clk          | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (f) | SLOW    |      1.939 (f) | FAST    |                            |
eth_tx_clk          | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                            |
eth_tx_clk          | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                            |
eth_tx_clk          | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                            |
eth_tx_clk          | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                            |
eth_tx_clk          | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (r) | SLOW    |      1.941 (r) | FAST    |                            |
eth_tx_clk          | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (f) | SLOW    |      1.941 (f) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_clk_n   | OSERDESE2 (IO) | -     |      4.355 (r) | SLOW    |      1.459 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_clk_p   | OSERDESE2 (IO) | -     |      4.354 (r) | SLOW    |      1.458 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_data0_n | OSERDESE2 (IO) | -     |      4.369 (r) | SLOW    |      1.473 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_data0_p | OSERDESE2 (IO) | -     |      4.368 (r) | SLOW    |      1.472 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_data1_n | OSERDESE2 (IO) | -     |      4.377 (r) | SLOW    |      1.482 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_data1_p | OSERDESE2 (IO) | -     |      4.376 (r) | SLOW    |      1.481 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_data2_n | OSERDESE2 (IO) | -     |      4.377 (r) | SLOW    |      1.484 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_data2_p | OSERDESE2 (IO) | -     |      4.376 (r) | SLOW    |      1.483 (r) | FAST    |                            |
sys_clk             | ddram_dq[0]      | FDRE           | -     |      6.539 (r) | SLOW    |      1.536 (r) | FAST    |                            |
sys_clk             | ddram_dq[1]      | FDRE           | -     |      6.829 (r) | SLOW    |      1.643 (r) | FAST    |                            |
sys_clk             | ddram_dq[2]      | FDRE           | -     |      6.539 (r) | SLOW    |      1.517 (r) | FAST    |                            |
sys_clk             | ddram_dq[3]      | FDRE           | -     |      6.839 (r) | SLOW    |      1.681 (r) | FAST    |                            |
sys_clk             | ddram_dq[4]      | FDRE           | -     |      6.861 (r) | SLOW    |      1.708 (r) | FAST    |                            |
sys_clk             | ddram_dq[5]      | FDRE           | -     |      6.689 (r) | SLOW    |      1.587 (r) | FAST    |                            |
sys_clk             | ddram_dq[6]      | FDRE           | -     |      6.699 (r) | SLOW    |      1.611 (r) | FAST    |                            |
sys_clk             | ddram_dq[7]      | FDRE           | -     |      6.389 (r) | SLOW    |      1.452 (r) | FAST    |                            |
sys_clk             | ddram_dq[8]      | FDRE           | -     |      7.001 (r) | SLOW    |      1.750 (r) | FAST    |                            |
sys_clk             | ddram_dq[9]      | FDRE           | -     |      7.759 (r) | SLOW    |      2.102 (r) | FAST    |                            |
sys_clk             | ddram_dq[10]     | FDRE           | -     |      7.013 (r) | SLOW    |      1.753 (r) | FAST    |                            |
sys_clk             | ddram_dq[11]     | FDRE           | -     |      7.306 (r) | SLOW    |      1.898 (r) | FAST    |                            |
sys_clk             | ddram_dq[12]     | FDRE           | -     |      8.070 (r) | SLOW    |      2.229 (r) | FAST    |                            |
sys_clk             | ddram_dq[13]     | FDRE           | -     |      7.921 (r) | SLOW    |      2.188 (r) | FAST    |                            |
sys_clk             | ddram_dq[14]     | FDRE           | -     |      7.456 (r) | SLOW    |      1.956 (r) | FAST    |                            |
sys_clk             | ddram_dq[15]     | FDRE           | -     |      8.061 (r) | SLOW    |      2.234 (r) | FAST    |                            |
sys_clk             | ddram_dqs_n[0]   | FDRE           | -     |      6.388 (r) | SLOW    |      1.450 (r) | FAST    |                            |
sys_clk             | ddram_dqs_n[1]   | FDRE           | -     |      7.608 (r) | SLOW    |      2.000 (r) | FAST    |                            |
sys_clk             | ddram_dqs_p[0]   | FDRE           | -     |      6.389 (r) | SLOW    |      1.452 (r) | FAST    |                            |
sys_clk             | ddram_dqs_p[1]   | FDRE           | -     |      7.609 (r) | SLOW    |      1.998 (r) | FAST    |                            |
sys_clk             | eth_mdc          | FDRE           | -     |     11.596 (r) | SLOW    |      4.411 (r) | FAST    |                            |
sys_clk             | eth_mdio         | FDRE           | -     |     11.583 (r) | SLOW    |      3.342 (r) | FAST    |                            |
sys_clk             | eth_rst_n        | FDRE           | -     |     12.444 (r) | SLOW    |      3.797 (r) | FAST    |                            |
sys_clk             | hdmi_in_hpd_en   | FDRE           | -     |     13.285 (r) | SLOW    |      5.212 (r) | FAST    |                            |
sys_clk             | hdmi_in_sda      | FDSE           | -     |      8.855 (r) | SLOW    |      2.699 (r) | FAST    |                            |
sys_clk             | oled_dc          | FDRE           | -     |     10.927 (r) | SLOW    |      3.975 (r) | FAST    |                            |
sys_clk             | oled_res         | FDRE           | -     |     11.095 (r) | SLOW    |      4.032 (r) | FAST    |                            |
sys_clk             | oled_sclk        | FDRE           | -     |     10.931 (r) | SLOW    |      3.978 (r) | FAST    |                            |
sys_clk             | oled_sdin        | FDRE           | -     |     10.808 (r) | SLOW    |      3.908 (r) | FAST    |                            |
sys_clk             | oled_vbat        | FDRE           | -     |     11.434 (r) | SLOW    |      4.192 (r) | FAST    |                            |
sys_clk             | oled_vdd         | FDRE           | -     |     11.287 (r) | SLOW    |      4.142 (r) | FAST    |                            |
sys_clk             | serial_tx        | FDSE           | -     |     10.422 (r) | SLOW    |      3.538 (r) | FAST    |                            |
sys_clk             | spiflash_1x_cs_n | FDRE           | -     |     12.774 (r) | SLOW    |      4.520 (r) | FAST    |                            |
sys_clk             | spiflash_1x_mosi | FDRE           | -     |     12.741 (r) | SLOW    |      4.564 (r) | FAST    |                            |
--------------------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------------+


Setup between Clocks

------------------+---------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source            | Destination         |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock             | Clock               | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
------------------+---------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100            | clk100              |         2.180 | SLOW    |               |         |               |         |               |         |
eth_rx_clk        | eth_rx_clk          |         6.143 | SLOW    |               |         |               |         |               |         |
sys_clk           | eth_rx_clk          |         3.924 | SLOW    |               |         |               |         |               |         |
eth_tx_clk        | eth_tx_clk          |         7.185 | SLOW    |               |         |               |         |               |         |
sys_clk           | eth_tx_clk          |         6.952 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | hdmi_in0_pix_clk    |         5.509 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | hdmi_in0_pix_clk    |         4.560 | SLOW    |               |         |               |         |               |         |
sys_clk           | hdmi_in0_pix_clk    |         1.695 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | hdmi_out0_pix5x_clk |         2.937 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | hdmi_out0_pix_clk   |         6.423 | SLOW    |               |         |               |         |               |         |
sys_clk           | hdmi_out0_pix_clk   |         6.186 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | pix1p25x_clk        |         4.132 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | pix1p25x_clk        |         4.728 | SLOW    |               |         |               |         |               |         |
sys_clk           | pix1p25x_clk        |         1.802 | SLOW    |               |         |               |         |               |         |
eth_rx_clk        | sys_clk             |         1.875 | SLOW    |               |         |               |         |               |         |
eth_tx_clk        | sys_clk             |         2.056 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | sys_clk             |         2.118 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | sys_clk             |         8.132 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | sys_clk             |         3.950 | SLOW    |               |         |               |         |               |         |
sys_clk           | sys_clk             |         9.821 | SLOW    |               |         |               |         |               |         |
------------------+---------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.018 ns
Ideal Clock Offset to Actual Clock: 3.178 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.263 (r) | FAST    |   5.177 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.191 (f) | FAST    |   5.177 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.268 (r) | FAST    |   5.177 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.196 (f) | FAST    |   5.177 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.274 (r) | FAST    |   5.185 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.202 (f) | FAST    |   5.185 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.247 (r) | FAST    |   5.162 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.175 (f) | FAST    |   5.162 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.245 (r) | FAST    |   5.160 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.173 (f) | FAST    |   5.160 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.267 (r) | FAST    |   5.177 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.195 (f) | FAST    |   5.177 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.262 (r) | FAST    |   5.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.190 (f) | FAST    |   5.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.277 (r) | FAST    |   5.187 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.205 (f) | FAST    |   5.187 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.259 (r) | FAST    |   5.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.187 (f) | FAST    |   5.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.248 (r) | FAST    |   5.165 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.176 (f) | FAST    |   5.165 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.271 (r) | FAST    |   5.188 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.199 (f) | FAST    |   5.188 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.251 (r) | FAST    |   5.169 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.179 (f) | FAST    |   5.169 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.256 (r) | FAST    |   5.173 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.184 (f) | FAST    |   5.173 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.241 (r) | FAST    |   5.159 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.169 (f) | FAST    |   5.159 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.258 (r) | FAST    |   5.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.186 (f) | FAST    |   5.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.251 (r) | FAST    |   5.168 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.179 (f) | FAST    |   5.168 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.169 (f) | FAST    |   5.188 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 0.750 ns
Ideal Clock Offset to Actual Clock: -0.008 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |  0.374 (r) | FAST    |  0.364 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[0]     |  0.374 (f) | FAST    |  0.364 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (f) | FAST    |  0.367 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (r) | FAST    |  0.356 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (f) | FAST    |  0.356 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (r) | FAST    |  0.357 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (f) | FAST    |  0.357 (f) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.383 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.681 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.539 (r) | SLOW    |   1.536 (r) | FAST    |    0.150 |
ddram_dq[1]        |   6.829 (r) | SLOW    |   1.643 (r) | FAST    |    0.440 |
ddram_dq[2]        |   6.539 (r) | SLOW    |   1.517 (r) | FAST    |    0.150 |
ddram_dq[3]        |   6.839 (r) | SLOW    |   1.681 (r) | FAST    |    0.450 |
ddram_dq[4]        |   6.861 (r) | SLOW    |   1.708 (r) | FAST    |    0.472 |
ddram_dq[5]        |   6.689 (r) | SLOW    |   1.587 (r) | FAST    |    0.300 |
ddram_dq[6]        |   6.699 (r) | SLOW    |   1.611 (r) | FAST    |    0.310 |
ddram_dq[7]        |   6.389 (r) | SLOW    |   1.452 (r) | FAST    |    0.000 |
ddram_dq[8]        |   7.001 (r) | SLOW    |   1.750 (r) | FAST    |    0.612 |
ddram_dq[9]        |   7.759 (r) | SLOW    |   2.102 (r) | FAST    |    1.370 |
ddram_dq[10]       |   7.013 (r) | SLOW    |   1.753 (r) | FAST    |    0.624 |
ddram_dq[11]       |   7.306 (r) | SLOW    |   1.898 (r) | FAST    |    0.918 |
ddram_dq[12]       |   8.070 (r) | SLOW    |   2.229 (r) | FAST    |    1.681 |
ddram_dq[13]       |   7.921 (r) | SLOW    |   2.188 (r) | FAST    |    1.532 |
ddram_dq[14]       |   7.456 (r) | SLOW    |   1.956 (r) | FAST    |    1.068 |
ddram_dq[15]       |   8.061 (r) | SLOW    |   2.234 (r) | FAST    |    1.672 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.070 (r) | SLOW    |   1.452 (r) | FAST    |    1.681 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.221 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.388 (r) | SLOW    |   1.450 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   7.608 (r) | SLOW    |   2.000 (r) | FAST    |    1.220 |
ddram_dqs_p[0]     |   6.389 (r) | SLOW    |   1.452 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   7.609 (r) | SLOW    |   1.998 (r) | FAST    |    1.221 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.609 (r) | SLOW    |   1.450 (r) | FAST    |    1.221 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.006 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   5.602 (r) | SLOW    |   1.939 (r) | FAST    |    0.000 |
eth_tx_data[0]     |   5.602 (f) | SLOW    |   1.939 (f) | FAST    |    0.000 |
eth_tx_data[1]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[1]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[3]     |   5.604 (r) | SLOW    |   1.941 (r) | FAST    |    0.002 |
eth_tx_data[3]     |   5.604 (f) | SLOW    |   1.941 (f) | FAST    |    0.002 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.607 (r) | SLOW    |   1.939 (r) | FAST    |    0.006 |
-------------------+-------------+---------+-------------+---------+----------+




