![Verilog-flyer](https://user-images.githubusercontent.com/68396186/120019036-93aead80-c005-11eb-8d90-11b52d5f81e1.png)
# RTL_WORKSHOP_using_ OPENLANE_Sky130PDK


# RTL-workshop-Sky130-PDK


Day 1:

Day 2: 

Day 3:

Day 4:

Day 5:
