// Seed: 3182821146
module module_0 #(
    parameter id_1 = 32'd59
) (
    input  _id_1,
    output id_2,
    input  id_3,
    input  id_4
);
  type_7(
      id_3[1'b0]
  );
  logic id_5;
  always begin
    @(posedge id_5) id_4 = id_3[id_1];
    SystemTFIdentifier(1, 1 + 1);
  end
  assign id_4 = 1;
  logic id_6;
  assign id_4 = id_5 - id_4;
endmodule
