<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/amdgpu/gmc_v7_0.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/amdgpu</a> - gmc_v7_0.c<span style="font-size: 80%;"> (source / <a href="gmc_v7_0.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">555</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-08-10 13:56:23</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">41</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright 2014 Advanced Micro Devices, Inc.</a>
<a name="3"><span class="lineNum">       3 </span>            :  *</a>
<a name="4"><span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="5"><span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="6"><span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="7"><span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="8"><span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="10"><span class="lineNum">      10 </span>            :  *</a>
<a name="11"><span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="12"><span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="13"><span class="lineNum">      13 </span>            :  *</a>
<a name="14"><span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="15"><span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="16"><span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="17"><span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="18"><span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="19"><span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="20"><span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="21"><span class="lineNum">      21 </span>            :  *</a>
<a name="22"><span class="lineNum">      22 </span>            :  */</a>
<a name="23"><span class="lineNum">      23 </span>            : </a>
<a name="24"><span class="lineNum">      24 </span>            : #include &lt;linux/firmware.h&gt;</a>
<a name="25"><span class="lineNum">      25 </span>            : #include &lt;linux/module.h&gt;</a>
<a name="26"><span class="lineNum">      26 </span>            : #include &lt;linux/pci.h&gt;</a>
<a name="27"><span class="lineNum">      27 </span>            : </a>
<a name="28"><span class="lineNum">      28 </span>            : #include &lt;drm/drm_cache.h&gt;</a>
<a name="29"><span class="lineNum">      29 </span>            : #include &quot;amdgpu.h&quot;</a>
<a name="30"><span class="lineNum">      30 </span>            : #include &quot;cikd.h&quot;</a>
<a name="31"><span class="lineNum">      31 </span>            : #include &quot;cik.h&quot;</a>
<a name="32"><span class="lineNum">      32 </span>            : #include &quot;gmc_v7_0.h&quot;</a>
<a name="33"><span class="lineNum">      33 </span>            : #include &quot;amdgpu_ucode.h&quot;</a>
<a name="34"><span class="lineNum">      34 </span>            : #include &quot;amdgpu_amdkfd.h&quot;</a>
<a name="35"><span class="lineNum">      35 </span>            : #include &quot;amdgpu_gem.h&quot;</a>
<a name="36"><span class="lineNum">      36 </span>            : </a>
<a name="37"><span class="lineNum">      37 </span>            : #include &quot;bif/bif_4_1_d.h&quot;</a>
<a name="38"><span class="lineNum">      38 </span>            : #include &quot;bif/bif_4_1_sh_mask.h&quot;</a>
<a name="39"><span class="lineNum">      39 </span>            : </a>
<a name="40"><span class="lineNum">      40 </span>            : #include &quot;gmc/gmc_7_1_d.h&quot;</a>
<a name="41"><span class="lineNum">      41 </span>            : #include &quot;gmc/gmc_7_1_sh_mask.h&quot;</a>
<a name="42"><span class="lineNum">      42 </span>            : </a>
<a name="43"><span class="lineNum">      43 </span>            : #include &quot;oss/oss_2_0_d.h&quot;</a>
<a name="44"><span class="lineNum">      44 </span>            : #include &quot;oss/oss_2_0_sh_mask.h&quot;</a>
<a name="45"><span class="lineNum">      45 </span>            : </a>
<a name="46"><span class="lineNum">      46 </span>            : #include &quot;dce/dce_8_0_d.h&quot;</a>
<a name="47"><span class="lineNum">      47 </span>            : #include &quot;dce/dce_8_0_sh_mask.h&quot;</a>
<a name="48"><span class="lineNum">      48 </span>            : </a>
<a name="49"><span class="lineNum">      49 </span>            : #include &quot;amdgpu_atombios.h&quot;</a>
<a name="50"><span class="lineNum">      50 </span>            : </a>
<a name="51"><span class="lineNum">      51 </span>            : #include &quot;ivsrcid/ivsrcid_vislands30.h&quot;</a>
<a name="52"><span class="lineNum">      52 </span>            : </a>
<a name="53"><span class="lineNum">      53 </span>            : static void gmc_v7_0_set_gmc_funcs(struct amdgpu_device *adev);</a>
<a name="54"><span class="lineNum">      54 </span>            : static void gmc_v7_0_set_irq_funcs(struct amdgpu_device *adev);</a>
<a name="55"><span class="lineNum">      55 </span>            : static int gmc_v7_0_wait_for_idle(void *handle);</a>
<a name="56"><span class="lineNum">      56 </span>            : </a>
<a name="57"><span class="lineNum">      57 </span>            : MODULE_FIRMWARE(&quot;amdgpu/bonaire_mc.bin&quot;);</a>
<a name="58"><span class="lineNum">      58 </span>            : MODULE_FIRMWARE(&quot;amdgpu/hawaii_mc.bin&quot;);</a>
<a name="59"><span class="lineNum">      59 </span>            : MODULE_FIRMWARE(&quot;amdgpu/topaz_mc.bin&quot;);</a>
<a name="60"><span class="lineNum">      60 </span>            : </a>
<a name="61"><span class="lineNum">      61 </span>            : static const u32 golden_settings_iceland_a11[] =</a>
<a name="62"><span class="lineNum">      62 </span>            : {</a>
<a name="63"><span class="lineNum">      63 </span>            :         mmVM_PRT_APERTURE0_LOW_ADDR, 0x0fffffff, 0x0fffffff,</a>
<a name="64"><span class="lineNum">      64 </span>            :         mmVM_PRT_APERTURE1_LOW_ADDR, 0x0fffffff, 0x0fffffff,</a>
<a name="65"><span class="lineNum">      65 </span>            :         mmVM_PRT_APERTURE2_LOW_ADDR, 0x0fffffff, 0x0fffffff,</a>
<a name="66"><span class="lineNum">      66 </span>            :         mmVM_PRT_APERTURE3_LOW_ADDR, 0x0fffffff, 0x0fffffff</a>
<a name="67"><span class="lineNum">      67 </span>            : };</a>
<a name="68"><span class="lineNum">      68 </span>            : </a>
<a name="69"><span class="lineNum">      69 </span>            : static const u32 iceland_mgcg_cgcg_init[] =</a>
<a name="70"><span class="lineNum">      70 </span>            : {</a>
<a name="71"><span class="lineNum">      71 </span>            :         mmMC_MEM_POWER_LS, 0xffffffff, 0x00000104</a>
<a name="72"><span class="lineNum">      72 </span>            : };</a>
<a name="73"><span class="lineNum">      73 </span>            : </a>
<a name="74"><span class="lineNum">      74 </span><span class="lineNoCov">          0 : static void gmc_v7_0_init_golden_registers(struct amdgpu_device *adev)</span></a>
<a name="75"><span class="lineNum">      75 </span>            : {</a>
<a name="76"><span class="lineNum">      76 </span><span class="lineNoCov">          0 :         switch (adev-&gt;asic_type) {</span></a>
<a name="77"><span class="lineNum">      77 </span>            :         case CHIP_TOPAZ:</a>
<a name="78"><span class="lineNum">      78 </span><span class="lineNoCov">          0 :                 amdgpu_device_program_register_sequence(adev,</span></a>
<a name="79"><span class="lineNum">      79 </span>            :                                                         iceland_mgcg_cgcg_init,</a>
<a name="80"><span class="lineNum">      80 </span>            :                                                         ARRAY_SIZE(iceland_mgcg_cgcg_init));</a>
<a name="81"><span class="lineNum">      81 </span><span class="lineNoCov">          0 :                 amdgpu_device_program_register_sequence(adev,</span></a>
<a name="82"><span class="lineNum">      82 </span>            :                                                         golden_settings_iceland_a11,</a>
<a name="83"><span class="lineNum">      83 </span>            :                                                         ARRAY_SIZE(golden_settings_iceland_a11));</a>
<a name="84"><span class="lineNum">      84 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="85"><span class="lineNum">      85 </span>            :         default:</a>
<a name="86"><span class="lineNum">      86 </span>            :                 break;</a>
<a name="87"><span class="lineNum">      87 </span>            :         }</a>
<a name="88"><span class="lineNum">      88 </span><span class="lineNoCov">          0 : }</span></a>
<a name="89"><span class="lineNum">      89 </span>            : </a>
<a name="90"><span class="lineNum">      90 </span><span class="lineNoCov">          0 : static void gmc_v7_0_mc_stop(struct amdgpu_device *adev)</span></a>
<a name="91"><span class="lineNum">      91 </span>            : {</a>
<a name="92"><span class="lineNum">      92 </span>            :         u32 blackout;</a>
<a name="93"><span class="lineNum">      93 </span>            : </a>
<a name="94"><span class="lineNum">      94 </span><span class="lineNoCov">          0 :         gmc_v7_0_wait_for_idle((void *)adev);</span></a>
<a name="95"><span class="lineNum">      95 </span>            : </a>
<a name="96"><span class="lineNum">      96 </span><span class="lineNoCov">          0 :         blackout = RREG32(mmMC_SHARED_BLACKOUT_CNTL);</span></a>
<a name="97"><span class="lineNum">      97 </span><span class="lineNoCov">          0 :         if (REG_GET_FIELD(blackout, MC_SHARED_BLACKOUT_CNTL, BLACKOUT_MODE) != 1) {</span></a>
<a name="98"><span class="lineNum">      98 </span>            :                 /* Block CPU access */</a>
<a name="99"><span class="lineNum">      99 </span><span class="lineNoCov">          0 :                 WREG32(mmBIF_FB_EN, 0);</span></a>
<a name="100"><span class="lineNum">     100 </span>            :                 /* blackout the MC */</a>
<a name="101"><span class="lineNum">     101 </span><span class="lineNoCov">          0 :                 blackout = REG_SET_FIELD(blackout,</span></a>
<a name="102"><span class="lineNum">     102 </span>            :                                          MC_SHARED_BLACKOUT_CNTL, BLACKOUT_MODE, 0);</a>
<a name="103"><span class="lineNum">     103 </span><span class="lineNoCov">          0 :                 WREG32(mmMC_SHARED_BLACKOUT_CNTL, blackout | 1);</span></a>
<a name="104"><span class="lineNum">     104 </span>            :         }</a>
<a name="105"><span class="lineNum">     105 </span>            :         /* wait for the MC to settle */</a>
<a name="106"><span class="lineNum">     106 </span><span class="lineNoCov">          0 :         udelay(100);</span></a>
<a name="107"><span class="lineNum">     107 </span><span class="lineNoCov">          0 : }</span></a>
<a name="108"><span class="lineNum">     108 </span>            : </a>
<a name="109"><span class="lineNum">     109 </span><span class="lineNoCov">          0 : static void gmc_v7_0_mc_resume(struct amdgpu_device *adev)</span></a>
<a name="110"><span class="lineNum">     110 </span>            : {</a>
<a name="111"><span class="lineNum">     111 </span>            :         u32 tmp;</a>
<a name="112"><span class="lineNum">     112 </span>            : </a>
<a name="113"><span class="lineNum">     113 </span>            :         /* unblackout the MC */</a>
<a name="114"><span class="lineNum">     114 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmMC_SHARED_BLACKOUT_CNTL);</span></a>
<a name="115"><span class="lineNum">     115 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MC_SHARED_BLACKOUT_CNTL, BLACKOUT_MODE, 0);</span></a>
<a name="116"><span class="lineNum">     116 </span><span class="lineNoCov">          0 :         WREG32(mmMC_SHARED_BLACKOUT_CNTL, tmp);</span></a>
<a name="117"><span class="lineNum">     117 </span>            :         /* allow CPU access */</a>
<a name="118"><span class="lineNum">     118 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(0, BIF_FB_EN, FB_READ_EN, 1);</span></a>
<a name="119"><span class="lineNum">     119 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, BIF_FB_EN, FB_WRITE_EN, 1);</span></a>
<a name="120"><span class="lineNum">     120 </span><span class="lineNoCov">          0 :         WREG32(mmBIF_FB_EN, tmp);</span></a>
<a name="121"><span class="lineNum">     121 </span><span class="lineNoCov">          0 : }</span></a>
<a name="122"><span class="lineNum">     122 </span>            : </a>
<a name="123"><span class="lineNum">     123 </span>            : /**</a>
<a name="124"><span class="lineNum">     124 </span>            :  * gmc_v7_0_init_microcode - load ucode images from disk</a>
<a name="125"><span class="lineNum">     125 </span>            :  *</a>
<a name="126"><span class="lineNum">     126 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="127"><span class="lineNum">     127 </span>            :  *</a>
<a name="128"><span class="lineNum">     128 </span>            :  * Use the firmware interface to load the ucode images into</a>
<a name="129"><span class="lineNum">     129 </span>            :  * the driver (not loaded into hw).</a>
<a name="130"><span class="lineNum">     130 </span>            :  * Returns 0 on success, error on failure.</a>
<a name="131"><span class="lineNum">     131 </span>            :  */</a>
<a name="132"><span class="lineNum">     132 </span><span class="lineNoCov">          0 : static int gmc_v7_0_init_microcode(struct amdgpu_device *adev)</span></a>
<a name="133"><span class="lineNum">     133 </span>            : {</a>
<a name="134"><span class="lineNum">     134 </span>            :         const char *chip_name;</a>
<a name="135"><span class="lineNum">     135 </span>            :         char fw_name[30];</a>
<a name="136"><span class="lineNum">     136 </span>            :         int err;</a>
<a name="137"><span class="lineNum">     137 </span>            : </a>
<a name="138"><span class="lineNum">     138 </span><span class="lineNoCov">          0 :         DRM_DEBUG(&quot;\n&quot;);</span></a>
<a name="139"><span class="lineNum">     139 </span>            : </a>
<a name="140"><span class="lineNum">     140 </span><span class="lineNoCov">          0 :         switch (adev-&gt;asic_type) {</span></a>
<a name="141"><span class="lineNum">     141 </span>            :         case CHIP_BONAIRE:</a>
<a name="142"><span class="lineNum">     142 </span>            :                 chip_name = &quot;bonaire&quot;;</a>
<a name="143"><span class="lineNum">     143 </span>            :                 break;</a>
<a name="144"><span class="lineNum">     144 </span>            :         case CHIP_HAWAII:</a>
<a name="145"><span class="lineNum">     145 </span><span class="lineNoCov">          0 :                 chip_name = &quot;hawaii&quot;;</span></a>
<a name="146"><span class="lineNum">     146 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="147"><span class="lineNum">     147 </span>            :         case CHIP_TOPAZ:</a>
<a name="148"><span class="lineNum">     148 </span><span class="lineNoCov">          0 :                 chip_name = &quot;topaz&quot;;</span></a>
<a name="149"><span class="lineNum">     149 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="150"><span class="lineNum">     150 </span>            :         case CHIP_KAVERI:</a>
<a name="151"><span class="lineNum">     151 </span>            :         case CHIP_KABINI:</a>
<a name="152"><span class="lineNum">     152 </span>            :         case CHIP_MULLINS:</a>
<a name="153"><span class="lineNum">     153 </span>            :                 return 0;</a>
<a name="154"><span class="lineNum">     154 </span><span class="lineNoCov">          0 :         default: BUG();</span></a>
<a name="155"><span class="lineNum">     155 </span>            :         }</a>
<a name="156"><span class="lineNum">     156 </span>            : </a>
<a name="157"><span class="lineNum">     157 </span><span class="lineNoCov">          0 :         snprintf(fw_name, sizeof(fw_name), &quot;amdgpu/%s_mc.bin&quot;, chip_name);</span></a>
<a name="158"><span class="lineNum">     158 </span>            : </a>
<a name="159"><span class="lineNum">     159 </span><span class="lineNoCov">          0 :         err = request_firmware(&amp;adev-&gt;gmc.fw, fw_name, adev-&gt;dev);</span></a>
<a name="160"><span class="lineNum">     160 </span><span class="lineNoCov">          0 :         if (err)</span></a>
<a name="161"><span class="lineNum">     161 </span>            :                 goto out;</a>
<a name="162"><span class="lineNum">     162 </span><span class="lineNoCov">          0 :         err = amdgpu_ucode_validate(adev-&gt;gmc.fw);</span></a>
<a name="163"><span class="lineNum">     163 </span>            : </a>
<a name="164"><span class="lineNum">     164 </span>            : out:</a>
<a name="165"><span class="lineNum">     165 </span><span class="lineNoCov">          0 :         if (err) {</span></a>
<a name="166"><span class="lineNum">     166 </span><span class="lineNoCov">          0 :                 pr_err(&quot;cik_mc: Failed to load firmware \&quot;%s\&quot;\n&quot;, fw_name);</span></a>
<a name="167"><span class="lineNum">     167 </span><span class="lineNoCov">          0 :                 release_firmware(adev-&gt;gmc.fw);</span></a>
<a name="168"><span class="lineNum">     168 </span><span class="lineNoCov">          0 :                 adev-&gt;gmc.fw = NULL;</span></a>
<a name="169"><span class="lineNum">     169 </span>            :         }</a>
<a name="170"><span class="lineNum">     170 </span>            :         return err;</a>
<a name="171"><span class="lineNum">     171 </span>            : }</a>
<a name="172"><span class="lineNum">     172 </span>            : </a>
<a name="173"><span class="lineNum">     173 </span>            : /**</a>
<a name="174"><span class="lineNum">     174 </span>            :  * gmc_v7_0_mc_load_microcode - load MC ucode into the hw</a>
<a name="175"><span class="lineNum">     175 </span>            :  *</a>
<a name="176"><span class="lineNum">     176 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="177"><span class="lineNum">     177 </span>            :  *</a>
<a name="178"><span class="lineNum">     178 </span>            :  * Load the GDDR MC ucode into the hw (CIK).</a>
<a name="179"><span class="lineNum">     179 </span>            :  * Returns 0 on success, error on failure.</a>
<a name="180"><span class="lineNum">     180 </span>            :  */</a>
<a name="181"><span class="lineNum">     181 </span><span class="lineNoCov">          0 : static int gmc_v7_0_mc_load_microcode(struct amdgpu_device *adev)</span></a>
<a name="182"><span class="lineNum">     182 </span>            : {</a>
<a name="183"><span class="lineNum">     183 </span>            :         const struct mc_firmware_header_v1_0 *hdr;</a>
<a name="184"><span class="lineNum">     184 </span><span class="lineNoCov">          0 :         const __le32 *fw_data = NULL;</span></a>
<a name="185"><span class="lineNum">     185 </span><span class="lineNoCov">          0 :         const __le32 *io_mc_regs = NULL;</span></a>
<a name="186"><span class="lineNum">     186 </span>            :         u32 running;</a>
<a name="187"><span class="lineNum">     187 </span>            :         int i, ucode_size, regs_size;</a>
<a name="188"><span class="lineNum">     188 </span>            : </a>
<a name="189"><span class="lineNum">     189 </span><span class="lineNoCov">          0 :         if (!adev-&gt;gmc.fw)</span></a>
<a name="190"><span class="lineNum">     190 </span>            :                 return -EINVAL;</a>
<a name="191"><span class="lineNum">     191 </span>            : </a>
<a name="192"><span class="lineNum">     192 </span><span class="lineNoCov">          0 :         hdr = (const struct mc_firmware_header_v1_0 *)adev-&gt;gmc.fw-&gt;data;</span></a>
<a name="193"><span class="lineNum">     193 </span><span class="lineNoCov">          0 :         amdgpu_ucode_print_mc_hdr(&amp;hdr-&gt;header);</span></a>
<a name="194"><span class="lineNum">     194 </span>            : </a>
<a name="195"><span class="lineNum">     195 </span><span class="lineNoCov">          0 :         adev-&gt;gmc.fw_version = le32_to_cpu(hdr-&gt;header.ucode_version);</span></a>
<a name="196"><span class="lineNum">     196 </span><span class="lineNoCov">          0 :         regs_size = le32_to_cpu(hdr-&gt;io_debug_size_bytes) / (4 * 2);</span></a>
<a name="197"><span class="lineNum">     197 </span><span class="lineNoCov">          0 :         io_mc_regs = (const __le32 *)</span></a>
<a name="198"><span class="lineNum">     198 </span><span class="lineNoCov">          0 :                 (adev-&gt;gmc.fw-&gt;data + le32_to_cpu(hdr-&gt;io_debug_array_offset_bytes));</span></a>
<a name="199"><span class="lineNum">     199 </span><span class="lineNoCov">          0 :         ucode_size = le32_to_cpu(hdr-&gt;header.ucode_size_bytes) / 4;</span></a>
<a name="200"><span class="lineNum">     200 </span><span class="lineNoCov">          0 :         fw_data = (const __le32 *)</span></a>
<a name="201"><span class="lineNum">     201 </span><span class="lineNoCov">          0 :                 (adev-&gt;gmc.fw-&gt;data + le32_to_cpu(hdr-&gt;header.ucode_array_offset_bytes));</span></a>
<a name="202"><span class="lineNum">     202 </span>            : </a>
<a name="203"><span class="lineNum">     203 </span><span class="lineNoCov">          0 :         running = REG_GET_FIELD(RREG32(mmMC_SEQ_SUP_CNTL), MC_SEQ_SUP_CNTL, RUN);</span></a>
<a name="204"><span class="lineNum">     204 </span>            : </a>
<a name="205"><span class="lineNum">     205 </span><span class="lineNoCov">          0 :         if (running == 0) {</span></a>
<a name="206"><span class="lineNum">     206 </span>            :                 /* reset the engine and set to writable */</a>
<a name="207"><span class="lineNum">     207 </span><span class="lineNoCov">          0 :                 WREG32(mmMC_SEQ_SUP_CNTL, 0x00000008);</span></a>
<a name="208"><span class="lineNum">     208 </span><span class="lineNoCov">          0 :                 WREG32(mmMC_SEQ_SUP_CNTL, 0x00000010);</span></a>
<a name="209"><span class="lineNum">     209 </span>            : </a>
<a name="210"><span class="lineNum">     210 </span>            :                 /* load mc io regs */</a>
<a name="211"><span class="lineNum">     211 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; regs_size; i++) {</span></a>
<a name="212"><span class="lineNum">     212 </span><span class="lineNoCov">          0 :                         WREG32(mmMC_SEQ_IO_DEBUG_INDEX, le32_to_cpup(io_mc_regs++));</span></a>
<a name="213"><span class="lineNum">     213 </span><span class="lineNoCov">          0 :                         WREG32(mmMC_SEQ_IO_DEBUG_DATA, le32_to_cpup(io_mc_regs++));</span></a>
<a name="214"><span class="lineNum">     214 </span>            :                 }</a>
<a name="215"><span class="lineNum">     215 </span>            :                 /* load the MC ucode */</a>
<a name="216"><span class="lineNum">     216 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; ucode_size; i++)</span></a>
<a name="217"><span class="lineNum">     217 </span><span class="lineNoCov">          0 :                         WREG32(mmMC_SEQ_SUP_PGM, le32_to_cpup(fw_data++));</span></a>
<a name="218"><span class="lineNum">     218 </span>            : </a>
<a name="219"><span class="lineNum">     219 </span>            :                 /* put the engine back into the active state */</a>
<a name="220"><span class="lineNum">     220 </span><span class="lineNoCov">          0 :                 WREG32(mmMC_SEQ_SUP_CNTL, 0x00000008);</span></a>
<a name="221"><span class="lineNum">     221 </span><span class="lineNoCov">          0 :                 WREG32(mmMC_SEQ_SUP_CNTL, 0x00000004);</span></a>
<a name="222"><span class="lineNum">     222 </span><span class="lineNoCov">          0 :                 WREG32(mmMC_SEQ_SUP_CNTL, 0x00000001);</span></a>
<a name="223"><span class="lineNum">     223 </span>            : </a>
<a name="224"><span class="lineNum">     224 </span>            :                 /* wait for training to complete */</a>
<a name="225"><span class="lineNum">     225 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; adev-&gt;usec_timeout; i++) {</span></a>
<a name="226"><span class="lineNum">     226 </span><span class="lineNoCov">          0 :                         if (REG_GET_FIELD(RREG32(mmMC_SEQ_TRAIN_WAKEUP_CNTL),</span></a>
<a name="227"><span class="lineNum">     227 </span>            :                                           MC_SEQ_TRAIN_WAKEUP_CNTL, TRAIN_DONE_D0))</a>
<a name="228"><span class="lineNum">     228 </span>            :                                 break;</a>
<a name="229"><span class="lineNum">     229 </span><span class="lineNoCov">          0 :                         udelay(1);</span></a>
<a name="230"><span class="lineNum">     230 </span>            :                 }</a>
<a name="231"><span class="lineNum">     231 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; adev-&gt;usec_timeout; i++) {</span></a>
<a name="232"><span class="lineNum">     232 </span><span class="lineNoCov">          0 :                         if (REG_GET_FIELD(RREG32(mmMC_SEQ_TRAIN_WAKEUP_CNTL),</span></a>
<a name="233"><span class="lineNum">     233 </span>            :                                           MC_SEQ_TRAIN_WAKEUP_CNTL, TRAIN_DONE_D1))</a>
<a name="234"><span class="lineNum">     234 </span>            :                                 break;</a>
<a name="235"><span class="lineNum">     235 </span><span class="lineNoCov">          0 :                         udelay(1);</span></a>
<a name="236"><span class="lineNum">     236 </span>            :                 }</a>
<a name="237"><span class="lineNum">     237 </span>            :         }</a>
<a name="238"><span class="lineNum">     238 </span>            : </a>
<a name="239"><span class="lineNum">     239 </span>            :         return 0;</a>
<a name="240"><span class="lineNum">     240 </span>            : }</a>
<a name="241"><span class="lineNum">     241 </span>            : </a>
<a name="242"><span class="lineNum">     242 </span><span class="lineNoCov">          0 : static void gmc_v7_0_vram_gtt_location(struct amdgpu_device *adev,</span></a>
<a name="243"><span class="lineNum">     243 </span>            :                                        struct amdgpu_gmc *mc)</a>
<a name="244"><span class="lineNum">     244 </span>            : {</a>
<a name="245"><span class="lineNum">     245 </span><span class="lineNoCov">          0 :         u64 base = RREG32(mmMC_VM_FB_LOCATION) &amp; 0xFFFF;</span></a>
<a name="246"><span class="lineNum">     246 </span><span class="lineNoCov">          0 :         base &lt;&lt;= 24;</span></a>
<a name="247"><span class="lineNum">     247 </span>            : </a>
<a name="248"><span class="lineNum">     248 </span><span class="lineNoCov">          0 :         amdgpu_gmc_vram_location(adev, mc, base);</span></a>
<a name="249"><span class="lineNum">     249 </span><span class="lineNoCov">          0 :         amdgpu_gmc_gart_location(adev, mc);</span></a>
<a name="250"><span class="lineNum">     250 </span><span class="lineNoCov">          0 : }</span></a>
<a name="251"><span class="lineNum">     251 </span>            : </a>
<a name="252"><span class="lineNum">     252 </span>            : /**</a>
<a name="253"><span class="lineNum">     253 </span>            :  * gmc_v7_0_mc_program - program the GPU memory controller</a>
<a name="254"><span class="lineNum">     254 </span>            :  *</a>
<a name="255"><span class="lineNum">     255 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="256"><span class="lineNum">     256 </span>            :  *</a>
<a name="257"><span class="lineNum">     257 </span>            :  * Set the location of vram, gart, and AGP in the GPU's</a>
<a name="258"><span class="lineNum">     258 </span>            :  * physical address space (CIK).</a>
<a name="259"><span class="lineNum">     259 </span>            :  */</a>
<a name="260"><span class="lineNum">     260 </span><span class="lineNoCov">          0 : static void gmc_v7_0_mc_program(struct amdgpu_device *adev)</span></a>
<a name="261"><span class="lineNum">     261 </span>            : {</a>
<a name="262"><span class="lineNum">     262 </span>            :         u32 tmp;</a>
<a name="263"><span class="lineNum">     263 </span>            :         int i, j;</a>
<a name="264"><span class="lineNum">     264 </span>            : </a>
<a name="265"><span class="lineNum">     265 </span>            :         /* Initialize HDP */</a>
<a name="266"><span class="lineNum">     266 </span><span class="lineNoCov">          0 :         for (i = 0, j = 0; i &lt; 32; i++, j += 0x6) {</span></a>
<a name="267"><span class="lineNum">     267 </span><span class="lineNoCov">          0 :                 WREG32((0xb05 + j), 0x00000000);</span></a>
<a name="268"><span class="lineNum">     268 </span><span class="lineNoCov">          0 :                 WREG32((0xb06 + j), 0x00000000);</span></a>
<a name="269"><span class="lineNum">     269 </span><span class="lineNoCov">          0 :                 WREG32((0xb07 + j), 0x00000000);</span></a>
<a name="270"><span class="lineNum">     270 </span><span class="lineNoCov">          0 :                 WREG32((0xb08 + j), 0x00000000);</span></a>
<a name="271"><span class="lineNum">     271 </span><span class="lineNoCov">          0 :                 WREG32((0xb09 + j), 0x00000000);</span></a>
<a name="272"><span class="lineNum">     272 </span>            :         }</a>
<a name="273"><span class="lineNum">     273 </span><span class="lineNoCov">          0 :         WREG32(mmHDP_REG_COHERENCY_FLUSH_CNTL, 0);</span></a>
<a name="274"><span class="lineNum">     274 </span>            : </a>
<a name="275"><span class="lineNum">     275 </span><span class="lineNoCov">          0 :         if (gmc_v7_0_wait_for_idle((void *)adev)) {</span></a>
<a name="276"><span class="lineNum">     276 </span><span class="lineNoCov">          0 :                 dev_warn(adev-&gt;dev, &quot;Wait for MC idle timedout !\n&quot;);</span></a>
<a name="277"><span class="lineNum">     277 </span>            :         }</a>
<a name="278"><span class="lineNum">     278 </span><span class="lineNoCov">          0 :         if (adev-&gt;mode_info.num_crtc) {</span></a>
<a name="279"><span class="lineNum">     279 </span>            :                 /* Lockout access through VGA aperture*/</a>
<a name="280"><span class="lineNum">     280 </span><span class="lineNoCov">          0 :                 tmp = RREG32(mmVGA_HDP_CONTROL);</span></a>
<a name="281"><span class="lineNum">     281 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, VGA_HDP_CONTROL, VGA_MEMORY_DISABLE, 1);</span></a>
<a name="282"><span class="lineNum">     282 </span><span class="lineNoCov">          0 :                 WREG32(mmVGA_HDP_CONTROL, tmp);</span></a>
<a name="283"><span class="lineNum">     283 </span>            : </a>
<a name="284"><span class="lineNum">     284 </span>            :                 /* disable VGA render */</a>
<a name="285"><span class="lineNum">     285 </span><span class="lineNoCov">          0 :                 tmp = RREG32(mmVGA_RENDER_CONTROL);</span></a>
<a name="286"><span class="lineNum">     286 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, VGA_RENDER_CONTROL, VGA_VSTATUS_CNTL, 0);</span></a>
<a name="287"><span class="lineNum">     287 </span><span class="lineNoCov">          0 :                 WREG32(mmVGA_RENDER_CONTROL, tmp);</span></a>
<a name="288"><span class="lineNum">     288 </span>            :         }</a>
<a name="289"><span class="lineNum">     289 </span>            :         /* Update configuration */</a>
<a name="290"><span class="lineNum">     290 </span><span class="lineNoCov">          0 :         WREG32(mmMC_VM_SYSTEM_APERTURE_LOW_ADDR,</span></a>
<a name="291"><span class="lineNum">     291 </span>            :                adev-&gt;gmc.vram_start &gt;&gt; 12);</a>
<a name="292"><span class="lineNum">     292 </span><span class="lineNoCov">          0 :         WREG32(mmMC_VM_SYSTEM_APERTURE_HIGH_ADDR,</span></a>
<a name="293"><span class="lineNum">     293 </span>            :                adev-&gt;gmc.vram_end &gt;&gt; 12);</a>
<a name="294"><span class="lineNum">     294 </span><span class="lineNoCov">          0 :         WREG32(mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR,</span></a>
<a name="295"><span class="lineNum">     295 </span>            :                adev-&gt;vram_scratch.gpu_addr &gt;&gt; 12);</a>
<a name="296"><span class="lineNum">     296 </span><span class="lineNoCov">          0 :         WREG32(mmMC_VM_AGP_BASE, 0);</span></a>
<a name="297"><span class="lineNum">     297 </span><span class="lineNoCov">          0 :         WREG32(mmMC_VM_AGP_TOP, 0x0FFFFFFF);</span></a>
<a name="298"><span class="lineNum">     298 </span><span class="lineNoCov">          0 :         WREG32(mmMC_VM_AGP_BOT, 0x0FFFFFFF);</span></a>
<a name="299"><span class="lineNum">     299 </span><span class="lineNoCov">          0 :         if (gmc_v7_0_wait_for_idle((void *)adev)) {</span></a>
<a name="300"><span class="lineNum">     300 </span><span class="lineNoCov">          0 :                 dev_warn(adev-&gt;dev, &quot;Wait for MC idle timedout !\n&quot;);</span></a>
<a name="301"><span class="lineNum">     301 </span>            :         }</a>
<a name="302"><span class="lineNum">     302 </span>            : </a>
<a name="303"><span class="lineNum">     303 </span><span class="lineNoCov">          0 :         WREG32(mmBIF_FB_EN, BIF_FB_EN__FB_READ_EN_MASK | BIF_FB_EN__FB_WRITE_EN_MASK);</span></a>
<a name="304"><span class="lineNum">     304 </span>            : </a>
<a name="305"><span class="lineNum">     305 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmHDP_MISC_CNTL);</span></a>
<a name="306"><span class="lineNum">     306 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, HDP_MISC_CNTL, FLUSH_INVALIDATE_CACHE, 0);</span></a>
<a name="307"><span class="lineNum">     307 </span><span class="lineNoCov">          0 :         WREG32(mmHDP_MISC_CNTL, tmp);</span></a>
<a name="308"><span class="lineNum">     308 </span>            : </a>
<a name="309"><span class="lineNum">     309 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmHDP_HOST_PATH_CNTL);</span></a>
<a name="310"><span class="lineNum">     310 </span><span class="lineNoCov">          0 :         WREG32(mmHDP_HOST_PATH_CNTL, tmp);</span></a>
<a name="311"><span class="lineNum">     311 </span><span class="lineNoCov">          0 : }</span></a>
<a name="312"><span class="lineNum">     312 </span>            : </a>
<a name="313"><span class="lineNum">     313 </span>            : /**</a>
<a name="314"><span class="lineNum">     314 </span>            :  * gmc_v7_0_mc_init - initialize the memory controller driver params</a>
<a name="315"><span class="lineNum">     315 </span>            :  *</a>
<a name="316"><span class="lineNum">     316 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="317"><span class="lineNum">     317 </span>            :  *</a>
<a name="318"><span class="lineNum">     318 </span>            :  * Look up the amount of vram, vram width, and decide how to place</a>
<a name="319"><span class="lineNum">     319 </span>            :  * vram and gart within the GPU's physical address space (CIK).</a>
<a name="320"><span class="lineNum">     320 </span>            :  * Returns 0 for success.</a>
<a name="321"><span class="lineNum">     321 </span>            :  */</a>
<a name="322"><span class="lineNum">     322 </span><span class="lineNoCov">          0 : static int gmc_v7_0_mc_init(struct amdgpu_device *adev)</span></a>
<a name="323"><span class="lineNum">     323 </span>            : {</a>
<a name="324"><span class="lineNum">     324 </span>            :         int r;</a>
<a name="325"><span class="lineNum">     325 </span>            : </a>
<a name="326"><span class="lineNum">     326 </span><span class="lineNoCov">          0 :         adev-&gt;gmc.vram_width = amdgpu_atombios_get_vram_width(adev);</span></a>
<a name="327"><span class="lineNum">     327 </span><span class="lineNoCov">          0 :         if (!adev-&gt;gmc.vram_width) {</span></a>
<a name="328"><span class="lineNum">     328 </span>            :                 u32 tmp;</a>
<a name="329"><span class="lineNum">     329 </span>            :                 int chansize, numchan;</a>
<a name="330"><span class="lineNum">     330 </span>            : </a>
<a name="331"><span class="lineNum">     331 </span>            :                 /* Get VRAM informations */</a>
<a name="332"><span class="lineNum">     332 </span><span class="lineNoCov">          0 :                 tmp = RREG32(mmMC_ARB_RAMCFG);</span></a>
<a name="333"><span class="lineNum">     333 </span><span class="lineNoCov">          0 :                 if (REG_GET_FIELD(tmp, MC_ARB_RAMCFG, CHANSIZE)) {</span></a>
<a name="334"><span class="lineNum">     334 </span>            :                         chansize = 64;</a>
<a name="335"><span class="lineNum">     335 </span>            :                 } else {</a>
<a name="336"><span class="lineNum">     336 </span><span class="lineNoCov">          0 :                         chansize = 32;</span></a>
<a name="337"><span class="lineNum">     337 </span>            :                 }</a>
<a name="338"><span class="lineNum">     338 </span><span class="lineNoCov">          0 :                 tmp = RREG32(mmMC_SHARED_CHMAP);</span></a>
<a name="339"><span class="lineNum">     339 </span><span class="lineNoCov">          0 :                 switch (REG_GET_FIELD(tmp, MC_SHARED_CHMAP, NOOFCHAN)) {</span></a>
<a name="340"><span class="lineNum">     340 </span>            :                 case 0:</a>
<a name="341"><span class="lineNum">     341 </span>            :                 default:</a>
<a name="342"><span class="lineNum">     342 </span>            :                         numchan = 1;</a>
<a name="343"><span class="lineNum">     343 </span>            :                         break;</a>
<a name="344"><span class="lineNum">     344 </span>            :                 case 1:</a>
<a name="345"><span class="lineNum">     345 </span>            :                         numchan = 2;</a>
<a name="346"><span class="lineNum">     346 </span>            :                         break;</a>
<a name="347"><span class="lineNum">     347 </span>            :                 case 2:</a>
<a name="348"><span class="lineNum">     348 </span>            :                         numchan = 4;</a>
<a name="349"><span class="lineNum">     349 </span>            :                         break;</a>
<a name="350"><span class="lineNum">     350 </span>            :                 case 3:</a>
<a name="351"><span class="lineNum">     351 </span>            :                         numchan = 8;</a>
<a name="352"><span class="lineNum">     352 </span>            :                         break;</a>
<a name="353"><span class="lineNum">     353 </span>            :                 case 4:</a>
<a name="354"><span class="lineNum">     354 </span>            :                         numchan = 3;</a>
<a name="355"><span class="lineNum">     355 </span>            :                         break;</a>
<a name="356"><span class="lineNum">     356 </span>            :                 case 5:</a>
<a name="357"><span class="lineNum">     357 </span>            :                         numchan = 6;</a>
<a name="358"><span class="lineNum">     358 </span>            :                         break;</a>
<a name="359"><span class="lineNum">     359 </span>            :                 case 6:</a>
<a name="360"><span class="lineNum">     360 </span>            :                         numchan = 10;</a>
<a name="361"><span class="lineNum">     361 </span>            :                         break;</a>
<a name="362"><span class="lineNum">     362 </span>            :                 case 7:</a>
<a name="363"><span class="lineNum">     363 </span>            :                         numchan = 12;</a>
<a name="364"><span class="lineNum">     364 </span>            :                         break;</a>
<a name="365"><span class="lineNum">     365 </span>            :                 case 8:</a>
<a name="366"><span class="lineNum">     366 </span>            :                         numchan = 16;</a>
<a name="367"><span class="lineNum">     367 </span>            :                         break;</a>
<a name="368"><span class="lineNum">     368 </span>            :                 }</a>
<a name="369"><span class="lineNum">     369 </span><span class="lineNoCov">          0 :                 adev-&gt;gmc.vram_width = numchan * chansize;</span></a>
<a name="370"><span class="lineNum">     370 </span>            :         }</a>
<a name="371"><span class="lineNum">     371 </span>            :         /* size in MB on si */</a>
<a name="372"><span class="lineNum">     372 </span><span class="lineNoCov">          0 :         adev-&gt;gmc.mc_vram_size = RREG32(mmCONFIG_MEMSIZE) * 1024ULL * 1024ULL;</span></a>
<a name="373"><span class="lineNum">     373 </span><span class="lineNoCov">          0 :         adev-&gt;gmc.real_vram_size = RREG32(mmCONFIG_MEMSIZE) * 1024ULL * 1024ULL;</span></a>
<a name="374"><span class="lineNum">     374 </span>            : </a>
<a name="375"><span class="lineNum">     375 </span><span class="lineNoCov">          0 :         if (!(adev-&gt;flags &amp; AMD_IS_APU)) {</span></a>
<a name="376"><span class="lineNum">     376 </span><span class="lineNoCov">          0 :                 r = amdgpu_device_resize_fb_bar(adev);</span></a>
<a name="377"><span class="lineNum">     377 </span><span class="lineNoCov">          0 :                 if (r)</span></a>
<a name="378"><span class="lineNum">     378 </span>            :                         return r;</a>
<a name="379"><span class="lineNum">     379 </span>            :         }</a>
<a name="380"><span class="lineNum">     380 </span><span class="lineNoCov">          0 :         adev-&gt;gmc.aper_base = pci_resource_start(adev-&gt;pdev, 0);</span></a>
<a name="381"><span class="lineNum">     381 </span><span class="lineNoCov">          0 :         adev-&gt;gmc.aper_size = pci_resource_len(adev-&gt;pdev, 0);</span></a>
<a name="382"><span class="lineNum">     382 </span>            : </a>
<a name="383"><span class="lineNum">     383 </span>            : #ifdef CONFIG_X86_64</a>
<a name="384"><span class="lineNum">     384 </span><span class="lineNoCov">          0 :         if ((adev-&gt;flags &amp; AMD_IS_APU) &amp;&amp;</span></a>
<a name="385"><span class="lineNum">     385 </span><span class="lineNoCov">          0 :             adev-&gt;gmc.real_vram_size &gt; adev-&gt;gmc.aper_size &amp;&amp;</span></a>
<a name="386"><span class="lineNum">     386 </span><span class="lineNoCov">          0 :             !amdgpu_passthrough(adev)) {</span></a>
<a name="387"><span class="lineNum">     387 </span><span class="lineNoCov">          0 :                 adev-&gt;gmc.aper_base = ((u64)RREG32(mmMC_VM_FB_OFFSET)) &lt;&lt; 22;</span></a>
<a name="388"><span class="lineNum">     388 </span><span class="lineNoCov">          0 :                 adev-&gt;gmc.aper_size = adev-&gt;gmc.real_vram_size;</span></a>
<a name="389"><span class="lineNum">     389 </span>            :         }</a>
<a name="390"><span class="lineNum">     390 </span>            : #endif</a>
<a name="391"><span class="lineNum">     391 </span>            : </a>
<a name="392"><span class="lineNum">     392 </span>            :         /* In case the PCI BAR is larger than the actual amount of vram */</a>
<a name="393"><span class="lineNum">     393 </span><span class="lineNoCov">          0 :         adev-&gt;gmc.visible_vram_size = adev-&gt;gmc.aper_size;</span></a>
<a name="394"><span class="lineNum">     394 </span><span class="lineNoCov">          0 :         if (adev-&gt;gmc.visible_vram_size &gt; adev-&gt;gmc.real_vram_size)</span></a>
<a name="395"><span class="lineNum">     395 </span><span class="lineNoCov">          0 :                 adev-&gt;gmc.visible_vram_size = adev-&gt;gmc.real_vram_size;</span></a>
<a name="396"><span class="lineNum">     396 </span>            : </a>
<a name="397"><span class="lineNum">     397 </span>            :         /* set the gart size */</a>
<a name="398"><span class="lineNum">     398 </span><span class="lineNoCov">          0 :         if (amdgpu_gart_size == -1) {</span></a>
<a name="399"><span class="lineNum">     399 </span>            :                 switch (adev-&gt;asic_type) {</a>
<a name="400"><span class="lineNum">     400 </span>            :                 case CHIP_TOPAZ:     /* no MM engines */</a>
<a name="401"><span class="lineNum">     401 </span>            :                 default:</a>
<a name="402"><span class="lineNum">     402 </span><span class="lineNoCov">          0 :                         adev-&gt;gmc.gart_size = 256ULL &lt;&lt; 20;</span></a>
<a name="403"><span class="lineNum">     403 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="404"><span class="lineNum">     404 </span>            : #ifdef CONFIG_DRM_AMDGPU_CIK</a>
<a name="405"><span class="lineNum">     405 </span>            :                 case CHIP_BONAIRE: /* UVD, VCE do not support GPUVM */</a>
<a name="406"><span class="lineNum">     406 </span>            :                 case CHIP_HAWAII:  /* UVD, VCE do not support GPUVM */</a>
<a name="407"><span class="lineNum">     407 </span>            :                 case CHIP_KAVERI:  /* UVD, VCE do not support GPUVM */</a>
<a name="408"><span class="lineNum">     408 </span>            :                 case CHIP_KABINI:  /* UVD, VCE do not support GPUVM */</a>
<a name="409"><span class="lineNum">     409 </span>            :                 case CHIP_MULLINS: /* UVD, VCE do not support GPUVM */</a>
<a name="410"><span class="lineNum">     410 </span>            :                         adev-&gt;gmc.gart_size = 1024ULL &lt;&lt; 20;</a>
<a name="411"><span class="lineNum">     411 </span>            :                         break;</a>
<a name="412"><span class="lineNum">     412 </span>            : #endif</a>
<a name="413"><span class="lineNum">     413 </span>            :                 }</a>
<a name="414"><span class="lineNum">     414 </span>            :         } else {</a>
<a name="415"><span class="lineNum">     415 </span><span class="lineNoCov">          0 :                 adev-&gt;gmc.gart_size = (u64)amdgpu_gart_size &lt;&lt; 20;</span></a>
<a name="416"><span class="lineNum">     416 </span>            :         }</a>
<a name="417"><span class="lineNum">     417 </span>            : </a>
<a name="418"><span class="lineNum">     418 </span><span class="lineNoCov">          0 :         adev-&gt;gmc.gart_size += adev-&gt;pm.smu_prv_buffer_size;</span></a>
<a name="419"><span class="lineNum">     419 </span><span class="lineNoCov">          0 :         gmc_v7_0_vram_gtt_location(adev, &amp;adev-&gt;gmc);</span></a>
<a name="420"><span class="lineNum">     420 </span>            : </a>
<a name="421"><span class="lineNum">     421 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="422"><span class="lineNum">     422 </span>            : }</a>
<a name="423"><span class="lineNum">     423 </span>            : </a>
<a name="424"><span class="lineNum">     424 </span>            : /**</a>
<a name="425"><span class="lineNum">     425 </span>            :  * gmc_v7_0_flush_gpu_tlb_pasid - tlb flush via pasid</a>
<a name="426"><span class="lineNum">     426 </span>            :  *</a>
<a name="427"><span class="lineNum">     427 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="428"><span class="lineNum">     428 </span>            :  * @pasid: pasid to be flush</a>
<a name="429"><span class="lineNum">     429 </span>            :  * @flush_type: type of flush</a>
<a name="430"><span class="lineNum">     430 </span>            :  * @all_hub: flush all hubs</a>
<a name="431"><span class="lineNum">     431 </span>            :  *</a>
<a name="432"><span class="lineNum">     432 </span>            :  * Flush the TLB for the requested pasid.</a>
<a name="433"><span class="lineNum">     433 </span>            :  */</a>
<a name="434"><span class="lineNum">     434 </span><span class="lineNoCov">          0 : static int gmc_v7_0_flush_gpu_tlb_pasid(struct amdgpu_device *adev,</span></a>
<a name="435"><span class="lineNum">     435 </span>            :                                         uint16_t pasid, uint32_t flush_type,</a>
<a name="436"><span class="lineNum">     436 </span>            :                                         bool all_hub)</a>
<a name="437"><span class="lineNum">     437 </span>            : {</a>
<a name="438"><span class="lineNum">     438 </span>            :         int vmid;</a>
<a name="439"><span class="lineNum">     439 </span>            :         unsigned int tmp;</a>
<a name="440"><span class="lineNum">     440 </span>            : </a>
<a name="441"><span class="lineNum">     441 </span><span class="lineNoCov">          0 :         if (amdgpu_in_reset(adev))</span></a>
<a name="442"><span class="lineNum">     442 </span>            :                 return -EIO;</a>
<a name="443"><span class="lineNum">     443 </span>            : </a>
<a name="444"><span class="lineNum">     444 </span><span class="lineNoCov">          0 :         for (vmid = 1; vmid &lt; 16; vmid++) {</span></a>
<a name="445"><span class="lineNum">     445 </span>            : </a>
<a name="446"><span class="lineNum">     446 </span><span class="lineNoCov">          0 :                 tmp = RREG32(mmATC_VMID0_PASID_MAPPING + vmid);</span></a>
<a name="447"><span class="lineNum">     447 </span><span class="lineNoCov">          0 :                 if ((tmp &amp; ATC_VMID0_PASID_MAPPING__VALID_MASK) &amp;&amp;</span></a>
<a name="448"><span class="lineNum">     448 </span><span class="lineNoCov">          0 :                         (tmp &amp; ATC_VMID0_PASID_MAPPING__PASID_MASK) == pasid) {</span></a>
<a name="449"><span class="lineNum">     449 </span><span class="lineNoCov">          0 :                         WREG32(mmVM_INVALIDATE_REQUEST, 1 &lt;&lt; vmid);</span></a>
<a name="450"><span class="lineNum">     450 </span><span class="lineNoCov">          0 :                         RREG32(mmVM_INVALIDATE_RESPONSE);</span></a>
<a name="451"><span class="lineNum">     451 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="452"><span class="lineNum">     452 </span>            :                 }</a>
<a name="453"><span class="lineNum">     453 </span>            :         }</a>
<a name="454"><span class="lineNum">     454 </span>            : </a>
<a name="455"><span class="lineNum">     455 </span>            :         return 0;</a>
<a name="456"><span class="lineNum">     456 </span>            : }</a>
<a name="457"><span class="lineNum">     457 </span>            : </a>
<a name="458"><span class="lineNum">     458 </span>            : /*</a>
<a name="459"><span class="lineNum">     459 </span>            :  * GART</a>
<a name="460"><span class="lineNum">     460 </span>            :  * VMID 0 is the physical GPU addresses as used by the kernel.</a>
<a name="461"><span class="lineNum">     461 </span>            :  * VMIDs 1-15 are used for userspace clients and are handled</a>
<a name="462"><span class="lineNum">     462 </span>            :  * by the amdgpu vm/hsa code.</a>
<a name="463"><span class="lineNum">     463 </span>            :  */</a>
<a name="464"><span class="lineNum">     464 </span>            : </a>
<a name="465"><span class="lineNum">     465 </span>            : /**</a>
<a name="466"><span class="lineNum">     466 </span>            :  * gmc_v7_0_flush_gpu_tlb - gart tlb flush callback</a>
<a name="467"><span class="lineNum">     467 </span>            :  *</a>
<a name="468"><span class="lineNum">     468 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="469"><span class="lineNum">     469 </span>            :  * @vmid: vm instance to flush</a>
<a name="470"><span class="lineNum">     470 </span>            :  * @vmhub: which hub to flush</a>
<a name="471"><span class="lineNum">     471 </span>            :  * @flush_type: type of flush</a>
<a name="472"><span class="lineNum">     472 </span>            :  * *</a>
<a name="473"><span class="lineNum">     473 </span>            :  * Flush the TLB for the requested page table (CIK).</a>
<a name="474"><span class="lineNum">     474 </span>            :  */</a>
<a name="475"><span class="lineNum">     475 </span><span class="lineNoCov">          0 : static void gmc_v7_0_flush_gpu_tlb(struct amdgpu_device *adev, uint32_t vmid,</span></a>
<a name="476"><span class="lineNum">     476 </span>            :                                         uint32_t vmhub, uint32_t flush_type)</a>
<a name="477"><span class="lineNum">     477 </span>            : {</a>
<a name="478"><span class="lineNum">     478 </span>            :         /* bits 0-15 are the VM contexts0-15 */</a>
<a name="479"><span class="lineNum">     479 </span><span class="lineNoCov">          0 :         WREG32(mmVM_INVALIDATE_REQUEST, 1 &lt;&lt; vmid);</span></a>
<a name="480"><span class="lineNum">     480 </span><span class="lineNoCov">          0 : }</span></a>
<a name="481"><span class="lineNum">     481 </span>            : </a>
<a name="482"><span class="lineNum">     482 </span><span class="lineNoCov">          0 : static uint64_t gmc_v7_0_emit_flush_gpu_tlb(struct amdgpu_ring *ring,</span></a>
<a name="483"><span class="lineNum">     483 </span>            :                                             unsigned vmid, uint64_t pd_addr)</a>
<a name="484"><span class="lineNum">     484 </span>            : {</a>
<a name="485"><span class="lineNum">     485 </span>            :         uint32_t reg;</a>
<a name="486"><span class="lineNum">     486 </span>            : </a>
<a name="487"><span class="lineNum">     487 </span><span class="lineNoCov">          0 :         if (vmid &lt; 8)</span></a>
<a name="488"><span class="lineNum">     488 </span><span class="lineNoCov">          0 :                 reg = mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR + vmid;</span></a>
<a name="489"><span class="lineNum">     489 </span>            :         else</a>
<a name="490"><span class="lineNum">     490 </span><span class="lineNoCov">          0 :                 reg = mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR + vmid - 8;</span></a>
<a name="491"><span class="lineNum">     491 </span><span class="lineNoCov">          0 :         amdgpu_ring_emit_wreg(ring, reg, pd_addr &gt;&gt; 12);</span></a>
<a name="492"><span class="lineNum">     492 </span>            : </a>
<a name="493"><span class="lineNum">     493 </span>            :         /* bits 0-15 are the VM contexts0-15 */</a>
<a name="494"><span class="lineNum">     494 </span><span class="lineNoCov">          0 :         amdgpu_ring_emit_wreg(ring, mmVM_INVALIDATE_REQUEST, 1 &lt;&lt; vmid);</span></a>
<a name="495"><span class="lineNum">     495 </span>            : </a>
<a name="496"><span class="lineNum">     496 </span><span class="lineNoCov">          0 :         return pd_addr;</span></a>
<a name="497"><span class="lineNum">     497 </span>            : }</a>
<a name="498"><span class="lineNum">     498 </span>            : </a>
<a name="499"><span class="lineNum">     499 </span><span class="lineNoCov">          0 : static void gmc_v7_0_emit_pasid_mapping(struct amdgpu_ring *ring, unsigned vmid,</span></a>
<a name="500"><span class="lineNum">     500 </span>            :                                         unsigned pasid)</a>
<a name="501"><span class="lineNum">     501 </span>            : {</a>
<a name="502"><span class="lineNum">     502 </span><span class="lineNoCov">          0 :         amdgpu_ring_emit_wreg(ring, mmIH_VMID_0_LUT + vmid, pasid);</span></a>
<a name="503"><span class="lineNum">     503 </span><span class="lineNoCov">          0 : }</span></a>
<a name="504"><span class="lineNum">     504 </span>            : </a>
<a name="505"><span class="lineNum">     505 </span><span class="lineNoCov">          0 : static void gmc_v7_0_get_vm_pde(struct amdgpu_device *adev, int level,</span></a>
<a name="506"><span class="lineNum">     506 </span>            :                                 uint64_t *addr, uint64_t *flags)</a>
<a name="507"><span class="lineNum">     507 </span>            : {</a>
<a name="508"><span class="lineNum">     508 </span><span class="lineNoCov">          0 :         BUG_ON(*addr &amp; 0xFFFFFF0000000FFFULL);</span></a>
<a name="509"><span class="lineNum">     509 </span><span class="lineNoCov">          0 : }</span></a>
<a name="510"><span class="lineNum">     510 </span>            : </a>
<a name="511"><span class="lineNum">     511 </span><span class="lineNoCov">          0 : static void gmc_v7_0_get_vm_pte(struct amdgpu_device *adev,</span></a>
<a name="512"><span class="lineNum">     512 </span>            :                                 struct amdgpu_bo_va_mapping *mapping,</a>
<a name="513"><span class="lineNum">     513 </span>            :                                 uint64_t *flags)</a>
<a name="514"><span class="lineNum">     514 </span>            : {</a>
<a name="515"><span class="lineNum">     515 </span><span class="lineNoCov">          0 :         *flags &amp;= ~AMDGPU_PTE_EXECUTABLE;</span></a>
<a name="516"><span class="lineNum">     516 </span><span class="lineNoCov">          0 :         *flags &amp;= ~AMDGPU_PTE_PRT;</span></a>
<a name="517"><span class="lineNum">     517 </span><span class="lineNoCov">          0 : }</span></a>
<a name="518"><span class="lineNum">     518 </span>            : </a>
<a name="519"><span class="lineNum">     519 </span>            : /**</a>
<a name="520"><span class="lineNum">     520 </span>            :  * gmc_v7_0_set_fault_enable_default - update VM fault handling</a>
<a name="521"><span class="lineNum">     521 </span>            :  *</a>
<a name="522"><span class="lineNum">     522 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="523"><span class="lineNum">     523 </span>            :  * @value: true redirects VM faults to the default page</a>
<a name="524"><span class="lineNum">     524 </span>            :  */</a>
<a name="525"><span class="lineNum">     525 </span><span class="lineNoCov">          0 : static void gmc_v7_0_set_fault_enable_default(struct amdgpu_device *adev,</span></a>
<a name="526"><span class="lineNum">     526 </span>            :                                               bool value)</a>
<a name="527"><span class="lineNum">     527 </span>            : {</a>
<a name="528"><span class="lineNum">     528 </span>            :         u32 tmp;</a>
<a name="529"><span class="lineNum">     529 </span>            : </a>
<a name="530"><span class="lineNum">     530 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmVM_CONTEXT1_CNTL);</span></a>
<a name="531"><span class="lineNum">     531 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,</span></a>
<a name="532"><span class="lineNum">     532 </span>            :                             RANGE_PROTECTION_FAULT_ENABLE_DEFAULT, value);</a>
<a name="533"><span class="lineNum">     533 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,</span></a>
<a name="534"><span class="lineNum">     534 </span>            :                             DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT, value);</a>
<a name="535"><span class="lineNum">     535 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,</span></a>
<a name="536"><span class="lineNum">     536 </span>            :                             PDE0_PROTECTION_FAULT_ENABLE_DEFAULT, value);</a>
<a name="537"><span class="lineNum">     537 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,</span></a>
<a name="538"><span class="lineNum">     538 </span>            :                             VALID_PROTECTION_FAULT_ENABLE_DEFAULT, value);</a>
<a name="539"><span class="lineNum">     539 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,</span></a>
<a name="540"><span class="lineNum">     540 </span>            :                             READ_PROTECTION_FAULT_ENABLE_DEFAULT, value);</a>
<a name="541"><span class="lineNum">     541 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,</span></a>
<a name="542"><span class="lineNum">     542 </span>            :                             WRITE_PROTECTION_FAULT_ENABLE_DEFAULT, value);</a>
<a name="543"><span class="lineNum">     543 </span><span class="lineNoCov">          0 :         WREG32(mmVM_CONTEXT1_CNTL, tmp);</span></a>
<a name="544"><span class="lineNum">     544 </span><span class="lineNoCov">          0 : }</span></a>
<a name="545"><span class="lineNum">     545 </span>            : </a>
<a name="546"><span class="lineNum">     546 </span>            : /**</a>
<a name="547"><span class="lineNum">     547 </span>            :  * gmc_v7_0_set_prt - set PRT VM fault</a>
<a name="548"><span class="lineNum">     548 </span>            :  *</a>
<a name="549"><span class="lineNum">     549 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="550"><span class="lineNum">     550 </span>            :  * @enable: enable/disable VM fault handling for PRT</a>
<a name="551"><span class="lineNum">     551 </span>            :  */</a>
<a name="552"><span class="lineNum">     552 </span><span class="lineNoCov">          0 : static void gmc_v7_0_set_prt(struct amdgpu_device *adev, bool enable)</span></a>
<a name="553"><span class="lineNum">     553 </span>            : {</a>
<a name="554"><span class="lineNum">     554 </span>            :         uint32_t tmp;</a>
<a name="555"><span class="lineNum">     555 </span>            : </a>
<a name="556"><span class="lineNum">     556 </span><span class="lineNoCov">          0 :         if (enable &amp;&amp; !adev-&gt;gmc.prt_warning) {</span></a>
<a name="557"><span class="lineNum">     557 </span><span class="lineNoCov">          0 :                 dev_warn(adev-&gt;dev, &quot;Disabling VM faults because of PRT request!\n&quot;);</span></a>
<a name="558"><span class="lineNum">     558 </span><span class="lineNoCov">          0 :                 adev-&gt;gmc.prt_warning = true;</span></a>
<a name="559"><span class="lineNum">     559 </span>            :         }</a>
<a name="560"><span class="lineNum">     560 </span>            : </a>
<a name="561"><span class="lineNum">     561 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmVM_PRT_CNTL);</span></a>
<a name="562"><span class="lineNum">     562 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_PRT_CNTL,</span></a>
<a name="563"><span class="lineNum">     563 </span>            :                             CB_DISABLE_READ_FAULT_ON_UNMAPPED_ACCESS, enable);</a>
<a name="564"><span class="lineNum">     564 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_PRT_CNTL,</span></a>
<a name="565"><span class="lineNum">     565 </span>            :                             CB_DISABLE_WRITE_FAULT_ON_UNMAPPED_ACCESS, enable);</a>
<a name="566"><span class="lineNum">     566 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_PRT_CNTL,</span></a>
<a name="567"><span class="lineNum">     567 </span>            :                             TC_DISABLE_READ_FAULT_ON_UNMAPPED_ACCESS, enable);</a>
<a name="568"><span class="lineNum">     568 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_PRT_CNTL,</span></a>
<a name="569"><span class="lineNum">     569 </span>            :                             TC_DISABLE_WRITE_FAULT_ON_UNMAPPED_ACCESS, enable);</a>
<a name="570"><span class="lineNum">     570 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_PRT_CNTL,</span></a>
<a name="571"><span class="lineNum">     571 </span>            :                             L2_CACHE_STORE_INVALID_ENTRIES, enable);</a>
<a name="572"><span class="lineNum">     572 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_PRT_CNTL,</span></a>
<a name="573"><span class="lineNum">     573 </span>            :                             L1_TLB_STORE_INVALID_ENTRIES, enable);</a>
<a name="574"><span class="lineNum">     574 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_PRT_CNTL,</span></a>
<a name="575"><span class="lineNum">     575 </span>            :                             MASK_PDE0_FAULT, enable);</a>
<a name="576"><span class="lineNum">     576 </span><span class="lineNoCov">          0 :         WREG32(mmVM_PRT_CNTL, tmp);</span></a>
<a name="577"><span class="lineNum">     577 </span>            : </a>
<a name="578"><span class="lineNum">     578 </span><span class="lineNoCov">          0 :         if (enable) {</span></a>
<a name="579"><span class="lineNum">     579 </span><span class="lineNoCov">          0 :                 uint32_t low = AMDGPU_VA_RESERVED_SIZE &gt;&gt; AMDGPU_GPU_PAGE_SHIFT;</span></a>
<a name="580"><span class="lineNum">     580 </span><span class="lineNoCov">          0 :                 uint32_t high = adev-&gt;vm_manager.max_pfn -</span></a>
<a name="581"><span class="lineNum">     581 </span>            :                         (AMDGPU_VA_RESERVED_SIZE &gt;&gt; AMDGPU_GPU_PAGE_SHIFT);</a>
<a name="582"><span class="lineNum">     582 </span>            : </a>
<a name="583"><span class="lineNum">     583 </span><span class="lineNoCov">          0 :                 WREG32(mmVM_PRT_APERTURE0_LOW_ADDR, low);</span></a>
<a name="584"><span class="lineNum">     584 </span><span class="lineNoCov">          0 :                 WREG32(mmVM_PRT_APERTURE1_LOW_ADDR, low);</span></a>
<a name="585"><span class="lineNum">     585 </span><span class="lineNoCov">          0 :                 WREG32(mmVM_PRT_APERTURE2_LOW_ADDR, low);</span></a>
<a name="586"><span class="lineNum">     586 </span><span class="lineNoCov">          0 :                 WREG32(mmVM_PRT_APERTURE3_LOW_ADDR, low);</span></a>
<a name="587"><span class="lineNum">     587 </span><span class="lineNoCov">          0 :                 WREG32(mmVM_PRT_APERTURE0_HIGH_ADDR, high);</span></a>
<a name="588"><span class="lineNum">     588 </span><span class="lineNoCov">          0 :                 WREG32(mmVM_PRT_APERTURE1_HIGH_ADDR, high);</span></a>
<a name="589"><span class="lineNum">     589 </span><span class="lineNoCov">          0 :                 WREG32(mmVM_PRT_APERTURE2_HIGH_ADDR, high);</span></a>
<a name="590"><span class="lineNum">     590 </span><span class="lineNoCov">          0 :                 WREG32(mmVM_PRT_APERTURE3_HIGH_ADDR, high);</span></a>
<a name="591"><span class="lineNum">     591 </span>            :         } else {</a>
<a name="592"><span class="lineNum">     592 </span><span class="lineNoCov">          0 :                 WREG32(mmVM_PRT_APERTURE0_LOW_ADDR, 0xfffffff);</span></a>
<a name="593"><span class="lineNum">     593 </span><span class="lineNoCov">          0 :                 WREG32(mmVM_PRT_APERTURE1_LOW_ADDR, 0xfffffff);</span></a>
<a name="594"><span class="lineNum">     594 </span><span class="lineNoCov">          0 :                 WREG32(mmVM_PRT_APERTURE2_LOW_ADDR, 0xfffffff);</span></a>
<a name="595"><span class="lineNum">     595 </span><span class="lineNoCov">          0 :                 WREG32(mmVM_PRT_APERTURE3_LOW_ADDR, 0xfffffff);</span></a>
<a name="596"><span class="lineNum">     596 </span><span class="lineNoCov">          0 :                 WREG32(mmVM_PRT_APERTURE0_HIGH_ADDR, 0x0);</span></a>
<a name="597"><span class="lineNum">     597 </span><span class="lineNoCov">          0 :                 WREG32(mmVM_PRT_APERTURE1_HIGH_ADDR, 0x0);</span></a>
<a name="598"><span class="lineNum">     598 </span><span class="lineNoCov">          0 :                 WREG32(mmVM_PRT_APERTURE2_HIGH_ADDR, 0x0);</span></a>
<a name="599"><span class="lineNum">     599 </span><span class="lineNoCov">          0 :                 WREG32(mmVM_PRT_APERTURE3_HIGH_ADDR, 0x0);</span></a>
<a name="600"><span class="lineNum">     600 </span>            :         }</a>
<a name="601"><span class="lineNum">     601 </span><span class="lineNoCov">          0 : }</span></a>
<a name="602"><span class="lineNum">     602 </span>            : </a>
<a name="603"><span class="lineNum">     603 </span>            : /**</a>
<a name="604"><span class="lineNum">     604 </span>            :  * gmc_v7_0_gart_enable - gart enable</a>
<a name="605"><span class="lineNum">     605 </span>            :  *</a>
<a name="606"><span class="lineNum">     606 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="607"><span class="lineNum">     607 </span>            :  *</a>
<a name="608"><span class="lineNum">     608 </span>            :  * This sets up the TLBs, programs the page tables for VMID0,</a>
<a name="609"><span class="lineNum">     609 </span>            :  * sets up the hw for VMIDs 1-15 which are allocated on</a>
<a name="610"><span class="lineNum">     610 </span>            :  * demand, and sets up the global locations for the LDS, GDS,</a>
<a name="611"><span class="lineNum">     611 </span>            :  * and GPUVM for FSA64 clients (CIK).</a>
<a name="612"><span class="lineNum">     612 </span>            :  * Returns 0 for success, errors for failure.</a>
<a name="613"><span class="lineNum">     613 </span>            :  */</a>
<a name="614"><span class="lineNum">     614 </span><span class="lineNoCov">          0 : static int gmc_v7_0_gart_enable(struct amdgpu_device *adev)</span></a>
<a name="615"><span class="lineNum">     615 </span>            : {</a>
<a name="616"><span class="lineNum">     616 </span>            :         uint64_t table_addr;</a>
<a name="617"><span class="lineNum">     617 </span>            :         u32 tmp, field;</a>
<a name="618"><span class="lineNum">     618 </span>            :         int i;</a>
<a name="619"><span class="lineNum">     619 </span>            : </a>
<a name="620"><span class="lineNum">     620 </span><span class="lineNoCov">          0 :         if (adev-&gt;gart.bo == NULL) {</span></a>
<a name="621"><span class="lineNum">     621 </span><span class="lineNoCov">          0 :                 dev_err(adev-&gt;dev, &quot;No VRAM object for PCIE GART.\n&quot;);</span></a>
<a name="622"><span class="lineNum">     622 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span></a>
<a name="623"><span class="lineNum">     623 </span>            :         }</a>
<a name="624"><span class="lineNum">     624 </span><span class="lineNoCov">          0 :         amdgpu_gtt_mgr_recover(&amp;adev-&gt;mman.gtt_mgr);</span></a>
<a name="625"><span class="lineNum">     625 </span><span class="lineNoCov">          0 :         table_addr = amdgpu_bo_gpu_offset(adev-&gt;gart.bo);</span></a>
<a name="626"><span class="lineNum">     626 </span>            : </a>
<a name="627"><span class="lineNum">     627 </span>            :         /* Setup TLB control */</a>
<a name="628"><span class="lineNum">     628 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmMC_VM_MX_L1_TLB_CNTL);</span></a>
<a name="629"><span class="lineNum">     629 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ENABLE_L1_TLB, 1);</span></a>
<a name="630"><span class="lineNum">     630 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ENABLE_L1_FRAGMENT_PROCESSING, 1);</span></a>
<a name="631"><span class="lineNum">     631 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, SYSTEM_ACCESS_MODE, 3);</span></a>
<a name="632"><span class="lineNum">     632 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ENABLE_ADVANCED_DRIVER_MODEL, 1);</span></a>
<a name="633"><span class="lineNum">     633 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, SYSTEM_APERTURE_UNMAPPED_ACCESS, 0);</span></a>
<a name="634"><span class="lineNum">     634 </span><span class="lineNoCov">          0 :         WREG32(mmMC_VM_MX_L1_TLB_CNTL, tmp);</span></a>
<a name="635"><span class="lineNum">     635 </span>            :         /* Setup L2 cache */</a>
<a name="636"><span class="lineNum">     636 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmVM_L2_CNTL);</span></a>
<a name="637"><span class="lineNum">     637 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_L2_CNTL, ENABLE_L2_CACHE, 1);</span></a>
<a name="638"><span class="lineNum">     638 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_L2_CNTL, ENABLE_L2_FRAGMENT_PROCESSING, 1);</span></a>
<a name="639"><span class="lineNum">     639 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_L2_CNTL, ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE, 1);</span></a>
<a name="640"><span class="lineNum">     640 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_L2_CNTL, ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE, 1);</span></a>
<a name="641"><span class="lineNum">     641 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_L2_CNTL, EFFECTIVE_L2_QUEUE_SIZE, 7);</span></a>
<a name="642"><span class="lineNum">     642 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_L2_CNTL, CONTEXT1_IDENTITY_ACCESS_MODE, 1);</span></a>
<a name="643"><span class="lineNum">     643 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_L2_CNTL, ENABLE_DEFAULT_PAGE_OUT_TO_SYSTEM_MEMORY, 1);</span></a>
<a name="644"><span class="lineNum">     644 </span><span class="lineNoCov">          0 :         WREG32(mmVM_L2_CNTL, tmp);</span></a>
<a name="645"><span class="lineNum">     645 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(0, VM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS, 1);</span></a>
<a name="646"><span class="lineNum">     646 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_L2_CACHE, 1);</span></a>
<a name="647"><span class="lineNum">     647 </span><span class="lineNoCov">          0 :         WREG32(mmVM_L2_CNTL2, tmp);</span></a>
<a name="648"><span class="lineNum">     648 </span>            : </a>
<a name="649"><span class="lineNum">     649 </span><span class="lineNoCov">          0 :         field = adev-&gt;vm_manager.fragment_size;</span></a>
<a name="650"><span class="lineNum">     650 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmVM_L2_CNTL3);</span></a>
<a name="651"><span class="lineNum">     651 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, L2_CACHE_BIGK_ASSOCIATIVITY, 1);</span></a>
<a name="652"><span class="lineNum">     652 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, field);</span></a>
<a name="653"><span class="lineNum">     653 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, L2_CACHE_BIGK_FRAGMENT_SIZE, field);</span></a>
<a name="654"><span class="lineNum">     654 </span><span class="lineNoCov">          0 :         WREG32(mmVM_L2_CNTL3, tmp);</span></a>
<a name="655"><span class="lineNum">     655 </span>            :         /* setup context0 */</a>
<a name="656"><span class="lineNum">     656 </span><span class="lineNoCov">          0 :         WREG32(mmVM_CONTEXT0_PAGE_TABLE_START_ADDR, adev-&gt;gmc.gart_start &gt;&gt; 12);</span></a>
<a name="657"><span class="lineNum">     657 </span><span class="lineNoCov">          0 :         WREG32(mmVM_CONTEXT0_PAGE_TABLE_END_ADDR, adev-&gt;gmc.gart_end &gt;&gt; 12);</span></a>
<a name="658"><span class="lineNum">     658 </span><span class="lineNoCov">          0 :         WREG32(mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR, table_addr &gt;&gt; 12);</span></a>
<a name="659"><span class="lineNum">     659 </span><span class="lineNoCov">          0 :         WREG32(mmVM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR,</span></a>
<a name="660"><span class="lineNum">     660 </span>            :                         (u32)(adev-&gt;dummy_page_addr &gt;&gt; 12));</a>
<a name="661"><span class="lineNum">     661 </span><span class="lineNoCov">          0 :         WREG32(mmVM_CONTEXT0_CNTL2, 0);</span></a>
<a name="662"><span class="lineNum">     662 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmVM_CONTEXT0_CNTL);</span></a>
<a name="663"><span class="lineNum">     663 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_CONTEXT0_CNTL, ENABLE_CONTEXT, 1);</span></a>
<a name="664"><span class="lineNum">     664 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_CONTEXT0_CNTL, PAGE_TABLE_DEPTH, 0);</span></a>
<a name="665"><span class="lineNum">     665 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_CONTEXT0_CNTL, RANGE_PROTECTION_FAULT_ENABLE_DEFAULT, 1);</span></a>
<a name="666"><span class="lineNum">     666 </span><span class="lineNoCov">          0 :         WREG32(mmVM_CONTEXT0_CNTL, tmp);</span></a>
<a name="667"><span class="lineNum">     667 </span>            : </a>
<a name="668"><span class="lineNum">     668 </span><span class="lineNoCov">          0 :         WREG32(0x575, 0);</span></a>
<a name="669"><span class="lineNum">     669 </span><span class="lineNoCov">          0 :         WREG32(0x576, 0);</span></a>
<a name="670"><span class="lineNum">     670 </span><span class="lineNoCov">          0 :         WREG32(0x577, 0);</span></a>
<a name="671"><span class="lineNum">     671 </span>            : </a>
<a name="672"><span class="lineNum">     672 </span>            :         /* empty context1-15 */</a>
<a name="673"><span class="lineNum">     673 </span>            :         /* FIXME start with 4G, once using 2 level pt switch to full</a>
<a name="674"><span class="lineNum">     674 </span>            :          * vm size space</a>
<a name="675"><span class="lineNum">     675 </span>            :          */</a>
<a name="676"><span class="lineNum">     676 </span>            :         /* set vm size, must be a multiple of 4 */</a>
<a name="677"><span class="lineNum">     677 </span><span class="lineNoCov">          0 :         WREG32(mmVM_CONTEXT1_PAGE_TABLE_START_ADDR, 0);</span></a>
<a name="678"><span class="lineNum">     678 </span><span class="lineNoCov">          0 :         WREG32(mmVM_CONTEXT1_PAGE_TABLE_END_ADDR, adev-&gt;vm_manager.max_pfn - 1);</span></a>
<a name="679"><span class="lineNum">     679 </span><span class="lineNoCov">          0 :         for (i = 1; i &lt; AMDGPU_NUM_VMID; i++) {</span></a>
<a name="680"><span class="lineNum">     680 </span><span class="lineNoCov">          0 :                 if (i &lt; 8)</span></a>
<a name="681"><span class="lineNum">     681 </span><span class="lineNoCov">          0 :                         WREG32(mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR + i,</span></a>
<a name="682"><span class="lineNum">     682 </span>            :                                table_addr &gt;&gt; 12);</a>
<a name="683"><span class="lineNum">     683 </span>            :                 else</a>
<a name="684"><span class="lineNum">     684 </span><span class="lineNoCov">          0 :                         WREG32(mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR + i - 8,</span></a>
<a name="685"><span class="lineNum">     685 </span>            :                                table_addr &gt;&gt; 12);</a>
<a name="686"><span class="lineNum">     686 </span>            :         }</a>
<a name="687"><span class="lineNum">     687 </span>            : </a>
<a name="688"><span class="lineNum">     688 </span>            :         /* enable context1-15 */</a>
<a name="689"><span class="lineNum">     689 </span><span class="lineNoCov">          0 :         WREG32(mmVM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR,</span></a>
<a name="690"><span class="lineNum">     690 </span>            :                (u32)(adev-&gt;dummy_page_addr &gt;&gt; 12));</a>
<a name="691"><span class="lineNum">     691 </span><span class="lineNoCov">          0 :         WREG32(mmVM_CONTEXT1_CNTL2, 4);</span></a>
<a name="692"><span class="lineNum">     692 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmVM_CONTEXT1_CNTL);</span></a>
<a name="693"><span class="lineNum">     693 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL, ENABLE_CONTEXT, 1);</span></a>
<a name="694"><span class="lineNum">     694 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL, PAGE_TABLE_DEPTH, 1);</span></a>
<a name="695"><span class="lineNum">     695 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL, PAGE_TABLE_BLOCK_SIZE,</span></a>
<a name="696"><span class="lineNum">     696 </span>            :                             adev-&gt;vm_manager.block_size - 9);</a>
<a name="697"><span class="lineNum">     697 </span><span class="lineNoCov">          0 :         WREG32(mmVM_CONTEXT1_CNTL, tmp);</span></a>
<a name="698"><span class="lineNum">     698 </span><span class="lineNoCov">          0 :         if (amdgpu_vm_fault_stop == AMDGPU_VM_FAULT_STOP_ALWAYS)</span></a>
<a name="699"><span class="lineNum">     699 </span><span class="lineNoCov">          0 :                 gmc_v7_0_set_fault_enable_default(adev, false);</span></a>
<a name="700"><span class="lineNum">     700 </span>            :         else</a>
<a name="701"><span class="lineNum">     701 </span><span class="lineNoCov">          0 :                 gmc_v7_0_set_fault_enable_default(adev, true);</span></a>
<a name="702"><span class="lineNum">     702 </span>            : </a>
<a name="703"><span class="lineNum">     703 </span><span class="lineNoCov">          0 :         if (adev-&gt;asic_type == CHIP_KAVERI) {</span></a>
<a name="704"><span class="lineNum">     704 </span><span class="lineNoCov">          0 :                 tmp = RREG32(mmCHUB_CONTROL);</span></a>
<a name="705"><span class="lineNum">     705 </span><span class="lineNoCov">          0 :                 tmp &amp;= ~BYPASS_VM;</span></a>
<a name="706"><span class="lineNum">     706 </span><span class="lineNoCov">          0 :                 WREG32(mmCHUB_CONTROL, tmp);</span></a>
<a name="707"><span class="lineNum">     707 </span>            :         }</a>
<a name="708"><span class="lineNum">     708 </span>            : </a>
<a name="709"><span class="lineNum">     709 </span><span class="lineNoCov">          0 :         gmc_v7_0_flush_gpu_tlb(adev, 0, 0, 0);</span></a>
<a name="710"><span class="lineNum">     710 </span><span class="lineNoCov">          0 :         DRM_INFO(&quot;PCIE GART of %uM enabled (table at 0x%016llX).\n&quot;,</span></a>
<a name="711"><span class="lineNum">     711 </span>            :                  (unsigned)(adev-&gt;gmc.gart_size &gt;&gt; 20),</a>
<a name="712"><span class="lineNum">     712 </span>            :                  (unsigned long long)table_addr);</a>
<a name="713"><span class="lineNum">     713 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="714"><span class="lineNum">     714 </span>            : }</a>
<a name="715"><span class="lineNum">     715 </span>            : </a>
<a name="716"><span class="lineNum">     716 </span><span class="lineNoCov">          0 : static int gmc_v7_0_gart_init(struct amdgpu_device *adev)</span></a>
<a name="717"><span class="lineNum">     717 </span>            : {</a>
<a name="718"><span class="lineNum">     718 </span>            :         int r;</a>
<a name="719"><span class="lineNum">     719 </span>            : </a>
<a name="720"><span class="lineNum">     720 </span><span class="lineNoCov">          0 :         if (adev-&gt;gart.bo) {</span></a>
<a name="721"><span class="lineNum">     721 </span><span class="lineNoCov">          0 :                 WARN(1, &quot;R600 PCIE GART already initialized\n&quot;);</span></a>
<a name="722"><span class="lineNum">     722 </span><span class="lineNoCov">          0 :                 return 0;</span></a>
<a name="723"><span class="lineNum">     723 </span>            :         }</a>
<a name="724"><span class="lineNum">     724 </span>            :         /* Initialize common gart structure */</a>
<a name="725"><span class="lineNum">     725 </span><span class="lineNoCov">          0 :         r = amdgpu_gart_init(adev);</span></a>
<a name="726"><span class="lineNum">     726 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="727"><span class="lineNum">     727 </span>            :                 return r;</a>
<a name="728"><span class="lineNum">     728 </span><span class="lineNoCov">          0 :         adev-&gt;gart.table_size = adev-&gt;gart.num_gpu_pages * 8;</span></a>
<a name="729"><span class="lineNum">     729 </span><span class="lineNoCov">          0 :         adev-&gt;gart.gart_pte_flags = 0;</span></a>
<a name="730"><span class="lineNum">     730 </span><span class="lineNoCov">          0 :         return amdgpu_gart_table_vram_alloc(adev);</span></a>
<a name="731"><span class="lineNum">     731 </span>            : }</a>
<a name="732"><span class="lineNum">     732 </span>            : </a>
<a name="733"><span class="lineNum">     733 </span>            : /**</a>
<a name="734"><span class="lineNum">     734 </span>            :  * gmc_v7_0_gart_disable - gart disable</a>
<a name="735"><span class="lineNum">     735 </span>            :  *</a>
<a name="736"><span class="lineNum">     736 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="737"><span class="lineNum">     737 </span>            :  *</a>
<a name="738"><span class="lineNum">     738 </span>            :  * This disables all VM page table (CIK).</a>
<a name="739"><span class="lineNum">     739 </span>            :  */</a>
<a name="740"><span class="lineNum">     740 </span><span class="lineNoCov">          0 : static void gmc_v7_0_gart_disable(struct amdgpu_device *adev)</span></a>
<a name="741"><span class="lineNum">     741 </span>            : {</a>
<a name="742"><span class="lineNum">     742 </span>            :         u32 tmp;</a>
<a name="743"><span class="lineNum">     743 </span>            : </a>
<a name="744"><span class="lineNum">     744 </span>            :         /* Disable all tables */</a>
<a name="745"><span class="lineNum">     745 </span><span class="lineNoCov">          0 :         WREG32(mmVM_CONTEXT0_CNTL, 0);</span></a>
<a name="746"><span class="lineNum">     746 </span><span class="lineNoCov">          0 :         WREG32(mmVM_CONTEXT1_CNTL, 0);</span></a>
<a name="747"><span class="lineNum">     747 </span>            :         /* Setup TLB control */</a>
<a name="748"><span class="lineNum">     748 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmMC_VM_MX_L1_TLB_CNTL);</span></a>
<a name="749"><span class="lineNum">     749 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ENABLE_L1_TLB, 0);</span></a>
<a name="750"><span class="lineNum">     750 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ENABLE_L1_FRAGMENT_PROCESSING, 0);</span></a>
<a name="751"><span class="lineNum">     751 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ENABLE_ADVANCED_DRIVER_MODEL, 0);</span></a>
<a name="752"><span class="lineNum">     752 </span><span class="lineNoCov">          0 :         WREG32(mmMC_VM_MX_L1_TLB_CNTL, tmp);</span></a>
<a name="753"><span class="lineNum">     753 </span>            :         /* Setup L2 cache */</a>
<a name="754"><span class="lineNum">     754 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmVM_L2_CNTL);</span></a>
<a name="755"><span class="lineNum">     755 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_L2_CNTL, ENABLE_L2_CACHE, 0);</span></a>
<a name="756"><span class="lineNum">     756 </span><span class="lineNoCov">          0 :         WREG32(mmVM_L2_CNTL, tmp);</span></a>
<a name="757"><span class="lineNum">     757 </span><span class="lineNoCov">          0 :         WREG32(mmVM_L2_CNTL2, 0);</span></a>
<a name="758"><span class="lineNum">     758 </span><span class="lineNoCov">          0 : }</span></a>
<a name="759"><span class="lineNum">     759 </span>            : </a>
<a name="760"><span class="lineNum">     760 </span>            : /**</a>
<a name="761"><span class="lineNum">     761 </span>            :  * gmc_v7_0_vm_decode_fault - print human readable fault info</a>
<a name="762"><span class="lineNum">     762 </span>            :  *</a>
<a name="763"><span class="lineNum">     763 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="764"><span class="lineNum">     764 </span>            :  * @status: VM_CONTEXT1_PROTECTION_FAULT_STATUS register value</a>
<a name="765"><span class="lineNum">     765 </span>            :  * @addr: VM_CONTEXT1_PROTECTION_FAULT_ADDR register value</a>
<a name="766"><span class="lineNum">     766 </span>            :  * @mc_client: VM_CONTEXT1_PROTECTION_FAULT_MCCLIENT register value</a>
<a name="767"><span class="lineNum">     767 </span>            :  * @pasid: debug logging only - no functional use</a>
<a name="768"><span class="lineNum">     768 </span>            :  *</a>
<a name="769"><span class="lineNum">     769 </span>            :  * Print human readable fault information (CIK).</a>
<a name="770"><span class="lineNum">     770 </span>            :  */</a>
<a name="771"><span class="lineNum">     771 </span><span class="lineNoCov">          0 : static void gmc_v7_0_vm_decode_fault(struct amdgpu_device *adev, u32 status,</span></a>
<a name="772"><span class="lineNum">     772 </span>            :                                      u32 addr, u32 mc_client, unsigned pasid)</a>
<a name="773"><span class="lineNum">     773 </span>            : {</a>
<a name="774"><span class="lineNum">     774 </span><span class="lineNoCov">          0 :         u32 vmid = REG_GET_FIELD(status, VM_CONTEXT1_PROTECTION_FAULT_STATUS, VMID);</span></a>
<a name="775"><span class="lineNum">     775 </span><span class="lineNoCov">          0 :         u32 protections = REG_GET_FIELD(status, VM_CONTEXT1_PROTECTION_FAULT_STATUS,</span></a>
<a name="776"><span class="lineNum">     776 </span>            :                                         PROTECTIONS);</a>
<a name="777"><span class="lineNum">     777 </span><span class="lineNoCov">          0 :         char block[5] = { mc_client &gt;&gt; 24, (mc_client &gt;&gt; 16) &amp; 0xff,</span></a>
<a name="778"><span class="lineNum">     778 </span><span class="lineNoCov">          0 :                 (mc_client &gt;&gt; 8) &amp; 0xff, mc_client &amp; 0xff, 0 };</span></a>
<a name="779"><span class="lineNum">     779 </span>            :         u32 mc_id;</a>
<a name="780"><span class="lineNum">     780 </span>            : </a>
<a name="781"><span class="lineNum">     781 </span><span class="lineNoCov">          0 :         mc_id = REG_GET_FIELD(status, VM_CONTEXT1_PROTECTION_FAULT_STATUS,</span></a>
<a name="782"><span class="lineNum">     782 </span>            :                               MEMORY_CLIENT_ID);</a>
<a name="783"><span class="lineNum">     783 </span>            : </a>
<a name="784"><span class="lineNum">     784 </span><span class="lineNoCov">          0 :         dev_err(adev-&gt;dev, &quot;VM fault (0x%02x, vmid %d, pasid %d) at page %u, %s from '%s' (0x%08x) (%d)\n&quot;,</span></a>
<a name="785"><span class="lineNum">     785 </span>            :                protections, vmid, pasid, addr,</a>
<a name="786"><span class="lineNum">     786 </span>            :                REG_GET_FIELD(status, VM_CONTEXT1_PROTECTION_FAULT_STATUS,</a>
<a name="787"><span class="lineNum">     787 </span>            :                              MEMORY_CLIENT_RW) ?</a>
<a name="788"><span class="lineNum">     788 </span>            :                &quot;write&quot; : &quot;read&quot;, block, mc_client, mc_id);</a>
<a name="789"><span class="lineNum">     789 </span><span class="lineNoCov">          0 : }</span></a>
<a name="790"><span class="lineNum">     790 </span>            : </a>
<a name="791"><span class="lineNum">     791 </span>            : </a>
<a name="792"><span class="lineNum">     792 </span>            : static const u32 mc_cg_registers[] = {</a>
<a name="793"><span class="lineNum">     793 </span>            :         mmMC_HUB_MISC_HUB_CG,</a>
<a name="794"><span class="lineNum">     794 </span>            :         mmMC_HUB_MISC_SIP_CG,</a>
<a name="795"><span class="lineNum">     795 </span>            :         mmMC_HUB_MISC_VM_CG,</a>
<a name="796"><span class="lineNum">     796 </span>            :         mmMC_XPB_CLK_GAT,</a>
<a name="797"><span class="lineNum">     797 </span>            :         mmATC_MISC_CG,</a>
<a name="798"><span class="lineNum">     798 </span>            :         mmMC_CITF_MISC_WR_CG,</a>
<a name="799"><span class="lineNum">     799 </span>            :         mmMC_CITF_MISC_RD_CG,</a>
<a name="800"><span class="lineNum">     800 </span>            :         mmMC_CITF_MISC_VM_CG,</a>
<a name="801"><span class="lineNum">     801 </span>            :         mmVM_L2_CG,</a>
<a name="802"><span class="lineNum">     802 </span>            : };</a>
<a name="803"><span class="lineNum">     803 </span>            : </a>
<a name="804"><span class="lineNum">     804 </span>            : static const u32 mc_cg_ls_en[] = {</a>
<a name="805"><span class="lineNum">     805 </span>            :         MC_HUB_MISC_HUB_CG__MEM_LS_ENABLE_MASK,</a>
<a name="806"><span class="lineNum">     806 </span>            :         MC_HUB_MISC_SIP_CG__MEM_LS_ENABLE_MASK,</a>
<a name="807"><span class="lineNum">     807 </span>            :         MC_HUB_MISC_VM_CG__MEM_LS_ENABLE_MASK,</a>
<a name="808"><span class="lineNum">     808 </span>            :         MC_XPB_CLK_GAT__MEM_LS_ENABLE_MASK,</a>
<a name="809"><span class="lineNum">     809 </span>            :         ATC_MISC_CG__MEM_LS_ENABLE_MASK,</a>
<a name="810"><span class="lineNum">     810 </span>            :         MC_CITF_MISC_WR_CG__MEM_LS_ENABLE_MASK,</a>
<a name="811"><span class="lineNum">     811 </span>            :         MC_CITF_MISC_RD_CG__MEM_LS_ENABLE_MASK,</a>
<a name="812"><span class="lineNum">     812 </span>            :         MC_CITF_MISC_VM_CG__MEM_LS_ENABLE_MASK,</a>
<a name="813"><span class="lineNum">     813 </span>            :         VM_L2_CG__MEM_LS_ENABLE_MASK,</a>
<a name="814"><span class="lineNum">     814 </span>            : };</a>
<a name="815"><span class="lineNum">     815 </span>            : </a>
<a name="816"><span class="lineNum">     816 </span>            : static const u32 mc_cg_en[] = {</a>
<a name="817"><span class="lineNum">     817 </span>            :         MC_HUB_MISC_HUB_CG__ENABLE_MASK,</a>
<a name="818"><span class="lineNum">     818 </span>            :         MC_HUB_MISC_SIP_CG__ENABLE_MASK,</a>
<a name="819"><span class="lineNum">     819 </span>            :         MC_HUB_MISC_VM_CG__ENABLE_MASK,</a>
<a name="820"><span class="lineNum">     820 </span>            :         MC_XPB_CLK_GAT__ENABLE_MASK,</a>
<a name="821"><span class="lineNum">     821 </span>            :         ATC_MISC_CG__ENABLE_MASK,</a>
<a name="822"><span class="lineNum">     822 </span>            :         MC_CITF_MISC_WR_CG__ENABLE_MASK,</a>
<a name="823"><span class="lineNum">     823 </span>            :         MC_CITF_MISC_RD_CG__ENABLE_MASK,</a>
<a name="824"><span class="lineNum">     824 </span>            :         MC_CITF_MISC_VM_CG__ENABLE_MASK,</a>
<a name="825"><span class="lineNum">     825 </span>            :         VM_L2_CG__ENABLE_MASK,</a>
<a name="826"><span class="lineNum">     826 </span>            : };</a>
<a name="827"><span class="lineNum">     827 </span>            : </a>
<a name="828"><span class="lineNum">     828 </span><span class="lineNoCov">          0 : static void gmc_v7_0_enable_mc_ls(struct amdgpu_device *adev,</span></a>
<a name="829"><span class="lineNum">     829 </span>            :                                   bool enable)</a>
<a name="830"><span class="lineNum">     830 </span>            : {</a>
<a name="831"><span class="lineNum">     831 </span>            :         int i;</a>
<a name="832"><span class="lineNum">     832 </span>            :         u32 orig, data;</a>
<a name="833"><span class="lineNum">     833 </span>            : </a>
<a name="834"><span class="lineNum">     834 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(mc_cg_registers); i++) {</span></a>
<a name="835"><span class="lineNum">     835 </span><span class="lineNoCov">          0 :                 orig = data = RREG32(mc_cg_registers[i]);</span></a>
<a name="836"><span class="lineNum">     836 </span><span class="lineNoCov">          0 :                 if (enable &amp;&amp; (adev-&gt;cg_flags &amp; AMD_CG_SUPPORT_MC_LS))</span></a>
<a name="837"><span class="lineNum">     837 </span><span class="lineNoCov">          0 :                         data |= mc_cg_ls_en[i];</span></a>
<a name="838"><span class="lineNum">     838 </span>            :                 else</a>
<a name="839"><span class="lineNum">     839 </span><span class="lineNoCov">          0 :                         data &amp;= ~mc_cg_ls_en[i];</span></a>
<a name="840"><span class="lineNum">     840 </span><span class="lineNoCov">          0 :                 if (data != orig)</span></a>
<a name="841"><span class="lineNum">     841 </span><span class="lineNoCov">          0 :                         WREG32(mc_cg_registers[i], data);</span></a>
<a name="842"><span class="lineNum">     842 </span>            :         }</a>
<a name="843"><span class="lineNum">     843 </span><span class="lineNoCov">          0 : }</span></a>
<a name="844"><span class="lineNum">     844 </span>            : </a>
<a name="845"><span class="lineNum">     845 </span><span class="lineNoCov">          0 : static void gmc_v7_0_enable_mc_mgcg(struct amdgpu_device *adev,</span></a>
<a name="846"><span class="lineNum">     846 </span>            :                                     bool enable)</a>
<a name="847"><span class="lineNum">     847 </span>            : {</a>
<a name="848"><span class="lineNum">     848 </span>            :         int i;</a>
<a name="849"><span class="lineNum">     849 </span>            :         u32 orig, data;</a>
<a name="850"><span class="lineNum">     850 </span>            : </a>
<a name="851"><span class="lineNum">     851 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(mc_cg_registers); i++) {</span></a>
<a name="852"><span class="lineNum">     852 </span><span class="lineNoCov">          0 :                 orig = data = RREG32(mc_cg_registers[i]);</span></a>
<a name="853"><span class="lineNum">     853 </span><span class="lineNoCov">          0 :                 if (enable &amp;&amp; (adev-&gt;cg_flags &amp; AMD_CG_SUPPORT_MC_MGCG))</span></a>
<a name="854"><span class="lineNum">     854 </span><span class="lineNoCov">          0 :                         data |= mc_cg_en[i];</span></a>
<a name="855"><span class="lineNum">     855 </span>            :                 else</a>
<a name="856"><span class="lineNum">     856 </span><span class="lineNoCov">          0 :                         data &amp;= ~mc_cg_en[i];</span></a>
<a name="857"><span class="lineNum">     857 </span><span class="lineNoCov">          0 :                 if (data != orig)</span></a>
<a name="858"><span class="lineNum">     858 </span><span class="lineNoCov">          0 :                         WREG32(mc_cg_registers[i], data);</span></a>
<a name="859"><span class="lineNum">     859 </span>            :         }</a>
<a name="860"><span class="lineNum">     860 </span><span class="lineNoCov">          0 : }</span></a>
<a name="861"><span class="lineNum">     861 </span>            : </a>
<a name="862"><span class="lineNum">     862 </span><span class="lineNoCov">          0 : static void gmc_v7_0_enable_bif_mgls(struct amdgpu_device *adev,</span></a>
<a name="863"><span class="lineNum">     863 </span>            :                                      bool enable)</a>
<a name="864"><span class="lineNum">     864 </span>            : {</a>
<a name="865"><span class="lineNum">     865 </span>            :         u32 orig, data;</a>
<a name="866"><span class="lineNum">     866 </span>            : </a>
<a name="867"><span class="lineNum">     867 </span><span class="lineNoCov">          0 :         orig = data = RREG32_PCIE(ixPCIE_CNTL2);</span></a>
<a name="868"><span class="lineNum">     868 </span>            : </a>
<a name="869"><span class="lineNum">     869 </span><span class="lineNoCov">          0 :         if (enable &amp;&amp; (adev-&gt;cg_flags &amp; AMD_CG_SUPPORT_BIF_LS)) {</span></a>
<a name="870"><span class="lineNum">     870 </span><span class="lineNoCov">          0 :                 data = REG_SET_FIELD(data, PCIE_CNTL2, SLV_MEM_LS_EN, 1);</span></a>
<a name="871"><span class="lineNum">     871 </span><span class="lineNoCov">          0 :                 data = REG_SET_FIELD(data, PCIE_CNTL2, MST_MEM_LS_EN, 1);</span></a>
<a name="872"><span class="lineNum">     872 </span><span class="lineNoCov">          0 :                 data = REG_SET_FIELD(data, PCIE_CNTL2, REPLAY_MEM_LS_EN, 1);</span></a>
<a name="873"><span class="lineNum">     873 </span><span class="lineNoCov">          0 :                 data = REG_SET_FIELD(data, PCIE_CNTL2, SLV_MEM_AGGRESSIVE_LS_EN, 1);</span></a>
<a name="874"><span class="lineNum">     874 </span>            :         } else {</a>
<a name="875"><span class="lineNum">     875 </span><span class="lineNoCov">          0 :                 data = REG_SET_FIELD(data, PCIE_CNTL2, SLV_MEM_LS_EN, 0);</span></a>
<a name="876"><span class="lineNum">     876 </span><span class="lineNoCov">          0 :                 data = REG_SET_FIELD(data, PCIE_CNTL2, MST_MEM_LS_EN, 0);</span></a>
<a name="877"><span class="lineNum">     877 </span><span class="lineNoCov">          0 :                 data = REG_SET_FIELD(data, PCIE_CNTL2, REPLAY_MEM_LS_EN, 0);</span></a>
<a name="878"><span class="lineNum">     878 </span><span class="lineNoCov">          0 :                 data = REG_SET_FIELD(data, PCIE_CNTL2, SLV_MEM_AGGRESSIVE_LS_EN, 0);</span></a>
<a name="879"><span class="lineNum">     879 </span>            :         }</a>
<a name="880"><span class="lineNum">     880 </span>            : </a>
<a name="881"><span class="lineNum">     881 </span><span class="lineNoCov">          0 :         if (orig != data)</span></a>
<a name="882"><span class="lineNum">     882 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(ixPCIE_CNTL2, data);</span></a>
<a name="883"><span class="lineNum">     883 </span><span class="lineNoCov">          0 : }</span></a>
<a name="884"><span class="lineNum">     884 </span>            : </a>
<a name="885"><span class="lineNum">     885 </span><span class="lineNoCov">          0 : static void gmc_v7_0_enable_hdp_mgcg(struct amdgpu_device *adev,</span></a>
<a name="886"><span class="lineNum">     886 </span>            :                                      bool enable)</a>
<a name="887"><span class="lineNum">     887 </span>            : {</a>
<a name="888"><span class="lineNum">     888 </span>            :         u32 orig, data;</a>
<a name="889"><span class="lineNum">     889 </span>            : </a>
<a name="890"><span class="lineNum">     890 </span><span class="lineNoCov">          0 :         orig = data = RREG32(mmHDP_HOST_PATH_CNTL);</span></a>
<a name="891"><span class="lineNum">     891 </span>            : </a>
<a name="892"><span class="lineNum">     892 </span><span class="lineNoCov">          0 :         if (enable &amp;&amp; (adev-&gt;cg_flags &amp; AMD_CG_SUPPORT_HDP_MGCG))</span></a>
<a name="893"><span class="lineNum">     893 </span><span class="lineNoCov">          0 :                 data = REG_SET_FIELD(data, HDP_HOST_PATH_CNTL, CLOCK_GATING_DIS, 0);</span></a>
<a name="894"><span class="lineNum">     894 </span>            :         else</a>
<a name="895"><span class="lineNum">     895 </span><span class="lineNoCov">          0 :                 data = REG_SET_FIELD(data, HDP_HOST_PATH_CNTL, CLOCK_GATING_DIS, 1);</span></a>
<a name="896"><span class="lineNum">     896 </span>            : </a>
<a name="897"><span class="lineNum">     897 </span><span class="lineNoCov">          0 :         if (orig != data)</span></a>
<a name="898"><span class="lineNum">     898 </span><span class="lineNoCov">          0 :                 WREG32(mmHDP_HOST_PATH_CNTL, data);</span></a>
<a name="899"><span class="lineNum">     899 </span><span class="lineNoCov">          0 : }</span></a>
<a name="900"><span class="lineNum">     900 </span>            : </a>
<a name="901"><span class="lineNum">     901 </span><span class="lineNoCov">          0 : static void gmc_v7_0_enable_hdp_ls(struct amdgpu_device *adev,</span></a>
<a name="902"><span class="lineNum">     902 </span>            :                                    bool enable)</a>
<a name="903"><span class="lineNum">     903 </span>            : {</a>
<a name="904"><span class="lineNum">     904 </span>            :         u32 orig, data;</a>
<a name="905"><span class="lineNum">     905 </span>            : </a>
<a name="906"><span class="lineNum">     906 </span><span class="lineNoCov">          0 :         orig = data = RREG32(mmHDP_MEM_POWER_LS);</span></a>
<a name="907"><span class="lineNum">     907 </span>            : </a>
<a name="908"><span class="lineNum">     908 </span><span class="lineNoCov">          0 :         if (enable &amp;&amp; (adev-&gt;cg_flags &amp; AMD_CG_SUPPORT_HDP_LS))</span></a>
<a name="909"><span class="lineNum">     909 </span><span class="lineNoCov">          0 :                 data = REG_SET_FIELD(data, HDP_MEM_POWER_LS, LS_ENABLE, 1);</span></a>
<a name="910"><span class="lineNum">     910 </span>            :         else</a>
<a name="911"><span class="lineNum">     911 </span><span class="lineNoCov">          0 :                 data = REG_SET_FIELD(data, HDP_MEM_POWER_LS, LS_ENABLE, 0);</span></a>
<a name="912"><span class="lineNum">     912 </span>            : </a>
<a name="913"><span class="lineNum">     913 </span><span class="lineNoCov">          0 :         if (orig != data)</span></a>
<a name="914"><span class="lineNum">     914 </span><span class="lineNoCov">          0 :                 WREG32(mmHDP_MEM_POWER_LS, data);</span></a>
<a name="915"><span class="lineNum">     915 </span><span class="lineNoCov">          0 : }</span></a>
<a name="916"><span class="lineNum">     916 </span>            : </a>
<a name="917"><span class="lineNum">     917 </span>            : static int gmc_v7_0_convert_vram_type(int mc_seq_vram_type)</a>
<a name="918"><span class="lineNum">     918 </span>            : {</a>
<a name="919"><span class="lineNum">     919 </span><span class="lineNoCov">          0 :         switch (mc_seq_vram_type) {</span></a>
<a name="920"><span class="lineNum">     920 </span>            :         case MC_SEQ_MISC0__MT__GDDR1:</a>
<a name="921"><span class="lineNum">     921 </span>            :                 return AMDGPU_VRAM_TYPE_GDDR1;</a>
<a name="922"><span class="lineNum">     922 </span>            :         case MC_SEQ_MISC0__MT__DDR2:</a>
<a name="923"><span class="lineNum">     923 </span>            :                 return AMDGPU_VRAM_TYPE_DDR2;</a>
<a name="924"><span class="lineNum">     924 </span>            :         case MC_SEQ_MISC0__MT__GDDR3:</a>
<a name="925"><span class="lineNum">     925 </span>            :                 return AMDGPU_VRAM_TYPE_GDDR3;</a>
<a name="926"><span class="lineNum">     926 </span>            :         case MC_SEQ_MISC0__MT__GDDR4:</a>
<a name="927"><span class="lineNum">     927 </span>            :                 return AMDGPU_VRAM_TYPE_GDDR4;</a>
<a name="928"><span class="lineNum">     928 </span>            :         case MC_SEQ_MISC0__MT__GDDR5:</a>
<a name="929"><span class="lineNum">     929 </span>            :                 return AMDGPU_VRAM_TYPE_GDDR5;</a>
<a name="930"><span class="lineNum">     930 </span>            :         case MC_SEQ_MISC0__MT__HBM:</a>
<a name="931"><span class="lineNum">     931 </span>            :                 return AMDGPU_VRAM_TYPE_HBM;</a>
<a name="932"><span class="lineNum">     932 </span>            :         case MC_SEQ_MISC0__MT__DDR3:</a>
<a name="933"><span class="lineNum">     933 </span>            :                 return AMDGPU_VRAM_TYPE_DDR3;</a>
<a name="934"><span class="lineNum">     934 </span>            :         default:</a>
<a name="935"><span class="lineNum">     935 </span>            :                 return AMDGPU_VRAM_TYPE_UNKNOWN;</a>
<a name="936"><span class="lineNum">     936 </span>            :         }</a>
<a name="937"><span class="lineNum">     937 </span>            : }</a>
<a name="938"><span class="lineNum">     938 </span>            : </a>
<a name="939"><span class="lineNum">     939 </span><span class="lineNoCov">          0 : static int gmc_v7_0_early_init(void *handle)</span></a>
<a name="940"><span class="lineNum">     940 </span>            : {</a>
<a name="941"><span class="lineNum">     941 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="942"><span class="lineNum">     942 </span>            : </a>
<a name="943"><span class="lineNum">     943 </span><span class="lineNoCov">          0 :         gmc_v7_0_set_gmc_funcs(adev);</span></a>
<a name="944"><span class="lineNum">     944 </span><span class="lineNoCov">          0 :         gmc_v7_0_set_irq_funcs(adev);</span></a>
<a name="945"><span class="lineNum">     945 </span>            : </a>
<a name="946"><span class="lineNum">     946 </span><span class="lineNoCov">          0 :         adev-&gt;gmc.shared_aperture_start = 0x2000000000000000ULL;</span></a>
<a name="947"><span class="lineNum">     947 </span><span class="lineNoCov">          0 :         adev-&gt;gmc.shared_aperture_end =</span></a>
<a name="948"><span class="lineNum">     948 </span>            :                 adev-&gt;gmc.shared_aperture_start + (4ULL &lt;&lt; 30) - 1;</a>
<a name="949"><span class="lineNum">     949 </span><span class="lineNoCov">          0 :         adev-&gt;gmc.private_aperture_start =</span></a>
<a name="950"><span class="lineNum">     950 </span>            :                 adev-&gt;gmc.shared_aperture_end + 1;</a>
<a name="951"><span class="lineNum">     951 </span><span class="lineNoCov">          0 :         adev-&gt;gmc.private_aperture_end =</span></a>
<a name="952"><span class="lineNum">     952 </span>            :                 adev-&gt;gmc.private_aperture_start + (4ULL &lt;&lt; 30) - 1;</a>
<a name="953"><span class="lineNum">     953 </span>            : </a>
<a name="954"><span class="lineNum">     954 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="955"><span class="lineNum">     955 </span>            : }</a>
<a name="956"><span class="lineNum">     956 </span>            : </a>
<a name="957"><span class="lineNum">     957 </span><span class="lineNoCov">          0 : static int gmc_v7_0_late_init(void *handle)</span></a>
<a name="958"><span class="lineNum">     958 </span>            : {</a>
<a name="959"><span class="lineNum">     959 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="960"><span class="lineNum">     960 </span>            : </a>
<a name="961"><span class="lineNum">     961 </span><span class="lineNoCov">          0 :         if (amdgpu_vm_fault_stop != AMDGPU_VM_FAULT_STOP_ALWAYS)</span></a>
<a name="962"><span class="lineNum">     962 </span><span class="lineNoCov">          0 :                 return amdgpu_irq_get(adev, &amp;adev-&gt;gmc.vm_fault, 0);</span></a>
<a name="963"><span class="lineNum">     963 </span>            :         else</a>
<a name="964"><span class="lineNum">     964 </span>            :                 return 0;</a>
<a name="965"><span class="lineNum">     965 </span>            : }</a>
<a name="966"><span class="lineNum">     966 </span>            : </a>
<a name="967"><span class="lineNum">     967 </span><span class="lineNoCov">          0 : static unsigned gmc_v7_0_get_vbios_fb_size(struct amdgpu_device *adev)</span></a>
<a name="968"><span class="lineNum">     968 </span>            : {</a>
<a name="969"><span class="lineNum">     969 </span><span class="lineNoCov">          0 :         u32 d1vga_control = RREG32(mmD1VGA_CONTROL);</span></a>
<a name="970"><span class="lineNum">     970 </span>            :         unsigned size;</a>
<a name="971"><span class="lineNum">     971 </span>            : </a>
<a name="972"><span class="lineNum">     972 </span><span class="lineNoCov">          0 :         if (REG_GET_FIELD(d1vga_control, D1VGA_CONTROL, D1VGA_MODE_ENABLE)) {</span></a>
<a name="973"><span class="lineNum">     973 </span>            :                 size = AMDGPU_VBIOS_VGA_ALLOCATION;</a>
<a name="974"><span class="lineNum">     974 </span>            :         } else {</a>
<a name="975"><span class="lineNum">     975 </span><span class="lineNoCov">          0 :                 u32 viewport = RREG32(mmVIEWPORT_SIZE);</span></a>
<a name="976"><span class="lineNum">     976 </span><span class="lineNoCov">          0 :                 size = (REG_GET_FIELD(viewport, VIEWPORT_SIZE, VIEWPORT_HEIGHT) *</span></a>
<a name="977"><span class="lineNum">     977 </span><span class="lineNoCov">          0 :                         REG_GET_FIELD(viewport, VIEWPORT_SIZE, VIEWPORT_WIDTH) *</span></a>
<a name="978"><span class="lineNum">     978 </span>            :                         4);</a>
<a name="979"><span class="lineNum">     979 </span>            :         }</a>
<a name="980"><span class="lineNum">     980 </span>            : </a>
<a name="981"><span class="lineNum">     981 </span><span class="lineNoCov">          0 :         return size;</span></a>
<a name="982"><span class="lineNum">     982 </span>            : }</a>
<a name="983"><span class="lineNum">     983 </span>            : </a>
<a name="984"><span class="lineNum">     984 </span><span class="lineNoCov">          0 : static int gmc_v7_0_sw_init(void *handle)</span></a>
<a name="985"><span class="lineNum">     985 </span>            : {</a>
<a name="986"><span class="lineNum">     986 </span>            :         int r;</a>
<a name="987"><span class="lineNum">     987 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="988"><span class="lineNum">     988 </span>            : </a>
<a name="989"><span class="lineNum">     989 </span><span class="lineNoCov">          0 :         adev-&gt;num_vmhubs = 1;</span></a>
<a name="990"><span class="lineNum">     990 </span>            : </a>
<a name="991"><span class="lineNum">     991 </span><span class="lineNoCov">          0 :         if (adev-&gt;flags &amp; AMD_IS_APU) {</span></a>
<a name="992"><span class="lineNum">     992 </span><span class="lineNoCov">          0 :                 adev-&gt;gmc.vram_type = AMDGPU_VRAM_TYPE_UNKNOWN;</span></a>
<a name="993"><span class="lineNum">     993 </span>            :         } else {</a>
<a name="994"><span class="lineNum">     994 </span><span class="lineNoCov">          0 :                 u32 tmp = RREG32(mmMC_SEQ_MISC0);</span></a>
<a name="995"><span class="lineNum">     995 </span><span class="lineNoCov">          0 :                 tmp &amp;= MC_SEQ_MISC0__MT__MASK;</span></a>
<a name="996"><span class="lineNum">     996 </span><span class="lineNoCov">          0 :                 adev-&gt;gmc.vram_type = gmc_v7_0_convert_vram_type(tmp);</span></a>
<a name="997"><span class="lineNum">     997 </span>            :         }</a>
<a name="998"><span class="lineNum">     998 </span>            : </a>
<a name="999"><span class="lineNum">     999 </span><span class="lineNoCov">          0 :         r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, VISLANDS30_IV_SRCID_GFX_PAGE_INV_FAULT, &amp;adev-&gt;gmc.vm_fault);</span></a>
<a name="1000"><span class="lineNum">    1000 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="1001"><span class="lineNum">    1001 </span>            :                 return r;</a>
<a name="1002"><span class="lineNum">    1002 </span>            : </a>
<a name="1003"><span class="lineNum">    1003 </span><span class="lineNoCov">          0 :         r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, VISLANDS30_IV_SRCID_GFX_MEM_PROT_FAULT, &amp;adev-&gt;gmc.vm_fault);</span></a>
<a name="1004"><span class="lineNum">    1004 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="1005"><span class="lineNum">    1005 </span>            :                 return r;</a>
<a name="1006"><span class="lineNum">    1006 </span>            : </a>
<a name="1007"><span class="lineNum">    1007 </span>            :         /* Adjust VM size here.</a>
<a name="1008"><span class="lineNum">    1008 </span>            :          * Currently set to 4GB ((1 &lt;&lt; 20) 4k pages).</a>
<a name="1009"><span class="lineNum">    1009 </span>            :          * Max GPUVM size for cayman and SI is 40 bits.</a>
<a name="1010"><span class="lineNum">    1010 </span>            :          */</a>
<a name="1011"><span class="lineNum">    1011 </span><span class="lineNoCov">          0 :         amdgpu_vm_adjust_size(adev, 64, 9, 1, 40);</span></a>
<a name="1012"><span class="lineNum">    1012 </span>            : </a>
<a name="1013"><span class="lineNum">    1013 </span>            :         /* Set the internal MC address mask</a>
<a name="1014"><span class="lineNum">    1014 </span>            :          * This is the max address of the GPU's</a>
<a name="1015"><span class="lineNum">    1015 </span>            :          * internal address space.</a>
<a name="1016"><span class="lineNum">    1016 </span>            :          */</a>
<a name="1017"><span class="lineNum">    1017 </span><span class="lineNoCov">          0 :         adev-&gt;gmc.mc_mask = 0xffffffffffULL; /* 40 bit MC */</span></a>
<a name="1018"><span class="lineNum">    1018 </span>            : </a>
<a name="1019"><span class="lineNum">    1019 </span><span class="lineNoCov">          0 :         r = dma_set_mask_and_coherent(adev-&gt;dev, DMA_BIT_MASK(40));</span></a>
<a name="1020"><span class="lineNum">    1020 </span><span class="lineNoCov">          0 :         if (r) {</span></a>
<a name="1021"><span class="lineNum">    1021 </span><span class="lineNoCov">          0 :                 pr_warn(&quot;No suitable DMA available\n&quot;);</span></a>
<a name="1022"><span class="lineNum">    1022 </span><span class="lineNoCov">          0 :                 return r;</span></a>
<a name="1023"><span class="lineNum">    1023 </span>            :         }</a>
<a name="1024"><span class="lineNum">    1024 </span><span class="lineNoCov">          0 :         adev-&gt;need_swiotlb = drm_need_swiotlb(40);</span></a>
<a name="1025"><span class="lineNum">    1025 </span>            : </a>
<a name="1026"><span class="lineNum">    1026 </span><span class="lineNoCov">          0 :         r = gmc_v7_0_init_microcode(adev);</span></a>
<a name="1027"><span class="lineNum">    1027 </span><span class="lineNoCov">          0 :         if (r) {</span></a>
<a name="1028"><span class="lineNum">    1028 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Failed to load mc firmware!\n&quot;);</span></a>
<a name="1029"><span class="lineNum">    1029 </span><span class="lineNoCov">          0 :                 return r;</span></a>
<a name="1030"><span class="lineNum">    1030 </span>            :         }</a>
<a name="1031"><span class="lineNum">    1031 </span>            : </a>
<a name="1032"><span class="lineNum">    1032 </span><span class="lineNoCov">          0 :         r = gmc_v7_0_mc_init(adev);</span></a>
<a name="1033"><span class="lineNum">    1033 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="1034"><span class="lineNum">    1034 </span>            :                 return r;</a>
<a name="1035"><span class="lineNum">    1035 </span>            : </a>
<a name="1036"><span class="lineNum">    1036 </span><span class="lineNoCov">          0 :         amdgpu_gmc_get_vbios_allocations(adev);</span></a>
<a name="1037"><span class="lineNum">    1037 </span>            : </a>
<a name="1038"><span class="lineNum">    1038 </span>            :         /* Memory manager */</a>
<a name="1039"><span class="lineNum">    1039 </span><span class="lineNoCov">          0 :         r = amdgpu_bo_init(adev);</span></a>
<a name="1040"><span class="lineNum">    1040 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="1041"><span class="lineNum">    1041 </span>            :                 return r;</a>
<a name="1042"><span class="lineNum">    1042 </span>            : </a>
<a name="1043"><span class="lineNum">    1043 </span><span class="lineNoCov">          0 :         r = gmc_v7_0_gart_init(adev);</span></a>
<a name="1044"><span class="lineNum">    1044 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="1045"><span class="lineNum">    1045 </span>            :                 return r;</a>
<a name="1046"><span class="lineNum">    1046 </span>            : </a>
<a name="1047"><span class="lineNum">    1047 </span>            :         /*</a>
<a name="1048"><span class="lineNum">    1048 </span>            :          * number of VMs</a>
<a name="1049"><span class="lineNum">    1049 </span>            :          * VMID 0 is reserved for System</a>
<a name="1050"><span class="lineNum">    1050 </span>            :          * amdgpu graphics/compute will use VMIDs 1-7</a>
<a name="1051"><span class="lineNum">    1051 </span>            :          * amdkfd will use VMIDs 8-15</a>
<a name="1052"><span class="lineNum">    1052 </span>            :          */</a>
<a name="1053"><span class="lineNum">    1053 </span><span class="lineNoCov">          0 :         adev-&gt;vm_manager.first_kfd_vmid = 8;</span></a>
<a name="1054"><span class="lineNum">    1054 </span><span class="lineNoCov">          0 :         amdgpu_vm_manager_init(adev);</span></a>
<a name="1055"><span class="lineNum">    1055 </span>            : </a>
<a name="1056"><span class="lineNum">    1056 </span>            :         /* base offset of vram pages */</a>
<a name="1057"><span class="lineNum">    1057 </span><span class="lineNoCov">          0 :         if (adev-&gt;flags &amp; AMD_IS_APU) {</span></a>
<a name="1058"><span class="lineNum">    1058 </span><span class="lineNoCov">          0 :                 u64 tmp = RREG32(mmMC_VM_FB_OFFSET);</span></a>
<a name="1059"><span class="lineNum">    1059 </span>            : </a>
<a name="1060"><span class="lineNum">    1060 </span><span class="lineNoCov">          0 :                 tmp &lt;&lt;= 22;</span></a>
<a name="1061"><span class="lineNum">    1061 </span><span class="lineNoCov">          0 :                 adev-&gt;vm_manager.vram_base_offset = tmp;</span></a>
<a name="1062"><span class="lineNum">    1062 </span>            :         } else {</a>
<a name="1063"><span class="lineNum">    1063 </span><span class="lineNoCov">          0 :                 adev-&gt;vm_manager.vram_base_offset = 0;</span></a>
<a name="1064"><span class="lineNum">    1064 </span>            :         }</a>
<a name="1065"><span class="lineNum">    1065 </span>            : </a>
<a name="1066"><span class="lineNum">    1066 </span><span class="lineNoCov">          0 :         adev-&gt;gmc.vm_fault_info = kmalloc(sizeof(struct kfd_vm_fault_info),</span></a>
<a name="1067"><span class="lineNum">    1067 </span>            :                                         GFP_KERNEL);</a>
<a name="1068"><span class="lineNum">    1068 </span><span class="lineNoCov">          0 :         if (!adev-&gt;gmc.vm_fault_info)</span></a>
<a name="1069"><span class="lineNum">    1069 </span>            :                 return -ENOMEM;</a>
<a name="1070"><span class="lineNum">    1070 </span><span class="lineNoCov">          0 :         atomic_set(&amp;adev-&gt;gmc.vm_fault_info_updated, 0);</span></a>
<a name="1071"><span class="lineNum">    1071 </span>            : </a>
<a name="1072"><span class="lineNum">    1072 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="1073"><span class="lineNum">    1073 </span>            : }</a>
<a name="1074"><span class="lineNum">    1074 </span>            : </a>
<a name="1075"><span class="lineNum">    1075 </span><span class="lineNoCov">          0 : static int gmc_v7_0_sw_fini(void *handle)</span></a>
<a name="1076"><span class="lineNum">    1076 </span>            : {</a>
<a name="1077"><span class="lineNum">    1077 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="1078"><span class="lineNum">    1078 </span>            : </a>
<a name="1079"><span class="lineNum">    1079 </span><span class="lineNoCov">          0 :         amdgpu_gem_force_release(adev);</span></a>
<a name="1080"><span class="lineNum">    1080 </span><span class="lineNoCov">          0 :         amdgpu_vm_manager_fini(adev);</span></a>
<a name="1081"><span class="lineNum">    1081 </span><span class="lineNoCov">          0 :         kfree(adev-&gt;gmc.vm_fault_info);</span></a>
<a name="1082"><span class="lineNum">    1082 </span><span class="lineNoCov">          0 :         amdgpu_gart_table_vram_free(adev);</span></a>
<a name="1083"><span class="lineNum">    1083 </span><span class="lineNoCov">          0 :         amdgpu_bo_fini(adev);</span></a>
<a name="1084"><span class="lineNum">    1084 </span><span class="lineNoCov">          0 :         release_firmware(adev-&gt;gmc.fw);</span></a>
<a name="1085"><span class="lineNum">    1085 </span><span class="lineNoCov">          0 :         adev-&gt;gmc.fw = NULL;</span></a>
<a name="1086"><span class="lineNum">    1086 </span>            : </a>
<a name="1087"><span class="lineNum">    1087 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="1088"><span class="lineNum">    1088 </span>            : }</a>
<a name="1089"><span class="lineNum">    1089 </span>            : </a>
<a name="1090"><span class="lineNum">    1090 </span><span class="lineNoCov">          0 : static int gmc_v7_0_hw_init(void *handle)</span></a>
<a name="1091"><span class="lineNum">    1091 </span>            : {</a>
<a name="1092"><span class="lineNum">    1092 </span>            :         int r;</a>
<a name="1093"><span class="lineNum">    1093 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="1094"><span class="lineNum">    1094 </span>            : </a>
<a name="1095"><span class="lineNum">    1095 </span><span class="lineNoCov">          0 :         gmc_v7_0_init_golden_registers(adev);</span></a>
<a name="1096"><span class="lineNum">    1096 </span>            : </a>
<a name="1097"><span class="lineNum">    1097 </span><span class="lineNoCov">          0 :         gmc_v7_0_mc_program(adev);</span></a>
<a name="1098"><span class="lineNum">    1098 </span>            : </a>
<a name="1099"><span class="lineNum">    1099 </span><span class="lineNoCov">          0 :         if (!(adev-&gt;flags &amp; AMD_IS_APU)) {</span></a>
<a name="1100"><span class="lineNum">    1100 </span><span class="lineNoCov">          0 :                 r = gmc_v7_0_mc_load_microcode(adev);</span></a>
<a name="1101"><span class="lineNum">    1101 </span><span class="lineNoCov">          0 :                 if (r) {</span></a>
<a name="1102"><span class="lineNum">    1102 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Failed to load MC firmware!\n&quot;);</span></a>
<a name="1103"><span class="lineNum">    1103 </span><span class="lineNoCov">          0 :                         return r;</span></a>
<a name="1104"><span class="lineNum">    1104 </span>            :                 }</a>
<a name="1105"><span class="lineNum">    1105 </span>            :         }</a>
<a name="1106"><span class="lineNum">    1106 </span>            : </a>
<a name="1107"><span class="lineNum">    1107 </span><span class="lineNoCov">          0 :         r = gmc_v7_0_gart_enable(adev);</span></a>
<a name="1108"><span class="lineNum">    1108 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="1109"><span class="lineNum">    1109 </span>            :                 return r;</a>
<a name="1110"><span class="lineNum">    1110 </span>            : </a>
<a name="1111"><span class="lineNum">    1111 </span><span class="lineNoCov">          0 :         if (amdgpu_emu_mode == 1)</span></a>
<a name="1112"><span class="lineNum">    1112 </span><span class="lineNoCov">          0 :                 return amdgpu_gmc_vram_checking(adev);</span></a>
<a name="1113"><span class="lineNum">    1113 </span>            :         else</a>
<a name="1114"><span class="lineNum">    1114 </span>            :                 return r;</a>
<a name="1115"><span class="lineNum">    1115 </span>            : }</a>
<a name="1116"><span class="lineNum">    1116 </span>            : </a>
<a name="1117"><span class="lineNum">    1117 </span><span class="lineNoCov">          0 : static int gmc_v7_0_hw_fini(void *handle)</span></a>
<a name="1118"><span class="lineNum">    1118 </span>            : {</a>
<a name="1119"><span class="lineNum">    1119 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="1120"><span class="lineNum">    1120 </span>            : </a>
<a name="1121"><span class="lineNum">    1121 </span><span class="lineNoCov">          0 :         amdgpu_irq_put(adev, &amp;adev-&gt;gmc.vm_fault, 0);</span></a>
<a name="1122"><span class="lineNum">    1122 </span><span class="lineNoCov">          0 :         gmc_v7_0_gart_disable(adev);</span></a>
<a name="1123"><span class="lineNum">    1123 </span>            : </a>
<a name="1124"><span class="lineNum">    1124 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="1125"><span class="lineNum">    1125 </span>            : }</a>
<a name="1126"><span class="lineNum">    1126 </span>            : </a>
<a name="1127"><span class="lineNum">    1127 </span><span class="lineNoCov">          0 : static int gmc_v7_0_suspend(void *handle)</span></a>
<a name="1128"><span class="lineNum">    1128 </span>            : {</a>
<a name="1129"><span class="lineNum">    1129 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="1130"><span class="lineNum">    1130 </span>            : </a>
<a name="1131"><span class="lineNum">    1131 </span><span class="lineNoCov">          0 :         gmc_v7_0_hw_fini(adev);</span></a>
<a name="1132"><span class="lineNum">    1132 </span>            : </a>
<a name="1133"><span class="lineNum">    1133 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="1134"><span class="lineNum">    1134 </span>            : }</a>
<a name="1135"><span class="lineNum">    1135 </span>            : </a>
<a name="1136"><span class="lineNum">    1136 </span><span class="lineNoCov">          0 : static int gmc_v7_0_resume(void *handle)</span></a>
<a name="1137"><span class="lineNum">    1137 </span>            : {</a>
<a name="1138"><span class="lineNum">    1138 </span>            :         int r;</a>
<a name="1139"><span class="lineNum">    1139 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="1140"><span class="lineNum">    1140 </span>            : </a>
<a name="1141"><span class="lineNum">    1141 </span><span class="lineNoCov">          0 :         r = gmc_v7_0_hw_init(adev);</span></a>
<a name="1142"><span class="lineNum">    1142 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="1143"><span class="lineNum">    1143 </span>            :                 return r;</a>
<a name="1144"><span class="lineNum">    1144 </span>            : </a>
<a name="1145"><span class="lineNum">    1145 </span><span class="lineNoCov">          0 :         amdgpu_vmid_reset_all(adev);</span></a>
<a name="1146"><span class="lineNum">    1146 </span>            : </a>
<a name="1147"><span class="lineNum">    1147 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="1148"><span class="lineNum">    1148 </span>            : }</a>
<a name="1149"><span class="lineNum">    1149 </span>            : </a>
<a name="1150"><span class="lineNum">    1150 </span><span class="lineNoCov">          0 : static bool gmc_v7_0_is_idle(void *handle)</span></a>
<a name="1151"><span class="lineNum">    1151 </span>            : {</a>
<a name="1152"><span class="lineNum">    1152 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="1153"><span class="lineNum">    1153 </span><span class="lineNoCov">          0 :         u32 tmp = RREG32(mmSRBM_STATUS);</span></a>
<a name="1154"><span class="lineNum">    1154 </span>            : </a>
<a name="1155"><span class="lineNum">    1155 </span><span class="lineNoCov">          0 :         if (tmp &amp; (SRBM_STATUS__MCB_BUSY_MASK | SRBM_STATUS__MCB_NON_DISPLAY_BUSY_MASK |</span></a>
<a name="1156"><span class="lineNum">    1156 </span>            :                    SRBM_STATUS__MCC_BUSY_MASK | SRBM_STATUS__MCD_BUSY_MASK | SRBM_STATUS__VMC_BUSY_MASK))</a>
<a name="1157"><span class="lineNum">    1157 </span>            :                 return false;</a>
<a name="1158"><span class="lineNum">    1158 </span>            : </a>
<a name="1159"><span class="lineNum">    1159 </span><span class="lineNoCov">          0 :         return true;</span></a>
<a name="1160"><span class="lineNum">    1160 </span>            : }</a>
<a name="1161"><span class="lineNum">    1161 </span>            : </a>
<a name="1162"><span class="lineNum">    1162 </span><span class="lineNoCov">          0 : static int gmc_v7_0_wait_for_idle(void *handle)</span></a>
<a name="1163"><span class="lineNum">    1163 </span>            : {</a>
<a name="1164"><span class="lineNum">    1164 </span>            :         unsigned i;</a>
<a name="1165"><span class="lineNum">    1165 </span>            :         u32 tmp;</a>
<a name="1166"><span class="lineNum">    1166 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="1167"><span class="lineNum">    1167 </span>            : </a>
<a name="1168"><span class="lineNum">    1168 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;usec_timeout; i++) {</span></a>
<a name="1169"><span class="lineNum">    1169 </span>            :                 /* read MC_STATUS */</a>
<a name="1170"><span class="lineNum">    1170 </span><span class="lineNoCov">          0 :                 tmp = RREG32(mmSRBM_STATUS) &amp; (SRBM_STATUS__MCB_BUSY_MASK |</span></a>
<a name="1171"><span class="lineNum">    1171 </span>            :                                                SRBM_STATUS__MCB_NON_DISPLAY_BUSY_MASK |</a>
<a name="1172"><span class="lineNum">    1172 </span>            :                                                SRBM_STATUS__MCC_BUSY_MASK |</a>
<a name="1173"><span class="lineNum">    1173 </span>            :                                                SRBM_STATUS__MCD_BUSY_MASK |</a>
<a name="1174"><span class="lineNum">    1174 </span>            :                                                SRBM_STATUS__VMC_BUSY_MASK);</a>
<a name="1175"><span class="lineNum">    1175 </span><span class="lineNoCov">          0 :                 if (!tmp)</span></a>
<a name="1176"><span class="lineNum">    1176 </span>            :                         return 0;</a>
<a name="1177"><span class="lineNum">    1177 </span><span class="lineNoCov">          0 :                 udelay(1);</span></a>
<a name="1178"><span class="lineNum">    1178 </span>            :         }</a>
<a name="1179"><span class="lineNum">    1179 </span>            :         return -ETIMEDOUT;</a>
<a name="1180"><span class="lineNum">    1180 </span>            : </a>
<a name="1181"><span class="lineNum">    1181 </span>            : }</a>
<a name="1182"><span class="lineNum">    1182 </span>            : </a>
<a name="1183"><span class="lineNum">    1183 </span><span class="lineNoCov">          0 : static int gmc_v7_0_soft_reset(void *handle)</span></a>
<a name="1184"><span class="lineNum">    1184 </span>            : {</a>
<a name="1185"><span class="lineNum">    1185 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="1186"><span class="lineNum">    1186 </span><span class="lineNoCov">          0 :         u32 srbm_soft_reset = 0;</span></a>
<a name="1187"><span class="lineNum">    1187 </span><span class="lineNoCov">          0 :         u32 tmp = RREG32(mmSRBM_STATUS);</span></a>
<a name="1188"><span class="lineNum">    1188 </span>            : </a>
<a name="1189"><span class="lineNum">    1189 </span><span class="lineNoCov">          0 :         if (tmp &amp; SRBM_STATUS__VMC_BUSY_MASK)</span></a>
<a name="1190"><span class="lineNum">    1190 </span><span class="lineNoCov">          0 :                 srbm_soft_reset = REG_SET_FIELD(srbm_soft_reset,</span></a>
<a name="1191"><span class="lineNum">    1191 </span>            :                                                 SRBM_SOFT_RESET, SOFT_RESET_VMC, 1);</a>
<a name="1192"><span class="lineNum">    1192 </span>            : </a>
<a name="1193"><span class="lineNum">    1193 </span><span class="lineNoCov">          0 :         if (tmp &amp; (SRBM_STATUS__MCB_BUSY_MASK | SRBM_STATUS__MCB_NON_DISPLAY_BUSY_MASK |</span></a>
<a name="1194"><span class="lineNum">    1194 </span>            :                    SRBM_STATUS__MCC_BUSY_MASK | SRBM_STATUS__MCD_BUSY_MASK)) {</a>
<a name="1195"><span class="lineNum">    1195 </span><span class="lineNoCov">          0 :                 if (!(adev-&gt;flags &amp; AMD_IS_APU))</span></a>
<a name="1196"><span class="lineNum">    1196 </span><span class="lineNoCov">          0 :                         srbm_soft_reset = REG_SET_FIELD(srbm_soft_reset,</span></a>
<a name="1197"><span class="lineNum">    1197 </span>            :                                                         SRBM_SOFT_RESET, SOFT_RESET_MC, 1);</a>
<a name="1198"><span class="lineNum">    1198 </span>            :         }</a>
<a name="1199"><span class="lineNum">    1199 </span>            : </a>
<a name="1200"><span class="lineNum">    1200 </span><span class="lineNoCov">          0 :         if (srbm_soft_reset) {</span></a>
<a name="1201"><span class="lineNum">    1201 </span><span class="lineNoCov">          0 :                 gmc_v7_0_mc_stop(adev);</span></a>
<a name="1202"><span class="lineNum">    1202 </span><span class="lineNoCov">          0 :                 if (gmc_v7_0_wait_for_idle((void *)adev)) {</span></a>
<a name="1203"><span class="lineNum">    1203 </span><span class="lineNoCov">          0 :                         dev_warn(adev-&gt;dev, &quot;Wait for GMC idle timed out !\n&quot;);</span></a>
<a name="1204"><span class="lineNum">    1204 </span>            :                 }</a>
<a name="1205"><span class="lineNum">    1205 </span>            : </a>
<a name="1206"><span class="lineNum">    1206 </span>            : </a>
<a name="1207"><span class="lineNum">    1207 </span><span class="lineNoCov">          0 :                 tmp = RREG32(mmSRBM_SOFT_RESET);</span></a>
<a name="1208"><span class="lineNum">    1208 </span><span class="lineNoCov">          0 :                 tmp |= srbm_soft_reset;</span></a>
<a name="1209"><span class="lineNum">    1209 </span><span class="lineNoCov">          0 :                 dev_info(adev-&gt;dev, &quot;SRBM_SOFT_RESET=0x%08X\n&quot;, tmp);</span></a>
<a name="1210"><span class="lineNum">    1210 </span><span class="lineNoCov">          0 :                 WREG32(mmSRBM_SOFT_RESET, tmp);</span></a>
<a name="1211"><span class="lineNum">    1211 </span><span class="lineNoCov">          0 :                 tmp = RREG32(mmSRBM_SOFT_RESET);</span></a>
<a name="1212"><span class="lineNum">    1212 </span>            : </a>
<a name="1213"><span class="lineNum">    1213 </span><span class="lineNoCov">          0 :                 udelay(50);</span></a>
<a name="1214"><span class="lineNum">    1214 </span>            : </a>
<a name="1215"><span class="lineNum">    1215 </span><span class="lineNoCov">          0 :                 tmp &amp;= ~srbm_soft_reset;</span></a>
<a name="1216"><span class="lineNum">    1216 </span><span class="lineNoCov">          0 :                 WREG32(mmSRBM_SOFT_RESET, tmp);</span></a>
<a name="1217"><span class="lineNum">    1217 </span><span class="lineNoCov">          0 :                 tmp = RREG32(mmSRBM_SOFT_RESET);</span></a>
<a name="1218"><span class="lineNum">    1218 </span>            : </a>
<a name="1219"><span class="lineNum">    1219 </span>            :                 /* Wait a little for things to settle down */</a>
<a name="1220"><span class="lineNum">    1220 </span><span class="lineNoCov">          0 :                 udelay(50);</span></a>
<a name="1221"><span class="lineNum">    1221 </span>            : </a>
<a name="1222"><span class="lineNum">    1222 </span><span class="lineNoCov">          0 :                 gmc_v7_0_mc_resume(adev);</span></a>
<a name="1223"><span class="lineNum">    1223 </span>            :                 udelay(50);</a>
<a name="1224"><span class="lineNum">    1224 </span>            :         }</a>
<a name="1225"><span class="lineNum">    1225 </span>            : </a>
<a name="1226"><span class="lineNum">    1226 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="1227"><span class="lineNum">    1227 </span>            : }</a>
<a name="1228"><span class="lineNum">    1228 </span>            : </a>
<a name="1229"><span class="lineNum">    1229 </span><span class="lineNoCov">          0 : static int gmc_v7_0_vm_fault_interrupt_state(struct amdgpu_device *adev,</span></a>
<a name="1230"><span class="lineNum">    1230 </span>            :                                              struct amdgpu_irq_src *src,</a>
<a name="1231"><span class="lineNum">    1231 </span>            :                                              unsigned type,</a>
<a name="1232"><span class="lineNum">    1232 </span>            :                                              enum amdgpu_interrupt_state state)</a>
<a name="1233"><span class="lineNum">    1233 </span>            : {</a>
<a name="1234"><span class="lineNum">    1234 </span>            :         u32 tmp;</a>
<a name="1235"><span class="lineNum">    1235 </span><span class="lineNoCov">          0 :         u32 bits = (VM_CONTEXT1_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |</span></a>
<a name="1236"><span class="lineNum">    1236 </span>            :                     VM_CONTEXT1_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |</a>
<a name="1237"><span class="lineNum">    1237 </span>            :                     VM_CONTEXT1_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |</a>
<a name="1238"><span class="lineNum">    1238 </span>            :                     VM_CONTEXT1_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |</a>
<a name="1239"><span class="lineNum">    1239 </span>            :                     VM_CONTEXT1_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |</a>
<a name="1240"><span class="lineNum">    1240 </span>            :                     VM_CONTEXT1_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK);</a>
<a name="1241"><span class="lineNum">    1241 </span>            : </a>
<a name="1242"><span class="lineNum">    1242 </span><span class="lineNoCov">          0 :         switch (state) {</span></a>
<a name="1243"><span class="lineNum">    1243 </span>            :         case AMDGPU_IRQ_STATE_DISABLE:</a>
<a name="1244"><span class="lineNum">    1244 </span>            :                 /* system context */</a>
<a name="1245"><span class="lineNum">    1245 </span><span class="lineNoCov">          0 :                 tmp = RREG32(mmVM_CONTEXT0_CNTL);</span></a>
<a name="1246"><span class="lineNum">    1246 </span><span class="lineNoCov">          0 :                 tmp &amp;= ~bits;</span></a>
<a name="1247"><span class="lineNum">    1247 </span><span class="lineNoCov">          0 :                 WREG32(mmVM_CONTEXT0_CNTL, tmp);</span></a>
<a name="1248"><span class="lineNum">    1248 </span>            :                 /* VMs */</a>
<a name="1249"><span class="lineNum">    1249 </span><span class="lineNoCov">          0 :                 tmp = RREG32(mmVM_CONTEXT1_CNTL);</span></a>
<a name="1250"><span class="lineNum">    1250 </span><span class="lineNoCov">          0 :                 tmp &amp;= ~bits;</span></a>
<a name="1251"><span class="lineNum">    1251 </span><span class="lineNoCov">          0 :                 WREG32(mmVM_CONTEXT1_CNTL, tmp);</span></a>
<a name="1252"><span class="lineNum">    1252 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1253"><span class="lineNum">    1253 </span>            :         case AMDGPU_IRQ_STATE_ENABLE:</a>
<a name="1254"><span class="lineNum">    1254 </span>            :                 /* system context */</a>
<a name="1255"><span class="lineNum">    1255 </span><span class="lineNoCov">          0 :                 tmp = RREG32(mmVM_CONTEXT0_CNTL);</span></a>
<a name="1256"><span class="lineNum">    1256 </span><span class="lineNoCov">          0 :                 tmp |= bits;</span></a>
<a name="1257"><span class="lineNum">    1257 </span><span class="lineNoCov">          0 :                 WREG32(mmVM_CONTEXT0_CNTL, tmp);</span></a>
<a name="1258"><span class="lineNum">    1258 </span>            :                 /* VMs */</a>
<a name="1259"><span class="lineNum">    1259 </span><span class="lineNoCov">          0 :                 tmp = RREG32(mmVM_CONTEXT1_CNTL);</span></a>
<a name="1260"><span class="lineNum">    1260 </span><span class="lineNoCov">          0 :                 tmp |= bits;</span></a>
<a name="1261"><span class="lineNum">    1261 </span><span class="lineNoCov">          0 :                 WREG32(mmVM_CONTEXT1_CNTL, tmp);</span></a>
<a name="1262"><span class="lineNum">    1262 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1263"><span class="lineNum">    1263 </span>            :         default:</a>
<a name="1264"><span class="lineNum">    1264 </span>            :                 break;</a>
<a name="1265"><span class="lineNum">    1265 </span>            :         }</a>
<a name="1266"><span class="lineNum">    1266 </span>            : </a>
<a name="1267"><span class="lineNum">    1267 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="1268"><span class="lineNum">    1268 </span>            : }</a>
<a name="1269"><span class="lineNum">    1269 </span>            : </a>
<a name="1270"><span class="lineNum">    1270 </span><span class="lineNoCov">          0 : static int gmc_v7_0_process_interrupt(struct amdgpu_device *adev,</span></a>
<a name="1271"><span class="lineNum">    1271 </span>            :                                       struct amdgpu_irq_src *source,</a>
<a name="1272"><span class="lineNum">    1272 </span>            :                                       struct amdgpu_iv_entry *entry)</a>
<a name="1273"><span class="lineNum">    1273 </span>            : {</a>
<a name="1274"><span class="lineNum">    1274 </span>            :         u32 addr, status, mc_client, vmid;</a>
<a name="1275"><span class="lineNum">    1275 </span>            : </a>
<a name="1276"><span class="lineNum">    1276 </span><span class="lineNoCov">          0 :         addr = RREG32(mmVM_CONTEXT1_PROTECTION_FAULT_ADDR);</span></a>
<a name="1277"><span class="lineNum">    1277 </span><span class="lineNoCov">          0 :         status = RREG32(mmVM_CONTEXT1_PROTECTION_FAULT_STATUS);</span></a>
<a name="1278"><span class="lineNum">    1278 </span><span class="lineNoCov">          0 :         mc_client = RREG32(mmVM_CONTEXT1_PROTECTION_FAULT_MCCLIENT);</span></a>
<a name="1279"><span class="lineNum">    1279 </span>            :         /* reset addr and status */</a>
<a name="1280"><span class="lineNum">    1280 </span><span class="lineNoCov">          0 :         WREG32_P(mmVM_CONTEXT1_CNTL2, 1, ~1);</span></a>
<a name="1281"><span class="lineNum">    1281 </span>            : </a>
<a name="1282"><span class="lineNum">    1282 </span><span class="lineNoCov">          0 :         if (!addr &amp;&amp; !status)</span></a>
<a name="1283"><span class="lineNum">    1283 </span>            :                 return 0;</a>
<a name="1284"><span class="lineNum">    1284 </span>            : </a>
<a name="1285"><span class="lineNum">    1285 </span><span class="lineNoCov">          0 :         if (amdgpu_vm_fault_stop == AMDGPU_VM_FAULT_STOP_FIRST)</span></a>
<a name="1286"><span class="lineNum">    1286 </span><span class="lineNoCov">          0 :                 gmc_v7_0_set_fault_enable_default(adev, false);</span></a>
<a name="1287"><span class="lineNum">    1287 </span>            : </a>
<a name="1288"><span class="lineNum">    1288 </span><span class="lineNoCov">          0 :         if (printk_ratelimit()) {</span></a>
<a name="1289"><span class="lineNum">    1289 </span><span class="lineNoCov">          0 :                 dev_err(adev-&gt;dev, &quot;GPU fault detected: %d 0x%08x\n&quot;,</span></a>
<a name="1290"><span class="lineNum">    1290 </span>            :                         entry-&gt;src_id, entry-&gt;src_data[0]);</a>
<a name="1291"><span class="lineNum">    1291 </span><span class="lineNoCov">          0 :                 dev_err(adev-&gt;dev, &quot;  VM_CONTEXT1_PROTECTION_FAULT_ADDR   0x%08X\n&quot;,</span></a>
<a name="1292"><span class="lineNum">    1292 </span>            :                         addr);</a>
<a name="1293"><span class="lineNum">    1293 </span><span class="lineNoCov">          0 :                 dev_err(adev-&gt;dev, &quot;  VM_CONTEXT1_PROTECTION_FAULT_STATUS 0x%08X\n&quot;,</span></a>
<a name="1294"><span class="lineNum">    1294 </span>            :                         status);</a>
<a name="1295"><span class="lineNum">    1295 </span><span class="lineNoCov">          0 :                 gmc_v7_0_vm_decode_fault(adev, status, addr, mc_client,</span></a>
<a name="1296"><span class="lineNum">    1296 </span>            :                                          entry-&gt;pasid);</a>
<a name="1297"><span class="lineNum">    1297 </span>            :         }</a>
<a name="1298"><span class="lineNum">    1298 </span>            : </a>
<a name="1299"><span class="lineNum">    1299 </span><span class="lineNoCov">          0 :         vmid = REG_GET_FIELD(status, VM_CONTEXT1_PROTECTION_FAULT_STATUS,</span></a>
<a name="1300"><span class="lineNum">    1300 </span>            :                              VMID);</a>
<a name="1301"><span class="lineNum">    1301 </span><span class="lineNoCov">          0 :         if (amdgpu_amdkfd_is_kfd_vmid(adev, vmid)</span></a>
<a name="1302"><span class="lineNum">    1302 </span><span class="lineNoCov">          0 :                 &amp;&amp; !atomic_read(&amp;adev-&gt;gmc.vm_fault_info_updated)) {</span></a>
<a name="1303"><span class="lineNum">    1303 </span><span class="lineNoCov">          0 :                 struct kfd_vm_fault_info *info = adev-&gt;gmc.vm_fault_info;</span></a>
<a name="1304"><span class="lineNum">    1304 </span><span class="lineNoCov">          0 :                 u32 protections = REG_GET_FIELD(status,</span></a>
<a name="1305"><span class="lineNum">    1305 </span>            :                                         VM_CONTEXT1_PROTECTION_FAULT_STATUS,</a>
<a name="1306"><span class="lineNum">    1306 </span>            :                                         PROTECTIONS);</a>
<a name="1307"><span class="lineNum">    1307 </span>            : </a>
<a name="1308"><span class="lineNum">    1308 </span><span class="lineNoCov">          0 :                 info-&gt;vmid = vmid;</span></a>
<a name="1309"><span class="lineNum">    1309 </span><span class="lineNoCov">          0 :                 info-&gt;mc_id = REG_GET_FIELD(status,</span></a>
<a name="1310"><span class="lineNum">    1310 </span>            :                                             VM_CONTEXT1_PROTECTION_FAULT_STATUS,</a>
<a name="1311"><span class="lineNum">    1311 </span>            :                                             MEMORY_CLIENT_ID);</a>
<a name="1312"><span class="lineNum">    1312 </span><span class="lineNoCov">          0 :                 info-&gt;status = status;</span></a>
<a name="1313"><span class="lineNum">    1313 </span><span class="lineNoCov">          0 :                 info-&gt;page_addr = addr;</span></a>
<a name="1314"><span class="lineNum">    1314 </span><span class="lineNoCov">          0 :                 info-&gt;prot_valid = protections &amp; 0x7 ? true : false;</span></a>
<a name="1315"><span class="lineNum">    1315 </span><span class="lineNoCov">          0 :                 info-&gt;prot_read = protections &amp; 0x8 ? true : false;</span></a>
<a name="1316"><span class="lineNum">    1316 </span><span class="lineNoCov">          0 :                 info-&gt;prot_write = protections &amp; 0x10 ? true : false;</span></a>
<a name="1317"><span class="lineNum">    1317 </span><span class="lineNoCov">          0 :                 info-&gt;prot_exec = protections &amp; 0x20 ? true : false;</span></a>
<a name="1318"><span class="lineNum">    1318 </span><span class="lineNoCov">          0 :                 mb();</span></a>
<a name="1319"><span class="lineNum">    1319 </span><span class="lineNoCov">          0 :                 atomic_set(&amp;adev-&gt;gmc.vm_fault_info_updated, 1);</span></a>
<a name="1320"><span class="lineNum">    1320 </span>            :         }</a>
<a name="1321"><span class="lineNum">    1321 </span>            : </a>
<a name="1322"><span class="lineNum">    1322 </span>            :         return 0;</a>
<a name="1323"><span class="lineNum">    1323 </span>            : }</a>
<a name="1324"><span class="lineNum">    1324 </span>            : </a>
<a name="1325"><span class="lineNum">    1325 </span><span class="lineNoCov">          0 : static int gmc_v7_0_set_clockgating_state(void *handle,</span></a>
<a name="1326"><span class="lineNum">    1326 </span>            :                                           enum amd_clockgating_state state)</a>
<a name="1327"><span class="lineNum">    1327 </span>            : {</a>
<a name="1328"><span class="lineNum">    1328 </span><span class="lineNoCov">          0 :         bool gate = false;</span></a>
<a name="1329"><span class="lineNum">    1329 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="1330"><span class="lineNum">    1330 </span>            : </a>
<a name="1331"><span class="lineNum">    1331 </span><span class="lineNoCov">          0 :         if (state == AMD_CG_STATE_GATE)</span></a>
<a name="1332"><span class="lineNum">    1332 </span><span class="lineNoCov">          0 :                 gate = true;</span></a>
<a name="1333"><span class="lineNum">    1333 </span>            : </a>
<a name="1334"><span class="lineNum">    1334 </span><span class="lineNoCov">          0 :         if (!(adev-&gt;flags &amp; AMD_IS_APU)) {</span></a>
<a name="1335"><span class="lineNum">    1335 </span><span class="lineNoCov">          0 :                 gmc_v7_0_enable_mc_mgcg(adev, gate);</span></a>
<a name="1336"><span class="lineNum">    1336 </span><span class="lineNoCov">          0 :                 gmc_v7_0_enable_mc_ls(adev, gate);</span></a>
<a name="1337"><span class="lineNum">    1337 </span>            :         }</a>
<a name="1338"><span class="lineNum">    1338 </span><span class="lineNoCov">          0 :         gmc_v7_0_enable_bif_mgls(adev, gate);</span></a>
<a name="1339"><span class="lineNum">    1339 </span><span class="lineNoCov">          0 :         gmc_v7_0_enable_hdp_mgcg(adev, gate);</span></a>
<a name="1340"><span class="lineNum">    1340 </span><span class="lineNoCov">          0 :         gmc_v7_0_enable_hdp_ls(adev, gate);</span></a>
<a name="1341"><span class="lineNum">    1341 </span>            : </a>
<a name="1342"><span class="lineNum">    1342 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="1343"><span class="lineNum">    1343 </span>            : }</a>
<a name="1344"><span class="lineNum">    1344 </span>            : </a>
<a name="1345"><span class="lineNum">    1345 </span><span class="lineNoCov">          0 : static int gmc_v7_0_set_powergating_state(void *handle,</span></a>
<a name="1346"><span class="lineNum">    1346 </span>            :                                           enum amd_powergating_state state)</a>
<a name="1347"><span class="lineNum">    1347 </span>            : {</a>
<a name="1348"><span class="lineNum">    1348 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="1349"><span class="lineNum">    1349 </span>            : }</a>
<a name="1350"><span class="lineNum">    1350 </span>            : </a>
<a name="1351"><span class="lineNum">    1351 </span>            : static const struct amd_ip_funcs gmc_v7_0_ip_funcs = {</a>
<a name="1352"><span class="lineNum">    1352 </span>            :         .name = &quot;gmc_v7_0&quot;,</a>
<a name="1353"><span class="lineNum">    1353 </span>            :         .early_init = gmc_v7_0_early_init,</a>
<a name="1354"><span class="lineNum">    1354 </span>            :         .late_init = gmc_v7_0_late_init,</a>
<a name="1355"><span class="lineNum">    1355 </span>            :         .sw_init = gmc_v7_0_sw_init,</a>
<a name="1356"><span class="lineNum">    1356 </span>            :         .sw_fini = gmc_v7_0_sw_fini,</a>
<a name="1357"><span class="lineNum">    1357 </span>            :         .hw_init = gmc_v7_0_hw_init,</a>
<a name="1358"><span class="lineNum">    1358 </span>            :         .hw_fini = gmc_v7_0_hw_fini,</a>
<a name="1359"><span class="lineNum">    1359 </span>            :         .suspend = gmc_v7_0_suspend,</a>
<a name="1360"><span class="lineNum">    1360 </span>            :         .resume = gmc_v7_0_resume,</a>
<a name="1361"><span class="lineNum">    1361 </span>            :         .is_idle = gmc_v7_0_is_idle,</a>
<a name="1362"><span class="lineNum">    1362 </span>            :         .wait_for_idle = gmc_v7_0_wait_for_idle,</a>
<a name="1363"><span class="lineNum">    1363 </span>            :         .soft_reset = gmc_v7_0_soft_reset,</a>
<a name="1364"><span class="lineNum">    1364 </span>            :         .set_clockgating_state = gmc_v7_0_set_clockgating_state,</a>
<a name="1365"><span class="lineNum">    1365 </span>            :         .set_powergating_state = gmc_v7_0_set_powergating_state,</a>
<a name="1366"><span class="lineNum">    1366 </span>            : };</a>
<a name="1367"><span class="lineNum">    1367 </span>            : </a>
<a name="1368"><span class="lineNum">    1368 </span>            : static const struct amdgpu_gmc_funcs gmc_v7_0_gmc_funcs = {</a>
<a name="1369"><span class="lineNum">    1369 </span>            :         .flush_gpu_tlb = gmc_v7_0_flush_gpu_tlb,</a>
<a name="1370"><span class="lineNum">    1370 </span>            :         .flush_gpu_tlb_pasid = gmc_v7_0_flush_gpu_tlb_pasid,</a>
<a name="1371"><span class="lineNum">    1371 </span>            :         .emit_flush_gpu_tlb = gmc_v7_0_emit_flush_gpu_tlb,</a>
<a name="1372"><span class="lineNum">    1372 </span>            :         .emit_pasid_mapping = gmc_v7_0_emit_pasid_mapping,</a>
<a name="1373"><span class="lineNum">    1373 </span>            :         .set_prt = gmc_v7_0_set_prt,</a>
<a name="1374"><span class="lineNum">    1374 </span>            :         .get_vm_pde = gmc_v7_0_get_vm_pde,</a>
<a name="1375"><span class="lineNum">    1375 </span>            :         .get_vm_pte = gmc_v7_0_get_vm_pte,</a>
<a name="1376"><span class="lineNum">    1376 </span>            :         .get_vbios_fb_size = gmc_v7_0_get_vbios_fb_size,</a>
<a name="1377"><span class="lineNum">    1377 </span>            : };</a>
<a name="1378"><span class="lineNum">    1378 </span>            : </a>
<a name="1379"><span class="lineNum">    1379 </span>            : static const struct amdgpu_irq_src_funcs gmc_v7_0_irq_funcs = {</a>
<a name="1380"><span class="lineNum">    1380 </span>            :         .set = gmc_v7_0_vm_fault_interrupt_state,</a>
<a name="1381"><span class="lineNum">    1381 </span>            :         .process = gmc_v7_0_process_interrupt,</a>
<a name="1382"><span class="lineNum">    1382 </span>            : };</a>
<a name="1383"><span class="lineNum">    1383 </span>            : </a>
<a name="1384"><span class="lineNum">    1384 </span>            : static void gmc_v7_0_set_gmc_funcs(struct amdgpu_device *adev)</a>
<a name="1385"><span class="lineNum">    1385 </span>            : {</a>
<a name="1386"><span class="lineNum">    1386 </span><span class="lineNoCov">          0 :         adev-&gt;gmc.gmc_funcs = &amp;gmc_v7_0_gmc_funcs;</span></a>
<a name="1387"><span class="lineNum">    1387 </span>            : }</a>
<a name="1388"><span class="lineNum">    1388 </span>            : </a>
<a name="1389"><span class="lineNum">    1389 </span>            : static void gmc_v7_0_set_irq_funcs(struct amdgpu_device *adev)</a>
<a name="1390"><span class="lineNum">    1390 </span>            : {</a>
<a name="1391"><span class="lineNum">    1391 </span><span class="lineNoCov">          0 :         adev-&gt;gmc.vm_fault.num_types = 1;</span></a>
<a name="1392"><span class="lineNum">    1392 </span><span class="lineNoCov">          0 :         adev-&gt;gmc.vm_fault.funcs = &amp;gmc_v7_0_irq_funcs;</span></a>
<a name="1393"><span class="lineNum">    1393 </span>            : }</a>
<a name="1394"><span class="lineNum">    1394 </span>            : </a>
<a name="1395"><span class="lineNum">    1395 </span>            : const struct amdgpu_ip_block_version gmc_v7_0_ip_block =</a>
<a name="1396"><span class="lineNum">    1396 </span>            : {</a>
<a name="1397"><span class="lineNum">    1397 </span>            :         .type = AMD_IP_BLOCK_TYPE_GMC,</a>
<a name="1398"><span class="lineNum">    1398 </span>            :         .major = 7,</a>
<a name="1399"><span class="lineNum">    1399 </span>            :         .minor = 0,</a>
<a name="1400"><span class="lineNum">    1400 </span>            :         .rev = 0,</a>
<a name="1401"><span class="lineNum">    1401 </span>            :         .funcs = &amp;gmc_v7_0_ip_funcs,</a>
<a name="1402"><span class="lineNum">    1402 </span>            : };</a>
<a name="1403"><span class="lineNum">    1403 </span>            : </a>
<a name="1404"><span class="lineNum">    1404 </span>            : const struct amdgpu_ip_block_version gmc_v7_4_ip_block =</a>
<a name="1405"><span class="lineNum">    1405 </span>            : {</a>
<a name="1406"><span class="lineNum">    1406 </span>            :         .type = AMD_IP_BLOCK_TYPE_GMC,</a>
<a name="1407"><span class="lineNum">    1407 </span>            :         .major = 7,</a>
<a name="1408"><span class="lineNum">    1408 </span>            :         .minor = 4,</a>
<a name="1409"><span class="lineNum">    1409 </span>            :         .rev = 0,</a>
<a name="1410"><span class="lineNum">    1410 </span>            :         .funcs = &amp;gmc_v7_0_ip_funcs,</a>
<a name="1411"><span class="lineNum">    1411 </span>            : };</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
