INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gerald/OneDrive - Singapore University of Technology and Design/Desktop/DSL/Individual/HW2_q3/HW2_q3.srcs/sources_1/new/q3_1006318.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demultiplexer
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Gerald/OneDrive - Singapore University of Technology and Design/Desktop/DSL/Individual/HW2_q3/HW2_q3.srcs/sources_1/new/q3_1006318.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gerald/OneDrive - Singapore University of Technology and Design/Desktop/DSL/Individual/HW2_q3/HW2_q3.srcs/sim_1/new/q3_tb_1006318.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demultiplexer_tb
