5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd signed4.2.vcd -o signed4.2.cdd -v signed4.2.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" signed4.2.v 8 21 1
1 a 10 30012 1 0 1 0 2 97 a
3 1 main.$u0 "main.$u0" signed4.2.v 0 19 1
