INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sources_1/new/ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ff
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sources_1/new/ram_dp__sim_par.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dp__sim_par
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sources_1/new/seven_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sources_1/new/uart_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sources_1/new/uart_rxm_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rxm_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sources_1/new/uart_tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sources_1/new/uart_txm_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_txm_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sources_1/new/ram_dp_nc-par.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dp_nc_par
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sources_1/new/ram_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sim_1/new/ff_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ff_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sim_1/new/uart_rx_ex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_ex_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sim_1/new/uart_rx_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sim_1/new/uart_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sim_1/new/uart_tx_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sim_1/new/uart_txm_ex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_txm_ex_tb
