// Seed: 502654120
module module_0 (
    id_1
);
  input wire id_1;
  rtran #(1 !== 1) (-1, 1);
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input supply1 id_3,
    input uwire id_4
);
  tri0 id_6 = 1;
  module_0 modCall_1 (id_6);
endmodule
module module_2;
  supply1 id_1 = -1'd0, id_2;
  module_0 modCall_1 (id_2);
  supply1 id_3, id_4;
  wire id_5;
  uwire id_6, id_7;
  wire id_8;
  id_9(
      1
  );
  assign id_2 = -1;
  assign id_6 = 1'b0;
  wire id_10, id_11;
  id_12(
      .id_0(!1 <-> id_7 ? id_4 : 1),
      .id_1(id_3),
      .id_2(1'b0 < 1'b0),
      .id_3(id_4),
      .id_4(-1),
      .id_5(id_1),
      .id_6(-1'b0 == 1)
  );
  assign id_7 = id_7;
endmodule
