design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"
design_1_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd,incdir="$ref_dir/../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"
design_1_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,incdir="$ref_dir/../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"
design_1_myPrescaler_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_myPrescaler_0_0/sim/design_1_myPrescaler_0_0.v,incdir="$ref_dir/../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"
design_1_axi_fifo_mm_s_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_fifo_mm_s_0_0/sim/design_1_axi_fifo_mm_s_0_0.vhd,incdir="$ref_dir/../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"
design_1_axi_fifo_mm_s_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_fifo_mm_s_1_0/sim/design_1_axi_fifo_mm_s_1_0.vhd,incdir="$ref_dir/../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"
design_1_mySPIRxTx_v1_0_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mySPIRxTx_v1_0_0_0/sim/design_1_mySPIRxTx_v1_0_0_0.v,incdir="$ref_dir/../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"
design_1_myI2STx_v1_0_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_myI2STx_v1_0_0_0/sim/design_1_myI2STx_v1_0_0_0.v,incdir="$ref_dir/../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"
design_1_myPrescaler_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_myPrescaler_1_0/sim/design_1_myPrescaler_1_0.v,incdir="$ref_dir/../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"
design_1_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="$ref_dir/../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"incdir="../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../finalproject_2.srcs/sources_1/bd/design_1/ipshared/6b56/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
