{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 05 16:54:50 2019 " "Info: Processing started: Sat Jan 05 16:54:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dice_simulator -c dice_simulator " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dice_simulator -c dice_simulator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dice_simulator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dice_simulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dice_simulator-Behavioral " "Info: Found design unit 1: dice_simulator-Behavioral" {  } { { "dice_simulator.vhd" "" { Text "C:/Users/Sylwia/Documents/arkadius/dice_simulator/dice_simulator.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dice_simulator " "Info: Found entity 1: dice_simulator" {  } { { "dice_simulator.vhd" "" { Text "C:/Users/Sylwia/Documents/arkadius/dice_simulator/dice_simulator.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "dice_simulator " "Info: Elaborating entity \"dice_simulator\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "prev_val\[0\]~0 32 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=32) from the following logic: \"prev_val\[0\]~0\"" {  } { { "dice_simulator.vhd" "prev_val\[0\]~0" { Text "C:/Users/Sylwia/Documents/arkadius/dice_simulator/dice_simulator.vhd" 32 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:prev_val_rtl_0 " "Info: Elaborated megafunction instantiation \"lpm_counter:prev_val_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:prev_val_rtl_0 " "Info: Instantiated megafunction \"lpm_counter:prev_val_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter:prev_val_rtl_0\|alt_counter_f10ke:wysi_counter lpm_counter:prev_val_rtl_0 " "Info: Elaborated megafunction instantiation \"lpm_counter:prev_val_rtl_0\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"lpm_counter:prev_val_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/program files/alteraquartus/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "Warning (15610): No output dependent on input pin \"CLK\"" {  } { { "dice_simulator.vhd" "" { Text "C:/Users/Sylwia/Documents/arkadius/dice_simulator/dice_simulator.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Info: Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Info: Implemented 3 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Info: Implemented 3 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "255 " "Info: Peak virtual memory: 255 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 05 16:54:51 2019 " "Info: Processing ended: Sat Jan 05 16:54:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 05 16:54:52 2019 " "Info: Processing started: Sat Jan 05 16:54:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off dice_simulator -c dice_simulator " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off dice_simulator -c dice_simulator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "dice_simulator EPF10K70RC240-4 " "Info: Selected device EPF10K70RC240-4 for design \"dice_simulator\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "0 " "Info: Inserted 0 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0 -1}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Sat Jan 05 2019 16:54:52 " "Info: Started fitting attempt 1 on Sat Jan 05 2019 at 16:54:52" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "251 " "Info: Peak virtual memory: 251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 05 16:54:54 2019 " "Info: Processing ended: Sat Jan 05 16:54:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 05 16:54:55 2019 " "Info: Processing started: Sat Jan 05 16:54:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off dice_simulator -c dice_simulator " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off dice_simulator -c dice_simulator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Info: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 05 16:54:56 2019 " "Info: Processing ended: Sat Jan 05 16:54:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 05 16:54:57 2019 " "Info: Processing started: Sat Jan 05 16:54:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off dice_simulator -c dice_simulator " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off dice_simulator -c dice_simulator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Switch " "Info: Assuming node \"Switch\" is an undefined clock" {  } { { "dice_simulator.vhd" "" { Text "C:/Users/Sylwia/Documents/arkadius/dice_simulator/dice_simulator.vhd" 8 -1 0 } } { "c:/program files/alteraquartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/alteraquartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Switch" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Switch register register lpm_counter:prev_val_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] lpm_counter:prev_val_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] 125.0 MHz Internal " "Info: Clock \"Switch\" Internal fmax is restricted to 125.0 MHz between source register \"lpm_counter:prev_val_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\" and destination register \"lpm_counter:prev_val_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "4.0 ns 4.0 ns 8.0 ns " "Info: fmax restricted to Clock High delay (4.0 ns) plus Clock Low delay (4.0 ns) : restricted to 8.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.300 ns + Longest register register " "Info: + Longest register to register delay is 2.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:prev_val_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 1 REG LC1_A38 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_A38; Fanout = 4; REG Node = 'lpm_counter:prev_val_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/alteraquartus/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns lpm_counter:prev_val_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]~COUT 2 COMB LC1_A38 2 " "Info: 2: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = LC1_A38; Fanout = 2; COMB Node = 'lpm_counter:prev_val_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]~COUT'" {  } { { "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/alteraquartus/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 1.800 ns lpm_counter:prev_val_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]~COUT 3 COMB LC2_A38 1 " "Info: 3: + IC(0.000 ns) + CELL(0.300 ns) = 1.800 ns; Loc. = LC2_A38; Fanout = 1; COMB Node = 'lpm_counter:prev_val_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]~COUT'" {  } { { "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/alteraquartus/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 2.300 ns lpm_counter:prev_val_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] 4 REG LC3_A38 2 " "Info: 4: + IC(0.000 ns) + CELL(0.500 ns) = 2.300 ns; Loc. = LC3_A38; Fanout = 2; REG Node = 'lpm_counter:prev_val_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]'" {  } { { "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/alteraquartus/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.300 ns ( 100.00 % ) " "Info: Total cell delay = 2.300 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "c:/program files/alteraquartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/alteraquartus/quartus/bin/Technology_Viewer.qrui" "2.300 ns" { lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT {} lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT {} lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.300ns 0.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Switch destination 7.000 ns + Shortest register " "Info: + Shortest clock path from clock \"Switch\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns Switch 1 CLK PIN_91 3 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 3; CLK Node = 'Switch'" {  } { { "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Switch } "NODE_NAME" } } { "dice_simulator.vhd" "" { Text "C:/Users/Sylwia/Documents/arkadius/dice_simulator/dice_simulator.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns lpm_counter:prev_val_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] 2 REG LC3_A38 2 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC3_A38; Fanout = 2; REG Node = 'lpm_counter:prev_val_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]'" {  } { { "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { Switch lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/alteraquartus/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { Switch lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "c:/program files/alteraquartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/alteraquartus/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { Switch {} Switch~out {} lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Switch source 7.000 ns - Longest register " "Info: - Longest clock path from clock \"Switch\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns Switch 1 CLK PIN_91 3 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 3; CLK Node = 'Switch'" {  } { { "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Switch } "NODE_NAME" } } { "dice_simulator.vhd" "" { Text "C:/Users/Sylwia/Documents/arkadius/dice_simulator/dice_simulator.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns lpm_counter:prev_val_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 2 REG LC1_A38 4 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC1_A38; Fanout = 4; REG Node = 'lpm_counter:prev_val_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { Switch lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/alteraquartus/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { Switch lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/program files/alteraquartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/alteraquartus/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { Switch {} Switch~out {} lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { Switch lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "c:/program files/alteraquartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/alteraquartus/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { Switch {} Switch~out {} lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { Switch lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/program files/alteraquartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/alteraquartus/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { Switch {} Switch~out {} lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/program files/alteraquartus/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/program files/alteraquartus/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "c:/program files/alteraquartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/alteraquartus/quartus/bin/Technology_Viewer.qrui" "2.300 ns" { lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT {} lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT {} lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.300ns 0.500ns } "" } } { "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { Switch lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "c:/program files/alteraquartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/alteraquartus/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { Switch {} Switch~out {} lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { Switch lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/program files/alteraquartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/alteraquartus/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { Switch {} Switch~out {} lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "c:/program files/alteraquartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/alteraquartus/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } {  } {  } "" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/alteraquartus/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Switch Dseg\[1\] lpm_counter:prev_val_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\] 16.800 ns register " "Info: tco from clock \"Switch\" to destination pin \"Dseg\[1\]\" through register \"lpm_counter:prev_val_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]\" is 16.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Switch source 7.000 ns + Longest register " "Info: + Longest clock path from clock \"Switch\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns Switch 1 CLK PIN_91 3 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 3; CLK Node = 'Switch'" {  } { { "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Switch } "NODE_NAME" } } { "dice_simulator.vhd" "" { Text "C:/Users/Sylwia/Documents/arkadius/dice_simulator/dice_simulator.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns lpm_counter:prev_val_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\] 2 REG LC2_A38 4 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC2_A38; Fanout = 4; REG Node = 'lpm_counter:prev_val_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]'" {  } { { "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { Switch lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/alteraquartus/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { Switch lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] } "NODE_NAME" } } { "c:/program files/alteraquartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/alteraquartus/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { Switch {} Switch~out {} lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/program files/alteraquartus/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.400 ns + Longest register pin " "Info: + Longest register to pin delay is 8.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:prev_val_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\] 1 REG LC2_A38 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_A38; Fanout = 4; REG Node = 'lpm_counter:prev_val_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]'" {  } { { "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/alteraquartus/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.400 ns) + CELL(5.000 ns) 8.400 ns Dseg\[1\] 2 PIN PIN_174 0 " "Info: 2: + IC(3.400 ns) + CELL(5.000 ns) = 8.400 ns; Loc. = PIN_174; Fanout = 0; PIN Node = 'Dseg\[1\]'" {  } { { "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] Dseg[1] } "NODE_NAME" } } { "dice_simulator.vhd" "" { Text "C:/Users/Sylwia/Documents/arkadius/dice_simulator/dice_simulator.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.000 ns ( 59.52 % ) " "Info: Total cell delay = 5.000 ns ( 59.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.400 ns ( 40.48 % ) " "Info: Total interconnect delay = 3.400 ns ( 40.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] Dseg[1] } "NODE_NAME" } } { "c:/program files/alteraquartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/alteraquartus/quartus/bin/Technology_Viewer.qrui" "8.400 ns" { lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] {} Dseg[1] {} } { 0.000ns 3.400ns } { 0.000ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { Switch lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] } "NODE_NAME" } } { "c:/program files/alteraquartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/alteraquartus/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { Switch {} Switch~out {} lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/alteraquartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] Dseg[1] } "NODE_NAME" } } { "c:/program files/alteraquartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/alteraquartus/quartus/bin/Technology_Viewer.qrui" "8.400 ns" { lpm_counter:prev_val_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] {} Dseg[1] {} } { 0.000ns 3.400ns } { 0.000ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 05 16:54:57 2019 " "Info: Processing ended: Sat Jan 05 16:54:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 3 s " "Info: Quartus II Full Compilation was successful. 0 errors, 3 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
