Generate Testbench (CrossPlatform)
=================================

This script is able to generate testbench from a given verilog file in both Windows and Linux (Ubuntu) platform.

The written python script can only understand two different types of module declarations:
1. One with the directions and widths within the brackets
2. One with only the ports declared within the brackets 

Last updated on 29/04/2015

