
*** Running vivado
    with args -log hdmi.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdmi.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source hdmi.tcl -notrace
Command: synth_design -top hdmi -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4844
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1139.375 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hdmi' [C:/Users/hp/Desktop/fpga20day/hdmi/rtl/hdmi.v:1]
INFO: [Synth 8-6157] synthesizing module 'encode_par' [C:/Users/hp/Desktop/fpga20day/hdmi/rtl/encode_par.v:1]
INFO: [Synth 8-6157] synthesizing module 'encode' [C:/Users/hp/Desktop/fpga20day/hdmi/rtl/encode.v:21]
	Parameter DATA_OUT0 bound to: 10'b1101010100 
	Parameter DATA_OUT1 bound to: 10'b0010101011 
	Parameter DATA_OUT2 bound to: 10'b0101010100 
	Parameter DATA_OUT3 bound to: 10'b1010101011 
INFO: [Synth 8-6155] done synthesizing module 'encode' (1#1) [C:/Users/hp/Desktop/fpga20day/hdmi/rtl/encode.v:21]
INFO: [Synth 8-6157] synthesizing module 'par_to_ser' [C:/Users/hp/Desktop/fpga20day/hdmi/rtl/par_to_ser.v:3]
INFO: [Synth 8-6155] done synthesizing module 'par_to_ser' (2#1) [C:/Users/hp/Desktop/fpga20day/hdmi/rtl/par_to_ser.v:3]
INFO: [Synth 8-6155] done synthesizing module 'encode_par' (3#1) [C:/Users/hp/Desktop/fpga20day/hdmi/rtl/encode_par.v:1]
INFO: [Synth 8-6157] synthesizing module 'tft_colorbar' [C:/Users/hp/Desktop/fpga20day/hdmi/rtl/tft_colorbar.v:2]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/hp/Desktop/fpga20day/hdmi/hdmi/hdmi.runs/synth_1/.Xil/Vivado-29964-xxhh/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/hp/Desktop/fpga20day/hdmi/hdmi/hdmi.runs/synth_1/.Xil/Vivado-29964-xxhh/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'tft_ctrl' [C:/Users/hp/Desktop/fpga20day/hdmi/rtl/tft_ctrl.v:3]
	Parameter H_SYNC bound to: 11'b00010000000 
	Parameter H_BACK bound to: 11'b00001011000 
	Parameter H_VALID bound to: 11'b01100100000 
	Parameter H_FRONT bound to: 11'b00000101000 
	Parameter H_TOTAL bound to: 11'b10000100000 
	Parameter V_SYNC bound to: 11'b00000000010 
	Parameter V_BACK bound to: 11'b00000100001 
	Parameter V_VALID bound to: 11'b00111100000 
	Parameter V_FRONT bound to: 11'b00000001010 
	Parameter V_TOTAL bound to: 11'b01000001101 
INFO: [Synth 8-6155] done synthesizing module 'tft_ctrl' (5#1) [C:/Users/hp/Desktop/fpga20day/hdmi/rtl/tft_ctrl.v:3]
INFO: [Synth 8-6157] synthesizing module 'tft_pic' [C:/Users/hp/Desktop/fpga20day/hdmi/rtl/tft_pic.v:2]
	Parameter H_VALID bound to: 12'b001100100000 
	Parameter V_VALID bound to: 12'b000111100000 
	Parameter WHITE bound to: 24'b111111111111111111111111 
	Parameter BLACK bound to: 24'b000000000000000000000000 
	Parameter RED bound to: 24'b111111110000000000000000 
	Parameter GREEN bound to: 24'b000000001111111100000000 
	Parameter BLUE bound to: 24'b000000000000000011111111 
	Parameter CHAR_B_H bound to: 10'b0100010000 
	Parameter CHAR_B_V bound to: 10'b0011010000 
	Parameter CHAR_W bound to: 10'b0001000001 
	Parameter CHAR_H bound to: 10'b0010100001 
INFO: [Synth 8-6155] done synthesizing module 'tft_pic' (6#1) [C:/Users/hp/Desktop/fpga20day/hdmi/rtl/tft_pic.v:2]
INFO: [Synth 8-6155] done synthesizing module 'tft_colorbar' (7#1) [C:/Users/hp/Desktop/fpga20day/hdmi/rtl/tft_colorbar.v:2]
INFO: [Synth 8-6155] done synthesizing module 'hdmi' (8#1) [C:/Users/hp/Desktop/fpga20day/hdmi/rtl/hdmi.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1205.570 ; gain = 66.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1205.570 ; gain = 66.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1205.570 ; gain = 66.195
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1205.570 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/hp/Desktop/fpga20day/hdmi/project_cs.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'tft_colorbar_inst/clk_wiz_0_inst'
Finished Parsing XDC File [c:/Users/hp/Desktop/fpga20day/hdmi/project_cs.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'tft_colorbar_inst/clk_wiz_0_inst'
Parsing XDC File [C:/Users/hp/Desktop/fpga20day/hdmi/hdmi/hdmi.srcs/constrs_1/new/hdmi.xdc]
Finished Parsing XDC File [C:/Users/hp/Desktop/fpga20day/hdmi/hdmi/hdmi.srcs/constrs_1/new/hdmi.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/hp/Desktop/fpga20day/hdmi/hdmi/hdmi.srcs/constrs_1/new/hdmi.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hdmi_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hdmi_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1348.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1348.250 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1348.250 ; gain = 208.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1348.250 ; gain = 208.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/hp/Desktop/fpga20day/hdmi/project_cs.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/hp/Desktop/fpga20day/hdmi/project_cs.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for tft_colorbar_inst/clk_wiz_0_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1348.250 ; gain = 208.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1348.250 ; gain = 208.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 2     
	   5 Input    5 Bit       Adders := 6     
	   4 Input    5 Bit       Adders := 3     
	   8 Input    4 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 7     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               65 Bit    Registers := 117   
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 13    
	                1 Bit    Registers := 26    
+---Muxes : 
	   9 Input   65 Bit        Muxes := 6     
	   8 Input   65 Bit        Muxes := 3     
	  11 Input   65 Bit        Muxes := 3     
	   2 Input   24 Bit        Muxes := 1     
	   6 Input   24 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 3     
	   5 Input   10 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 4     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 12    
	   2 Input    4 Bit        Muxes := 7     
	  11 Input    4 Bit        Muxes := 6     
	  11 Input    3 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 21    
	   3 Input    1 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 1348.250 ; gain = 208.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 1348.250 ; gain = 208.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 1348.250 ; gain = 208.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 1348.250 ; gain = 208.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 1348.250 ; gain = 208.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 1348.250 ; gain = 208.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 1348.250 ; gain = 208.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 1348.250 ; gain = 208.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 1348.250 ; gain = 208.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 1348.250 ; gain = 208.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |CARRY4  |    12|
|3     |LUT1    |    24|
|4     |LUT2    |    30|
|5     |LUT3    |    10|
|6     |LUT4    |    17|
|7     |LUT5    |    39|
|8     |LUT6    |    39|
|9     |MUXF7   |     6|
|10    |FDCE    |    66|
|11    |FDRE    |    24|
|12    |IBUF    |     1|
|13    |OBUF    |    10|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 1348.250 ; gain = 208.875
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 1348.250 ; gain = 66.195
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:32 . Memory (MB): peak = 1348.250 ; gain = 208.875
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1348.250 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1348.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:37 . Memory (MB): peak = 1348.250 ; gain = 208.875
INFO: [Common 17-1381] The checkpoint 'C:/Users/hp/Desktop/fpga20day/hdmi/hdmi/hdmi.runs/synth_1/hdmi.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hdmi_utilization_synth.rpt -pb hdmi_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 23 10:53:04 2024...
