// Seed: 1016046375
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
  wire id_5;
  tri1 id_6 = 1;
endmodule
module module_1 (
    input  tri0 id_0,
    output wand id_1,
    output tri0 id_2,
    input  tri  id_3,
    output wire id_4,
    input  tri  id_5,
    input  tri0 id_6,
    output tri1 id_7,
    output wand id_8,
    output tri0 id_9,
    input  wire id_10
);
  assign id_1 = 1;
  wand id_12;
  assign id_12 = 1;
  wire id_13;
  tri0 id_14 = id_10;
  id_15 :
  assert property (@(posedge 1) id_13)
  else id_13 = 1;
  wire id_16;
  module_0(
      id_16, id_13, id_15
  );
  wire  id_17;
  wire  id_18;
  wire  id_19;
  uwire id_20 = 1;
endmodule
