BOARD=vsim PROJECTDIR=vsim make --no-print-directory gentarget prebuild 
touch vsim/Makefile.autotop
topgen ['/home/nitika/connectal/scripts/topgen.py', '--project-dir', 'vsim/generatedbsv', '--cnoc', '--wrapper', 'ShoalMultiSimTopRequest:ShoalMultiSimTop.request', '--proxy', 'ShoalMultiSimTop:ShoalMultiSimTopIndication']
options.proxy: ['ShoalMultiSimTop:ShoalMultiSimTopIndication']
options.wrapper: ShoalMultiSimTopRequest:ShoalMultiSimTop.request {'uparam': '', 'inverse': '', 'xparam': '', 'tparam': '', 'usermod': 'ShoalMultiSimTopRequest', 'memFlag': '', 'name': 'ShoalMultiSimTop.request'}
Writing: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/generatedbsv/Top.bsv
Writing: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/generatedbsv/IfcNames.bsv
Writing: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/generatedbsv/../jni/topEnum.h
['DataBusWidth=128', 'NIC_SIM', 'MULTI_NIC', 'ConnectalVersion=17.01.1', 'NumberOfMasters=1', 'PinType=Empty', 'PinTypeInclude=Misc', 'NumberOfUserTiles=1', 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=10', 'project_dir=$(DTOP)']
['DataBusWidth=128', 'NIC_SIM', 'MULTI_NIC', 'ConnectalVersion=17.01.1', 'NumberOfMasters=1', 'PinType=Empty', 'PinTypeInclude=Misc', 'NumberOfUserTiles=1', 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=10', 'project_dir=$(DTOP)', 'MainClockPeriod=20', 'DerivedClockPeriod=10.000000']
fpga_vendor None
os.unlink(/home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/Makefile.new)
os.unlink(/home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/generatedbsv/ConnectalProjectConfig.bsv.new)
os.unlink(/home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/jni/ConnectalProjectConfig.h.new)
(cd vsim; BUILDCACHE_CACHEDIR=  quartus_sh -t /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics//../../lib/scripts/generate-mac.tcl)
Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Mon Jun 26 20:11:02 2023
Info: Command: quartus_sh -t /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics//../../lib/scripts/generate-mac.tcl
17.0.0
Generate simulation model..
2023.06.26.20:11:02 Warning: The value VERILOG of the argument language is redundant. The value for this argument was ignored.  
2023.06.26.20:11:02 Info: 
********************************************************************************************************************

Use qsys-generate for a simpler command-line interface for generating IP.

Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs.

********************************************************************************************************************
2023.06.26.20:11:09 Warning: mac_10gbe.eth_10g_mac.csr_clk_module: The input clock frequency must be known or set by the parent if this is a subsystem.
2023.06.26.20:11:09 Info: mac_10gbe: Generating altera_eth_10g_design_example "mac_10gbe" for SIM_VERILOG
2023.06.26.20:11:11 Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
2023.06.26.20:11:11 Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
2023.06.26.20:11:11 Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
2023.06.26.20:11:11 Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
2023.06.26.20:11:12 Info: mac_10gbe: "mac_10gbe" instantiated altera_eth_10g_design_example "mac_10gbe"
2023.06.26.20:11:12 Info: altera_avalon_mm_bridge: "mac_10gbe" instantiated altera_merlin_master_translator "altera_avalon_mm_bridge"
2023.06.26.20:11:13 Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
2023.06.26.20:11:13 Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
2023.06.26.20:11:13 Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
2023.06.26.20:11:13 Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
2023.06.26.20:11:16 Info: eth_10g_mac: "mac_10gbe" instantiated altera_eth_10g_mac "eth_10g_mac"
2023.06.26.20:11:16 Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
2023.06.26.20:11:16 Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
2023.06.26.20:11:16 Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
2023.06.26.20:11:16 Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
2023.06.26.20:11:16 Info: eth_loopback_composed: "mac_10gbe" instantiated altera_eth_loopback_composed "eth_loopback_composed"
2023.06.26.20:11:16 Info: tx_sc_fifo: "mac_10gbe" instantiated altera_avalon_sc_fifo "tx_sc_fifo"
2023.06.26.20:11:16 Info: dc_fifo_pause_adapt_pause_gen: "mac_10gbe" instantiated altera_avalon_dc_fifo "dc_fifo_pause_adapt_pause_gen"
2023.06.26.20:11:16 Info: pa_pg_before_timing_adapter: "mac_10gbe" instantiated timing_adapter "pa_pg_before_timing_adapter"
2023.06.26.20:11:16 Info: pa_pg_after_timing_adapter: "mac_10gbe" instantiated timing_adapter "pa_pg_after_timing_adapter"
2023.06.26.20:11:16 Info: eth_fifo_pause_ctrl_adapter: "mac_10gbe" instantiated altera_eth_fifo_pause_ctrl_adapter "eth_fifo_pause_ctrl_adapter"
2023.06.26.20:11:17 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2023.06.26.20:11:17 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
2023.06.26.20:11:17 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
2023.06.26.20:11:17 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
2023.06.26.20:11:17 Info: mm_interconnect_0: "mac_10gbe" instantiated altera_mm_interconnect "mm_interconnect_0"
2023.06.26.20:11:17 Info: rst_controller: "mac_10gbe" instantiated altera_reset_controller "rst_controller"
2023.06.26.20:11:17 Info: tx_bridge: "eth_10g_mac" instantiated altera_avalon_mm_bridge "tx_bridge"
2023.06.26.20:11:17 Info: tx_eth_default_slave: "eth_10g_mac" instantiated altera_eth_default_slave "tx_eth_default_slave"
2023.06.26.20:11:17 Info: tx_register_map: "eth_10g_mac" instantiated altera_eth_10g_tx_register_map "tx_register_map"
2023.06.26.20:11:17 Info: tx_eth_packet_underflow_control: "eth_10g_mac" instantiated altera_eth_packet_underflow_control "tx_eth_packet_underflow_control"
2023.06.26.20:11:17 Info: tx_eth_pad_inserter: "eth_10g_mac" instantiated altera_eth_pad_inserter "tx_eth_pad_inserter"
2023.06.26.20:11:17 Info: tx_eth_pkt_backpressure_control: "eth_10g_mac" instantiated altera_eth_pkt_backpressure_control "tx_eth_pkt_backpressure_control"
2023.06.26.20:11:17 Info: tx_eth_pause_beat_conversion: "eth_10g_mac" instantiated altera_eth_pause_beat_conversion "tx_eth_pause_beat_conversion"
2023.06.26.20:11:17 Info: tx_eth_pause_ctrl_gen: "eth_10g_mac" instantiated altera_eth_pause_ctrl_gen "tx_eth_pause_ctrl_gen"
2023.06.26.20:11:17 Info: tx_st_pause_ctrl_error_adapter: "eth_10g_mac" instantiated error_adapter "tx_st_pause_ctrl_error_adapter"
2023.06.26.20:11:17 Info: tx_st_mux_flow_control_user_frame: "eth_10g_mac" instantiated multiplexer "tx_st_mux_flow_control_user_frame"
2023.06.26.20:11:17 Info: tx_st_splitter_2: "eth_10g_mac" instantiated altera_avalon_st_splitter "tx_st_splitter_2"
2023.06.26.20:11:17 Info: tx_eth_address_inserter: "eth_10g_mac" instantiated altera_eth_address_inserter "tx_eth_address_inserter"
2023.06.26.20:11:17 Info: tx_eth_crc_inserter: "eth_10g_mac" instantiated altera_eth_crc "tx_eth_crc_inserter"
2023.06.26.20:11:17 Info: tx_st_pipeline_stage_rs: "eth_10g_mac" instantiated altera_avalon_st_pipeline_stage "tx_st_pipeline_stage_rs"
2023.06.26.20:11:17 Info: tx_st_timing_adapter_frame_decoder: "eth_10g_mac" instantiated timing_adapter "tx_st_timing_adapter_frame_decoder"
2023.06.26.20:11:17 Info: tx_eth_frame_decoder: "eth_10g_mac" instantiated altera_eth_frame_decoder "tx_eth_frame_decoder"
2023.06.26.20:11:17 Info: tx_st_error_adapter_stat: "eth_10g_mac" instantiated error_adapter "tx_st_error_adapter_stat"
2023.06.26.20:11:17 Info: tx_st_timing_adapter_splitter_status_in: "eth_10g_mac" instantiated timing_adapter "tx_st_timing_adapter_splitter_status_in"
2023.06.26.20:11:17 Info: tx_st_timing_adapter_splitter_status_output: "eth_10g_mac" instantiated timing_adapter "tx_st_timing_adapter_splitter_status_output"
2023.06.26.20:11:17 Info: tx_eth_statistics_collector: "eth_10g_mac" instantiated altera_eth_10gmem_statistics_collector "tx_eth_statistics_collector"
2023.06.26.20:11:17 Info: tx_st_status_output_delay_to_statistic: "eth_10g_mac" instantiated altera_avalon_st_delay "tx_st_status_output_delay_to_statistic"
2023.06.26.20:11:17 Info: tx_eth_packet_formatter: "eth_10g_mac" instantiated altera_eth_packet_formatter "tx_eth_packet_formatter"
2023.06.26.20:11:17 Info: tx_eth_xgmii_termination: "eth_10g_mac" instantiated altera_eth_xgmii_termination "tx_eth_xgmii_termination"
2023.06.26.20:11:17 Info: tx_st_timing_adapter_splitter_in: "eth_10g_mac" instantiated timing_adapter "tx_st_timing_adapter_splitter_in"
2023.06.26.20:11:17 Info: tx_st_timing_adapter_splitter_out_0: "eth_10g_mac" instantiated timing_adapter "tx_st_timing_adapter_splitter_out_0"
2023.06.26.20:11:17 Info: tx_eth_link_fault_generation: "eth_10g_mac" instantiated altera_eth_link_fault_generation "tx_eth_link_fault_generation"
2023.06.26.20:11:17 Info: tx_preamble_passthrough: "eth_10g_mac" instantiated altera_eth_preamble_custom "tx_preamble_passthrough"
2023.06.26.20:11:17 Info: Reusing file /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/altera_avalon_sc_fifo.v
2023.06.26.20:11:17 Info: rx_register_map: "eth_10g_mac" instantiated altera_eth_10g_rx_register_map "rx_register_map"
2023.06.26.20:11:17 Info: Reusing file /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/altera_avalon_st_clock_crosser.v
2023.06.26.20:11:17 Info: rx_eth_link_fault_detection: "eth_10g_mac" instantiated altera_eth_link_fault_detection "rx_eth_link_fault_detection"
2023.06.26.20:11:17 Info: rx_eth_lane_decoder: "eth_10g_mac" instantiated altera_eth_lane_decoder "rx_eth_lane_decoder"
2023.06.26.20:11:17 Info: rx_st_timing_adapter_frame_status_in: "eth_10g_mac" instantiated timing_adapter "rx_st_timing_adapter_frame_status_in"
2023.06.26.20:11:17 Info: rx_timing_adapter_frame_status_out_frame_decoder: "eth_10g_mac" instantiated timing_adapter "rx_timing_adapter_frame_status_out_frame_decoder"
2023.06.26.20:11:17 Info: rx_eth_frame_status_merger: "eth_10g_mac" instantiated altera_eth_frame_status_merger "rx_eth_frame_status_merger"
2023.06.26.20:11:17 Info: rx_eth_crc_pad_rem: "eth_10g_mac" instantiated altera_eth_crc_pad_rem "rx_eth_crc_pad_rem"
2023.06.26.20:11:17 Info: rx_preamble_inserter: "eth_10g_mac" instantiated altera_eth_preamble_inserter "rx_preamble_inserter"
2023.06.26.20:11:17 Info: Reusing file /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/altera_avalon_sc_fifo.v
2023.06.26.20:11:17 Info: rx_eth_packet_overflow_control: "eth_10g_mac" instantiated altera_eth_packet_overflow_control "rx_eth_packet_overflow_control"
2023.06.26.20:11:17 Info: rx_st_error_adapter_stat: "eth_10g_mac" instantiated error_adapter "rx_st_error_adapter_stat"
2023.06.26.20:11:17 Info: txrx_timing_adapter_link_fault_status_rx: "eth_10g_mac" instantiated timing_adapter "txrx_timing_adapter_link_fault_status_rx"
2023.06.26.20:11:17 Info: txrx_timing_adapter_link_fault_status_export: "eth_10g_mac" instantiated timing_adapter "txrx_timing_adapter_link_fault_status_export"
2023.06.26.20:11:17 Info: rxtx_timing_adapter_pauselen_rx: "eth_10g_mac" instantiated timing_adapter "rxtx_timing_adapter_pauselen_rx"
2023.06.26.20:11:17 Info: rxtx_timing_adapter_pauselen_tx: "eth_10g_mac" instantiated timing_adapter "rxtx_timing_adapter_pauselen_tx"
2023.06.26.20:11:17 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2023.06.26.20:11:17 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
2023.06.26.20:11:17 Info: mm_interconnect_0: "eth_10g_mac" instantiated altera_mm_interconnect "mm_interconnect_0"
2023.06.26.20:11:18 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2023.06.26.20:11:18 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
2023.06.26.20:11:18 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
2023.06.26.20:11:18 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
2023.06.26.20:11:18 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
2023.06.26.20:11:18 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
2023.06.26.20:11:18 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
2023.06.26.20:11:18 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
2023.06.26.20:11:18 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
2023.06.26.20:11:18 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
2023.06.26.20:11:18 Info: mm_interconnect_1: "eth_10g_mac" instantiated altera_mm_interconnect "mm_interconnect_1"
2023.06.26.20:11:19 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2023.06.26.20:11:19 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
2023.06.26.20:11:19 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
2023.06.26.20:11:19 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
2023.06.26.20:11:19 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
2023.06.26.20:11:19 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
2023.06.26.20:11:19 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
2023.06.26.20:11:19 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
2023.06.26.20:11:19 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
2023.06.26.20:11:19 Info: mm_interconnect_2: "eth_10g_mac" instantiated altera_mm_interconnect "mm_interconnect_2"
2023.06.26.20:11:19 Info: lc_splitter_timing_adapter: "eth_loopback_composed" instantiated timing_adapter "lc_splitter_timing_adapter"
2023.06.26.20:11:19 Info: line_loopback: "eth_loopback_composed" instantiated altera_eth_loopback "line_loopback"
2023.06.26.20:11:19 Info: line_lb_timing_adapter: "eth_loopback_composed" instantiated timing_adapter "line_lb_timing_adapter"
2023.06.26.20:11:20 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2023.06.26.20:11:20 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
2023.06.26.20:11:20 Info: mm_interconnect_0: "eth_loopback_composed" instantiated altera_mm_interconnect "mm_interconnect_0"
2023.06.26.20:11:20 Info: eth_10g_mac_csr_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "eth_10g_mac_csr_translator"
2023.06.26.20:11:20 Info: altera_avalon_mm_bridge_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "altera_avalon_mm_bridge_avalon_universal_master_0_agent"
2023.06.26.20:11:20 Info: eth_10g_mac_csr_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "eth_10g_mac_csr_agent"
2023.06.26.20:11:20 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
2023.06.26.20:11:20 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
2023.06.26.20:11:20 Info: altera_avalon_mm_bridge_avalon_universal_master_0_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "altera_avalon_mm_bridge_avalon_universal_master_0_limiter"
2023.06.26.20:11:20 Info: Reusing file /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/altera_avalon_sc_fifo.v
2023.06.26.20:11:20 Info: Reusing file /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/altera_avalon_st_pipeline_base.v
2023.06.26.20:11:20 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
2023.06.26.20:11:20 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
2023.06.26.20:11:20 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
2023.06.26.20:11:20 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
2023.06.26.20:11:20 Info: Reusing file /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/altera_merlin_arbitrator.sv
2023.06.26.20:11:20 Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
2023.06.26.20:11:20 Info: Reusing file /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/altera_avalon_st_clock_crosser.v
2023.06.26.20:11:20 Info: Reusing file /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/altera_avalon_st_pipeline_base.v
2023.06.26.20:11:20 Info: Reusing file /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/altera_std_synchronizer_nocut.v
2023.06.26.20:11:20 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
2023.06.26.20:11:20 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
2023.06.26.20:11:20 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
2023.06.26.20:11:20 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
2023.06.26.20:11:20 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
2023.06.26.20:11:20 Info: Reusing file /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/altera_merlin_arbitrator.sv
2023.06.26.20:11:20 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
2023.06.26.20:11:20 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
2023.06.26.20:11:20 Info: Reusing file /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/altera_merlin_arbitrator.sv
2023.06.26.20:11:20 Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
2023.06.26.20:11:20 Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
2023.06.26.20:11:20 Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
2023.06.26.20:11:20 Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
2023.06.26.20:11:20 Info: Reusing file /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/altera_merlin_arbitrator.sv
2023.06.26.20:11:20 Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
2023.06.26.20:11:20 Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
2023.06.26.20:11:20 Info: Reusing file /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/altera_merlin_arbitrator.sv
2023.06.26.20:11:20 Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
2023.06.26.20:11:20 Info: router_001: "mm_interconnect_2" instantiated altera_merlin_router "router_001"
2023.06.26.20:11:20 Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
2023.06.26.20:11:20 Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
2023.06.26.20:11:20 Info: Reusing file /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/altera_merlin_arbitrator.sv
2023.06.26.20:11:20 Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
2023.06.26.20:11:20 Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
2023.06.26.20:11:20 Info: Reusing file /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/altera_merlin_arbitrator.sv
2023.06.26.20:11:20 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
2023.06.26.20:11:20 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
2023.06.26.20:11:20 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
2023.06.26.20:11:20 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
2023.06.26.20:11:20 Info: Reusing file /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/altera_merlin_arbitrator.sv
2023.06.26.20:11:20 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
2023.06.26.20:11:20 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
2023.06.26.20:11:20 Info: Reusing file /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/altera_merlin_arbitrator.sv
2023.06.26.20:11:20 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
2023.06.26.20:11:20 Info: mac_10gbe: Done "mac_10gbe" with 97 modules, 201 files
2023.06.26.20:11:20 Info: Doing: <b>ip-make-simscript --spd=/home/nitika/connectal/out/vsim/simulation/mac_10gbe.spd --compile-to-work --output-directory=/home/nitika/connectal/out/vsim/simulation/mac_10gbe/</b>
2023.06.26.20:11:21 Info: Generating the following file(s) for <b>MODELSIM</b> simulator in <b>/home/nitika/connectal/out/vsim/simulation/mac_10gbe/</b> directory:
2023.06.26.20:11:21 Info: 	<b>mentor/msim_setup.tcl</b>
2023.06.26.20:11:21 Info: Generating the following file(s) for <b>VCS</b> simulator in <b>/home/nitika/connectal/out/vsim/simulation/mac_10gbe/</b> directory:
2023.06.26.20:11:21 Info: 	<b>synopsys/vcs/vcs_setup.sh</b>
2023.06.26.20:11:21 Info: Generating the following file(s) for <b>VCSMX</b> simulator in <b>/home/nitika/connectal/out/vsim/simulation/mac_10gbe/</b> directory:
2023.06.26.20:11:21 Info: 	<b>synopsys/vcsmx/synopsys_sim.setup</b>
2023.06.26.20:11:21 Info: 	<b>synopsys/vcsmx/vcsmx_setup.sh</b>
2023.06.26.20:11:21 Info: Generating the following file(s) for <b>NCSIM</b> simulator in <b>/home/nitika/connectal/out/vsim/simulation/mac_10gbe/</b> directory:
2023.06.26.20:11:21 Info: 	<b>cadence/cds.lib</b>
2023.06.26.20:11:21 Info: 	<b>cadence/hdl.var</b>
2023.06.26.20:11:21 Info: 	<b>cadence/ncsim_setup.sh</b>
2023.06.26.20:11:21 Info: Generating the following file(s) for <b>RIVIERA</b> simulator in <b>/home/nitika/connectal/out/vsim/simulation/mac_10gbe/</b> directory:
2023.06.26.20:11:21 Info: 	<b>aldec/rivierapro_setup.tcl</b>
2023.06.26.20:11:21 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/nitika/connectal/out/vsim/simulation/mac_10gbe/.
2023.06.26.20:11:21 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info (23030): Evaluation of Tcl script /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics//../../lib/scripts/generate-mac.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 750 megabytes
    Info: Processing ended: Mon Jun 26 20:11:21 2023
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:55
echo "make -C vsim --no-print-directory all"
make -C vsim --no-print-directory all
make -C vsim --no-print-directory all
split ['DataBusWidth', '128']
split ['ConnectalVersion', '17.01.1']
split ['NumberOfMasters', '1']
split ['PinType', 'Empty']
split ['PinTypeInclude', 'Misc']
split ['NumberOfUserTiles', '1']
split ['SlaveDataBusWidth', '32']
split ['SlaveControlAddrWidth', '5']
split ['BurstLenSize', '10']
split ['project_dir', '/home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim']
split ['MainClockPeriod', '20']
split ['DerivedClockPeriod', '10.000000']
split ['MODELSIM', '1']
split ['PhysAddrWidth', '40']
split ['PcieLanes', '8']
split ['CONNECTAL_BITS_DEPENDENCES', 'vsim']
/home/nitika/connectal/scripts/bsvdepend.py -o obj/Makefile -D DataBusWidth=128 -D NIC_SIM -D MULTI_NIC -D ConnectalVersion=17.01.1 -D NumberOfMasters=1 -D PinType=Empty -D PinTypeInclude=Misc -D NumberOfUserTiles=1 -D SlaveDataBusWidth=32 -D SlaveControlAddrWidth=5 -D BurstLenSize=10 -D project_dir=/home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim -D MainClockPeriod=20 -D DerivedClockPeriod=10.000000 -D MODELSIM=1 -D CnocTop -D XsimHostInterface -D PhysAddrWidth=40 -D XSIM -D SIMULATION -D SVDPI -D PcieLanes=8 -D CONNECTAL_BITS_DEPENDENCES=vsim -D BOARD_vsim --bsvpath=/home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/bsv:/home/nitika/connectal/bsv:/home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/generatedbsv:/home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics:/home/nitika/Shoal/prototype/circuit-switch/bsv:/home/nitika/Shoal/prototype/shoal-NIC/bsv:/home/nitika/Shoal/prototype/lib/bsv:/home/nitika/Shoal/prototype/lib/generated:/home/nitika/Shoal/prototype/lib/pieo:/home/nitika/connectal/lib/bsv:/home/nitika/connectal/generated/xilinx:/home/nitika/connectal/generated/altera --all /home/nitika/connectal/bsv/XsimTop.bsv
prepare_bin_target
ubuntu.exe
'jni/ubuntu.exe' -> 'bin/ubuntu.exe'
ubuntu.exe done
BSV_BO [ /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/generatedbsv/IfcNames.bsv]
BSV_BO [ /home/nitika/Shoal/prototype/lib/pieo/PIEOQueue.bsv]
BSV_BO [ /home/nitika/Shoal/prototype/shoal-NIC/bsv/Scheduler.bsv]
BSV_BO [ /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/bsv/ShoalMultiSimTop.bsv]
BSV_BO [ /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/generatedbsv/ShoalMultiSimTopIndication.bsv]
Schedule dump file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/obj/mkShoalMultiSimTopIndicationInput.sched
Verilog file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/verilog/mkShoalMultiSimTopIndicationInput.v
Schedule dump file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/obj/mkShoalMultiSimTopIndicationWrapperMemPortalPipes.sched
Verilog file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/verilog/mkShoalMultiSimTopIndicationWrapperMemPortalPipes.v
Schedule dump file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/obj/mkShoalMultiSimTopIndicationOutputPipes.sched
Verilog file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/verilog/mkShoalMultiSimTopIndicationOutputPipes.v
Schedule dump file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/obj/mkShoalMultiSimTopIndicationOutput.sched
Verilog file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/verilog/mkShoalMultiSimTopIndicationOutput.v
Schedule dump file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/obj/mkShoalMultiSimTopIndicationProxySynth.sched
Verilog file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/verilog/mkShoalMultiSimTopIndicationProxySynth.v
Schedule dump file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/obj/mkShoalMultiSimTopIndicationInverter.sched
Verilog file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/verilog/mkShoalMultiSimTopIndicationInverter.v
Schedule dump file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/obj/mkShoalMultiSimTopIndicationInverterV.sched
Verilog file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/verilog/mkShoalMultiSimTopIndicationInverterV.v
BSV_BO [ /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/generatedbsv/ShoalMultiSimTopRequest.bsv]
Schedule dump file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/obj/mkShoalMultiSimTopRequestInput.sched
Verilog file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/verilog/mkShoalMultiSimTopRequestInput.v
Schedule dump file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/obj/mkShoalMultiSimTopRequestWrapperMemPortalPipes.sched
Verilog file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/verilog/mkShoalMultiSimTopRequestWrapperMemPortalPipes.v
Schedule dump file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/obj/mkShoalMultiSimTopRequestOutputPipes.sched
Verilog file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/verilog/mkShoalMultiSimTopRequestOutputPipes.v
Schedule dump file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/obj/mkShoalMultiSimTopRequestOutput.sched
Verilog file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/verilog/mkShoalMultiSimTopRequestOutput.v
Schedule dump file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/obj/mkShoalMultiSimTopRequestProxySynth.sched
Verilog file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/verilog/mkShoalMultiSimTopRequestProxySynth.v
Schedule dump file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/obj/mkShoalMultiSimTopRequestInverter.sched
Verilog file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/verilog/mkShoalMultiSimTopRequestInverter.v
Schedule dump file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/obj/mkShoalMultiSimTopRequestInverterV.sched
Verilog file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/verilog/mkShoalMultiSimTopRequestInverterV.v
BSV_BO [ /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/generatedbsv/Top.bsv]
Schedule dump file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/obj/mkCnocTop.sched
Verilog file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/verilog/mkCnocTop.v
BSV_BO [ /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/generatedbsv/MMURequest.bsv]
Schedule dump file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/obj/mkMMURequestInput.sched
Verilog file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/verilog/mkMMURequestInput.v
Schedule dump file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/obj/mkMMURequestWrapperMemPortalPipes.sched
Verilog file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/verilog/mkMMURequestWrapperMemPortalPipes.v
Schedule dump file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/obj/mkMMURequestOutputPipes.sched
Verilog file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/verilog/mkMMURequestOutputPipes.v
Schedule dump file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/obj/mkMMURequestOutput.sched
Verilog file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/verilog/mkMMURequestOutput.v
Schedule dump file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/obj/mkMMURequestProxySynth.sched
Verilog file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/verilog/mkMMURequestProxySynth.v
Schedule dump file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/obj/mkMMURequestInverter.sched
Verilog file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/verilog/mkMMURequestInverter.v
Schedule dump file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/obj/mkMMURequestInverterV.sched
Verilog file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/verilog/mkMMURequestInverterV.v
BSV_BO [ /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/generatedbsv/MMUIndication.bsv]
Schedule dump file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/obj/mkMMUIndicationInput.sched
Verilog file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/verilog/mkMMUIndicationInput.v
Schedule dump file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/obj/mkMMUIndicationWrapperMemPortalPipes.sched
Verilog file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/verilog/mkMMUIndicationWrapperMemPortalPipes.v
Schedule dump file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/obj/mkMMUIndicationOutputPipes.sched
Verilog file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/verilog/mkMMUIndicationOutputPipes.v
Schedule dump file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/obj/mkMMUIndicationOutput.sched
Verilog file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/verilog/mkMMUIndicationOutput.v
Schedule dump file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/obj/mkMMUIndicationProxySynth.sched
Verilog file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/verilog/mkMMUIndicationProxySynth.v
Schedule dump file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/obj/mkMMUIndicationInverter.sched
Verilog file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/verilog/mkMMUIndicationInverter.v
Schedule dump file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/obj/mkMMUIndicationInverterV.sched
Verilog file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/verilog/mkMMUIndicationInverterV.v
BSV_BO [ /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/generatedbsv/MemServerIndication.bsv]
Schedule dump file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/obj/mkMemServerIndicationInput.sched
Verilog file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/verilog/mkMemServerIndicationInput.v
Schedule dump file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/obj/mkMemServerIndicationWrapperMemPortalPipes.sched
Verilog file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/verilog/mkMemServerIndicationWrapperMemPortalPipes.v
Schedule dump file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/obj/mkMemServerIndicationOutputPipes.sched
Verilog file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/verilog/mkMemServerIndicationOutputPipes.v
Schedule dump file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/obj/mkMemServerIndicationOutput.sched
Verilog file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/verilog/mkMemServerIndicationOutput.v
Schedule dump file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/obj/mkMemServerIndicationProxySynth.sched
Verilog file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/verilog/mkMemServerIndicationProxySynth.v
Schedule dump file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/obj/mkMemServerIndicationInverter.sched
Verilog file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/verilog/mkMemServerIndicationInverter.v
Schedule dump file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/obj/mkMemServerIndicationInverterV.sched
Verilog file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/verilog/mkMemServerIndicationInverterV.v
BSV_BO [ /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/generatedbsv/MemServerRequest.bsv]
Schedule dump file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/obj/mkMemServerRequestInput.sched
Verilog file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/verilog/mkMemServerRequestInput.v
Schedule dump file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/obj/mkMemServerRequestWrapperMemPortalPipes.sched
Verilog file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/verilog/mkMemServerRequestWrapperMemPortalPipes.v
Schedule dump file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/obj/mkMemServerRequestOutputPipes.sched
Verilog file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/verilog/mkMemServerRequestOutputPipes.v
Schedule dump file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/obj/mkMemServerRequestOutput.sched
Verilog file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/verilog/mkMemServerRequestOutput.v
Schedule dump file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/obj/mkMemServerRequestProxySynth.sched
Verilog file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/verilog/mkMemServerRequestProxySynth.v
Schedule dump file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/obj/mkMemServerRequestInverter.sched
Verilog file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/verilog/mkMemServerRequestInverter.v
Schedule dump file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/obj/mkMemServerRequestInverterV.sched
Verilog file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/verilog/mkMemServerRequestInverterV.v
BSV_BO [ /home/nitika/connectal/bsv/XsimTop.bsv]
BSCVERILOG [verilog/mkXsimTop.v]
Schedule dump file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/obj/mkXsimTop.sched
Verilog file created: /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/verilog/mkXsimTop.v
verilog
mkdir -p  vsim.dir/xsc
cc -c   -Wa,-W -fPIC -m64 -I"/home/nitika/intelFPGA_pro/23.1/questa_fse/include" -DSYSTEM_VERILOG -DBOARD_vsim -I/home/nitika/connectal/cpp -I/home/nitika/connectal -Ijni -o  vsim.dir/xsc/XsimMsgRequest.o  /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/jni/XsimMsgRequest.c
mkdir -p  vsim.dir/xsc
cc -c   -Wa,-W -fPIC -m64 -I"/home/nitika/intelFPGA_pro/23.1/questa_fse/include" -DSYSTEM_VERILOG -DBOARD_vsim -I/home/nitika/connectal/cpp -I/home/nitika/connectal -Ijni -o  vsim.dir/xsc/XsimMsgIndication.o  /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/jni/XsimMsgIndication.c
mkdir -p  vsim.dir/xsc
g++ -c   -Wa,-W -fPIC -m64 -I"/home/nitika/intelFPGA_pro/23.1/questa_fse/include" -DSYSTEM_VERILOG -DBOARD_vsim -I/home/nitika/connectal/cpp -I/home/nitika/connectal -Ijni -o  vsim.dir/xsc/GeneratedCppCallbacks.o  /home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/jni/GeneratedCppCallbacks.cpp
rm -rf work
vlib work
vlog -timescale 1ns/1ps -dpiheader XsimTop.h +define+DataBusWidth=128 +define+NIC_SIM +define+MULTI_NIC +define+ConnectalVersion=17.01.1 +define+NumberOfMasters=1 +define+PinType=Empty +define+PinTypeInclude=Misc +define+NumberOfUserTiles=1 +define+SlaveDataBusWidth=32 +define+SlaveControlAddrWidth=5 +define+BurstLenSize=10 +define+project_dir=/home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim +define+MainClockPeriod=20 +define+DerivedClockPeriod=10.000000 +define+MODELSIM=1 +define+CnocTop +define+XsimHostInterface +define+PhysAddrWidth=40 +define+XSIM +define+SIMULATION +define+SVDPI +define+PcieLanes=8 +define+CONNECTAL_BITS_DEPENDENCES=vsim +define+BOARD_vsim -sv /home/nitika/connectal/verilog/xsimtop.sv -sv /home/nitika/connectal/verilog/XsimDmaReadWrite.sv -sv /home/nitika/connectal/verilog/XsimLink.sv -sv /home/nitika/connectal/verilog/XsimSink.sv -sv /home/nitika/connectal/verilog/XsimSource.sv -sv /home/nitika/intelFPGA/17.0/quartus/eda/sim_lib/altera_lnsim.sv -v /home/nitika/intelFPGA/17.0/quartus/eda/sim_lib/altera_mf.v -v /home/nitika/intelFPGA/17.0/quartus/eda/sim_lib/220model.v -v /home/nitika/intelFPGA/17.0/quartus/eda/sim_lib/sgate.v -v /home/nitika/intelFPGA/17.0/quartus/eda/sim_lib/altera_primitives.v -v /home/nitika/intelFPGA/17.0/quartus/eda/sim_lib/mentor/stratixv_atoms_ncrypt.v -v /home/nitika/intelFPGA/17.0/quartus/eda/sim_lib/stratixv_atoms.v -v /home/nitika/intelFPGA/17.0/quartus/eda/sim_lib/mentor/stratixv_hssi_atoms_ncrypt.v -v /home/nitika/intelFPGA/17.0/quartus/eda/sim_lib/stratixv_hssi_atoms.v  +libext+.sv+.v -y verilog -y /home/nitika/connectal/out/vsim/simulation/mac_10gbe -y /home/nitika/connectal/out/vsim/simulation/altera_xcvr_10gbaser_wrapper -y /home/nitika/Shoal/prototype/lib/pieo_rtl -y /home/nitika/connectal/verilog -y /opt/tools/bsc/latest/lib/Verilog -y verilog/submodules -y /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules -y /home/nitika/connectal/out/vsim/simulation/altera_xcvr_10gbaser_wrapper/submodules -y /home/nitika/Shoal/prototype/lib/pieo_rtl/submodules -y /home/nitika/connectal/verilog/submodules -y /opt/tools/bsc/latest/lib/Verilog/submodules -y verilog/submodules/mentor -y /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/mentor -y /home/nitika/connectal/out/vsim/simulation/altera_xcvr_10gbaser_wrapper/submodules/mentor -y /home/nitika/Shoal/prototype/lib/pieo_rtl/submodules/mentor -y /home/nitika/connectal/verilog/submodules/mentor -y /opt/tools/bsc/latest/lib/Verilog/submodules/mentor -y verilog -y /home/nitika/connectal/out/vsim/simulation/mac_10gbe -y /home/nitika/connectal/out/vsim/simulation/altera_xcvr_10gbaser_wrapper -y /home/nitika/Shoal/prototype/lib/pieo_rtl -y /home/nitika/connectal/verilog -y /opt/tools/bsc/latest/lib/Verilog -sv verilog/*.v
Questa Intel Starter FPGA Edition-64 vlog 2022.4 Compiler 2022.10 Oct 18 2022
** Warning: (vlog-2103) Directory "verilog/submodules" for -y option not found.
** Warning: (vlog-2103) Directory "/home/nitika/Shoal/prototype/lib/pieo_rtl/submodules" for -y option not found.
** Warning: (vlog-2103) Directory "/home/nitika/connectal/verilog/submodules" for -y option not found.
** Warning: (vlog-2103) Directory "/opt/tools/bsc/latest/lib/Verilog/submodules" for -y option not found.
** Warning: (vlog-2103) Directory "verilog/submodules/mentor" for -y option not found.
** Warning: (vlog-2103) Directory "/home/nitika/Shoal/prototype/lib/pieo_rtl/submodules/mentor" for -y option not found.
** Warning: (vlog-2103) Directory "/home/nitika/connectal/verilog/submodules/mentor" for -y option not found.
** Warning: (vlog-2103) Directory "/opt/tools/bsc/latest/lib/Verilog/submodules/mentor" for -y option not found.
Start time: 20:12:32 on Jun 26,2023
vlog -timescale 1ns/1ps -dpiheader XsimTop.h "+define+DataBusWidth=128" "+define+NIC_SIM" "+define+MULTI_NIC" "+define+ConnectalVersion=17.01.1" "+define+NumberOfMasters=1" "+define+PinType=Empty" "+define+PinTypeInclude=Misc" "+define+NumberOfUserTiles=1" "+define+SlaveDataBusWidth=32" "+define+SlaveControlAddrWidth=5" "+define+BurstLenSize=10" "+define+project_dir=/home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim" "+define+MainClockPeriod=20" "+define+DerivedClockPeriod=10.000000" "+define+MODELSIM=1" "+define+CnocTop" "+define+XsimHostInterface" "+define+PhysAddrWidth=40" "+define+XSIM" "+define+SIMULATION" "+define+SVDPI" "+define+PcieLanes=8" "+define+CONNECTAL_BITS_DEPENDENCES=vsim" "+define+BOARD_vsim" -sv /home/nitika/connectal/verilog/xsimtop.sv -sv /home/nitika/connectal/verilog/XsimDmaReadWrite.sv -sv /home/nitika/connectal/verilog/XsimLink.sv -sv /home/nitika/connectal/verilog/XsimSink.sv -sv /home/nitika/connectal/verilog/XsimSource.sv -sv /home/nitika/intelFPGA/17.0/quartus/eda/sim_lib/altera_lnsim.sv -v /home/nitika/intelFPGA/17.0/quartus/eda/sim_lib/altera_mf.v -v /home/nitika/intelFPGA/17.0/quartus/eda/sim_lib/220model.v -v /home/nitika/intelFPGA/17.0/quartus/eda/sim_lib/sgate.v -v /home/nitika/intelFPGA/17.0/quartus/eda/sim_lib/altera_primitives.v -v /home/nitika/intelFPGA/17.0/quartus/eda/sim_lib/mentor/stratixv_atoms_ncrypt.v -v /home/nitika/intelFPGA/17.0/quartus/eda/sim_lib/stratixv_atoms.v -v /home/nitika/intelFPGA/17.0/quartus/eda/sim_lib/mentor/stratixv_hssi_atoms_ncrypt.v -v /home/nitika/intelFPGA/17.0/quartus/eda/sim_lib/stratixv_hssi_atoms.v "+libext+.sv+.v" -y verilog -y /home/nitika/connectal/out/vsim/simulation/mac_10gbe -y /home/nitika/connectal/out/vsim/simulation/altera_xcvr_10gbaser_wrapper -y /home/nitika/Shoal/prototype/lib/pieo_rtl -y /home/nitika/connectal/verilog -y /opt/tools/bsc/latest/lib/Verilog -y verilog/submodules -y /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules -y /home/nitika/connectal/out/vsim/simulation/altera_xcvr_10gbaser_wrapper/submodules -y /home/nitika/Shoal/prototype/lib/pieo_rtl/submodules -y /home/nitika/connectal/verilog/submodules -y /opt/tools/bsc/latest/lib/Verilog/submodules -y verilog/submodules/mentor -y /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/mentor -y /home/nitika/connectal/out/vsim/simulation/altera_xcvr_10gbaser_wrapper/submodules/mentor -y /home/nitika/Shoal/prototype/lib/pieo_rtl/submodules/mentor -y /home/nitika/connectal/verilog/submodules/mentor -y /opt/tools/bsc/latest/lib/Verilog/submodules/mentor -y verilog -y /home/nitika/connectal/out/vsim/simulation/mac_10gbe -y /home/nitika/connectal/out/vsim/simulation/altera_xcvr_10gbaser_wrapper -y /home/nitika/Shoal/prototype/lib/pieo_rtl -y /home/nitika/connectal/verilog -y /opt/tools/bsc/latest/lib/Verilog -sv verilog/mkAlteraEthPhy.v verilog/mkCnocTop.v verilog/mkEHR2BSV.v verilog/mkEthMac.v verilog/mkMMUIndicationInput.v verilog/mkMMUIndicationInverter.v verilog/mkMMUIndicationInverterV.v verilog/mkMMUIndicationOutput.v verilog/mkMMUIndicationOutputPipes.v verilog/mkMMUIndicationProxySynth.v verilog/mkMMUIndicationWrapperMemPortalPipes.v verilog/mkMMURequestInput.v verilog/mkMMURequestInverter.v verilog/mkMMURequestInverterV.v verilog/mkMMURequestOutput.v verilog/mkMMURequestOutputPipes.v verilog/mkMMURequestProxySynth.v verilog/mkMMURequestWrapperMemPortalPipes.v verilog/mkMMUSynth.v verilog/mkMemServerIndicationInput.v verilog/mkMemServerIndicationInverter.v verilog/mkMemServerIndicationInverterV.v verilog/mkMemServerIndicationOutput.v verilog/mkMemServerIndicationOutputPipes.v verilog/mkMemServerIndicationProxySynth.v verilog/mkMemServerIndicationWrapperMemPortalPipes.v verilog/mkMemServerRequestInput.v verilog/mkMemServerRequestInverter.v verilog/mkMemServerRequestInverterV.v verilog/mkMemServerRequestOutput.v verilog/mkMemServerRequestOutputPipes.v verilog/mkMemServerRequestProxySynth.v verilog/mkMemServerRequestWrapperMemPortalPipes.v verilog/mkPcieControlAndStatusRegs.v verilog/mkPcieTracer.v verilog/mkShoalMultiSimTopIndicationInput.v verilog/mkShoalMultiSimTopIndicationInverter.v verilog/mkShoalMultiSimTopIndicationInverterV.v verilog/mkShoalMultiSimTopIndicationOutput.v verilog/mkShoalMultiSimTopIndicationOutputPipes.v verilog/mkShoalMultiSimTopIndicationProxySynth.v verilog/mkShoalMultiSimTopIndicationWrapperMemPortalPipes.v verilog/mkShoalMultiSimTopRequestInput.v verilog/mkShoalMultiSimTopRequestInverter.v verilog/mkShoalMultiSimTopRequestInverterV.v verilog/mkShoalMultiSimTopRequestOutput.v verilog/mkShoalMultiSimTopRequestOutputPipes.v verilog/mkShoalMultiSimTopRequestProxySynth.v verilog/mkShoalMultiSimTopRequestWrapperMemPortalPipes.v verilog/mkXsimTop.v 
-- Compiling module xsimtop
-- Compiling module XsimDmaReadWrite
-- Compiling module XsimLink
-- Compiling module XsimSink
-- Compiling module XsimSource
-- Compiling package altera_lnsim_functions
-- Compiling package altera_generic_pll_functions
-- Compiling module generic_pll
-- Importing package altera_lnsim_functions
-- Importing package altera_generic_pll_functions
-- Compiling module generic_cdr
-- Compiling module common_28nm_ram_pulse_generator
-- Compiling module common_28nm_ram_register
-- Compiling module common_28nm_ram_block
-- Compiling module generic_m20k
-- Compiling module generic_m10k
-- Compiling module common_28nm_mlab_cell_pulse_generator
-- Compiling module common_28nm_mlab_latch
-- Compiling module common_28nm_mlab_cell_core
-- Compiling module common_porta_latches
-- Compiling module generic_28nm_hp_mlab_cell_impl
-- Compiling module common_porta_registers
-- Compiling module generic_28nm_lc_mlab_cell_impl
-- Compiling module common_28nm_lutram_register
-- Compiling module generic_14nm_mlab_cell_impl
-- Compiling module common_14nm_lutram_register
-- Compiling module generic_mux
-- Compiling module generic_device_pll
-- Compiling module altera_mult_add
-- Compiling module altera_mult_add_rtl
-- Compiling module ama_signed_extension_function
-- Compiling module ama_dynamic_signed_function
-- Compiling module ama_register_function
-- Compiling module ama_register_with_ext_function
-- Compiling module ama_data_split_reg_ext_function
-- Compiling module ama_coef_reg_ext_function
-- Compiling module ama_adder_function
-- Compiling module ama_multiplier_function
-- Compiling module ama_preadder_function
-- Compiling module ama_chainout_adder_accumulator_function
-- Compiling module ama_systolic_adder_function
-- Compiling module ama_scanchain
-- Compiling module ama_latency_function
-- Compiling module altera_pll_reconfig_tasks
-- Compiling module altera_syncram
-- Compiling module altera_syncram_forwarding_logic
-- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
-- Compiling module altera_stratixv_pll
-- Compiling module altera_arriav_pll
-- Compiling module altera_arriavgz_pll
-- Compiling module altera_cyclonev_pll
-- Compiling module altera_pll
-- Compiling module dps_extra_kick
-- Compiling module dprio_init
-- Compiling module dps_pulse_gen
-- Compiling module altera_iopll
-- Compiling module dps_pulse_gen_iopll
-- Compiling module twentynm_iopll_arlol
-- Compiling module fourteennm_altera_iopll
-- Compiling module dps_pulse_gen_fourteennm_iopll
-- Compiling package fourteennm_iopll_functions
-- Compiling module fourteennm_simple_iopll
-- Importing package fourteennm_iopll_functions
-- Compiling module fourteennm_sub_iopll
-- Compiling module twentynm_iopll_ip
-- Compiling module altera_iopll_rotation_lcells
-- Compiling module altera_pll_dps_lcell_comb
-- Compiling module iopll_bootstrap
-- Compiling module mkAlteraEthPhy
-- Compiling module mkCnocTop
-- Compiling module mkEHR2BSV
-- Compiling module mkEthMac
-- Compiling module mkMMUIndicationInput
-- Compiling module mkMMUIndicationInverter
-- Compiling module mkMMUIndicationInverterV
-- Compiling module mkMMUIndicationOutput
-- Compiling module mkMMUIndicationOutputPipes
-- Compiling module mkMMUIndicationProxySynth
-- Compiling module mkMMUIndicationWrapperMemPortalPipes
-- Compiling module mkMMURequestInput
-- Compiling module mkMMURequestInverter
-- Compiling module mkMMURequestInverterV
-- Compiling module mkMMURequestOutput
-- Compiling module mkMMURequestOutputPipes
-- Compiling module mkMMURequestProxySynth
-- Compiling module mkMMURequestWrapperMemPortalPipes
-- Compiling module mkMMUSynth
-- Compiling module mkMemServerIndicationInput
-- Compiling module mkMemServerIndicationInverter
-- Compiling module mkMemServerIndicationInverterV
-- Compiling module mkMemServerIndicationOutput
-- Compiling module mkMemServerIndicationOutputPipes
-- Compiling module mkMemServerIndicationProxySynth
-- Compiling module mkMemServerIndicationWrapperMemPortalPipes
-- Compiling module mkMemServerRequestInput
-- Compiling module mkMemServerRequestInverter
-- Compiling module mkMemServerRequestInverterV
-- Compiling module mkMemServerRequestOutput
-- Compiling module mkMemServerRequestOutputPipes
-- Compiling module mkMemServerRequestProxySynth
-- Compiling module mkMemServerRequestWrapperMemPortalPipes
-- Compiling module mkPcieControlAndStatusRegs
-- Compiling module mkPcieTracer
-- Compiling module mkShoalMultiSimTopIndicationInput
-- Compiling module mkShoalMultiSimTopIndicationInverter
-- Compiling module mkShoalMultiSimTopIndicationInverterV
-- Compiling module mkShoalMultiSimTopIndicationOutput
-- Compiling module mkShoalMultiSimTopIndicationOutputPipes
-- Compiling module mkShoalMultiSimTopIndicationProxySynth
-- Compiling module mkShoalMultiSimTopIndicationWrapperMemPortalPipes
-- Compiling module mkShoalMultiSimTopRequestInput
-- Compiling module mkShoalMultiSimTopRequestInverter
-- Compiling module mkShoalMultiSimTopRequestInverterV
-- Compiling module mkShoalMultiSimTopRequestOutput
-- Compiling module mkShoalMultiSimTopRequestOutputPipes
-- Compiling module mkShoalMultiSimTopRequestProxySynth
-- Compiling module mkShoalMultiSimTopRequestWrapperMemPortalPipes
-- Compiling module mkXsimTop
-- Scanning library file '/home/nitika/intelFPGA/17.0/quartus/eda/sim_lib/altera_mf.v'
-- Scanning library file '/home/nitika/intelFPGA/17.0/quartus/eda/sim_lib/220model.v'
-- Scanning library file '/home/nitika/intelFPGA/17.0/quartus/eda/sim_lib/sgate.v'
-- Scanning library file '/home/nitika/intelFPGA/17.0/quartus/eda/sim_lib/altera_primitives.v'
-- Compiling module alt_inbuf
-- Compiling module alt_outbuf
-- Compiling module alt_iobuf
-- Scanning library file '/home/nitika/intelFPGA/17.0/quartus/eda/sim_lib/mentor/stratixv_atoms_ncrypt.v'
-- Scanning library file '/home/nitika/intelFPGA/17.0/quartus/eda/sim_lib/stratixv_atoms.v'
-- Compiling module stratixv_lcell_comb
-- Scanning library file '/home/nitika/intelFPGA/17.0/quartus/eda/sim_lib/mentor/stratixv_hssi_atoms_ncrypt.v'
-- Scanning library file '/home/nitika/intelFPGA/17.0/quartus/eda/sim_lib/stratixv_hssi_atoms.v'
-- Scanning library directory 'verilog'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/mac_10gbe'
-- Compiling module mac_10gbe
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/altera_xcvr_10gbaser_wrapper'
-- Compiling module altera_xcvr_10gbaser_wrapper
-- Scanning library directory '/home/nitika/Shoal/prototype/lib/pieo_rtl'
-- Scanning library directory '/home/nitika/connectal/verilog'
-- Compiling module SyncFIFO1
-- Compiling module SyncFIFO
-- Compiling module PutInverter
-- Scanning library directory '/opt/tools/bsc/latest/lib/Verilog'
-- Compiling module ResetInverter
-- Compiling module FIFO2
-- Compiling module SyncResetA
-- Compiling module BRAM2
-- Compiling module RevertReg
-- Compiling module SizedFIFO
-- Compiling module ClockGen
-- Compiling module MakeReset0
-- Compiling module ResetEither
-- Compiling module SyncReset0
-- Compiling module FIFO20
-- Compiling module FIFO1
-- Compiling module RegFile
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules'
-- Compiling module mac_10gbe_mac_10gbe
-- Compiling module altera_merlin_master_translator
-- Compiling module mac_10gbe_mac_10gbe_eth_10g_mac
-- Compiling module mac_10gbe_mac_10gbe_eth_loopback_composed
-- Compiling module altera_avalon_sc_fifo
-- Compiling module altera_avalon_dc_fifo
-- Compiling module mac_10gbe_mac_10gbe_pa_pg_before_timing_adapter
-- Compiling module mac_10gbe_mac_10gbe_pa_pg_after_timing_adapter
-- Compiling module altera_eth_fifo_pause_ctrl_adapter
-- Compiling module mac_10gbe_mac_10gbe_mm_interconnect_0
-- Compiling module altera_reset_controller
-- Compiling module altera_avalon_mm_bridge
-- Compiling module mac_10gbe_mac_10gbe_eth_10g_mac_tx_st_pause_ctrl_error_adapter
-- Compiling module mac_10gbe_mac_10gbe_eth_10g_mac_tx_st_mux_flow_control_user_frame
-- Compiling module mac_10gbe_mac_10gbe_eth_10g_mac_tx_st_mux_flow_control_user_frame_1stage_pipeline
-- Compiling module altera_avalon_st_splitter
-- Compiling module altera_avalon_st_pipeline_stage
-- Compiling module mac_10gbe_mac_10gbe_eth_10g_mac_tx_st_timing_adapter_frame_decoder
-- Compiling module mac_10gbe_mac_10gbe_eth_10g_mac_tx_st_error_adapter_stat
-- Compiling module mac_10gbe_mac_10gbe_eth_10g_mac_tx_st_timing_adapter_splitter_status_in
-- Compiling module mac_10gbe_mac_10gbe_eth_10g_mac_tx_st_timing_adapter_splitter_status_output
-- Compiling module altera_avalon_st_delay
-- Compiling module altera_st_delay_reg
-- Compiling module mac_10gbe_mac_10gbe_eth_10g_mac_tx_st_timing_adapter_splitter_in
-- Compiling module mac_10gbe_mac_10gbe_eth_10g_mac_tx_st_timing_adapter_splitter_out_0
-- Compiling module mac_10gbe_mac_10gbe_eth_10g_mac_rx_st_timing_adapter_frame_status_in
-- Compiling module mac_10gbe_mac_10gbe_eth_10g_mac_rx_timing_adapter_frame_status_out_frame_decoder
-- Compiling module mac_10gbe_mac_10gbe_eth_10g_mac_rx_st_error_adapter_stat
-- Compiling module mac_10gbe_mac_10gbe_eth_10g_mac_txrx_timing_adapter_link_fault_status_rx
-- Compiling module mac_10gbe_mac_10gbe_eth_10g_mac_txrx_timing_adapter_link_fault_status_export
-- Compiling module mac_10gbe_mac_10gbe_eth_10g_mac_rxtx_timing_adapter_pauselen_rx
-- Compiling module mac_10gbe_mac_10gbe_eth_10g_mac_rxtx_timing_adapter_pauselen_tx
-- Compiling module mac_10gbe_mac_10gbe_eth_10g_mac_mm_interconnect_0
-- Compiling module mac_10gbe_mac_10gbe_eth_10g_mac_mm_interconnect_1
-- Compiling module mac_10gbe_mac_10gbe_eth_10g_mac_mm_interconnect_2
-- Compiling module mac_10gbe_mac_10gbe_eth_loopback_composed_lc_splitter_timing_adapter
-- Compiling module altera_eth_loopback
-- Compiling module mac_10gbe_mac_10gbe_eth_loopback_composed_line_lb_timing_adapter
-- Compiling module mac_10gbe_mac_10gbe_eth_loopback_composed_mm_interconnect_0
-- Compiling module altera_dcfifo_synchronizer_bundle
-- Compiling module altera_merlin_slave_translator
-- Compiling module altera_merlin_master_agent
-- Compiling module altera_merlin_slave_agent
** Warning: /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
-- Compiling module mac_10gbe_mac_10gbe_mm_interconnect_0_router_default_decode
-- Compiling module mac_10gbe_mac_10gbe_mm_interconnect_0_router
-- Compiling module mac_10gbe_mac_10gbe_mm_interconnect_0_router_001_default_decode
-- Compiling module mac_10gbe_mac_10gbe_mm_interconnect_0_router_001
-- Compiling module altera_merlin_traffic_limiter
** Warning: /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
-- Compiling module mac_10gbe_mac_10gbe_mm_interconnect_0_cmd_demux
-- Compiling module mac_10gbe_mac_10gbe_mm_interconnect_0_cmd_mux
-- Compiling module mac_10gbe_mac_10gbe_mm_interconnect_0_rsp_demux
-- Compiling module mac_10gbe_mac_10gbe_mm_interconnect_0_rsp_mux
-- Compiling module altera_avalon_st_handshake_clock_crosser
-- Compiling module mac_10gbe_mac_10gbe_mm_interconnect_0_avalon_st_adapter
-- Compiling module altera_reset_synchronizer
-- Compiling module altera_avalon_st_pipeline_base
-- Compiling module mac_10gbe_mac_10gbe_eth_10g_mac_mm_interconnect_0_router_default_decode
-- Compiling module mac_10gbe_mac_10gbe_eth_10g_mac_mm_interconnect_0_router
-- Compiling module mac_10gbe_mac_10gbe_eth_10g_mac_mm_interconnect_0_router_001_default_decode
-- Compiling module mac_10gbe_mac_10gbe_eth_10g_mac_mm_interconnect_0_router_001
-- Compiling module mac_10gbe_mac_10gbe_eth_10g_mac_mm_interconnect_0_cmd_demux
-- Compiling module mac_10gbe_mac_10gbe_eth_10g_mac_mm_interconnect_0_cmd_mux
-- Compiling module mac_10gbe_mac_10gbe_eth_10g_mac_mm_interconnect_0_rsp_demux
-- Compiling module mac_10gbe_mac_10gbe_eth_10g_mac_mm_interconnect_0_rsp_mux
-- Compiling module mac_10gbe_mac_10gbe_eth_10g_mac_mm_interconnect_1_router_default_decode
-- Compiling module mac_10gbe_mac_10gbe_eth_10g_mac_mm_interconnect_1_router
-- Compiling module mac_10gbe_mac_10gbe_eth_10g_mac_mm_interconnect_1_router_001_default_decode
-- Compiling module mac_10gbe_mac_10gbe_eth_10g_mac_mm_interconnect_1_router_001
-- Compiling module mac_10gbe_mac_10gbe_eth_10g_mac_mm_interconnect_1_cmd_demux
-- Compiling module mac_10gbe_mac_10gbe_eth_10g_mac_mm_interconnect_1_cmd_mux
-- Compiling module mac_10gbe_mac_10gbe_eth_10g_mac_mm_interconnect_1_rsp_demux
-- Compiling module mac_10gbe_mac_10gbe_eth_10g_mac_mm_interconnect_1_rsp_mux
-- Compiling module mac_10gbe_mac_10gbe_eth_10g_mac_mm_interconnect_2_router_default_decode
-- Compiling module mac_10gbe_mac_10gbe_eth_10g_mac_mm_interconnect_2_router
-- Compiling module mac_10gbe_mac_10gbe_eth_10g_mac_mm_interconnect_2_router_001_default_decode
-- Compiling module mac_10gbe_mac_10gbe_eth_10g_mac_mm_interconnect_2_router_001
-- Compiling module mac_10gbe_mac_10gbe_eth_10g_mac_mm_interconnect_2_cmd_demux
-- Compiling module mac_10gbe_mac_10gbe_eth_10g_mac_mm_interconnect_2_cmd_mux
-- Compiling module mac_10gbe_mac_10gbe_eth_10g_mac_mm_interconnect_2_rsp_demux
-- Compiling module mac_10gbe_mac_10gbe_eth_10g_mac_mm_interconnect_2_rsp_mux
-- Compiling module mac_10gbe_mac_10gbe_eth_loopback_composed_mm_interconnect_0_router_default_decode
-- Compiling module mac_10gbe_mac_10gbe_eth_loopback_composed_mm_interconnect_0_router
-- Compiling module mac_10gbe_mac_10gbe_eth_loopback_composed_mm_interconnect_0_router_001_default_decode
-- Compiling module mac_10gbe_mac_10gbe_eth_loopback_composed_mm_interconnect_0_router_001
-- Compiling module mac_10gbe_mac_10gbe_eth_loopback_composed_mm_interconnect_0_cmd_demux
-- Compiling module mac_10gbe_mac_10gbe_eth_loopback_composed_mm_interconnect_0_cmd_mux
-- Compiling module mac_10gbe_mac_10gbe_eth_loopback_composed_mm_interconnect_0_rsp_demux
-- Compiling module mac_10gbe_mac_10gbe_eth_loopback_composed_mm_interconnect_0_rsp_mux
-- Compiling module altera_std_synchronizer_nocut
-- Compiling module altera_merlin_burst_uncompressor
-- Compiling module altera_merlin_reorder_memory
-- Compiling module memory_pointer_controller
-- Compiling module altera_merlin_arbitrator
-- Compiling module altera_merlin_arb_adder
-- Compiling module altera_avalon_st_clock_crosser
-- Compiling module mac_10gbe_mac_10gbe_mm_interconnect_0_avalon_st_adapter_error_adapter_0
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/altera_xcvr_10gbaser_wrapper/submodules'
-- Compiling module altera_xcvr_10gbaser
** Note: (vlog-2603) Package "altera_xcvr_functions" is being compiled on-demand.
-- Compiling package altera_xcvr_functions
-- Importing package altera_xcvr_functions
-- Compiling module alt_xcvr_mgmt2dec
-- Compiling package sv_xcvr_10gbaser_nr_sv_unit
-- Compiling module sv_xcvr_10gbaser_nr
-- Compiling module altera_wait_generate
-- Compiling package sv_xcvr_10gbaser_native_sv_unit
-- Compiling module sv_xcvr_10gbaser_native
-- Compiling module alt_xcvr_csr_common
** Note: (vlog-2603) Package "alt_xcvr_csr_common_h" is being compiled on-demand.
-- Compiling package alt_xcvr_csr_common_h
-- Importing package alt_xcvr_csr_common_h
-- Compiling module altera_xcvr_reset_control
-- Compiling package sv_reconfig_bundle_merger_sv_unit
-- Compiling module sv_reconfig_bundle_merger
-- Compiling module csr_pcs10gbaser
** Note: (vlog-2603) Package "csr_pcs10gbaser_h" is being compiled on-demand.
-- Compiling package csr_pcs10gbaser_h
-- Importing package csr_pcs10gbaser_h
-- Compiling module alt_xcvr_resync
-- Compiling package sv_xcvr_native_sv_unit
-- Compiling module sv_xcvr_native
-- Compiling package sv_xcvr_plls_sv_unit
-- Compiling package sv_xcvr_h
-- Compiling module sv_xcvr_plls
-- Importing package sv_xcvr_h
-- Compiling module alt_xcvr_reset_counter
-- Compiling module sv_pma
-- Compiling package sv_pcs_sv_unit
-- Compiling module sv_pcs
-- Compiling package sv_xcvr_avmm_sv_unit
-- Compiling module sv_xcvr_avmm
-- Compiling module sv_reconfig_bundle_to_xcvr
-- Compiling module sv_xcvr_avmm_csr
-- Compiling module sv_rx_pma
-- Compiling module sv_tx_pma
-- Compiling module sv_pcs_ch
-- Compiling module sv_tx_pma_ch
-- Compiling module sv_hssi_pipe_gen1_2_rbc
-- Compiling module sv_hssi_common_pcs_pma_interface_rbc
-- Compiling module sv_hssi_10g_rx_pcs_rbc
-- Compiling module sv_hssi_pipe_gen3_rbc
-- Compiling module sv_hssi_tx_pcs_pma_interface_rbc
-- Compiling module sv_hssi_tx_pld_pcs_interface_rbc
-- Compiling module sv_hssi_10g_tx_pcs_rbc
-- Compiling module sv_hssi_8g_rx_pcs_rbc
-- Compiling module sv_hssi_8g_tx_pcs_rbc
-- Compiling module sv_hssi_common_pld_pcs_interface_rbc
-- Compiling module sv_hssi_rx_pld_pcs_interface_rbc
-- Compiling module sv_hssi_rx_pcs_pma_interface_rbc
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/mentor'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/altera_xcvr_10gbaser_wrapper/submodules/mentor'
-- Scanning library directory 'verilog'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/mac_10gbe'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/altera_xcvr_10gbaser_wrapper'
-- Scanning library directory '/home/nitika/Shoal/prototype/lib/pieo_rtl'
-- Scanning library directory '/home/nitika/connectal/verilog'
-- Scanning library directory '/opt/tools/bsc/latest/lib/Verilog'
-- Scanning library file '/home/nitika/intelFPGA/17.0/quartus/eda/sim_lib/altera_mf.v'
-- Compiling module altera_std_synchronizer
-- Scanning library file '/home/nitika/intelFPGA/17.0/quartus/eda/sim_lib/220model.v'
-- Compiling module lpm_mult
-- Scanning library file '/home/nitika/intelFPGA/17.0/quartus/eda/sim_lib/mentor/stratixv_atoms_ncrypt.v'
-- Scanning library file '/home/nitika/intelFPGA/17.0/quartus/eda/sim_lib/stratixv_hssi_atoms.v'
-- Compiling module stratixv_channel_pll
-- Compiling module stratixv_hssi_pma_aux
-- Compiling module stratixv_hssi_avmm_interface
-- Compiling module stratixv_hssi_10g_rx_pcs
-- Compiling module stratixv_hssi_10g_tx_pcs
-- Compiling module stratixv_hssi_8g_rx_pcs
-- Compiling module stratixv_hssi_8g_tx_pcs
-- Compiling module stratixv_hssi_common_pcs_pma_interface
-- Compiling module stratixv_hssi_common_pld_pcs_interface
-- Compiling module stratixv_hssi_gen3_rx_pcs
-- Compiling module stratixv_hssi_gen3_tx_pcs
-- Compiling module stratixv_hssi_pipe_gen1_2
-- Compiling module stratixv_hssi_pipe_gen3
-- Compiling module stratixv_hssi_pma_rx_buf
-- Compiling module stratixv_hssi_pma_rx_deser
-- Compiling module stratixv_hssi_pma_tx_buf
-- Compiling module stratixv_hssi_pma_tx_cgb
-- Compiling module stratixv_hssi_pma_tx_ser
-- Compiling module stratixv_hssi_rx_pcs_pma_interface
-- Compiling module stratixv_hssi_rx_pld_pcs_interface
-- Compiling module stratixv_hssi_tx_pcs_pma_interface
-- Compiling module stratixv_hssi_tx_pld_pcs_interface
-- Compiling module stratixv_hssi_pma_cdr_refclk_select_mux
-- Compiling module stratixv_hssi_pma_lc_refclk_select_mux
-- Compiling module stratixv_atx_pll
-- Scanning library directory 'verilog'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/mac_10gbe'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/altera_xcvr_10gbaser_wrapper'
-- Scanning library directory '/home/nitika/Shoal/prototype/lib/pieo_rtl'
-- Scanning library directory '/home/nitika/connectal/verilog'
-- Scanning library directory '/opt/tools/bsc/latest/lib/Verilog'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules'
-- Compiling module altera_eth_frame_decoder_pipeline_stage
-- Compiling module altera_eth_crc_pad_rem_pipeline_stage
-- Compiling module altera_eth_frame_decoder_pipeline_base
-- Compiling module altera_eth_crc_pad_rem_pipeline_base
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/altera_xcvr_10gbaser_wrapper/submodules'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/mentor'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/altera_xcvr_10gbaser_wrapper/submodules/mentor'
-- Scanning library directory 'verilog'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/mac_10gbe'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/altera_xcvr_10gbaser_wrapper'
-- Scanning library directory '/home/nitika/Shoal/prototype/lib/pieo_rtl'
-- Scanning library directory '/home/nitika/connectal/verilog'
-- Scanning library directory '/opt/tools/bsc/latest/lib/Verilog'
-- Scanning library file '/home/nitika/intelFPGA/17.0/quartus/eda/sim_lib/220model.v'
-- Compiling module LPM_HINT_EVALUATION
-- Scanning library file '/home/nitika/intelFPGA/17.0/quartus/eda/sim_lib/mentor/stratixv_atoms_ncrypt.v'
-- Scanning library file '/home/nitika/intelFPGA/17.0/quartus/eda/sim_lib/mentor/stratixv_hssi_atoms_ncrypt.v'
-- Scanning library directory 'verilog'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/mac_10gbe'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/altera_xcvr_10gbaser_wrapper'
-- Scanning library directory '/home/nitika/Shoal/prototype/lib/pieo_rtl'
-- Scanning library directory '/home/nitika/connectal/verilog'
-- Scanning library directory '/opt/tools/bsc/latest/lib/Verilog'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/altera_xcvr_10gbaser_wrapper/submodules'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/mentor'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/altera_xcvr_10gbaser_wrapper/submodules/mentor'
-- Scanning library directory 'verilog'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/mac_10gbe'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/altera_xcvr_10gbaser_wrapper'
-- Scanning library directory '/home/nitika/Shoal/prototype/lib/pieo_rtl'
-- Scanning library directory '/home/nitika/connectal/verilog'
-- Scanning library directory '/opt/tools/bsc/latest/lib/Verilog'
-- Scanning library file '/home/nitika/intelFPGA/17.0/quartus/eda/sim_lib/mentor/stratixv_hssi_atoms_ncrypt.v'
-- Scanning library directory 'verilog'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/mac_10gbe'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/altera_xcvr_10gbaser_wrapper'
-- Scanning library directory '/home/nitika/Shoal/prototype/lib/pieo_rtl'
-- Scanning library directory '/home/nitika/connectal/verilog'
-- Scanning library directory '/opt/tools/bsc/latest/lib/Verilog'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/altera_xcvr_10gbaser_wrapper/submodules'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/mentor'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/altera_xcvr_10gbaser_wrapper/submodules/mentor'
-- Scanning library directory 'verilog'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/mac_10gbe'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/altera_xcvr_10gbaser_wrapper'
-- Scanning library directory '/home/nitika/Shoal/prototype/lib/pieo_rtl'
-- Scanning library directory '/home/nitika/connectal/verilog'
-- Scanning library directory '/opt/tools/bsc/latest/lib/Verilog'
-- Scanning library file '/home/nitika/intelFPGA/17.0/quartus/eda/sim_lib/mentor/stratixv_hssi_atoms_ncrypt.v'
-- Scanning library directory 'verilog'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/mac_10gbe'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/altera_xcvr_10gbaser_wrapper'
-- Scanning library directory '/home/nitika/Shoal/prototype/lib/pieo_rtl'
-- Scanning library directory '/home/nitika/connectal/verilog'
-- Scanning library directory '/opt/tools/bsc/latest/lib/Verilog'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/altera_xcvr_10gbaser_wrapper/submodules'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/mentor'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/altera_xcvr_10gbaser_wrapper/submodules/mentor'
-- Scanning library directory 'verilog'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/mac_10gbe'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/altera_xcvr_10gbaser_wrapper'
-- Scanning library directory '/home/nitika/Shoal/prototype/lib/pieo_rtl'
-- Scanning library directory '/home/nitika/connectal/verilog'
-- Scanning library directory '/opt/tools/bsc/latest/lib/Verilog'
-- Scanning library file '/home/nitika/intelFPGA/17.0/quartus/eda/sim_lib/mentor/stratixv_hssi_atoms_ncrypt.v'
-- Scanning library directory 'verilog'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/mac_10gbe'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/altera_xcvr_10gbaser_wrapper'
-- Scanning library directory '/home/nitika/Shoal/prototype/lib/pieo_rtl'
-- Scanning library directory '/home/nitika/connectal/verilog'
-- Scanning library directory '/opt/tools/bsc/latest/lib/Verilog'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/altera_xcvr_10gbaser_wrapper/submodules'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/mentor'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/altera_xcvr_10gbaser_wrapper/submodules/mentor'
-- Scanning library directory 'verilog'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/mac_10gbe'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/altera_xcvr_10gbaser_wrapper'
-- Scanning library directory '/home/nitika/Shoal/prototype/lib/pieo_rtl'
-- Scanning library directory '/home/nitika/connectal/verilog'
-- Scanning library directory '/opt/tools/bsc/latest/lib/Verilog'
-- Scanning library file '/home/nitika/intelFPGA/17.0/quartus/eda/sim_lib/mentor/stratixv_hssi_atoms_ncrypt.v'
-- Scanning library directory 'verilog'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/mac_10gbe'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/altera_xcvr_10gbaser_wrapper'
-- Scanning library directory '/home/nitika/Shoal/prototype/lib/pieo_rtl'
-- Scanning library directory '/home/nitika/connectal/verilog'
-- Scanning library directory '/opt/tools/bsc/latest/lib/Verilog'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/altera_xcvr_10gbaser_wrapper/submodules'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/mac_10gbe/submodules/mentor'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/altera_xcvr_10gbaser_wrapper/submodules/mentor'
-- Scanning library directory 'verilog'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/mac_10gbe'
-- Scanning library directory '/home/nitika/connectal/out/vsim/simulation/altera_xcvr_10gbaser_wrapper'
-- Scanning library directory '/home/nitika/Shoal/prototype/lib/pieo_rtl'
-- Scanning library directory '/home/nitika/connectal/verilog'
-- Scanning library directory '/opt/tools/bsc/latest/lib/Verilog'
-- Scanning library file '/home/nitika/intelFPGA/17.0/quartus/eda/sim_lib/mentor/stratixv_hssi_atoms_ncrypt.v'

Referenced (but uncompiled) modules or primitives:
	arriav_ffpll_reconfig
	arriavgz_ffpll_reconfig
	cyclonev_ffpll_reconfig
	twentynm_clkena
	twentynm_oscillator
	fourteennm_iopll
	twentynm_iopll
	arriav_lcell_comb
	arriavgz_lcell_comb
	cyclonev_lcell_comb
	twentynm_lcell_comb
	instantiated_with_wrong_parameters_error_see_comment_above
	siv_10gbaser_xcvr
	siv_10gbaser_pcs_pma_map
	av_xcvr_10gbaser_nr
	alt_xcvr_reconfig_siv
	altera_10gbaser_phy_rx_fifo_wrap
	altera_10gbaser_phy_clockcomp
	csr_indexed_write_mux
	csr_indexed_read_only_reg

Top level modules:
	xsimtop
	XsimLink
	generic_m20k
	generic_m10k
	common_porta_latches
	generic_28nm_hp_mlab_cell_impl
	generic_28nm_lc_mlab_cell_impl
	generic_14nm_mlab_cell_impl
	generic_mux
	generic_device_pll
	altera_mult_add
	altera_pll_reconfig_tasks
	altera_syncram
	altera_pll
	altera_iopll
	fourteennm_altera_iopll
	fourteennm_simple_iopll
	mkAlteraEthPhy
	mkEHR2BSV
	mkMMUIndicationInverter
	mkMMUIndicationInverterV
	mkMMUIndicationProxySynth
	mkMMUIndicationWrapperMemPortalPipes
	mkMMURequestInverter
	mkMMURequestInverterV
	mkMMURequestProxySynth
	mkMMURequestWrapperMemPortalPipes
	mkMemServerIndicationInverter
	mkMemServerIndicationInverterV
	mkMemServerIndicationProxySynth
	mkMemServerIndicationWrapperMemPortalPipes
	mkMemServerRequestInverter
	mkMemServerRequestInverterV
	mkMemServerRequestProxySynth
	mkMemServerRequestWrapperMemPortalPipes
	mkPcieControlAndStatusRegs
	mkPcieTracer
	mkShoalMultiSimTopIndicationInverter
	mkShoalMultiSimTopIndicationInverterV
	mkShoalMultiSimTopIndicationProxySynth
	mkShoalMultiSimTopIndicationWrapperMemPortalPipes
	mkShoalMultiSimTopRequestInverter
	mkShoalMultiSimTopRequestInverterV
	mkShoalMultiSimTopRequestProxySynth
	mkShoalMultiSimTopRequestWrapperMemPortalPipes
End time: 20:12:46 on Jun 26,2023, Elapsed time: 0:00:14
Errors: 0, Warnings: 33
g++  -O -g -I/home/nitika/Shoal/prototype/shoal-hw-simulator/1-fpga-multiple-nics/vsim/jni -shared -fPIC -g -o xsimtop.so vsim.dir/xsc/TlpReplay.o vsim.dir/xsc/BsimDma.o vsim.dir/xsc/sock_utils.o vsim.dir/xsc/portalPrintf.o vsim.dir/xsc/XsimTop.o vsim.dir/xsc/poller.o vsim.dir/xsc/transportSocket.o vsim.dir/xsc/transportHardware.o vsim.dir/xsc/transportXsim.o vsim.dir/xsc/portal.o vsim.dir/xsc/XsimMsgRequest.o vsim.dir/xsc/XsimMsgIndication.o vsim.dir/xsc/GeneratedCppCallbacks.o
