---
calibre_verifs: true
releasePhyvMacro: 
    - dwc_lpddr5xmphy_vddqclamp_x3_ew
    - dwc_lpddr5xmphy_vddqclamp_x2_ew
    - dwc_lpddr5xmphy_vddqclamp_acx2_ew
    - dwc_lpddr5xmphy_vaaclamp_x2_ew
    - dwc_lpddr5xmphy_decapvdd_rpt
    - dwc_lpddr5xmphy_decapvaa_tile
    - dwc_lpddr5xmphy_tcoil
releaseRepeaterMacro: dwc_lpddr5xmphy_pclk_rpt
releaseShimMacro: 
releasePmMailDist: 
    sg-ckt-d900-leads@synopsys.com,ddr_di@synopsys.com,sg-ddr-ckt-release@synopsys.com,vthareja,oscroft,aparik,echeung,guttman
supply_pins_override: 
    dwc_lpddr5xmphy_techrevision: M5
    dwc_lpddr5xmphy_lcdl: M4
    dwc_lpddr5xmphy_txrxdqs_ew: M8 M12
    dwc_lpddr5xmphy_txrxac_ew: M8 M12
    dwc_lpddr5xmphy_zcalio_ew: M8 M12
    dwc_lpddr5xmphy_txrxdq_ew: M8 M12
    dwc_lpddr5xmphy_tcoil_ew: M14 M15 M16 MTOP MTOP-1
cdl_prune_cells: cvcp* cvpp* vflag*
supply_pins: M8
releaseUtilityMacro: 
    - dwc_lpddr5xmphy_decapvddq_acx2_ew
    - dwc_lpddr5xmphy_decapvddq_dx4_ew
    - dwc_lpddr5xmphy_decapvddq_dx5_ew
    - dwc_lpddr5xmphy_decapvddq_zcal_ew
    - dwc_lpddr5xmphy_decapvddq_master_ew
    - dwc_lpddr5xmphy_decapvddq_ld_acx2_ew
    - dwc_lpddr5xmphy_decapvddq_ld_dx4_ew
    - dwc_lpddr5xmphy_decapvddq_ld_dx5_ew
    - dwc_lpddr5xmphy_decapvddq_ld_zcal_ew
    - dwc_lpddr5xmphy_decapvddq_ld_master_ew
    - dwc_lpddr5xmphy_decapvdd2h_ck2_ew
    - dwc_lpddr5xmphy_decapvdd2h_cmos_ew
    - dwc_lpddr5xmphy_decapvdd2h_ld_ck2_ew
    - dwc_lpddr5xmphy_decapvdd2h_ld_cmos_ew
    - dwc_lpddr5xmphy_decapvsh_acx2_ew
    - dwc_lpddr5xmphy_decapvsh_dx4_ew
    - dwc_lpddr5xmphy_decapvsh_dx5_ew
    - dwc_lpddr5xmphy_decapvsh_zcal_ew
    - dwc_lpddr5xmphy_decapvsh_master_ew
    - dwc_lpddr5xmphy_decapvsh_ld_acx2_ew
    - dwc_lpddr5xmphy_decapvsh_ld_dx4_ew
    - dwc_lpddr5xmphy_decapvsh_ld_dx5_ew
    - dwc_lpddr5xmphy_decapvsh_ld_zcal_ew
    - dwc_lpddr5xmphy_decapvsh_ld_master_ew
releaseMailDist: 
    sg-ckt-d900-leads@synopsys.com,ddr_di@synopsys.com,sg-ddr-ckt-release@synopsys.com,vthareja,oscroft,aparik,echeung,guttman
release_gds_cdl: icv
metal_stack: 15M_1X_h_1Xb_v_1Xe_h_1Ya_v_1Yb_h_5Y_vhvhv_2Yy2Z
metal_stack_ip: 8M_1X_h_1Xb_v_1Xe_h_1Ya_v_1Yb_h_2Y_vh
layers: M0 M1 M2 M3 M4 M5 M6 M7 M8 OVERLAP
layout_tag: D900 Preliminary Release
reference_date_time: 21 days ago
rel: 1.00a_pre2
utility_name: dwc_ddrphy_utility_cells dwc_ddrphy_utility_blocks
vcrel: 0.80a
releaseCtlMacro: 
    - dwc_lpddr5xmphy_lcdl
    - dwc_lpddr5xmphy_lstx_acx2_ew
    - dwc_lpddr5xmphy_lstx_dx4_ew
    - dwc_lpddr5xmphy_lstx_dx5_ew
    - dwc_lpddr5xmphy_lstx_zcal_ew
    - dwc_lpddr5xmphy_pclk_master
    - dwc_lpddr5xmphy_pclk_rxdca
    - dwc_lpddr5xmphy_rxreplica_ew
    - dwc_lpddr5xmphy_txrxdq_ew
    - dwc_lpddr5xmphy_vregdac_ew
metal_stack_cover: 15M_1X_h_1Xb_v_1Xe_h_1Ya_v_1Yb_h_5Y_vhvhv_2Yy2Z
p4_release_root: products/lpddr5x_mphy/project/d900-lpddr5xm-tsmc5ff12
process: tsmc5ff-12

