#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Feb 26 21:58:38 2021
# Process ID: 282210
# Current directory: /home/xyh/NFS_Alinx/VivadoProjects/CCD231
# Command line: vivado CCD231.xpr
# Log file: /home/xyh/NFS_Alinx/VivadoProjects/CCD231/vivado.log
# Journal file: /home/xyh/NFS_Alinx/VivadoProjects/CCD231/vivado.jou
#-----------------------------------------------------------
start_gui
open_project CCD231.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/xyh/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 6167.551 ; gain = 165.438 ; free physical = 19092 ; free virtual = 26655
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Feb 26 22:24:42 2021] Launched synth_1...
Run output will be captured here: /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/synth_1/runme.log
[Fri Feb 26 22:24:42 2021] Launched impl_1...
Run output will be captured here: /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Feb 26 22:27:08 2021] Launched synth_1...
Run output will be captured here: /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/synth_1/runme.log
[Fri Feb 26 22:27:08 2021] Launched impl_1...
Run output will be captured here: /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:02:11
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249854792
set_property PROGRAM.FILE {/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/impl_1/TOP.bit} [get_hw_devices xc7z035_1]
set_property PROBES.FILE {/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/impl_1/TOP.ltx} [get_hw_devices xc7z035_1]
set_property FULL_PROBES.FILE {/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/impl_1/TOP.ltx} [get_hw_devices xc7z035_1]
current_hw_device [get_hw_devices xc7z035_1]
refresh_hw_device [lindex [get_hw_devices xc7z035_1] 0]
INFO: [Labtools 27-2302] Device xc7z035 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-1973] Mismatch between the design programmed into the device xc7z035 (JTAG device index = 1) and the probes file(s) /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/impl_1/TOP.ltx.
 The device core at location uuid_1F100B0A9300572C96389A5C93F7EC90, has 19 ILA Input port(s), but the core in the probes file(s) have 15 ILA Input port(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/impl_1/TOP.ltx} [get_hw_devices xc7z035_1]
set_property FULL_PROBES.FILE {/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/impl_1/TOP.ltx} [get_hw_devices xc7z035_1]
set_property PROGRAM.FILE {/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/impl_1/TOP.bit} [get_hw_devices xc7z035_1]
program_hw_devices [get_hw_devices xc7z035_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 6861.695 ; gain = 8.004 ; free physical = 18530 ; free virtual = 26097
refresh_hw_device [lindex [get_hw_devices xc7z035_1] 0]
INFO: [Labtools 27-2302] Device xc7z035 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"ltc2271"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"ltc2271"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Feb-26 22:34:58
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"ltc2271"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"ltc2271"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Feb-26 22:35:02
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210249854792
