ENOMEM	,	V_34
NV_50	,	V_111
DMA_GET	,	V_38
NV03_PFIFO_RAMHT	,	V_77
NV04_PFIFO_CACHE1_DATA	,	F_41
nouveau_irq_unregister	,	F_33
NV04_PFIFO_CACHE1_DMA_CTL	,	V_68
"PFIFO_DMA_PUSHER - Ch %d Get 0x%02x%08x "	,	L_13
DMA_FETCH	,	V_42
NV03_PFIFO_CACHE1_PUSH1	,	V_17
NV04_PFIFO_CACHE1_DMA_DCOUNT	,	V_60
NV04_PFIFO_CACHE1_PULL0	,	V_7
NV04_PFIFO_CACHE1_PULL1	,	V_64
NV03_PFIFO_CACHE1_PUSH0	,	V_5
nv04_fifo_reassign	,	F_5
DMA_FETCH_ENDIANNESS	,	V_46
NV40_PFIFO_CACHE1_METHOD	,	F_42
NV04_PFIFO_CACHE1_DMA_PUSH	,	V_4
NV_PFIFO_INTR_CACHE_ERROR	,	V_15
dev_priv	,	V_22
nouveau_gpuobj	,	V_89
NV04_RAMFC	,	F_13
NV_PFIFO_CACHE1_DMA_FETCH_TRIG_128_BYTES	,	V_43
NV04_PFIFO_CACHE1_DMA_PUT	,	V_57
drm_device	,	V_1
PULL1_ENGINE	,	V_74
dev	,	V_2
nv04_fifo_init_reset	,	F_27
subc	,	V_91
tmp	,	V_3
enable	,	V_8
ho_put	,	V_113
nv04_fifo_init	,	F_31
lock	,	V_94
nouveau_engine	,	V_101
id	,	V_26
nv04_fifo_init_intr	,	F_29
state	,	V_99
NV_PFIFO_INTR_SEMAPHORE	,	V_116
NV04_PFIFO_CACHE1_PULL0_HASH_FAILED	,	V_13
NV_40	,	V_106
likely	,	F_35
unlikely	,	F_36
"PFIFO_INTR 0x%08x - Ch %d\n"	,	L_18
nouveau_fifo_engine	,	V_48
nv04_fifo_unload_context	,	F_26
bits	,	V_79
nv_wr32	,	F_3
NV_PMC_ENABLE_PFIFO	,	V_76
push	,	V_110
ramfc	,	V_30
NV04_PFIFO_CACHE1_METHOD	,	F_40
NVOBJ_FLAG_ZERO_FREE	,	V_29
context_switch_lock	,	V_35
nv_wait	,	F_8
PAGE_SIZE	,	V_33
NV_PFIFO_CACHE1_DMA_FETCH_SIZE_128_BYTES	,	V_44
dma_put	,	V_109
"Put 0x%02x%08x IbGet 0x%08x IbPut 0x%08x "	,	L_14
channel_id	,	V_52
status	,	V_102
NV04_PFIFO_CACHE1_ENGINE	,	V_63
DMA_PUT	,	V_36
flags	,	V_24
"PFIFO still angry after %d spins, halt\n"	,	L_19
out	,	V_95
nv04_fifo_destroy_context	,	F_20
nv_ri32	,	F_24
NV03_PFIFO_RAMRO	,	V_81
get	,	V_104
ib_put	,	V_115
sem	,	V_117
NV10_PFIFO_CACHE1_SEMAPHORE	,	V_118
NV_PFIFO_INTR_DMA_PUSHER	,	V_107
"PFIFO_CACHE_ERROR - Ch %d/%d "	,	L_11
NV04_PFIFO_CACHE1_HASH	,	V_16
NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_8	,	V_45
pfifo	,	V_49
"Mthd 0x%04x Data 0x%08x\n"	,	L_12
ENGINE	,	V_73
cnt	,	V_103
uint32_t	,	T_1
i	,	V_85
NV03_PFIFO_CACHE1_PUSH1_DMA	,	V_67
card_type	,	V_105
chid	,	V_55
"Inactive channel on PFIFO: %d\n"	,	L_2
EINVAL	,	V_71
nv_dma_state_err	,	F_39
pull	,	V_11
nouveau_gpuobj_mthd_call	,	F_38
disable	,	V_53
nv04_fifo_isr	,	V_84
handled	,	V_93
NV04_PFIFO_CACHE1_DMA_STATE	,	V_61
DMA_STATE	,	V_72
nv04_fifo_enable	,	F_4
"IB_EMPTY"	,	L_8
nv04_fifo_create_context	,	F_11
nv04_fifo_fini	,	F_32
chan	,	V_20
"NONE"	,	L_3
"INVALID_CMD"	,	L_7
nouveau_fifo_swmthd	,	F_34
data	,	V_88
nv04_fifo_cache_pull	,	F_6
NV_INFO	,	F_44
"State 0x%08x (err: %s) Push 0x%08x\n"	,	L_15
NVOBJ_ENGINE_SW	,	V_96
NV04_PFIFO_CACHE1_PULL0_HASH_BUSY	,	V_12
nv04_fifo_load_context	,	F_25
"MEM_FAULT"	,	L_9
ib_get	,	V_114
mode	,	V_86
nv_rd32	,	F_2
NV03_PFIFO_INTR_0	,	V_14
pdev	,	V_32
nouveau_irq_register	,	F_30
"Put 0x%08x State 0x%08x (err: %s) Push 0x%08x\n"	,	L_17
u32	,	T_2
NV40_PFIFO_CACHE1_DATA	,	F_43
nouveau_channel	,	V_19
ret	,	V_25
NV04_PFIFO_CACHE1_DMA_INSTANCE	,	V_59
NVOBJ_FLAG_ZERO_ALLOC	,	V_28
NV_PMC_INTR_0_PFIFO_PENDING	,	V_120
RAMFC_WR	,	F_18
NV03_USER	,	F_16
ioremap	,	F_14
ramro	,	V_82
sw_subchannel	,	V_97
pci_resource_start	,	F_15
spin_unlock_irqrestore	,	F_19
nouveau_ratelimit	,	F_45
NV_ERROR	,	F_9
nv04_fifo_disable	,	F_1
nv_mask	,	F_7
channels	,	V_69
"UNK"	,	L_10
spin_lock_irqsave	,	F_17
nouveau_ramht_find	,	F_37
nouveau_gpuobj_ref	,	F_22
"RET_SUBR_INACTIVE"	,	L_6
fc	,	V_56
NV03_PFIFO_CACHE1_GET	,	V_65
desc	,	V_100
nv04_fifo_channel_id	,	F_10
iounmap	,	F_21
nv04_fifo_do_load_context	,	F_23
NV03_PFIFO_CACHE1_PULL1	,	V_6
reassign	,	V_9
NV04_PFIFO_CACHE1_DMA_GET	,	V_58
drm_nouveau_private	,	V_21
"INVALID_MTHD"	,	L_5
NV03_PMC_ENABLE	,	V_75
mthd	,	V_92
NV04_PFIFO_CACHE1_DMA_FETCH	,	V_62
NV03_PFIFO_CACHE1_PUSH1_CHID_MASK	,	V_18
engine	,	V_50
NV03_PFIFO_RAMFC	,	V_83
"CALL_SUBR_ACTIVE"	,	L_4
NV03_PMC_INTR_0	,	V_119
pushbuf_base	,	V_37
NV04_PFIFO_MODE	,	V_47
nv04_fifo_init_ramxx	,	F_28
addr	,	V_87
DMA_INSTANCE	,	V_39
class	,	V_98
ramht	,	V_78
ho_get	,	V_112
fifo	,	V_51
nv50_fb_vm_trap	,	F_46
pinst	,	V_41
ptr	,	V_70
gpuobj	,	V_80
"Timeout idling the PFIFO puller.\n"	,	L_1
dev_private	,	V_23
"PFIFO_DMA_PUSHER - Ch %d Get 0x%08x "	,	L_16
nouveau_gpuobj_new_fake	,	F_12
unload_context	,	V_54
NV03_PFIFO_CACHES	,	V_10
obj	,	V_90
NV03_PFIFO_CACHE1_PUT	,	V_66
dma_get	,	V_108
NV04_RAMFC__SIZE	,	V_27
user	,	V_31
pushbuf	,	V_40
