vhdl work "E:\SEM2\SSC\project-repo\uni-digital-oscilloscope\vga_ctrl.vhd"
vhdl work "E:\SEM2\SSC\project-repo\uni-digital-oscilloscope\sampler.vhd"
vhdl work "E:\SEM2\SSC\project-repo\uni-digital-oscilloscope\randgen.vhd"
vhdl work "E:\SEM2\SSC\project-repo\uni-digital-oscilloscope\mux2to1.vhd"
vhdl work "E:\SEM2\SSC\project-repo\uni-digital-oscilloscope\d_latch.vhd"
vhdl work "E:\SEM2\SSC\project-repo\uni-digital-oscilloscope\comm.vhd"
vhdl work "E:\SEM2\SSC\project-repo\uni-digital-oscilloscope\cmp.vhd"
vhdl work "E:\SEM2\SSC\project-repo\uni-digital-oscilloscope\oscTop.vhd"
