1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/CaseInside/top.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] UHDM-integration-tests/tests/CaseInside/top.sv:1:1: Compile module "work@top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] UHDM-integration-tests/tests/CaseInside/top.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:3:5, endln:4:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@mailbox::new), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
      |vpiFullName:work@mailbox::new
    |vpiIODecl:
    \_io_decl: (bound), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: , line:3:31, endln:3:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:3:19, endln:3:22
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num), line:6:5, endln:7:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::num), line:6:14, endln:6:17
      |vpiParent:
      \_function: (work@mailbox::num), line:6:5, endln:7:16
      |vpiTypespec:
      \_int_typespec: , line:6:14, endln:6:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::num
      |vpiSigned:1
  |vpiMethod:
  \_task: (work@mailbox::put), line:9:5, endln:10:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:9:15, endln:9:22
      |vpiParent:
      \_task: (work@mailbox::put), line:9:5, endln:10:12
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:12:5, endln:13:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@mailbox::try_put)
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiFullName:work@mailbox::try_put
    |vpiIODecl:
    \_io_decl: (message), line:12:23, endln:12:30
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get), line:15:5, endln:16:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:15:19, endln:15:26
      |vpiParent:
      \_task: (work@mailbox::get), line:15:5, endln:16:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:18:5, endln:19:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiTypespec:
      \_int_typespec: , line:18:14, endln:18:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:18:31, endln:18:38
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek), line:21:5, endln:22:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:21:20, endln:21:27
      |vpiParent:
      \_task: (work@mailbox::peek), line:21:5, endln:22:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiTypespec:
      \_int_typespec: , line:24:14, endln:24:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::try_peek
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:24:31, endln:24:38
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:32:20, endln:32:28
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:32:30, endln:32:37
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:32:39, endln:32:46
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:32:48, endln:32:57
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:32:59, endln:32:65
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self), line:34:5, endln:34:11
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: (work@process::self), line:34:21, endln:34:28
      |vpiParent:
      \_function: (work@process::self), line:34:5, endln:34:11
      |vpiTypespec:
      \_class_typespec: , line:34:21, endln:34:28
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
      |vpiFullName:work@process::self
  |vpiMethod:
  \_function: (work@process::status), line:37:5, endln:38:16
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: (work@process::status), line:37:14, endln:37:19
      |vpiParent:
      \_function: (work@process::status), line:37:5, endln:38:16
      |vpiTypespec:
      \_enum_typespec: (state), line:32:5, endln:32:74
        |vpiParent:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
        |vpiName:state
        |vpiEnumConst:
        \_enum_const: (FINISHED), line:32:20, endln:32:28
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:FINISHED
          |INT:0
          |vpiDecompile:0
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (RUNNING), line:32:30, endln:32:37
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:RUNNING
          |INT:1
          |vpiDecompile:1
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (WAITING), line:32:39, endln:32:46
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:WAITING
          |INT:2
          |vpiDecompile:2
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (SUSPENDED), line:32:48, endln:32:57
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:SUSPENDED
          |INT:3
          |vpiDecompile:3
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (KILLED), line:32:59, endln:32:65
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:KILLED
          |INT:4
          |vpiDecompile:4
          |vpiSize:64
      |vpiFullName:work@process::status
  |vpiMethod:
  \_task: (work@process::kill), line:40:5, endln:41:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::await), line:43:5, endln:44:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::suspend), line:46:5, endln:47:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::resume), line:49:5, endln:50:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:57:5, endln:58:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@semaphore::new), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
      |vpiFullName:work@semaphore::new
    |vpiIODecl:
    \_io_decl: (keyCount), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:57:33, endln:57:34
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:57:18, endln:57:21
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put), line:60:5, endln:61:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:60:18, endln:60:26
      |vpiParent:
      \_task: (work@semaphore::put), line:60:5, endln:61:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:60:29, endln:60:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:60:14, endln:60:17
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get), line:63:5, endln:64:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:63:18, endln:63:26
      |vpiParent:
      \_task: (work@semaphore::get), line:63:5, endln:64:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:63:29, endln:63:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:63:14, endln:63:17
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:66:5, endln:67:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiTypespec:
      \_int_typespec: , line:66:14, endln:66:17
        |vpiSigned:1
      |vpiFullName:work@semaphore::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:66:30, endln:66:38
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:66:41, endln:66:42
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:66:26, endln:66:29
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/CaseInside/top.sv, line:1:1, endln:7:16
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.sel), line:1:32, endln:1:35
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/CaseInside/top.sv, line:1:1, endln:7:16
    |vpiName:sel
    |vpiFullName:work@top.sel
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.y), line:1:58, endln:1:59
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/CaseInside/top.sv, line:1:1, endln:7:16
    |vpiName:y
    |vpiFullName:work@top.y
    |vpiNetType:36
  |vpiPort:
  \_port: (sel), line:1:32, endln:1:35
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/CaseInside/top.sv, line:1:1, endln:7:16
    |vpiName:sel
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.sel.sel), line:1:32, endln:1:35
      |vpiParent:
      \_port: (sel), line:1:32, endln:1:35
      |vpiName:sel
      |vpiFullName:work@top.sel.sel
      |vpiActual:
      \_logic_net: (work@top.sel), line:1:32, endln:1:35
    |vpiTypedef:
    \_logic_typespec: , line:1:20, endln:1:31
      |vpiRange:
      \_range: , line:1:26, endln:1:31
        |vpiParent:
        \_logic_typespec: , line:1:20, endln:1:31
        |vpiLeftRange:
        \_constant: , line:1:27, endln:1:28
          |vpiParent:
          \_range: , line:1:26, endln:1:31
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:1:29, endln:1:30
          |vpiParent:
          \_range: , line:1:26, endln:1:31
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (y), line:1:58, endln:1:59
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/CaseInside/top.sv, line:1:1, endln:7:16
    |vpiName:y
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.y.y), line:1:58, endln:1:59
      |vpiParent:
      \_port: (y), line:1:58, endln:1:59
      |vpiName:y
      |vpiFullName:work@top.y.y
      |vpiActual:
      \_logic_net: (work@top.y), line:1:58, endln:1:59
    |vpiTypedef:
    \_logic_typespec: , line:1:46, endln:1:57
      |vpiRange:
      \_range: , line:1:52, endln:1:57
        |vpiParent:
        \_logic_typespec: , line:1:46, endln:1:57
        |vpiLeftRange:
        \_constant: , line:1:53, endln:1:54
          |vpiParent:
          \_range: , line:1:52, endln:1:57
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:1:55, endln:1:56
          |vpiParent:
          \_range: , line:1:52, endln:1:57
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiProcess:
  \_always: , line:2:3, endln:6:10
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/CaseInside/top.sv, line:1:1, endln:7:16
    |vpiStmt:
    \_case_stmt: , line:3:5, endln:6:10
      |vpiParent:
      \_always: , line:2:3, endln:6:10
      |vpiCaseType:1
      |vpiCondition:
      \_ref_obj: (work@top.sel), line:3:11, endln:3:14
        |vpiParent:
        \_always: , line:2:3, endln:6:10
        |vpiName:sel
        |vpiFullName:work@top.sel
        |vpiActual:
        \_logic_net: (work@top.sel), line:1:32, endln:1:35
      |vpiCaseItem:
      \_case_item: , line:4:7, endln:4:50
        |vpiParent:
        \_case_stmt: , line:3:5, endln:6:10
        |vpiExpr:
        \_operation: , line:4:7, endln:4:37
          |vpiParent:
          \_case_item: , line:4:7, endln:4:50
          |vpiOpType:95
          |vpiOperand:
          \_operation: , line:4:7, endln:4:13
            |vpiParent:
            \_operation: , line:4:7, endln:4:37
            |vpiOpType:37
            |vpiOperand:
            \_constant: , line:4:7, endln:4:13
              |vpiDecompile:3'b000
              |vpiSize:3
              |BIN:000
              |vpiConstType:3
          |vpiOperand:
          \_operation: , line:4:15, endln:4:21
            |vpiParent:
            \_operation: , line:4:7, endln:4:37
            |vpiOpType:37
            |vpiOperand:
            \_constant: , line:4:15, endln:4:21
              |vpiDecompile:3'b001
              |vpiSize:3
              |BIN:001
              |vpiConstType:3
          |vpiOperand:
          \_operation: , line:4:23, endln:4:29
            |vpiParent:
            \_operation: , line:4:7, endln:4:37
            |vpiOpType:37
            |vpiOperand:
            \_constant: , line:4:23, endln:4:29
              |vpiDecompile:3'b010
              |vpiSize:3
              |BIN:010
              |vpiConstType:3
          |vpiOperand:
          \_operation: , line:4:31, endln:4:37
            |vpiParent:
            \_operation: , line:4:7, endln:4:37
            |vpiOpType:37
            |vpiOperand:
            \_constant: , line:4:31, endln:4:37
              |vpiDecompile:3'b011
              |vpiSize:3
              |BIN:011
              |vpiConstType:3
        |vpiStmt:
        \_assignment: , line:4:40, endln:4:49
          |vpiParent:
          \_case_item: , line:4:7, endln:4:50
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:4:44, endln:4:49
            |vpiDecompile:2'b01
            |vpiSize:2
            |BIN:01
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@top.y), line:4:40, endln:4:41
            |vpiParent:
            \_assignment: , line:4:40, endln:4:49
            |vpiName:y
            |vpiFullName:work@top.y
            |vpiActual:
            \_logic_net: (work@top.y), line:1:58, endln:1:59
      |vpiCaseItem:
      \_case_item: , line:5:7, endln:5:25
        |vpiParent:
        \_case_stmt: , line:3:5, endln:6:10
        |vpiExpr:
        \_operation: , line:5:7, endln:5:12
          |vpiParent:
          \_case_item: , line:5:7, endln:5:25
          |vpiOpType:95
          |vpiOperand:
          \_operation: , line:5:7, endln:5:12
            |vpiParent:
            \_operation: , line:5:7, endln:5:12
            |vpiOpType:37
            |vpiOperand:
            \_constant: , line:5:8, endln:5:9
              |vpiDecompile:4
              |vpiSize:64
              |UINT:4
              |vpiConstType:9
            |vpiOperand:
            \_constant: , line:5:10, endln:5:11
              |vpiDecompile:7
              |vpiSize:64
              |UINT:7
              |vpiConstType:9
        |vpiStmt:
        \_assignment: , line:5:15, endln:5:24
          |vpiParent:
          \_case_item: , line:5:7, endln:5:25
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:5:19, endln:5:24
            |vpiDecompile:2'b10
            |vpiSize:2
            |BIN:10
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@top.y), line:5:15, endln:5:16
            |vpiParent:
            \_assignment: , line:5:15, endln:5:24
            |vpiName:y
            |vpiFullName:work@top.y
            |vpiActual:
            \_logic_net: (work@top.y), line:1:58, endln:1:59
    |vpiAlwaysType:2
|uhdmtopModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/CaseInside/top.sv, line:1:1, endln:7:16
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.sel), line:1:32, endln:1:35
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/CaseInside/top.sv, line:1:1, endln:7:16
    |vpiTypespec:
    \_logic_typespec: , line:1:20, endln:1:31
      |vpiParent:
      \_logic_net: (work@top.sel), line:1:32, endln:1:35
      |vpiRange:
      \_range: , line:1:26, endln:1:31
        |vpiParent:
        \_logic_typespec: , line:1:20, endln:1:31
        |vpiLeftRange:
        \_constant: , line:1:27, endln:1:28
          |vpiParent:
          \_range: , line:1:26, endln:1:31
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:1:29, endln:1:30
          |vpiParent:
          \_range: , line:1:26, endln:1:31
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:sel
    |vpiFullName:work@top.sel
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.y), line:1:58, endln:1:59
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/CaseInside/top.sv, line:1:1, endln:7:16
    |vpiTypespec:
    \_logic_typespec: , line:1:46, endln:1:57
      |vpiParent:
      \_logic_net: (work@top.y), line:1:58, endln:1:59
      |vpiRange:
      \_range: , line:1:52, endln:1:57
        |vpiParent:
        \_logic_typespec: , line:1:46, endln:1:57
        |vpiLeftRange:
        \_constant: , line:1:53, endln:1:54
          |vpiParent:
          \_range: , line:1:52, endln:1:57
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:1:55, endln:1:56
          |vpiParent:
          \_range: , line:1:52, endln:1:57
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:y
    |vpiFullName:work@top.y
    |vpiNetType:36
  |vpiTopModule:1
  |vpiPort:
  \_port: (sel), line:1:32, endln:1:35
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/CaseInside/top.sv, line:1:1, endln:7:16
    |vpiName:sel
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.sel), line:1:32, endln:1:35
      |vpiParent:
      \_port: (sel), line:1:32, endln:1:35
      |vpiName:sel
      |vpiFullName:work@top.sel
      |vpiActual:
      \_logic_net: (work@top.sel), line:1:32, endln:1:35
    |vpiTypedef:
    \_logic_typespec: , line:1:20, endln:1:31
      |vpiRange:
      \_range: , line:1:26, endln:1:31
        |vpiParent:
        \_logic_typespec: , line:1:20, endln:1:31
        |vpiLeftRange:
        \_constant: , line:1:27, endln:1:28
          |vpiParent:
          \_range: , line:1:26, endln:1:31
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:1:29, endln:1:30
          |vpiParent:
          \_range: , line:1:26, endln:1:31
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/CaseInside/top.sv, line:1:1, endln:7:16
  |vpiPort:
  \_port: (y), line:1:58, endln:1:59
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/CaseInside/top.sv, line:1:1, endln:7:16
    |vpiName:y
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.y), line:1:58, endln:1:59
      |vpiParent:
      \_port: (y), line:1:58, endln:1:59
      |vpiName:y
      |vpiFullName:work@top.y
      |vpiActual:
      \_logic_net: (work@top.y), line:1:58, endln:1:59
    |vpiTypedef:
    \_logic_typespec: , line:1:46, endln:1:57
      |vpiRange:
      \_range: , line:1:52, endln:1:57
        |vpiParent:
        \_logic_typespec: , line:1:46, endln:1:57
        |vpiLeftRange:
        \_constant: , line:1:53, endln:1:54
          |vpiParent:
          \_range: , line:1:52, endln:1:57
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:1:55, endln:1:56
          |vpiParent:
          \_range: , line:1:52, endln:1:57
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/CaseInside/top.sv, line:1:1, endln:7:16
  |vpiProcess:
  \_always: , line:2:3, endln:6:10
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/CaseInside/top.sv, line:1:1, endln:7:16
    |vpiStmt:
    \_case_stmt: , line:3:5, endln:6:10
      |vpiParent:
      \_always: , line:2:3, endln:6:10
      |vpiCaseType:1
      |vpiCondition:
      \_ref_obj: (work@top.sel), line:3:11, endln:3:14
        |vpiParent:
        \_case_stmt: , line:3:5, endln:6:10
        |vpiName:sel
        |vpiFullName:work@top.sel
        |vpiActual:
        \_logic_net: (work@top.sel), line:1:32, endln:1:35
      |vpiCaseItem:
      \_case_item: , line:4:7, endln:4:50
        |vpiParent:
        \_case_stmt: , line:3:5, endln:6:10
        |vpiExpr:
        \_operation: , line:4:7, endln:4:37
          |vpiParent:
          \_case_item: , line:4:7, endln:4:50
          |vpiOpType:95
          |vpiOperand:
          \_operation: , line:4:7, endln:4:13
            |vpiParent:
            \_operation: , line:4:7, endln:4:37
            |vpiOpType:37
            |vpiOperand:
            \_constant: , line:4:7, endln:4:13
          |vpiOperand:
          \_operation: , line:4:15, endln:4:21
            |vpiParent:
            \_operation: , line:4:7, endln:4:37
            |vpiOpType:37
            |vpiOperand:
            \_constant: , line:4:15, endln:4:21
          |vpiOperand:
          \_operation: , line:4:23, endln:4:29
            |vpiParent:
            \_operation: , line:4:7, endln:4:37
            |vpiOpType:37
            |vpiOperand:
            \_constant: , line:4:23, endln:4:29
          |vpiOperand:
          \_operation: , line:4:31, endln:4:37
            |vpiParent:
            \_operation: , line:4:7, endln:4:37
            |vpiOpType:37
            |vpiOperand:
            \_constant: , line:4:31, endln:4:37
        |vpiStmt:
        \_assignment: , line:4:40, endln:4:49
          |vpiParent:
          \_case_item: , line:4:7, endln:4:50
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:4:44, endln:4:49
          |vpiLhs:
          \_ref_obj: (work@top.y), line:4:40, endln:4:41
            |vpiParent:
            \_assignment: , line:4:40, endln:4:49
            |vpiName:y
            |vpiFullName:work@top.y
            |vpiActual:
            \_logic_net: (work@top.y), line:1:58, endln:1:59
      |vpiCaseItem:
      \_case_item: , line:5:7, endln:5:25
        |vpiParent:
        \_case_stmt: , line:3:5, endln:6:10
        |vpiExpr:
        \_operation: , line:5:7, endln:5:12
          |vpiParent:
          \_case_item: , line:5:7, endln:5:25
          |vpiOpType:95
          |vpiOperand:
          \_operation: , line:5:7, endln:5:12
            |vpiParent:
            \_operation: , line:5:7, endln:5:12
            |vpiOpType:37
            |vpiOperand:
            \_constant: , line:5:8, endln:5:9
            |vpiOperand:
            \_constant: , line:5:10, endln:5:11
        |vpiStmt:
        \_assignment: , line:5:15, endln:5:24
          |vpiParent:
          \_case_item: , line:5:7, endln:5:25
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:5:19, endln:5:24
          |vpiLhs:
          \_ref_obj: (work@top.y), line:5:15, endln:5:16
            |vpiParent:
            \_assignment: , line:5:15, endln:5:24
            |vpiName:y
            |vpiFullName:work@top.y
            |vpiActual:
            \_logic_net: (work@top.y), line:1:58, endln:1:59
    |vpiAlwaysType:2
Object 'work@top' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'sel' of type 'logic_net'
    Object 'y' of type 'logic_net'
    Object '' of type 'always'
      Object '' of type 'case_stmt'
        Object 'sel' of type 'ref_obj'
        Object '' of type 'case_item'
          Object '' of type 'operation'
            Object '' of type 'constant'
          Object '' of type 'operation'
            Object '' of type 'constant'
          Object '' of type 'operation'
            Object '' of type 'constant'
          Object '' of type 'operation'
            Object '' of type 'constant'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
        Object '' of type 'case_item'
          Object '' of type 'operation'
            Object '' of type 'constant'
            Object '' of type 'constant'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
  Object 'work@top' of type 'module_inst'
    Object 'sel' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'y' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'sel' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'y' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
Generating RTLIL representation for module `\top'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/CaseInside/top.sv:1.1-7.16> str='\top'
      AST_WIRE <UHDM-integration-tests/tests/CaseInside/top.sv:1.32-1.35> str='\sel' input logic port=1 multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/CaseInside/top.sv:1.26-1.31> basic_prep range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/CaseInside/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/CaseInside/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/CaseInside/top.sv:1.58-1.59> str='\y' output logic port=2 multirange=[ 0 2 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/CaseInside/top.sv:1.52-1.57> basic_prep range=[1:0]
          AST_CONSTANT <UHDM-integration-tests/tests/CaseInside/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
          AST_CONSTANT <UHDM-integration-tests/tests/CaseInside/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ALWAYS <UHDM-integration-tests/tests/CaseInside/top.sv:2.3-6.10>
        ATTR \always_comb:
          AST_CONSTANT <UHDM-integration-tests/tests/CaseInside/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
        AST_BLOCK <UHDM-integration-tests/tests/CaseInside/top.sv:2.3-6.10>
          AST_CASE <UHDM-integration-tests/tests/CaseInside/top.sv:3.5-6.10>
            AST_IDENTIFIER <UHDM-integration-tests/tests/CaseInside/top.sv:3.11-3.14> str='\sel'
            AST_COND <UHDM-integration-tests/tests/CaseInside/top.sv:4.7-4.50>
              AST_CONSTANT <UHDM-integration-tests/tests/CaseInside/top.sv:0.0-0.0> bits='000'(3) range=[2:0]
              AST_CONSTANT <UHDM-integration-tests/tests/CaseInside/top.sv:0.0-0.0> bits='001'(3) range=[2:0] int=1
              AST_CONSTANT <UHDM-integration-tests/tests/CaseInside/top.sv:0.0-0.0> bits='010'(3) range=[2:0] int=2
              AST_CONSTANT <UHDM-integration-tests/tests/CaseInside/top.sv:0.0-0.0> bits='011'(3) range=[2:0] int=3
              AST_BLOCK <UHDM-integration-tests/tests/CaseInside/top.sv:0.0-0.0>
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/CaseInside/top.sv:4.40-4.49>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/CaseInside/top.sv:4.40-4.41> str='\y'
                  AST_CONSTANT <UHDM-integration-tests/tests/CaseInside/top.sv:0.0-0.0> bits='01'(2) range=[1:0] int=1
            AST_COND <UHDM-integration-tests/tests/CaseInside/top.sv:5.7-5.25>
              AST_CONSTANT <UHDM-integration-tests/tests/CaseInside/top.sv:0.0-0.0> bits='0000000000000000000000000000100'(31) range=[30:0] int=4
              AST_CONSTANT <UHDM-integration-tests/tests/CaseInside/top.sv:0.0-0.0> bits='0000000000000000000000000000101'(31) range=[30:0] int=5
              AST_CONSTANT <UHDM-integration-tests/tests/CaseInside/top.sv:0.0-0.0> bits='0000000000000000000000000000110'(31) range=[30:0] int=6
              AST_CONSTANT <UHDM-integration-tests/tests/CaseInside/top.sv:0.0-0.0> bits='0000000000000000000000000000111'(31) range=[30:0] int=7
              AST_BLOCK <UHDM-integration-tests/tests/CaseInside/top.sv:0.0-0.0>
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/CaseInside/top.sv:5.15-5.24>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/CaseInside/top.sv:5.15-5.16> str='\y'
                  AST_CONSTANT <UHDM-integration-tests/tests/CaseInside/top.sv:0.0-0.0> bits='10'(2) range=[1:0] int=2
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module top(sel, y);
      input [2:0] sel;
      output [1:0] y;
      (* always_comb = 1 *)
      always @*
        case (sel)
          3'b 000, 3'b 001, 3'b 010, 3'b 011:
            y = 2'b 01;
          31'b 0000000000000000000000000000100, 31'b 0000000000000000000000000000101, 31'b 0000000000000000000000000000110, 31'b 0000000000000000000000000000111:
            y = 2'b 10;
        endcase
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/CaseInside/top.sv:1.1-7.16> str='\top' basic_prep
      AST_WIRE <UHDM-integration-tests/tests/CaseInside/top.sv:1.32-1.35> str='\sel' input logic basic_prep port=1 range=[2:0] multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/CaseInside/top.sv:1.26-1.31> basic_prep range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/CaseInside/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/CaseInside/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/CaseInside/top.sv:1.58-1.59> str='\y' output logic reg basic_prep port=2 range=[1:0] multirange=[ 0 2 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/CaseInside/top.sv:1.52-1.57> basic_prep range=[1:0]
          AST_CONSTANT <UHDM-integration-tests/tests/CaseInside/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
          AST_CONSTANT <UHDM-integration-tests/tests/CaseInside/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ALWAYS <UHDM-integration-tests/tests/CaseInside/top.sv:2.3-6.10> basic_prep
        ATTR \always_comb:
          AST_CONSTANT <UHDM-integration-tests/tests/CaseInside/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
        AST_BLOCK <UHDM-integration-tests/tests/CaseInside/top.sv:2.3-6.10> basic_prep
          AST_CASE <UHDM-integration-tests/tests/CaseInside/top.sv:3.5-6.10> basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/CaseInside/top.sv:3.11-3.14> str='\sel' basic_prep
            AST_COND <UHDM-integration-tests/tests/CaseInside/top.sv:4.7-4.50> basic_prep
              AST_CONSTANT <UHDM-integration-tests/tests/CaseInside/top.sv:0.0-0.0> bits='000'(3) basic_prep range=[2:0]
              AST_CONSTANT <UHDM-integration-tests/tests/CaseInside/top.sv:0.0-0.0> bits='001'(3) basic_prep range=[2:0] int=1
              AST_CONSTANT <UHDM-integration-tests/tests/CaseInside/top.sv:0.0-0.0> bits='010'(3) basic_prep range=[2:0] int=2
              AST_CONSTANT <UHDM-integration-tests/tests/CaseInside/top.sv:0.0-0.0> bits='011'(3) basic_prep range=[2:0] int=3
              AST_BLOCK <UHDM-integration-tests/tests/CaseInside/top.sv:0.0-0.0> basic_prep
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/CaseInside/top.sv:4.40-4.49> basic_prep
                  AST_IDENTIFIER <UHDM-integration-tests/tests/CaseInside/top.sv:4.40-4.41> str='\y' basic_prep
                  AST_CONSTANT <UHDM-integration-tests/tests/CaseInside/top.sv:0.0-0.0> bits='01'(2) basic_prep range=[1:0] int=1
            AST_COND <UHDM-integration-tests/tests/CaseInside/top.sv:5.7-5.25> basic_prep
              AST_CONSTANT <UHDM-integration-tests/tests/CaseInside/top.sv:0.0-0.0> bits='0000000000000000000000000000100'(31) basic_prep range=[30:0] int=4
              AST_CONSTANT <UHDM-integration-tests/tests/CaseInside/top.sv:0.0-0.0> bits='0000000000000000000000000000101'(31) basic_prep range=[30:0] int=5
              AST_CONSTANT <UHDM-integration-tests/tests/CaseInside/top.sv:0.0-0.0> bits='0000000000000000000000000000110'(31) basic_prep range=[30:0] int=6
              AST_CONSTANT <UHDM-integration-tests/tests/CaseInside/top.sv:0.0-0.0> bits='0000000000000000000000000000111'(31) basic_prep range=[30:0] int=7
              AST_BLOCK <UHDM-integration-tests/tests/CaseInside/top.sv:0.0-0.0> basic_prep
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/CaseInside/top.sv:5.15-5.24> basic_prep
                  AST_IDENTIFIER <UHDM-integration-tests/tests/CaseInside/top.sv:5.15-5.16> str='\y' basic_prep
                  AST_CONSTANT <UHDM-integration-tests/tests/CaseInside/top.sv:0.0-0.0> bits='10'(2) basic_prep range=[1:0] int=2
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module top(sel, y);
      input [2:0] sel;
      output reg [1:0] y;
      (* always_comb = 1 *)
      always @*
        case (sel)
          3'b 000, 3'b 001, 3'b 010, 3'b 011:
            y = 2'b 01;
          31'b 0000000000000000000000000000100, 31'b 0000000000000000000000000000101, 31'b 0000000000000000000000000000110, 31'b 0000000000000000000000000000111:
            y = 2'b 10;
        endcase
    endmodule
--- END OF AST DUMP ---

2. Executing Verilog backend.

2.1. Executing BMUXMAP pass.

2.2. Executing DEMUXMAP pass.
/* Generated by Yosys 0.30+16 (git sha1 8b2a00102, clang-15 15.0.7 -O0 -fsanitize-address-use-after-return=always -fsanitize-address-use-after-return=always -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address) */
Dumping module `\top'.
Warning: Module top contains unmapped RTLIL processes. RTLIL processes
can't always be mapped directly to Verilog always blocks. Unintended
changes in simulation behavior are possible! Use "proc" to convert
processes to logic networks and registers.

(* cells_not_processed =  1  *)
(* src = "UHDM-integration-tests/tests/CaseInside/top.sv:1.1-7.16" *)
module top(sel, y);
  reg \$auto$verilog_backend.cc:2097:dump_module$2  = 0;
  (* src = "UHDM-integration-tests/tests/CaseInside/top.sv:2.3-6.10" *)
  reg [1:0] _0_;
  (* src = "UHDM-integration-tests/tests/CaseInside/top.sv:2.3-6.10" *)
  reg [1:0] _1_;
  (* src = "UHDM-integration-tests/tests/CaseInside/top.sv:1.32-1.35" *)
  input [2:0] sel;
  wire [2:0] sel;
  (* src = "UHDM-integration-tests/tests/CaseInside/top.sv:1.58-1.59" *)
  output [1:0] y;
  reg [1:0] y;
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$2 ) begin end
    _0_ = _1_;
    (* src = "UHDM-integration-tests/tests/CaseInside/top.sv:3.5-6.10" *)
    casez ({ 28'h0000000, sel })
      /* src = "UHDM-integration-tests/tests/CaseInside/top.sv:4.7-4.50" */
      31'h00000000, 31'h00000001, 31'h00000002, 31'h00000003:
          _1_ = 2'h1;
      /* src = "UHDM-integration-tests/tests/CaseInside/top.sv:5.7-5.25" */
      31'h00000004, 31'h00000005, 31'h00000006, 31'h00000007:
          _1_ = 2'h2;
      default:
          _1_ = y;
    endcase
  end
  always @* begin
      y <= _0_;
  end
endmodule

Warnings: 1 unique messages, 1 total
Yosys 0.30+16 (git sha1 8b2a00102, clang-15 15.0.7 -O0 -fsanitize-address-use-after-return=always -fsanitize-address-use-after-return=always -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address)
