# //  Questa Sim-64
# //  Version 2020.1_1 linux_x86_64 Mar  4 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -voptargs="+acc" testbench_CLA 
# Start time: 21:20:05 on Oct 22,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.testbench_CLA(fast)
# Loading work.CLA_Adder_32bit(fast)
# Loading work.CLA_unit_32(fast)
# Loading work.CLA_Adder_4bit(fast)
# Loading work.CLA_unit(fast)
# Loading work.CLA_FA(fast)
add wave -position insertpoint  \
sim:/testbench_CLA/clk \
sim:/testbench_CLA/Cout \
sim:/testbench_CLA/G \
sim:/testbench_CLA/P \
sim:/testbench_CLA/a \
sim:/testbench_CLA/b \
sim:/testbench_CLA/cin \
sim:/testbench_CLA/sum \
sim:/testbench_CLA/Cout_test \
sim:/testbench_CLA/G_test \
sim:/testbench_CLA/P_test \
sim:/testbench_CLA/prev_p \
sim:/testbench_CLA/temp_P \
sim:/testbench_CLA/temp_G \
sim:/testbench_CLA/sum_inter \
sim:/testbench_CLA/sum_test \
sim:/testbench_CLA/prev_a \
sim:/testbench_CLA/prev_b \
sim:/testbench_CLA/prev_cin
run -all
# ** Note: $finish    : verification/testbench_CLA.sv(48)
#    Time: 600 us  Iteration: 1  Instance: /testbench_CLA
# 1
# Break in Module testbench_CLA at verification/testbench_CLA.sv line 48
# End time: 21:32:50 on Oct 22,2023, Elapsed time: 0:12:45
# Errors: 0, Warnings: 0
