#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Oct  3 14:52:46 2019
# Process ID: 2952
# Current directory: F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.runs/CLK_400MHZ_synth_1
# Command line: vivado.exe -log CLK_400MHZ.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CLK_400MHZ.tcl
# Log file: F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.runs/CLK_400MHZ_synth_1/CLK_400MHZ.vds
# Journal file: F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.runs/CLK_400MHZ_synth_1\vivado.jou
#-----------------------------------------------------------
source CLK_400MHZ.tcl -notrace
