Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 17:38:38 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 65 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.519      -91.243                     36                  268        0.216        0.000                      0                  268        3.000        0.000                       0                   168  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -4.519      -91.243                     36                  268        0.216        0.000                      0                  268        3.000        0.000                       0                   168  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           36  Failing Endpoints,  Worst Slack       -4.519ns,  Total Violation      -91.243ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.519ns  (required time - arrival time)
  Source:                 fsm1/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            vWrite00/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        11.544ns  (logic 7.720ns (66.873%)  route 3.824ns (33.127%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=167, unset)          0.973     0.973    fsm1/clk
    SLICE_X35Y83         FDRE                                         r  fsm1/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[11]/Q
                         net (fo=2, routed)           0.677     2.106    fsm1/fsm1_out[11]
    SLICE_X34Y82         LUT4 (Prop_lut4_I0_O)        0.124     2.230 f  fsm1/v_write_data[31]_INST_0_i_14/O
                         net (fo=3, routed)           0.682     2.912    fsm1/v_write_data[31]_INST_0_i_14_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I0_O)        0.124     3.036 f  fsm1/v_write_data[31]_INST_0_i_10/O
                         net (fo=3, routed)           0.175     3.211    fsm1/v_write_data[31]_INST_0_i_10_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I0_O)        0.124     3.335 f  fsm1/v_write_data[31]_INST_0_i_2/O
                         net (fo=178, routed)         0.874     4.210    fsm0/A_addr0_0_sn_1
    SLICE_X35Y82         LUT6 (Prop_lut6_I2_O)        0.124     4.334 r  fsm0/out_i_26/O
                         net (fo=1, routed)           0.517     4.850    mult0/mult0_left[8]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036     8.886 r  mult0/out/PCOUT[47]
                         net (fo=1, routed)           0.002     8.888    mult0/out_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.406 r  mult0/out__0/P[0]
                         net (fo=1, routed)           0.897    11.303    fsm0/out_reg[31]_0[0]
    SLICE_X30Y82         LUT6 (Prop_lut6_I1_O)        0.124    11.427 r  fsm0/out[19]_i_7/O
                         net (fo=1, routed)           0.000    11.427    fsm0/out[19]_i_7_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.960 r  fsm0/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.960    fsm0/out_reg[19]_i_1__0_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.077 r  fsm0/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.077    fsm0/out_reg[23]_i_1__0_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.194 r  fsm0/out_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.194    fsm0/out_reg[27]_i_1__0_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.517 r  fsm0/out_reg[31]_i_2__0/O[1]
                         net (fo=1, routed)           0.000    12.517    vWrite00/D[13]
    SLICE_X30Y85         FDRE                                         r  vWrite00/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=167, unset)          0.924     7.924    vWrite00/clk
    SLICE_X30Y85         FDRE                                         r  vWrite00/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X30Y85         FDRE (Setup_fdre_C_D)        0.109     7.998    vWrite00/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -12.517    
  -------------------------------------------------------------------
                         slack                                 -4.519    

Slack (VIOLATED) :        -4.511ns  (required time - arrival time)
  Source:                 fsm1/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            vWrite00/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        11.536ns  (logic 7.712ns (66.850%)  route 3.824ns (33.150%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=167, unset)          0.973     0.973    fsm1/clk
    SLICE_X35Y83         FDRE                                         r  fsm1/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[11]/Q
                         net (fo=2, routed)           0.677     2.106    fsm1/fsm1_out[11]
    SLICE_X34Y82         LUT4 (Prop_lut4_I0_O)        0.124     2.230 f  fsm1/v_write_data[31]_INST_0_i_14/O
                         net (fo=3, routed)           0.682     2.912    fsm1/v_write_data[31]_INST_0_i_14_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I0_O)        0.124     3.036 f  fsm1/v_write_data[31]_INST_0_i_10/O
                         net (fo=3, routed)           0.175     3.211    fsm1/v_write_data[31]_INST_0_i_10_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I0_O)        0.124     3.335 f  fsm1/v_write_data[31]_INST_0_i_2/O
                         net (fo=178, routed)         0.874     4.210    fsm0/A_addr0_0_sn_1
    SLICE_X35Y82         LUT6 (Prop_lut6_I2_O)        0.124     4.334 r  fsm0/out_i_26/O
                         net (fo=1, routed)           0.517     4.850    mult0/mult0_left[8]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036     8.886 r  mult0/out/PCOUT[47]
                         net (fo=1, routed)           0.002     8.888    mult0/out_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.406 r  mult0/out__0/P[0]
                         net (fo=1, routed)           0.897    11.303    fsm0/out_reg[31]_0[0]
    SLICE_X30Y82         LUT6 (Prop_lut6_I1_O)        0.124    11.427 r  fsm0/out[19]_i_7/O
                         net (fo=1, routed)           0.000    11.427    fsm0/out[19]_i_7_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.960 r  fsm0/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.960    fsm0/out_reg[19]_i_1__0_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.077 r  fsm0/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.077    fsm0/out_reg[23]_i_1__0_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.194 r  fsm0/out_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.194    fsm0/out_reg[27]_i_1__0_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.509 r  fsm0/out_reg[31]_i_2__0/O[3]
                         net (fo=1, routed)           0.000    12.509    vWrite00/D[15]
    SLICE_X30Y85         FDRE                                         r  vWrite00/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=167, unset)          0.924     7.924    vWrite00/clk
    SLICE_X30Y85         FDRE                                         r  vWrite00/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X30Y85         FDRE (Setup_fdre_C_D)        0.109     7.998    vWrite00/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -12.509    
  -------------------------------------------------------------------
                         slack                                 -4.511    

Slack (VIOLATED) :        -4.435ns  (required time - arrival time)
  Source:                 fsm1/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            vWrite00/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        11.460ns  (logic 7.636ns (66.631%)  route 3.824ns (33.369%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=167, unset)          0.973     0.973    fsm1/clk
    SLICE_X35Y83         FDRE                                         r  fsm1/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[11]/Q
                         net (fo=2, routed)           0.677     2.106    fsm1/fsm1_out[11]
    SLICE_X34Y82         LUT4 (Prop_lut4_I0_O)        0.124     2.230 f  fsm1/v_write_data[31]_INST_0_i_14/O
                         net (fo=3, routed)           0.682     2.912    fsm1/v_write_data[31]_INST_0_i_14_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I0_O)        0.124     3.036 f  fsm1/v_write_data[31]_INST_0_i_10/O
                         net (fo=3, routed)           0.175     3.211    fsm1/v_write_data[31]_INST_0_i_10_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I0_O)        0.124     3.335 f  fsm1/v_write_data[31]_INST_0_i_2/O
                         net (fo=178, routed)         0.874     4.210    fsm0/A_addr0_0_sn_1
    SLICE_X35Y82         LUT6 (Prop_lut6_I2_O)        0.124     4.334 r  fsm0/out_i_26/O
                         net (fo=1, routed)           0.517     4.850    mult0/mult0_left[8]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036     8.886 r  mult0/out/PCOUT[47]
                         net (fo=1, routed)           0.002     8.888    mult0/out_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.406 r  mult0/out__0/P[0]
                         net (fo=1, routed)           0.897    11.303    fsm0/out_reg[31]_0[0]
    SLICE_X30Y82         LUT6 (Prop_lut6_I1_O)        0.124    11.427 r  fsm0/out[19]_i_7/O
                         net (fo=1, routed)           0.000    11.427    fsm0/out[19]_i_7_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.960 r  fsm0/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.960    fsm0/out_reg[19]_i_1__0_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.077 r  fsm0/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.077    fsm0/out_reg[23]_i_1__0_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.194 r  fsm0/out_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.194    fsm0/out_reg[27]_i_1__0_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.433 r  fsm0/out_reg[31]_i_2__0/O[2]
                         net (fo=1, routed)           0.000    12.433    vWrite00/D[14]
    SLICE_X30Y85         FDRE                                         r  vWrite00/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=167, unset)          0.924     7.924    vWrite00/clk
    SLICE_X30Y85         FDRE                                         r  vWrite00/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X30Y85         FDRE (Setup_fdre_C_D)        0.109     7.998    vWrite00/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -12.433    
  -------------------------------------------------------------------
                         slack                                 -4.435    

Slack (VIOLATED) :        -4.415ns  (required time - arrival time)
  Source:                 fsm1/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            vWrite00/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        11.440ns  (logic 7.616ns (66.572%)  route 3.824ns (33.428%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=167, unset)          0.973     0.973    fsm1/clk
    SLICE_X35Y83         FDRE                                         r  fsm1/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[11]/Q
                         net (fo=2, routed)           0.677     2.106    fsm1/fsm1_out[11]
    SLICE_X34Y82         LUT4 (Prop_lut4_I0_O)        0.124     2.230 f  fsm1/v_write_data[31]_INST_0_i_14/O
                         net (fo=3, routed)           0.682     2.912    fsm1/v_write_data[31]_INST_0_i_14_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I0_O)        0.124     3.036 f  fsm1/v_write_data[31]_INST_0_i_10/O
                         net (fo=3, routed)           0.175     3.211    fsm1/v_write_data[31]_INST_0_i_10_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I0_O)        0.124     3.335 f  fsm1/v_write_data[31]_INST_0_i_2/O
                         net (fo=178, routed)         0.874     4.210    fsm0/A_addr0_0_sn_1
    SLICE_X35Y82         LUT6 (Prop_lut6_I2_O)        0.124     4.334 r  fsm0/out_i_26/O
                         net (fo=1, routed)           0.517     4.850    mult0/mult0_left[8]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036     8.886 r  mult0/out/PCOUT[47]
                         net (fo=1, routed)           0.002     8.888    mult0/out_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.406 r  mult0/out__0/P[0]
                         net (fo=1, routed)           0.897    11.303    fsm0/out_reg[31]_0[0]
    SLICE_X30Y82         LUT6 (Prop_lut6_I1_O)        0.124    11.427 r  fsm0/out[19]_i_7/O
                         net (fo=1, routed)           0.000    11.427    fsm0/out[19]_i_7_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.960 r  fsm0/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.960    fsm0/out_reg[19]_i_1__0_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.077 r  fsm0/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.077    fsm0/out_reg[23]_i_1__0_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.194 r  fsm0/out_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.194    fsm0/out_reg[27]_i_1__0_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.413 r  fsm0/out_reg[31]_i_2__0/O[0]
                         net (fo=1, routed)           0.000    12.413    vWrite00/D[12]
    SLICE_X30Y85         FDRE                                         r  vWrite00/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=167, unset)          0.924     7.924    vWrite00/clk
    SLICE_X30Y85         FDRE                                         r  vWrite00/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X30Y85         FDRE (Setup_fdre_C_D)        0.109     7.998    vWrite00/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -12.413    
  -------------------------------------------------------------------
                         slack                                 -4.415    

Slack (VIOLATED) :        -4.402ns  (required time - arrival time)
  Source:                 fsm1/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            vWrite00/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        11.427ns  (logic 7.603ns (66.534%)  route 3.824ns (33.466%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=167, unset)          0.973     0.973    fsm1/clk
    SLICE_X35Y83         FDRE                                         r  fsm1/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[11]/Q
                         net (fo=2, routed)           0.677     2.106    fsm1/fsm1_out[11]
    SLICE_X34Y82         LUT4 (Prop_lut4_I0_O)        0.124     2.230 f  fsm1/v_write_data[31]_INST_0_i_14/O
                         net (fo=3, routed)           0.682     2.912    fsm1/v_write_data[31]_INST_0_i_14_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I0_O)        0.124     3.036 f  fsm1/v_write_data[31]_INST_0_i_10/O
                         net (fo=3, routed)           0.175     3.211    fsm1/v_write_data[31]_INST_0_i_10_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I0_O)        0.124     3.335 f  fsm1/v_write_data[31]_INST_0_i_2/O
                         net (fo=178, routed)         0.874     4.210    fsm0/A_addr0_0_sn_1
    SLICE_X35Y82         LUT6 (Prop_lut6_I2_O)        0.124     4.334 r  fsm0/out_i_26/O
                         net (fo=1, routed)           0.517     4.850    mult0/mult0_left[8]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036     8.886 r  mult0/out/PCOUT[47]
                         net (fo=1, routed)           0.002     8.888    mult0/out_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.406 r  mult0/out__0/P[0]
                         net (fo=1, routed)           0.897    11.303    fsm0/out_reg[31]_0[0]
    SLICE_X30Y82         LUT6 (Prop_lut6_I1_O)        0.124    11.427 r  fsm0/out[19]_i_7/O
                         net (fo=1, routed)           0.000    11.427    fsm0/out[19]_i_7_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.960 r  fsm0/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.960    fsm0/out_reg[19]_i_1__0_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.077 r  fsm0/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.077    fsm0/out_reg[23]_i_1__0_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.400 r  fsm0/out_reg[27]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    12.400    vWrite00/D[9]
    SLICE_X30Y84         FDRE                                         r  vWrite00/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=167, unset)          0.924     7.924    vWrite00/clk
    SLICE_X30Y84         FDRE                                         r  vWrite00/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X30Y84         FDRE (Setup_fdre_C_D)        0.109     7.998    vWrite00/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -12.400    
  -------------------------------------------------------------------
                         slack                                 -4.402    

Slack (VIOLATED) :        -4.394ns  (required time - arrival time)
  Source:                 fsm1/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            vWrite00/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        11.419ns  (logic 7.595ns (66.511%)  route 3.824ns (33.489%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=167, unset)          0.973     0.973    fsm1/clk
    SLICE_X35Y83         FDRE                                         r  fsm1/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[11]/Q
                         net (fo=2, routed)           0.677     2.106    fsm1/fsm1_out[11]
    SLICE_X34Y82         LUT4 (Prop_lut4_I0_O)        0.124     2.230 f  fsm1/v_write_data[31]_INST_0_i_14/O
                         net (fo=3, routed)           0.682     2.912    fsm1/v_write_data[31]_INST_0_i_14_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I0_O)        0.124     3.036 f  fsm1/v_write_data[31]_INST_0_i_10/O
                         net (fo=3, routed)           0.175     3.211    fsm1/v_write_data[31]_INST_0_i_10_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I0_O)        0.124     3.335 f  fsm1/v_write_data[31]_INST_0_i_2/O
                         net (fo=178, routed)         0.874     4.210    fsm0/A_addr0_0_sn_1
    SLICE_X35Y82         LUT6 (Prop_lut6_I2_O)        0.124     4.334 r  fsm0/out_i_26/O
                         net (fo=1, routed)           0.517     4.850    mult0/mult0_left[8]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036     8.886 r  mult0/out/PCOUT[47]
                         net (fo=1, routed)           0.002     8.888    mult0/out_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.406 r  mult0/out__0/P[0]
                         net (fo=1, routed)           0.897    11.303    fsm0/out_reg[31]_0[0]
    SLICE_X30Y82         LUT6 (Prop_lut6_I1_O)        0.124    11.427 r  fsm0/out[19]_i_7/O
                         net (fo=1, routed)           0.000    11.427    fsm0/out[19]_i_7_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.960 r  fsm0/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.960    fsm0/out_reg[19]_i_1__0_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.077 r  fsm0/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.077    fsm0/out_reg[23]_i_1__0_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.392 r  fsm0/out_reg[27]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    12.392    vWrite00/D[11]
    SLICE_X30Y84         FDRE                                         r  vWrite00/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=167, unset)          0.924     7.924    vWrite00/clk
    SLICE_X30Y84         FDRE                                         r  vWrite00/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X30Y84         FDRE (Setup_fdre_C_D)        0.109     7.998    vWrite00/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -12.392    
  -------------------------------------------------------------------
                         slack                                 -4.394    

Slack (VIOLATED) :        -4.318ns  (required time - arrival time)
  Source:                 fsm1/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            vWrite00/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        11.343ns  (logic 7.519ns (66.286%)  route 3.824ns (33.714%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=167, unset)          0.973     0.973    fsm1/clk
    SLICE_X35Y83         FDRE                                         r  fsm1/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[11]/Q
                         net (fo=2, routed)           0.677     2.106    fsm1/fsm1_out[11]
    SLICE_X34Y82         LUT4 (Prop_lut4_I0_O)        0.124     2.230 f  fsm1/v_write_data[31]_INST_0_i_14/O
                         net (fo=3, routed)           0.682     2.912    fsm1/v_write_data[31]_INST_0_i_14_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I0_O)        0.124     3.036 f  fsm1/v_write_data[31]_INST_0_i_10/O
                         net (fo=3, routed)           0.175     3.211    fsm1/v_write_data[31]_INST_0_i_10_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I0_O)        0.124     3.335 f  fsm1/v_write_data[31]_INST_0_i_2/O
                         net (fo=178, routed)         0.874     4.210    fsm0/A_addr0_0_sn_1
    SLICE_X35Y82         LUT6 (Prop_lut6_I2_O)        0.124     4.334 r  fsm0/out_i_26/O
                         net (fo=1, routed)           0.517     4.850    mult0/mult0_left[8]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036     8.886 r  mult0/out/PCOUT[47]
                         net (fo=1, routed)           0.002     8.888    mult0/out_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.406 r  mult0/out__0/P[0]
                         net (fo=1, routed)           0.897    11.303    fsm0/out_reg[31]_0[0]
    SLICE_X30Y82         LUT6 (Prop_lut6_I1_O)        0.124    11.427 r  fsm0/out[19]_i_7/O
                         net (fo=1, routed)           0.000    11.427    fsm0/out[19]_i_7_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.960 r  fsm0/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.960    fsm0/out_reg[19]_i_1__0_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.077 r  fsm0/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.077    fsm0/out_reg[23]_i_1__0_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.316 r  fsm0/out_reg[27]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    12.316    vWrite00/D[10]
    SLICE_X30Y84         FDRE                                         r  vWrite00/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=167, unset)          0.924     7.924    vWrite00/clk
    SLICE_X30Y84         FDRE                                         r  vWrite00/out_reg[26]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X30Y84         FDRE (Setup_fdre_C_D)        0.109     7.998    vWrite00/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -12.316    
  -------------------------------------------------------------------
                         slack                                 -4.318    

Slack (VIOLATED) :        -4.298ns  (required time - arrival time)
  Source:                 fsm1/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            vWrite00/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        11.323ns  (logic 7.499ns (66.227%)  route 3.824ns (33.773%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=167, unset)          0.973     0.973    fsm1/clk
    SLICE_X35Y83         FDRE                                         r  fsm1/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[11]/Q
                         net (fo=2, routed)           0.677     2.106    fsm1/fsm1_out[11]
    SLICE_X34Y82         LUT4 (Prop_lut4_I0_O)        0.124     2.230 f  fsm1/v_write_data[31]_INST_0_i_14/O
                         net (fo=3, routed)           0.682     2.912    fsm1/v_write_data[31]_INST_0_i_14_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I0_O)        0.124     3.036 f  fsm1/v_write_data[31]_INST_0_i_10/O
                         net (fo=3, routed)           0.175     3.211    fsm1/v_write_data[31]_INST_0_i_10_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I0_O)        0.124     3.335 f  fsm1/v_write_data[31]_INST_0_i_2/O
                         net (fo=178, routed)         0.874     4.210    fsm0/A_addr0_0_sn_1
    SLICE_X35Y82         LUT6 (Prop_lut6_I2_O)        0.124     4.334 r  fsm0/out_i_26/O
                         net (fo=1, routed)           0.517     4.850    mult0/mult0_left[8]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036     8.886 r  mult0/out/PCOUT[47]
                         net (fo=1, routed)           0.002     8.888    mult0/out_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.406 r  mult0/out__0/P[0]
                         net (fo=1, routed)           0.897    11.303    fsm0/out_reg[31]_0[0]
    SLICE_X30Y82         LUT6 (Prop_lut6_I1_O)        0.124    11.427 r  fsm0/out[19]_i_7/O
                         net (fo=1, routed)           0.000    11.427    fsm0/out[19]_i_7_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.960 r  fsm0/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.960    fsm0/out_reg[19]_i_1__0_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.077 r  fsm0/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.077    fsm0/out_reg[23]_i_1__0_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.296 r  fsm0/out_reg[27]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    12.296    vWrite00/D[8]
    SLICE_X30Y84         FDRE                                         r  vWrite00/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=167, unset)          0.924     7.924    vWrite00/clk
    SLICE_X30Y84         FDRE                                         r  vWrite00/out_reg[24]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X30Y84         FDRE (Setup_fdre_C_D)        0.109     7.998    vWrite00/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -12.296    
  -------------------------------------------------------------------
                         slack                                 -4.298    

Slack (VIOLATED) :        -4.285ns  (required time - arrival time)
  Source:                 fsm1/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            vWrite00/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        11.310ns  (logic 7.486ns (66.188%)  route 3.824ns (33.812%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=167, unset)          0.973     0.973    fsm1/clk
    SLICE_X35Y83         FDRE                                         r  fsm1/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[11]/Q
                         net (fo=2, routed)           0.677     2.106    fsm1/fsm1_out[11]
    SLICE_X34Y82         LUT4 (Prop_lut4_I0_O)        0.124     2.230 f  fsm1/v_write_data[31]_INST_0_i_14/O
                         net (fo=3, routed)           0.682     2.912    fsm1/v_write_data[31]_INST_0_i_14_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I0_O)        0.124     3.036 f  fsm1/v_write_data[31]_INST_0_i_10/O
                         net (fo=3, routed)           0.175     3.211    fsm1/v_write_data[31]_INST_0_i_10_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I0_O)        0.124     3.335 f  fsm1/v_write_data[31]_INST_0_i_2/O
                         net (fo=178, routed)         0.874     4.210    fsm0/A_addr0_0_sn_1
    SLICE_X35Y82         LUT6 (Prop_lut6_I2_O)        0.124     4.334 r  fsm0/out_i_26/O
                         net (fo=1, routed)           0.517     4.850    mult0/mult0_left[8]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036     8.886 r  mult0/out/PCOUT[47]
                         net (fo=1, routed)           0.002     8.888    mult0/out_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.406 r  mult0/out__0/P[0]
                         net (fo=1, routed)           0.897    11.303    fsm0/out_reg[31]_0[0]
    SLICE_X30Y82         LUT6 (Prop_lut6_I1_O)        0.124    11.427 r  fsm0/out[19]_i_7/O
                         net (fo=1, routed)           0.000    11.427    fsm0/out[19]_i_7_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.960 r  fsm0/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.960    fsm0/out_reg[19]_i_1__0_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.283 r  fsm0/out_reg[23]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    12.283    vWrite00/D[5]
    SLICE_X30Y83         FDRE                                         r  vWrite00/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=167, unset)          0.924     7.924    vWrite00/clk
    SLICE_X30Y83         FDRE                                         r  vWrite00/out_reg[21]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X30Y83         FDRE (Setup_fdre_C_D)        0.109     7.998    vWrite00/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -12.283    
  -------------------------------------------------------------------
                         slack                                 -4.285    

Slack (VIOLATED) :        -4.277ns  (required time - arrival time)
  Source:                 fsm1/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            vWrite00/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        11.302ns  (logic 7.478ns (66.164%)  route 3.824ns (33.836%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=167, unset)          0.973     0.973    fsm1/clk
    SLICE_X35Y83         FDRE                                         r  fsm1/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[11]/Q
                         net (fo=2, routed)           0.677     2.106    fsm1/fsm1_out[11]
    SLICE_X34Y82         LUT4 (Prop_lut4_I0_O)        0.124     2.230 f  fsm1/v_write_data[31]_INST_0_i_14/O
                         net (fo=3, routed)           0.682     2.912    fsm1/v_write_data[31]_INST_0_i_14_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I0_O)        0.124     3.036 f  fsm1/v_write_data[31]_INST_0_i_10/O
                         net (fo=3, routed)           0.175     3.211    fsm1/v_write_data[31]_INST_0_i_10_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I0_O)        0.124     3.335 f  fsm1/v_write_data[31]_INST_0_i_2/O
                         net (fo=178, routed)         0.874     4.210    fsm0/A_addr0_0_sn_1
    SLICE_X35Y82         LUT6 (Prop_lut6_I2_O)        0.124     4.334 r  fsm0/out_i_26/O
                         net (fo=1, routed)           0.517     4.850    mult0/mult0_left[8]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036     8.886 r  mult0/out/PCOUT[47]
                         net (fo=1, routed)           0.002     8.888    mult0/out_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.406 r  mult0/out__0/P[0]
                         net (fo=1, routed)           0.897    11.303    fsm0/out_reg[31]_0[0]
    SLICE_X30Y82         LUT6 (Prop_lut6_I1_O)        0.124    11.427 r  fsm0/out[19]_i_7/O
                         net (fo=1, routed)           0.000    11.427    fsm0/out[19]_i_7_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.960 r  fsm0/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.960    fsm0/out_reg[19]_i_1__0_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.275 r  fsm0/out_reg[23]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    12.275    vWrite00/D[7]
    SLICE_X30Y83         FDRE                                         r  vWrite00/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=167, unset)          0.924     7.924    vWrite00/clk
    SLICE_X30Y83         FDRE                                         r  vWrite00/out_reg[23]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X30Y83         FDRE (Setup_fdre_C_D)        0.109     7.998    vWrite00/out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -12.275    
  -------------------------------------------------------------------
                         slack                                 -4.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 i0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.464%)  route 0.148ns (41.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=167, unset)          0.410     0.410    i0/clk
    SLICE_X32Y78         FDRE                                         r  i0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  i0/out_reg[0]/Q
                         net (fo=6, routed)           0.148     0.723    i0/Q[0]
    SLICE_X32Y76         LUT6 (Prop_lut6_I0_O)        0.045     0.768 r  i0/out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.768    i0/i0_in[2]
    SLICE_X32Y76         FDRE                                         r  i0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=167, unset)          0.432     0.432    i0/clk
    SLICE_X32Y76         FDRE                                         r  i0/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y76         FDRE (Hold_fdre_C_D)         0.120     0.552    i0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 i0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (55.046%)  route 0.171ns (44.954%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=167, unset)          0.410     0.410    i0/clk
    SLICE_X32Y78         FDRE                                         r  i0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  i0/out_reg[0]/Q
                         net (fo=6, routed)           0.171     0.745    fsm0/Q[0]
    SLICE_X32Y78         LUT6 (Prop_lut6_I0_O)        0.045     0.790 r  fsm0/out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.790    i0/D[1]
    SLICE_X32Y78         FDRE                                         r  i0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=167, unset)          0.432     0.432    i0/clk
    SLICE_X32Y78         FDRE                                         r  i0/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y78         FDRE (Hold_fdre_C_D)         0.120     0.552    i0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.790    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 fsm2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm2/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=167, unset)          0.410     0.410    fsm2/clk
    SLICE_X34Y86         FDRE                                         r  fsm2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  fsm2/out_reg[0]/Q
                         net (fo=8, routed)           0.175     0.749    fsm2/fsm2_out[0]
    SLICE_X34Y86         LUT6 (Prop_lut6_I5_O)        0.045     0.794 r  fsm2/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.794    fsm2/out[0]_i_1_n_0
    SLICE_X34Y86         FDRE                                         r  fsm2/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=167, unset)          0.432     0.432    fsm2/clk
    SLICE_X34Y86         FDRE                                         r  fsm2/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y86         FDRE (Hold_fdre_C_D)         0.120     0.552    fsm2/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 fsm0/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=167, unset)          0.410     0.410    fsm0/clk
    SLICE_X33Y83         FDRE                                         r  fsm0/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm0/out_reg[27]/Q
                         net (fo=2, routed)           0.120     0.671    fsm0/fsm0_out[27]
    SLICE_X33Y83         LUT6 (Prop_lut6_I4_O)        0.045     0.716 r  fsm0/out[27]_i_2__1/O
                         net (fo=1, routed)           0.000     0.716    fsm0/out[27]_i_2__1_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.779 r  fsm0/out_reg[27]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.779    fsm0/out_reg[27]_i_1__1_n_4
    SLICE_X33Y83         FDRE                                         r  fsm0/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=167, unset)          0.432     0.432    fsm0/clk
    SLICE_X33Y83         FDRE                                         r  fsm0/out_reg[27]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y83         FDRE (Hold_fdre_C_D)         0.105     0.537    fsm0/out_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 fsm0/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.224%)  route 0.121ns (29.776%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=167, unset)          0.410     0.410    fsm0/clk
    SLICE_X35Y84         FDRE                                         r  fsm0/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm0/out_reg[30]/Q
                         net (fo=2, routed)           0.121     0.672    fsm0/fsm0_out[30]
    SLICE_X33Y84         LUT6 (Prop_lut6_I4_O)        0.045     0.717 r  fsm0/out[31]_i_4__1/O
                         net (fo=1, routed)           0.000     0.717    fsm0/out[31]_i_4__1_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.816 r  fsm0/out_reg[31]_i_2__1/O[3]
                         net (fo=1, routed)           0.000     0.816    fsm0/out_reg[31]_i_2__1_n_4
    SLICE_X33Y84         FDRE                                         r  fsm0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=167, unset)          0.432     0.432    fsm0/clk
    SLICE_X33Y84         FDRE                                         r  fsm0/out_reg[31]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y84         FDRE (Hold_fdre_C_D)         0.105     0.537    fsm0/out_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 fsm0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.902%)  route 0.248ns (57.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=167, unset)          0.410     0.410    fsm0/clk
    SLICE_X33Y77         FDRE                                         r  fsm0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm0/out_reg[1]/Q
                         net (fo=163, routed)         0.248     0.799    fsm0/fsm0_out[1]
    SLICE_X32Y78         LUT6 (Prop_lut6_I3_O)        0.045     0.844 r  fsm0/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.844    i0/D[0]
    SLICE_X32Y78         FDRE                                         r  i0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=167, unset)          0.432     0.432    i0/clk
    SLICE_X32Y78         FDRE                                         r  i0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y78         FDRE (Hold_fdre_C_D)         0.121     0.553    i0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 fsm0/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=167, unset)          0.410     0.410    fsm0/clk
    SLICE_X33Y79         FDRE                                         r  fsm0/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm0/out_reg[11]/Q
                         net (fo=2, routed)           0.170     0.721    fsm0/fsm0_out[11]
    SLICE_X33Y79         LUT6 (Prop_lut6_I4_O)        0.045     0.766 r  fsm0/out[11]_i_2__0/O
                         net (fo=1, routed)           0.000     0.766    fsm0/out[11]_i_2__0_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.829 r  fsm0/out_reg[11]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.829    fsm0/out_reg[11]_i_1__0_n_4
    SLICE_X33Y79         FDRE                                         r  fsm0/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=167, unset)          0.432     0.432    fsm0/clk
    SLICE_X33Y79         FDRE                                         r  fsm0/out_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y79         FDRE (Hold_fdre_C_D)         0.105     0.537    fsm0/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 fsm0/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=167, unset)          0.410     0.410    fsm0/clk
    SLICE_X33Y80         FDRE                                         r  fsm0/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm0/out_reg[15]/Q
                         net (fo=2, routed)           0.170     0.721    fsm0/fsm0_out[15]
    SLICE_X33Y80         LUT6 (Prop_lut6_I4_O)        0.045     0.766 r  fsm0/out[15]_i_2__0/O
                         net (fo=1, routed)           0.000     0.766    fsm0/out[15]_i_2__0_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.829 r  fsm0/out_reg[15]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.829    fsm0/out_reg[15]_i_1__0_n_4
    SLICE_X33Y80         FDRE                                         r  fsm0/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=167, unset)          0.432     0.432    fsm0/clk
    SLICE_X33Y80         FDRE                                         r  fsm0/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y80         FDRE (Hold_fdre_C_D)         0.105     0.537    fsm0/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 fsm0/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=167, unset)          0.410     0.410    fsm0/clk
    SLICE_X33Y81         FDRE                                         r  fsm0/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm0/out_reg[19]/Q
                         net (fo=2, routed)           0.170     0.721    fsm0/fsm0_out[19]
    SLICE_X33Y81         LUT6 (Prop_lut6_I4_O)        0.045     0.766 r  fsm0/out[19]_i_2__1/O
                         net (fo=1, routed)           0.000     0.766    fsm0/out[19]_i_2__1_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.829 r  fsm0/out_reg[19]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.829    fsm0/out_reg[19]_i_1__1_n_4
    SLICE_X33Y81         FDRE                                         r  fsm0/out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=167, unset)          0.432     0.432    fsm0/clk
    SLICE_X33Y81         FDRE                                         r  fsm0/out_reg[19]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y81         FDRE (Hold_fdre_C_D)         0.105     0.537    fsm0/out_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 fsm0/out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=167, unset)          0.410     0.410    fsm0/clk
    SLICE_X33Y82         FDRE                                         r  fsm0/out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm0/out_reg[23]/Q
                         net (fo=2, routed)           0.170     0.721    fsm0/fsm0_out[23]
    SLICE_X33Y82         LUT6 (Prop_lut6_I4_O)        0.045     0.766 r  fsm0/out[23]_i_2__1/O
                         net (fo=1, routed)           0.000     0.766    fsm0/out[23]_i_2__1_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.829 r  fsm0/out_reg[23]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.829    fsm0/out_reg[23]_i_1__1_n_4
    SLICE_X33Y82         FDRE                                         r  fsm0/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=167, unset)          0.432     0.432    fsm0/clk
    SLICE_X33Y82         FDRE                                         r  fsm0/out_reg[23]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y82         FDRE (Hold_fdre_C_D)         0.105     0.537    fsm0/out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.293    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X32Y80  ARead00/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X33Y85  ARead00/out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X32Y82  ARead00/out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X34Y87  ARead00/out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X34Y82  ARead00/out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X34Y82  ARead00/out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X32Y82  ARead00/out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X33Y85  ARead00/out_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y75  ARead00/out_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X33Y76  ARead00/out_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X32Y80  ARead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X33Y85  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X32Y82  ARead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y87  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y82  ARead00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y82  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X32Y82  ARead00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X33Y85  ARead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y75  ARead00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X33Y76  ARead00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X32Y80  ARead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X33Y85  ARead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X32Y82  ARead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y87  ARead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y82  ARead00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y82  ARead00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X32Y82  ARead00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X33Y85  ARead00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y75  ARead00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X33Y76  ARead00/out_reg[18]/C



