

================================================================
== Vivado HLS Report for 'sin_lut_ap_fixed_12_6_5_3_0_s'
================================================================
* Date:           Sun Feb 26 15:40:04 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.339 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.53>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%input_V_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %input_V)" [firmware/nnet_utils/nnet_math.h:186]   --->   Operation 5 'read' 'input_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i12 %input_V_read to i27" [firmware/nnet_utils/nnet_math.h:186]   --->   Operation 6 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V = mul i27 10430, %sext_ln1116" [firmware/nnet_utils/nnet_math.h:186]   --->   Operation 7 'mul' 'r_V' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Val2_16 = call i6 @_ssdm_op_PartSelect.i6.i27.i32.i32(i27 %r_V, i32 16, i32 21)" [firmware/nnet_utils/nnet_math.h:93->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 8 'partselect' 'p_Val2_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%luTdex1_V = call i3 @_ssdm_op_PartSelect.i3.i27.i32.i32(i27 %r_V, i32 16, i32 18)" [firmware/nnet_utils/nnet_math.h:113->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 9 'partselect' 'luTdex1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%octant_V = call i3 @_ssdm_op_PartSelect.i3.i27.i32.i32(i27 %r_V, i32 19, i32 21)" [firmware/nnet_utils/nnet_math.h:138->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 10 'partselect' 'octant_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %r_V, i32 19)" [firmware/nnet_utils/nnet_math.h:138->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 11 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Result_s = call i6 @_ssdm_op_PartSelect.i6.i27.i32.i32(i27 %r_V, i32 21, i32 16)" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 12 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.56>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%p_Result_13 = call i32 @_ssdm_op_BitConcatenate.i32.i26.i6(i26 -1, i6 %p_Result_s)" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 13 'bitconcatenate' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.84ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_13, i1 true) nounwind" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 14 'cttz' 'l' <Predicate = true> <Delay = 0.84> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i32 %l to i11" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 15 'trunc' 'trunc_ln893' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.88ns)   --->   "%sub_ln894 = sub nsw i32 6, %l" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 16 'sub' 'sub_ln894' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln894 = trunc i32 %sub_ln894 to i6" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 17 'trunc' 'trunc_ln894' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.88ns)   --->   "%lsb_index = add nsw i32 -53, %sub_ln894" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 18 'add' 'lsb_index' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_7 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 19 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.84ns)   --->   "%icmp_ln897 = icmp sgt i31 %tmp_7, 0" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 20 'icmp' 'icmp_ln897' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894 to i3" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 21 'trunc' 'trunc_ln897' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.57ns)   --->   "%sub_ln897 = sub i3 -4, %trunc_ln897" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 22 'sub' 'sub_ln897' <Predicate = true> <Delay = 0.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%zext_ln897 = zext i3 %sub_ln897 to i6" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 23 'zext' 'zext_ln897' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%lshr_ln897 = lshr i6 -1, %zext_ln897" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 24 'lshr' 'lshr_ln897' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%p_Result_4 = and i6 %p_Val2_16, %lshr_ln897" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 25 'and' 'p_Result_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.61ns) (out node of the LUT)   --->   "%icmp_ln897_1 = icmp ne i6 %p_Result_4, 0" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 26 'icmp' 'icmp_ln897_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln897, %icmp_ln897_1" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 27 'and' 'a' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 28 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln899 = xor i1 %tmp_8, true" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 29 'xor' 'xor_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.70ns)   --->   "%add_ln899 = add i6 11, %trunc_ln894" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 30 'add' 'add_ln899' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i6.i6(i6 %p_Val2_16, i6 %add_ln899) nounwind" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 31 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln899 = and i1 %p_Result_3, %xor_ln899" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 32 'and' 'and_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln899 = or i1 %and_ln899, %a" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 33 'or' 'or_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899)" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 34 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.12>
ST_2 : Operation 35 [1/1] (0.85ns)   --->   "%icmp_ln908 = icmp sgt i32 %lsb_index, 0" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 35 'icmp' 'icmp_ln908' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.33>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_12 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %luTdex1_V, i6 0)" [firmware/nnet_utils/nnet_math.h:116->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 36 'bitconcatenate' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.71ns)   --->   "%sub_ln214 = sub i9 0, %p_Result_12" [firmware/nnet_utils/nnet_math.h:139->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 37 'sub' 'sub_ln214' <Predicate = (tmp_5)> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.30ns)   --->   "%luTdex_V_1 = select i1 %tmp_5, i9 %sub_ln214, i9 %p_Result_12" [firmware/nnet_utils/nnet_math.h:139->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 38 'select' 'luTdex_V_1' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i9 %luTdex_V_1 to i64" [firmware/nnet_utils/nnet_math.h:141->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 39 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%sincos1_1_addr = getelementptr [512 x i6]* @sincos1_1, i64 0, i64 %zext_ln544" [firmware/nnet_utils/nnet_math.h:141->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 40 'getelementptr' 'sincos1_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (1.15ns)   --->   "%p_Val2_8 = load i6* %sincos1_1_addr, align 1" [firmware/nnet_utils/nnet_math.h:141->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 41 'load' 'p_Val2_8' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 512> <ROM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sincos1_0_addr = getelementptr [512 x i7]* @sincos1_0, i64 0, i64 %zext_ln544" [firmware/nnet_utils/nnet_math.h:142->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 42 'getelementptr' 'sincos1_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (1.15ns)   --->   "%p_Val2_9 = load i7* %sincos1_0_addr, align 1" [firmware/nnet_utils/nnet_math.h:142->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 43 'load' 'p_Val2_9' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 512> <ROM>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m = zext i6 %p_Val2_16 to i64" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 44 'zext' 'm' <Predicate = (!icmp_ln908)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln907_1 = zext i6 %p_Val2_16 to i32" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 45 'zext' 'zext_ln907_1' <Predicate = (icmp_ln908)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.88ns)   --->   "%add_ln908 = add nsw i32 -54, %sub_ln894" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 46 'add' 'add_ln908' <Predicate = (icmp_ln908)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln908 = lshr i32 %zext_ln907_1, %add_ln908" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 47 'lshr' 'lshr_ln908' <Predicate = (icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln908 = zext i32 %lshr_ln908 to i64" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 48 'zext' 'zext_ln908' <Predicate = (icmp_ln908)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.88ns)   --->   "%sub_ln908 = sub i32 54, %sub_ln894" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 49 'sub' 'sub_ln908' <Predicate = (!icmp_ln908)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln908_1 = zext i32 %sub_ln908 to i64" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 50 'zext' 'zext_ln908_1' <Predicate = (!icmp_ln908)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln908 = shl i64 %m, %zext_ln908_1" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 51 'shl' 'shl_ln908' <Predicate = (!icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m_1 = select i1 %icmp_ln908, i64 %zext_ln908, i64 %shl_ln908" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 52 'select' 'm_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln911 = zext i32 %or_ln to i64" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 53 'zext' 'zext_ln911' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.14ns) (out node of the LUT)   --->   "%m_2 = add i64 %zext_ln911, %m_1" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 54 'add' 'm_2' <Predicate = true> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%m_s = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_2, i32 1, i32 63)" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 55 'partselect' 'm_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%m_11 = zext i63 %m_s to i64" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 56 'zext' 'm_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_2, i32 54)" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 57 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.73ns)   --->   "%sub_ln915 = sub i11 1022, %trunc_ln893" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 58 'sub' 'sub_ln915' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.73ns)   --->   "%add_ln915 = add i11 1, %sub_ln915" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 59 'add' 'add_ln915' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.30ns)   --->   "%select_ln915 = select i1 %tmp_9, i11 %add_ln915, i11 %sub_ln915" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 60 'select' 'select_ln915' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_1 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 false, i11 %select_ln915)" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 61 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_14 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %m_11, i12 %tmp_1, i32 52, i32 63)" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 62 'partset' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%bitcast_ln729 = bitcast i64 %p_Result_14 to double" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 63 'bitcast' 'bitcast_ln729' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln3 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %m_2, i32 1, i32 52)" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 64 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.61ns)   --->   "%icmp_ln924 = icmp ne i11 %select_ln915, -1" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 65 'icmp' 'icmp_ln924' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.98ns)   --->   "%icmp_ln924_1 = icmp eq i52 %trunc_ln3, 0" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 66 'icmp' 'icmp_ln924_1' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.12ns)   --->   "%or_ln924 = or i1 %icmp_ln924_1, %icmp_ln924" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 67 'or' 'or_ln924' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [2/2] (2.01ns)   --->   "%tmp = fcmp oeq double %bitcast_ln729, 1.250000e-01" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 68 'dcmp' 'tmp' <Predicate = true> <Delay = 2.01> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.61ns)   --->   "%icmp_ln885 = icmp ne i6 %p_Val2_16, 0" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 69 'icmp' 'icmp_ln885' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [2/2] (2.01ns)   --->   "%tmp_2 = fcmp oeq double %bitcast_ln729, 3.750000e-01" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 70 'dcmp' 'tmp_2' <Predicate = true> <Delay = 2.01> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [2/2] (2.01ns)   --->   "%tmp_3 = fcmp oeq double %bitcast_ln729, 6.250000e-01" [firmware/nnet_utils/nnet_math.h:152->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 71 'dcmp' 'tmp_3' <Predicate = true> <Delay = 2.01> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [2/2] (2.01ns)   --->   "%tmp_4 = fcmp oeq double %bitcast_ln729, 8.750000e-01" [firmware/nnet_utils/nnet_math.h:152->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 72 'dcmp' 'tmp_4' <Predicate = true> <Delay = 2.01> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.86>
ST_4 : Operation 73 [1/1] (0.57ns)   --->   "%add_ln142 = add i3 -1, %octant_V" [firmware/nnet_utils/nnet_math.h:142->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 73 'add' 'add_ln142' <Predicate = true> <Delay = 0.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_6 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %add_ln142, i32 1, i32 2)" [firmware/nnet_utils/nnet_math.h:142->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 74 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.34ns)   --->   "%icmp_ln142 = icmp eq i2 %tmp_6, 0" [firmware/nnet_utils/nnet_math.h:142->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 75 'icmp' 'icmp_ln142' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/2] (1.15ns)   --->   "%p_Val2_8 = load i6* %sincos1_1_addr, align 1" [firmware/nnet_utils/nnet_math.h:141->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 76 'load' 'p_Val2_8' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 512> <ROM>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i6 %p_Val2_8 to i7" [firmware/nnet_utils/nnet_math.h:141->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 77 'zext' 'zext_ln1265' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/2] (1.15ns)   --->   "%p_Val2_9 = load i7* %sincos1_0_addr, align 1" [firmware/nnet_utils/nnet_math.h:142->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 78 'load' 'p_Val2_9' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 512> <ROM>
ST_4 : Operation 79 [1/1] (0.49ns)   --->   "%icmp_ln143 = icmp eq i3 %octant_V, -1" [firmware/nnet_utils/nnet_math.h:143->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 79 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.49ns)   --->   "%icmp_ln143_1 = icmp eq i3 %octant_V, -4" [firmware/nnet_utils/nnet_math.h:143->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 80 'icmp' 'icmp_ln143_1' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node sub_ln703)   --->   "%or_ln143 = or i1 %icmp_ln143, %icmp_ln143_1" [firmware/nnet_utils/nnet_math.h:143->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 81 'or' 'or_ln143' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node sub_ln703)   --->   "%select_ln143 = select i1 %or_ln143, i7 %zext_ln1265, i7 %p_Val2_9" [firmware/nnet_utils/nnet_math.h:143->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 82 'select' 'select_ln143' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.70ns) (out node of the LUT)   --->   "%sub_ln703 = sub i7 0, %select_ln143" [firmware/nnet_utils/nnet_math.h:144->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 83 'sub' 'sub_ln703' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln151_3)   --->   "%sext_ln703 = sext i7 %sub_ln703 to i8" [firmware/nnet_utils/nnet_math.h:144->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 84 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.49ns)   --->   "%icmp_ln141 = icmp eq i3 %octant_V, 3" [firmware/nnet_utils/nnet_math.h:141->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 85 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.49ns)   --->   "%icmp_ln141_1 = icmp eq i3 %octant_V, 0" [firmware/nnet_utils/nnet_math.h:141->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 86 'icmp' 'icmp_ln141_1' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node or_ln151_3)   --->   "%or_ln141 = or i1 %icmp_ln141, %icmp_ln141_1" [firmware/nnet_utils/nnet_math.h:141->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 87 'or' 'or_ln141' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.49ns)   --->   "%icmp_ln141_2 = icmp ne i3 %octant_V, 3" [firmware/nnet_utils/nnet_math.h:141->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 88 'icmp' 'icmp_ln141_2' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.49ns)   --->   "%icmp_ln141_3 = icmp ne i3 %octant_V, 0" [firmware/nnet_utils/nnet_math.h:141->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 89 'icmp' 'icmp_ln141_3' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln142_1)   --->   "%and_ln142 = and i1 %icmp_ln141_3, %icmp_ln142" [firmware/nnet_utils/nnet_math.h:142->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 90 'and' 'and_ln142' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln142_1 = and i1 %and_ln142, %icmp_ln141_2" [firmware/nnet_utils/nnet_math.h:142->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 91 'and' 'and_ln142_1' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/2] (2.01ns)   --->   "%tmp = fcmp oeq double %bitcast_ln729, 1.250000e-01" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 92 'dcmp' 'tmp' <Predicate = true> <Delay = 2.01> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/2] (2.01ns)   --->   "%tmp_2 = fcmp oeq double %bitcast_ln729, 3.750000e-01" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 93 'dcmp' 'tmp_2' <Predicate = true> <Delay = 2.01> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node and_ln151)   --->   "%or_ln151_1 = or i1 %tmp, %tmp_2" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 94 'or' 'or_ln151_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln151)   --->   "%and_ln151_1 = and i1 %or_ln924, %or_ln151_1" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 95 'and' 'and_ln151_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln151 = and i1 %and_ln151_1, %icmp_ln885" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 96 'and' 'and_ln151' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/2] (2.01ns)   --->   "%tmp_3 = fcmp oeq double %bitcast_ln729, 6.250000e-01" [firmware/nnet_utils/nnet_math.h:152->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 97 'dcmp' 'tmp_3' <Predicate = true> <Delay = 2.01> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/2] (2.01ns)   --->   "%tmp_4 = fcmp oeq double %bitcast_ln729, 8.750000e-01" [firmware/nnet_utils/nnet_math.h:152->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 98 'dcmp' 'tmp_4' <Predicate = true> <Delay = 2.01> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node or_ln151)   --->   "%or_ln152 = or i1 %tmp_3, %tmp_4" [firmware/nnet_utils/nnet_math.h:152->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 99 'or' 'or_ln152' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node or_ln151)   --->   "%and_ln152_1 = and i1 %or_ln924, %or_ln152" [firmware/nnet_utils/nnet_math.h:152->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 100 'and' 'and_ln152_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node or_ln151)   --->   "%and_ln152 = and i1 %and_ln152_1, %icmp_ln885" [firmware/nnet_utils/nnet_math.h:152->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 101 'and' 'and_ln152' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln151_2)   --->   "%select_ln151 = select i1 %and_ln151, i8 45, i8 -46" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 102 'select' 'select_ln151' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln151 = or i1 %and_ln151, %and_ln152" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 103 'or' 'or_ln151' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln151_2)   --->   "%select_ln151_1 = select i1 %and_ln142_1, i7 %p_Val2_9, i7 %zext_ln1265" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 104 'select' 'select_ln151_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln151_2)   --->   "%zext_ln151 = zext i7 %select_ln151_1 to i8" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 105 'zext' 'zext_ln151' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node or_ln151_3)   --->   "%or_ln151_2 = or i1 %and_ln142_1, %or_ln141" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 106 'or' 'or_ln151_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln151_2 = select i1 %or_ln151, i8 %select_ln151, i8 %zext_ln151" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 107 'select' 'select_ln151_2' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln151_3 = or i1 %or_ln151, %or_ln151_2" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 108 'or' 'or_ln151_3' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln151_3 = select i1 %or_ln151_3, i8 %select_ln151_2, i8 %sext_ln703" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 109 'select' 'select_ln151_3' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "ret i8 %select_ln151_3" [firmware/nnet_utils/nnet_math.h:155->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 110 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sincos1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sincos1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_V_read   (read          ) [ 00000]
sext_ln1116    (sext          ) [ 00000]
r_V            (mul           ) [ 00000]
p_Val2_16      (partselect    ) [ 01110]
luTdex1_V      (partselect    ) [ 01110]
octant_V       (partselect    ) [ 01111]
tmp_5          (bitselect     ) [ 01110]
p_Result_s     (partselect    ) [ 01100]
p_Result_13    (bitconcatenate) [ 00000]
l              (cttz          ) [ 00000]
trunc_ln893    (trunc         ) [ 01010]
sub_ln894      (sub           ) [ 01010]
trunc_ln894    (trunc         ) [ 00000]
lsb_index      (add           ) [ 00000]
tmp_7          (partselect    ) [ 00000]
icmp_ln897     (icmp          ) [ 00000]
trunc_ln897    (trunc         ) [ 00000]
sub_ln897      (sub           ) [ 00000]
zext_ln897     (zext          ) [ 00000]
lshr_ln897     (lshr          ) [ 00000]
p_Result_4     (and           ) [ 00000]
icmp_ln897_1   (icmp          ) [ 00000]
a              (and           ) [ 00000]
tmp_8          (bitselect     ) [ 00000]
xor_ln899      (xor           ) [ 00000]
add_ln899      (add           ) [ 00000]
p_Result_3     (bitselect     ) [ 00000]
and_ln899      (and           ) [ 00000]
or_ln899       (or            ) [ 00000]
or_ln          (bitconcatenate) [ 01010]
icmp_ln908     (icmp          ) [ 01010]
p_Result_12    (bitconcatenate) [ 00000]
sub_ln214      (sub           ) [ 00000]
luTdex_V_1     (select        ) [ 00000]
zext_ln544     (zext          ) [ 00000]
sincos1_1_addr (getelementptr ) [ 01001]
sincos1_0_addr (getelementptr ) [ 01001]
m              (zext          ) [ 00000]
zext_ln907_1   (zext          ) [ 00000]
add_ln908      (add           ) [ 00000]
lshr_ln908     (lshr          ) [ 00000]
zext_ln908     (zext          ) [ 00000]
sub_ln908      (sub           ) [ 00000]
zext_ln908_1   (zext          ) [ 00000]
shl_ln908      (shl           ) [ 00000]
m_1            (select        ) [ 00000]
zext_ln911     (zext          ) [ 00000]
m_2            (add           ) [ 00000]
m_s            (partselect    ) [ 00000]
m_11           (zext          ) [ 00000]
tmp_9          (bitselect     ) [ 00000]
sub_ln915      (sub           ) [ 00000]
add_ln915      (add           ) [ 00000]
select_ln915   (select        ) [ 00000]
tmp_1          (bitconcatenate) [ 00000]
p_Result_14    (partset       ) [ 00000]
bitcast_ln729  (bitcast       ) [ 01001]
trunc_ln3      (partselect    ) [ 00000]
icmp_ln924     (icmp          ) [ 00000]
icmp_ln924_1   (icmp          ) [ 00000]
or_ln924       (or            ) [ 01001]
icmp_ln885     (icmp          ) [ 01001]
add_ln142      (add           ) [ 00000]
tmp_6          (partselect    ) [ 00000]
icmp_ln142     (icmp          ) [ 00000]
p_Val2_8       (load          ) [ 00000]
zext_ln1265    (zext          ) [ 00000]
p_Val2_9       (load          ) [ 00000]
icmp_ln143     (icmp          ) [ 00000]
icmp_ln143_1   (icmp          ) [ 00000]
or_ln143       (or            ) [ 00000]
select_ln143   (select        ) [ 00000]
sub_ln703      (sub           ) [ 00000]
sext_ln703     (sext          ) [ 00000]
icmp_ln141     (icmp          ) [ 00000]
icmp_ln141_1   (icmp          ) [ 00000]
or_ln141       (or            ) [ 00000]
icmp_ln141_2   (icmp          ) [ 00000]
icmp_ln141_3   (icmp          ) [ 00000]
and_ln142      (and           ) [ 00000]
and_ln142_1    (and           ) [ 00000]
tmp            (dcmp          ) [ 00000]
tmp_2          (dcmp          ) [ 00000]
or_ln151_1     (or            ) [ 00000]
and_ln151_1    (and           ) [ 00000]
and_ln151      (and           ) [ 00000]
tmp_3          (dcmp          ) [ 00000]
tmp_4          (dcmp          ) [ 00000]
or_ln152       (or            ) [ 00000]
and_ln152_1    (and           ) [ 00000]
and_ln152      (and           ) [ 00000]
select_ln151   (select        ) [ 00000]
or_ln151       (or            ) [ 00000]
select_ln151_1 (select        ) [ 00000]
zext_ln151     (zext          ) [ 00000]
or_ln151_2     (or            ) [ 00000]
select_ln151_2 (select        ) [ 00000]
or_ln151_3     (or            ) [ 00000]
select_ln151_3 (select        ) [ 00000]
ret_ln155      (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sincos1_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sincos1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sincos1_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sincos1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i27.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i26.i6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i3.i6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i3.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="input_V_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="12" slack="0"/>
<pin id="122" dir="0" index="1" bw="12" slack="0"/>
<pin id="123" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_V_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="sincos1_1_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="6" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="9" slack="0"/>
<pin id="130" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sincos1_1_addr/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="9" slack="0"/>
<pin id="135" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_8/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="sincos1_0_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="7" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="9" slack="0"/>
<pin id="143" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sincos1_0_addr/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="9" slack="0"/>
<pin id="148" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_9/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="0"/>
<pin id="159" dir="0" index="1" bw="64" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="0"/>
<pin id="169" dir="0" index="1" bw="64" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="sext_ln1116_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="12" slack="0"/>
<pin id="174" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_Val2_16_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="6" slack="0"/>
<pin id="178" dir="0" index="1" bw="27" slack="0"/>
<pin id="179" dir="0" index="2" bw="6" slack="0"/>
<pin id="180" dir="0" index="3" bw="6" slack="0"/>
<pin id="181" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_16/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="luTdex1_V_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="3" slack="0"/>
<pin id="187" dir="0" index="1" bw="27" slack="0"/>
<pin id="188" dir="0" index="2" bw="6" slack="0"/>
<pin id="189" dir="0" index="3" bw="6" slack="0"/>
<pin id="190" dir="1" index="4" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="luTdex1_V/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="octant_V_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="3" slack="0"/>
<pin id="196" dir="0" index="1" bw="27" slack="0"/>
<pin id="197" dir="0" index="2" bw="6" slack="0"/>
<pin id="198" dir="0" index="3" bw="6" slack="0"/>
<pin id="199" dir="1" index="4" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="octant_V/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_5_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="27" slack="0"/>
<pin id="206" dir="0" index="2" bw="6" slack="0"/>
<pin id="207" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_Result_s_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="6" slack="0"/>
<pin id="212" dir="0" index="1" bw="27" slack="0"/>
<pin id="213" dir="0" index="2" bw="6" slack="0"/>
<pin id="214" dir="0" index="3" bw="6" slack="0"/>
<pin id="215" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="p_Result_13_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="6" slack="1"/>
<pin id="223" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_13/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="l_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="1" slack="0"/>
<pin id="230" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="trunc_ln893_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln893/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="sub_ln894_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln894/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="trunc_ln894_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln894/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="lsb_index_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="7" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_7_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="31" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="0" index="2" bw="1" slack="0"/>
<pin id="258" dir="0" index="3" bw="6" slack="0"/>
<pin id="259" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_ln897_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="31" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="trunc_ln897_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln897/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="sub_ln897_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="3" slack="0"/>
<pin id="276" dir="0" index="1" bw="3" slack="0"/>
<pin id="277" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln897/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln897_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="3" slack="0"/>
<pin id="282" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln897/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="lshr_ln897_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="3" slack="0"/>
<pin id="287" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln897/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_Result_4_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="6" slack="1"/>
<pin id="292" dir="0" index="1" bw="6" slack="0"/>
<pin id="293" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_4/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="icmp_ln897_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="6" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897_1/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="a_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_8_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="0" index="2" bw="6" slack="0"/>
<pin id="311" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="xor_ln899_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln899/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="add_ln899_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="0"/>
<pin id="323" dir="0" index="1" bw="6" slack="0"/>
<pin id="324" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln899/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="p_Result_3_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="6" slack="1"/>
<pin id="330" dir="0" index="2" bw="6" slack="0"/>
<pin id="331" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="and_ln899_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln899/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="or_ln899_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln899/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="or_ln_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="0" index="2" bw="1" slack="0"/>
<pin id="350" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="icmp_ln908_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln908/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="p_Result_12_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="9" slack="0"/>
<pin id="362" dir="0" index="1" bw="3" slack="2"/>
<pin id="363" dir="0" index="2" bw="1" slack="0"/>
<pin id="364" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_12/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="sub_ln214_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="9" slack="0"/>
<pin id="370" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln214/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="luTdex_V_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="2"/>
<pin id="375" dir="0" index="1" bw="9" slack="0"/>
<pin id="376" dir="0" index="2" bw="9" slack="0"/>
<pin id="377" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="luTdex_V_1/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln544_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="9" slack="0"/>
<pin id="382" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="m_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="6" slack="2"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="zext_ln907_1_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="6" slack="2"/>
<pin id="391" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln907_1/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="add_ln908_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="7" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="1"/>
<pin id="395" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln908/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="lshr_ln908_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="6" slack="0"/>
<pin id="399" dir="0" index="1" bw="32" slack="0"/>
<pin id="400" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln908/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln908_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="0"/>
<pin id="405" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="sub_ln908_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="7" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="1"/>
<pin id="410" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln908/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="zext_ln908_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908_1/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="shl_ln908_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="6" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="0"/>
<pin id="419" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln908/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="m_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="1"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="0" index="2" bw="64" slack="0"/>
<pin id="426" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_1/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln911_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="1"/>
<pin id="431" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln911/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="m_2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="64" slack="0"/>
<pin id="435" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="m_s_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="63" slack="0"/>
<pin id="440" dir="0" index="1" bw="64" slack="0"/>
<pin id="441" dir="0" index="2" bw="1" slack="0"/>
<pin id="442" dir="0" index="3" bw="7" slack="0"/>
<pin id="443" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_s/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="m_11_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="63" slack="0"/>
<pin id="450" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_11/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_9_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="64" slack="0"/>
<pin id="455" dir="0" index="2" bw="7" slack="0"/>
<pin id="456" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="sub_ln915_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="11" slack="0"/>
<pin id="462" dir="0" index="1" bw="11" slack="1"/>
<pin id="463" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln915/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="add_ln915_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="11" slack="0"/>
<pin id="468" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln915/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="select_ln915_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="11" slack="0"/>
<pin id="474" dir="0" index="2" bw="11" slack="0"/>
<pin id="475" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln915/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_1_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="12" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="0" index="2" bw="11" slack="0"/>
<pin id="483" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="p_Result_14_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="64" slack="0"/>
<pin id="489" dir="0" index="1" bw="63" slack="0"/>
<pin id="490" dir="0" index="2" bw="12" slack="0"/>
<pin id="491" dir="0" index="3" bw="7" slack="0"/>
<pin id="492" dir="0" index="4" bw="7" slack="0"/>
<pin id="493" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_14/3 "/>
</bind>
</comp>

<comp id="499" class="1004" name="bitcast_ln729_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="64" slack="0"/>
<pin id="501" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln729/3 "/>
</bind>
</comp>

<comp id="507" class="1004" name="trunc_ln3_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="52" slack="0"/>
<pin id="509" dir="0" index="1" bw="64" slack="0"/>
<pin id="510" dir="0" index="2" bw="1" slack="0"/>
<pin id="511" dir="0" index="3" bw="7" slack="0"/>
<pin id="512" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/3 "/>
</bind>
</comp>

<comp id="517" class="1004" name="icmp_ln924_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="11" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln924/3 "/>
</bind>
</comp>

<comp id="523" class="1004" name="icmp_ln924_1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="52" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln924_1/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="or_ln924_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln924/3 "/>
</bind>
</comp>

<comp id="535" class="1004" name="icmp_ln885_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="6" slack="2"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln885/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="add_ln142_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="3" slack="3"/>
<pin id="543" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln142/4 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_6_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="2" slack="0"/>
<pin id="547" dir="0" index="1" bw="3" slack="0"/>
<pin id="548" dir="0" index="2" bw="1" slack="0"/>
<pin id="549" dir="0" index="3" bw="3" slack="0"/>
<pin id="550" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="555" class="1004" name="icmp_ln142_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="2" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln142/4 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln1265_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="6" slack="0"/>
<pin id="563" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265/4 "/>
</bind>
</comp>

<comp id="565" class="1004" name="icmp_ln143_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="3" slack="3"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln143/4 "/>
</bind>
</comp>

<comp id="570" class="1004" name="icmp_ln143_1_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="3" slack="3"/>
<pin id="572" dir="0" index="1" bw="3" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln143_1/4 "/>
</bind>
</comp>

<comp id="575" class="1004" name="or_ln143_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln143/4 "/>
</bind>
</comp>

<comp id="581" class="1004" name="select_ln143_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="6" slack="0"/>
<pin id="584" dir="0" index="2" bw="7" slack="0"/>
<pin id="585" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln143/4 "/>
</bind>
</comp>

<comp id="589" class="1004" name="sub_ln703_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="7" slack="0"/>
<pin id="592" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/4 "/>
</bind>
</comp>

<comp id="595" class="1004" name="sext_ln703_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="7" slack="0"/>
<pin id="597" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/4 "/>
</bind>
</comp>

<comp id="599" class="1004" name="icmp_ln141_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="3" slack="3"/>
<pin id="601" dir="0" index="1" bw="3" slack="0"/>
<pin id="602" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln141/4 "/>
</bind>
</comp>

<comp id="604" class="1004" name="icmp_ln141_1_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="3" slack="3"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln141_1/4 "/>
</bind>
</comp>

<comp id="609" class="1004" name="or_ln141_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln141/4 "/>
</bind>
</comp>

<comp id="615" class="1004" name="icmp_ln141_2_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="3" slack="3"/>
<pin id="617" dir="0" index="1" bw="3" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln141_2/4 "/>
</bind>
</comp>

<comp id="620" class="1004" name="icmp_ln141_3_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="3" slack="3"/>
<pin id="622" dir="0" index="1" bw="1" slack="0"/>
<pin id="623" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln141_3/4 "/>
</bind>
</comp>

<comp id="625" class="1004" name="and_ln142_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="1" slack="0"/>
<pin id="628" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln142/4 "/>
</bind>
</comp>

<comp id="631" class="1004" name="and_ln142_1_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln142_1/4 "/>
</bind>
</comp>

<comp id="637" class="1004" name="or_ln151_1_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="0"/>
<pin id="639" dir="0" index="1" bw="1" slack="0"/>
<pin id="640" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln151_1/4 "/>
</bind>
</comp>

<comp id="643" class="1004" name="and_ln151_1_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="1"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln151_1/4 "/>
</bind>
</comp>

<comp id="648" class="1004" name="and_ln151_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="1"/>
<pin id="651" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln151/4 "/>
</bind>
</comp>

<comp id="653" class="1004" name="or_ln152_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln152/4 "/>
</bind>
</comp>

<comp id="659" class="1004" name="and_ln152_1_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="1"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln152_1/4 "/>
</bind>
</comp>

<comp id="664" class="1004" name="and_ln152_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="1"/>
<pin id="667" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln152/4 "/>
</bind>
</comp>

<comp id="669" class="1004" name="select_ln151_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="7" slack="0"/>
<pin id="672" dir="0" index="2" bw="7" slack="0"/>
<pin id="673" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln151/4 "/>
</bind>
</comp>

<comp id="677" class="1004" name="or_ln151_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="0" index="1" bw="1" slack="0"/>
<pin id="680" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln151/4 "/>
</bind>
</comp>

<comp id="683" class="1004" name="select_ln151_1_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="7" slack="0"/>
<pin id="686" dir="0" index="2" bw="6" slack="0"/>
<pin id="687" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln151_1/4 "/>
</bind>
</comp>

<comp id="691" class="1004" name="zext_ln151_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="7" slack="0"/>
<pin id="693" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln151/4 "/>
</bind>
</comp>

<comp id="695" class="1004" name="or_ln151_2_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="0"/>
<pin id="697" dir="0" index="1" bw="1" slack="0"/>
<pin id="698" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln151_2/4 "/>
</bind>
</comp>

<comp id="701" class="1004" name="select_ln151_2_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="0"/>
<pin id="703" dir="0" index="1" bw="7" slack="0"/>
<pin id="704" dir="0" index="2" bw="7" slack="0"/>
<pin id="705" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln151_2/4 "/>
</bind>
</comp>

<comp id="709" class="1004" name="or_ln151_3_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="1" slack="0"/>
<pin id="712" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln151_3/4 "/>
</bind>
</comp>

<comp id="715" class="1004" name="select_ln151_3_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="8" slack="0"/>
<pin id="718" dir="0" index="2" bw="7" slack="0"/>
<pin id="719" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln151_3/4 "/>
</bind>
</comp>

<comp id="723" class="1007" name="r_V_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="27" slack="0"/>
<pin id="725" dir="0" index="1" bw="12" slack="0"/>
<pin id="726" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="734" class="1005" name="p_Val2_16_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="6" slack="1"/>
<pin id="736" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_16 "/>
</bind>
</comp>

<comp id="743" class="1005" name="luTdex1_V_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="3" slack="2"/>
<pin id="745" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="luTdex1_V "/>
</bind>
</comp>

<comp id="748" class="1005" name="octant_V_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="3" slack="3"/>
<pin id="750" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="octant_V "/>
</bind>
</comp>

<comp id="759" class="1005" name="tmp_5_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="2"/>
<pin id="761" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="764" class="1005" name="p_Result_s_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="6" slack="1"/>
<pin id="766" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="769" class="1005" name="trunc_ln893_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="11" slack="1"/>
<pin id="771" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln893 "/>
</bind>
</comp>

<comp id="774" class="1005" name="sub_ln894_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="1"/>
<pin id="776" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln894 "/>
</bind>
</comp>

<comp id="780" class="1005" name="or_ln_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="1"/>
<pin id="782" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="785" class="1005" name="icmp_ln908_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="1"/>
<pin id="787" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln908 "/>
</bind>
</comp>

<comp id="790" class="1005" name="sincos1_1_addr_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="9" slack="1"/>
<pin id="792" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sincos1_1_addr "/>
</bind>
</comp>

<comp id="795" class="1005" name="sincos1_0_addr_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="9" slack="1"/>
<pin id="797" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sincos1_0_addr "/>
</bind>
</comp>

<comp id="800" class="1005" name="bitcast_ln729_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="64" slack="1"/>
<pin id="802" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln729 "/>
</bind>
</comp>

<comp id="808" class="1005" name="or_ln924_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="1"/>
<pin id="810" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln924 "/>
</bind>
</comp>

<comp id="814" class="1005" name="icmp_ln885_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="1"/>
<pin id="816" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln885 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="124"><net_src comp="6" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="64" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="126" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="4" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="64" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="139" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="94" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="96" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="166"><net_src comp="98" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="171"><net_src comp="100" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="175"><net_src comp="120" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="10" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="12" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="184"><net_src comp="14" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="12" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="193"><net_src comp="18" pin="0"/><net_sink comp="185" pin=3"/></net>

<net id="200"><net_src comp="16" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="20" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="202"><net_src comp="14" pin="0"/><net_sink comp="194" pin=3"/></net>

<net id="208"><net_src comp="22" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="20" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="216"><net_src comp="10" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="14" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="218"><net_src comp="12" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="224"><net_src comp="24" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="26" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="28" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="219" pin="3"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="30" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="237"><net_src comp="226" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="32" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="226" pin="3"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="34" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="238" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="36" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="248" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="262"><net_src comp="38" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="263"><net_src comp="40" pin="0"/><net_sink comp="254" pin=3"/></net>

<net id="268"><net_src comp="254" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="42" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="238" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="44" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="270" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="274" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="46" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="280" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="284" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="290" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="48" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="264" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="295" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="312"><net_src comp="50" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="248" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="40" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="319"><net_src comp="307" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="30" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="52" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="244" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="332"><net_src comp="54" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="321" pin="2"/><net_sink comp="327" pin=2"/></net>

<net id="338"><net_src comp="327" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="315" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="334" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="301" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="351"><net_src comp="56" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="42" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="340" pin="2"/><net_sink comp="346" pin=2"/></net>

<net id="358"><net_src comp="248" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="58" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="365"><net_src comp="60" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="48" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="371"><net_src comp="62" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="360" pin="3"/><net_sink comp="367" pin=1"/></net>

<net id="378"><net_src comp="367" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="379"><net_src comp="360" pin="3"/><net_sink comp="373" pin=2"/></net>

<net id="383"><net_src comp="373" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="385"><net_src comp="380" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="396"><net_src comp="66" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="401"><net_src comp="389" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="392" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="406"><net_src comp="397" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="68" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="407" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="386" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="412" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="427"><net_src comp="403" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="428"><net_src comp="416" pin="2"/><net_sink comp="422" pin=2"/></net>

<net id="436"><net_src comp="429" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="422" pin="3"/><net_sink comp="432" pin=1"/></net>

<net id="444"><net_src comp="70" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="432" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="446"><net_src comp="38" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="447"><net_src comp="72" pin="0"/><net_sink comp="438" pin=3"/></net>

<net id="451"><net_src comp="438" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="457"><net_src comp="74" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="432" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="68" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="464"><net_src comp="76" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="78" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="460" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="476"><net_src comp="452" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="465" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="460" pin="2"/><net_sink comp="471" pin=2"/></net>

<net id="484"><net_src comp="80" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="82" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="486"><net_src comp="471" pin="3"/><net_sink comp="479" pin=2"/></net>

<net id="494"><net_src comp="84" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="448" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="496"><net_src comp="479" pin="3"/><net_sink comp="487" pin=2"/></net>

<net id="497"><net_src comp="86" pin="0"/><net_sink comp="487" pin=3"/></net>

<net id="498"><net_src comp="72" pin="0"/><net_sink comp="487" pin=4"/></net>

<net id="502"><net_src comp="487" pin="5"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="504"><net_src comp="499" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="505"><net_src comp="499" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="506"><net_src comp="499" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="513"><net_src comp="88" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="432" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="515"><net_src comp="38" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="516"><net_src comp="86" pin="0"/><net_sink comp="507" pin=3"/></net>

<net id="521"><net_src comp="471" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="90" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="507" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="92" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="523" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="517" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="48" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="544"><net_src comp="102" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="551"><net_src comp="104" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="552"><net_src comp="540" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="553"><net_src comp="38" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="554"><net_src comp="106" pin="0"/><net_sink comp="545" pin=3"/></net>

<net id="559"><net_src comp="545" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="108" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="564"><net_src comp="133" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="569"><net_src comp="102" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="574"><net_src comp="44" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="579"><net_src comp="565" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="570" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="586"><net_src comp="575" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="561" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="146" pin="3"/><net_sink comp="581" pin=2"/></net>

<net id="593"><net_src comp="110" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="581" pin="3"/><net_sink comp="589" pin=1"/></net>

<net id="598"><net_src comp="589" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="603"><net_src comp="112" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="608"><net_src comp="114" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="613"><net_src comp="599" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="604" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="112" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="624"><net_src comp="114" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="629"><net_src comp="620" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="555" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="635"><net_src comp="625" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="615" pin="2"/><net_sink comp="631" pin=1"/></net>

<net id="641"><net_src comp="152" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="157" pin="2"/><net_sink comp="637" pin=1"/></net>

<net id="647"><net_src comp="637" pin="2"/><net_sink comp="643" pin=1"/></net>

<net id="652"><net_src comp="643" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="657"><net_src comp="162" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="167" pin="2"/><net_sink comp="653" pin=1"/></net>

<net id="663"><net_src comp="653" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="668"><net_src comp="659" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="674"><net_src comp="648" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="675"><net_src comp="116" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="676"><net_src comp="118" pin="0"/><net_sink comp="669" pin=2"/></net>

<net id="681"><net_src comp="648" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="664" pin="2"/><net_sink comp="677" pin=1"/></net>

<net id="688"><net_src comp="631" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="689"><net_src comp="146" pin="3"/><net_sink comp="683" pin=1"/></net>

<net id="690"><net_src comp="561" pin="1"/><net_sink comp="683" pin=2"/></net>

<net id="694"><net_src comp="683" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="699"><net_src comp="631" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="609" pin="2"/><net_sink comp="695" pin=1"/></net>

<net id="706"><net_src comp="677" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="707"><net_src comp="669" pin="3"/><net_sink comp="701" pin=1"/></net>

<net id="708"><net_src comp="691" pin="1"/><net_sink comp="701" pin=2"/></net>

<net id="713"><net_src comp="677" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="695" pin="2"/><net_sink comp="709" pin=1"/></net>

<net id="720"><net_src comp="709" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="721"><net_src comp="701" pin="3"/><net_sink comp="715" pin=1"/></net>

<net id="722"><net_src comp="595" pin="1"/><net_sink comp="715" pin=2"/></net>

<net id="727"><net_src comp="8" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="172" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="729"><net_src comp="723" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="730"><net_src comp="723" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="731"><net_src comp="723" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="732"><net_src comp="723" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="733"><net_src comp="723" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="737"><net_src comp="176" pin="4"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="739"><net_src comp="734" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="740"><net_src comp="734" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="741"><net_src comp="734" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="742"><net_src comp="734" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="746"><net_src comp="185" pin="4"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="751"><net_src comp="194" pin="4"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="753"><net_src comp="748" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="754"><net_src comp="748" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="755"><net_src comp="748" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="756"><net_src comp="748" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="757"><net_src comp="748" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="758"><net_src comp="748" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="762"><net_src comp="203" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="767"><net_src comp="210" pin="4"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="772"><net_src comp="234" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="777"><net_src comp="238" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="779"><net_src comp="774" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="783"><net_src comp="346" pin="3"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="788"><net_src comp="354" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="793"><net_src comp="126" pin="3"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="798"><net_src comp="139" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="803"><net_src comp="499" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="805"><net_src comp="800" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="806"><net_src comp="800" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="807"><net_src comp="800" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="811"><net_src comp="529" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="813"><net_src comp="808" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="817"><net_src comp="535" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="819"><net_src comp="814" pin="1"/><net_sink comp="664" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: sin_lut<ap_fixed<12, 6, 5, 3, 0> > : input_V | {1 }
	Port: sin_lut<ap_fixed<12, 6, 5, 3, 0> > : sincos1_1 | {3 4 }
	Port: sin_lut<ap_fixed<12, 6, 5, 3, 0> > : sincos1_0 | {3 4 }
  - Chain level:
	State 1
		r_V : 1
		p_Val2_16 : 2
		luTdex1_V : 2
		octant_V : 2
		tmp_5 : 2
		p_Result_s : 2
	State 2
		l : 1
		trunc_ln893 : 2
		sub_ln894 : 2
		trunc_ln894 : 3
		lsb_index : 3
		tmp_7 : 4
		icmp_ln897 : 5
		trunc_ln897 : 3
		sub_ln897 : 4
		zext_ln897 : 5
		lshr_ln897 : 6
		p_Result_4 : 7
		icmp_ln897_1 : 7
		a : 8
		tmp_8 : 4
		xor_ln899 : 5
		add_ln899 : 4
		p_Result_3 : 5
		and_ln899 : 5
		or_ln899 : 8
		or_ln : 8
		icmp_ln908 : 4
	State 3
		sub_ln214 : 1
		luTdex_V_1 : 2
		zext_ln544 : 3
		sincos1_1_addr : 4
		p_Val2_8 : 5
		sincos1_0_addr : 4
		p_Val2_9 : 5
		lshr_ln908 : 1
		zext_ln908 : 2
		zext_ln908_1 : 1
		shl_ln908 : 2
		m_1 : 3
		m_2 : 4
		m_s : 5
		m_11 : 6
		tmp_9 : 5
		add_ln915 : 1
		select_ln915 : 6
		tmp_1 : 7
		p_Result_14 : 8
		bitcast_ln729 : 9
		trunc_ln3 : 5
		icmp_ln924 : 7
		icmp_ln924_1 : 6
		or_ln924 : 8
		tmp : 10
		tmp_2 : 10
		tmp_3 : 10
		tmp_4 : 10
	State 4
		tmp_6 : 1
		icmp_ln142 : 2
		zext_ln1265 : 1
		or_ln143 : 1
		select_ln143 : 1
		sub_ln703 : 2
		sext_ln703 : 3
		or_ln141 : 1
		and_ln142 : 3
		and_ln142_1 : 3
		or_ln151_1 : 1
		and_ln151_1 : 1
		and_ln151 : 1
		or_ln152 : 1
		and_ln152_1 : 1
		and_ln152 : 1
		select_ln151 : 1
		or_ln151 : 1
		select_ln151_1 : 3
		zext_ln151 : 4
		or_ln151_2 : 3
		select_ln151_2 : 5
		or_ln151_3 : 3
		select_ln151_3 : 6
		ret_ln155 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_152        |    0    |   130   |    84   |
|   dcmp   |        grp_fu_157        |    0    |   130   |    84   |
|          |        grp_fu_162        |    0    |   130   |    84   |
|          |        grp_fu_167        |    0    |   130   |    84   |
|----------|--------------------------|---------|---------|---------|
|          |     lsb_index_fu_248     |    0    |    0    |    39   |
|          |     add_ln899_fu_321     |    0    |    0    |    15   |
|    add   |     add_ln908_fu_392     |    0    |    0    |    39   |
|          |        m_2_fu_432        |    0    |    0    |    71   |
|          |     add_ln915_fu_465     |    0    |    0    |    18   |
|          |     add_ln142_fu_540     |    0    |    0    |    11   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln897_fu_264    |    0    |    0    |    20   |
|          |    icmp_ln897_1_fu_295   |    0    |    0    |    11   |
|          |     icmp_ln908_fu_354    |    0    |    0    |    20   |
|          |     icmp_ln924_fu_517    |    0    |    0    |    13   |
|          |    icmp_ln924_1_fu_523   |    0    |    0    |    29   |
|          |     icmp_ln885_fu_535    |    0    |    0    |    11   |
|   icmp   |     icmp_ln142_fu_555    |    0    |    0    |    8    |
|          |     icmp_ln143_fu_565    |    0    |    0    |    9    |
|          |    icmp_ln143_1_fu_570   |    0    |    0    |    9    |
|          |     icmp_ln141_fu_599    |    0    |    0    |    9    |
|          |    icmp_ln141_1_fu_604   |    0    |    0    |    9    |
|          |    icmp_ln141_2_fu_615   |    0    |    0    |    9    |
|          |    icmp_ln141_3_fu_620   |    0    |    0    |    9    |
|----------|--------------------------|---------|---------|---------|
|          |     sub_ln894_fu_238     |    0    |    0    |    39   |
|          |     sub_ln897_fu_274     |    0    |    0    |    11   |
|    sub   |     sub_ln214_fu_367     |    0    |    0    |    16   |
|          |     sub_ln908_fu_407     |    0    |    0    |    39   |
|          |     sub_ln915_fu_460     |    0    |    0    |    18   |
|          |     sub_ln703_fu_589     |    0    |    0    |    15   |
|----------|--------------------------|---------|---------|---------|
|          |     luTdex_V_1_fu_373    |    0    |    0    |    9    |
|          |        m_1_fu_422        |    0    |    0    |    63   |
|          |    select_ln915_fu_471   |    0    |    0    |    11   |
|  select  |    select_ln143_fu_581   |    0    |    0    |    7    |
|          |    select_ln151_fu_669   |    0    |    0    |    7    |
|          |   select_ln151_1_fu_683  |    0    |    0    |    7    |
|          |   select_ln151_2_fu_701  |    0    |    0    |    7    |
|          |   select_ln151_3_fu_715  |    0    |    0    |    8    |
|----------|--------------------------|---------|---------|---------|
|   lshr   |     lshr_ln897_fu_284    |    0    |    0    |    7    |
|          |     lshr_ln908_fu_397    |    0    |    0    |    92   |
|----------|--------------------------|---------|---------|---------|
|    shl   |     shl_ln908_fu_416     |    0    |    0    |    92   |
|----------|--------------------------|---------|---------|---------|
|   cttz   |         l_fu_226         |    0    |    40   |    36   |
|----------|--------------------------|---------|---------|---------|
|          |     p_Result_4_fu_290    |    0    |    0    |    6    |
|          |         a_fu_301         |    0    |    0    |    2    |
|          |     and_ln899_fu_334     |    0    |    0    |    2    |
|          |     and_ln142_fu_625     |    0    |    0    |    2    |
|    and   |    and_ln142_1_fu_631    |    0    |    0    |    2    |
|          |    and_ln151_1_fu_643    |    0    |    0    |    2    |
|          |     and_ln151_fu_648     |    0    |    0    |    2    |
|          |    and_ln152_1_fu_659    |    0    |    0    |    2    |
|          |     and_ln152_fu_664     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |      or_ln899_fu_340     |    0    |    0    |    2    |
|          |      or_ln924_fu_529     |    0    |    0    |    2    |
|          |      or_ln143_fu_575     |    0    |    0    |    2    |
|          |      or_ln141_fu_609     |    0    |    0    |    2    |
|    or    |     or_ln151_1_fu_637    |    0    |    0    |    2    |
|          |      or_ln152_fu_653     |    0    |    0    |    2    |
|          |      or_ln151_fu_677     |    0    |    0    |    2    |
|          |     or_ln151_2_fu_695    |    0    |    0    |    2    |
|          |     or_ln151_3_fu_709    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|    xor   |     xor_ln899_fu_315     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|    mul   |        r_V_fu_723        |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   read   | input_V_read_read_fu_120 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   sext   |    sext_ln1116_fu_172    |    0    |    0    |    0    |
|          |     sext_ln703_fu_595    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     p_Val2_16_fu_176     |    0    |    0    |    0    |
|          |     luTdex1_V_fu_185     |    0    |    0    |    0    |
|          |      octant_V_fu_194     |    0    |    0    |    0    |
|partselect|     p_Result_s_fu_210    |    0    |    0    |    0    |
|          |       tmp_7_fu_254       |    0    |    0    |    0    |
|          |        m_s_fu_438        |    0    |    0    |    0    |
|          |     trunc_ln3_fu_507     |    0    |    0    |    0    |
|          |       tmp_6_fu_545       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_5_fu_203       |    0    |    0    |    0    |
| bitselect|       tmp_8_fu_307       |    0    |    0    |    0    |
|          |     p_Result_3_fu_327    |    0    |    0    |    0    |
|          |       tmp_9_fu_452       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    p_Result_13_fu_219    |    0    |    0    |    0    |
|bitconcatenate|       or_ln_fu_346       |    0    |    0    |    0    |
|          |    p_Result_12_fu_360    |    0    |    0    |    0    |
|          |       tmp_1_fu_479       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    trunc_ln893_fu_234    |    0    |    0    |    0    |
|   trunc  |    trunc_ln894_fu_244    |    0    |    0    |    0    |
|          |    trunc_ln897_fu_270    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     zext_ln897_fu_280    |    0    |    0    |    0    |
|          |     zext_ln544_fu_380    |    0    |    0    |    0    |
|          |         m_fu_386         |    0    |    0    |    0    |
|          |    zext_ln907_1_fu_389   |    0    |    0    |    0    |
|   zext   |     zext_ln908_fu_403    |    0    |    0    |    0    |
|          |    zext_ln908_1_fu_412   |    0    |    0    |    0    |
|          |     zext_ln911_fu_429    |    0    |    0    |    0    |
|          |        m_11_fu_448       |    0    |    0    |    0    |
|          |    zext_ln1265_fu_561    |    0    |    0    |    0    |
|          |     zext_ln151_fu_691    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|  partset |    p_Result_14_fu_487    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    1    |   560   |   1221  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| bitcast_ln729_reg_800|   64   |
|  icmp_ln885_reg_814  |    1   |
|  icmp_ln908_reg_785  |    1   |
|   luTdex1_V_reg_743  |    3   |
|   octant_V_reg_748   |    3   |
|   or_ln924_reg_808   |    1   |
|     or_ln_reg_780    |   32   |
|  p_Result_s_reg_764  |    6   |
|   p_Val2_16_reg_734  |    6   |
|sincos1_0_addr_reg_795|    9   |
|sincos1_1_addr_reg_790|    9   |
|   sub_ln894_reg_774  |   32   |
|     tmp_5_reg_759    |    1   |
|  trunc_ln893_reg_769 |   11   |
+----------------------+--------+
|         Total        |   179  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_133 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_146 |  p0  |   2  |   9  |   18   ||    9    |
|     grp_fu_152    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_157    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_162    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_167    |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   548  ||  3.618  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   560  |  1221  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   54   |
|  Register |    -   |    -   |   179  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   739  |  1275  |
+-----------+--------+--------+--------+--------+
