# TCL File Generated by Component Editor 23.3
# Tue May 07 11:57:50 IST 2024
# DO NOT MODIFY


# 
# xran_timestamp "xran_timestamp" v1.0
#  2024.05.07.11:57:50
# 
# 

# 
# request TCL package from ACDS 23.3
# 
package require -exact qsys 23.3


# 
# module xran_timestamp
# 
set_module_property DESCRIPTION ""
set_module_property NAME xran_timestamp
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property BSP_CPU false
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME xran_timestamp
set_module_property DATASHEET_URL false
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false
set_module_property LOAD_ELABORATION_LIMIT 0
set_module_property PRE_COMP_MODULE_ENABLED false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL xran_timestamp
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file xran_timestamp.v VERILOG PATH xran_timestamp.v TOP_LEVEL_FILE


# 
# documentation links
# 
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false


# 
# parameters
# 
add_parameter DATAWIDTH INTEGER 64
set_parameter_property DATAWIDTH DEFAULT_VALUE 64
set_parameter_property DATAWIDTH DISPLAY_NAME DATAWIDTH
set_parameter_property DATAWIDTH UNITS None
set_parameter_property DATAWIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property DATAWIDTH AFFECTS_GENERATION false
set_parameter_property DATAWIDTH HDL_PARAMETER true
set_parameter_property DATAWIDTH EXPORT true


# 
# display items
# 


# 
# connection point csr
# 
add_interface csr avalon end
set_interface_property csr addressGroup 0
set_interface_property csr addressUnits WORDS
set_interface_property csr associatedClock clock_csr
set_interface_property csr associatedReset reset_csr_n
set_interface_property csr bitsPerSymbol 8
set_interface_property csr bridgedAddressOffset ""
set_interface_property csr bridgesToMaster ""
set_interface_property csr burstOnBurstBoundariesOnly false
set_interface_property csr burstcountUnits WORDS
set_interface_property csr explicitAddressSpan 0
set_interface_property csr holdTime 0
set_interface_property csr linewrapBursts false
set_interface_property csr maximumPendingReadTransactions 0
set_interface_property csr maximumPendingWriteTransactions 0
set_interface_property csr minimumResponseLatency 1
set_interface_property csr readLatency 0
set_interface_property csr readWaitTime 1
set_interface_property csr setupTime 0
set_interface_property csr timingUnits Cycles
set_interface_property csr transparentBridge false
set_interface_property csr waitrequestAllowance 0
set_interface_property csr writeWaitTime 0
set_interface_property csr dfhFeatureGuid 0
set_interface_property csr dfhGroupId 0
set_interface_property csr dfhParameterId ""
set_interface_property csr dfhParameterName ""
set_interface_property csr dfhParameterVersion ""
set_interface_property csr dfhParameterData ""
set_interface_property csr dfhParameterDataLength ""
set_interface_property csr dfhFeatureMajorVersion 0
set_interface_property csr dfhFeatureMinorVersion 0
set_interface_property csr dfhFeatureId 35
set_interface_property csr ENABLED true
set_interface_property csr EXPORT_OF ""
set_interface_property csr PORT_NAME_MAP ""
set_interface_property csr CMSIS_SVD_VARIABLES ""
set_interface_property csr SVD_ADDRESS_GROUP ""
set_interface_property csr IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property csr SV_INTERFACE_TYPE ""
set_interface_property csr SV_INTERFACE_MODPORT_TYPE ""

add_interface_port csr csr_address address Input 4
add_interface_port csr csr_write write Input 1
add_interface_port csr csr_writedata writedata Input 32
add_interface_port csr csr_readdata readdata Output 32
set_interface_assignment csr embeddedsw.configuration.isFlash 0
set_interface_assignment csr embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment csr embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment csr embeddedsw.configuration.isPrintableDevice 0


# 
# connection point ram
# 
add_interface ram avalon end
set_interface_property ram addressGroup 0
set_interface_property ram addressUnits WORDS
set_interface_property ram associatedClock clock_csr
set_interface_property ram associatedReset reset_csr_n
set_interface_property ram bitsPerSymbol 8
set_interface_property ram bridgedAddressOffset ""
set_interface_property ram bridgesToMaster ""
set_interface_property ram burstOnBurstBoundariesOnly false
set_interface_property ram burstcountUnits WORDS
set_interface_property ram explicitAddressSpan 0
set_interface_property ram holdTime 0
set_interface_property ram linewrapBursts false
set_interface_property ram maximumPendingReadTransactions 0
set_interface_property ram maximumPendingWriteTransactions 0
set_interface_property ram minimumResponseLatency 1
set_interface_property ram readLatency 0
set_interface_property ram readWaitTime 1
set_interface_property ram setupTime 0
set_interface_property ram timingUnits Cycles
set_interface_property ram transparentBridge false
set_interface_property ram waitrequestAllowance 0
set_interface_property ram writeWaitTime 0
set_interface_property ram dfhFeatureGuid 0
set_interface_property ram dfhGroupId 0
set_interface_property ram dfhParameterId ""
set_interface_property ram dfhParameterName ""
set_interface_property ram dfhParameterVersion ""
set_interface_property ram dfhParameterData ""
set_interface_property ram dfhParameterDataLength ""
set_interface_property ram dfhFeatureMajorVersion 0
set_interface_property ram dfhFeatureMinorVersion 0
set_interface_property ram dfhFeatureId 35
set_interface_property ram ENABLED true
set_interface_property ram EXPORT_OF ""
set_interface_property ram PORT_NAME_MAP ""
set_interface_property ram CMSIS_SVD_VARIABLES ""
set_interface_property ram SVD_ADDRESS_GROUP ""
set_interface_property ram IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property ram SV_INTERFACE_TYPE ""
set_interface_property ram SV_INTERFACE_MODPORT_TYPE ""

add_interface_port ram ram_read read Input 1
add_interface_port ram ram_readdata readdata Output 64
set_interface_assignment ram embeddedsw.configuration.isFlash 0
set_interface_assignment ram embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment ram embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment ram embeddedsw.configuration.isPrintableDevice 0


# 
# connection point clock_csr
# 
add_interface clock_csr clock end
set_interface_property clock_csr ENABLED true
set_interface_property clock_csr EXPORT_OF ""
set_interface_property clock_csr PORT_NAME_MAP ""
set_interface_property clock_csr CMSIS_SVD_VARIABLES ""
set_interface_property clock_csr SVD_ADDRESS_GROUP ""
set_interface_property clock_csr IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property clock_csr SV_INTERFACE_TYPE ""
set_interface_property clock_csr SV_INTERFACE_MODPORT_TYPE ""

add_interface_port clock_csr clk_csr clk Input 1


# 
# connection point clock_eth
# 
add_interface clock_eth clock end
set_interface_property clock_eth ENABLED true
set_interface_property clock_eth EXPORT_OF ""
set_interface_property clock_eth PORT_NAME_MAP ""
set_interface_property clock_eth CMSIS_SVD_VARIABLES ""
set_interface_property clock_eth SVD_ADDRESS_GROUP ""
set_interface_property clock_eth IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property clock_eth SV_INTERFACE_TYPE ""
set_interface_property clock_eth SV_INTERFACE_MODPORT_TYPE ""

add_interface_port clock_eth clk_eth clk Input 1


# 
# connection point reset_eth_n
# 
add_interface reset_eth_n reset end
set_interface_property reset_eth_n associatedClock clock_eth
set_interface_property reset_eth_n synchronousEdges DEASSERT
set_interface_property reset_eth_n ENABLED true
set_interface_property reset_eth_n EXPORT_OF ""
set_interface_property reset_eth_n PORT_NAME_MAP ""
set_interface_property reset_eth_n CMSIS_SVD_VARIABLES ""
set_interface_property reset_eth_n SVD_ADDRESS_GROUP ""
set_interface_property reset_eth_n IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property reset_eth_n SV_INTERFACE_TYPE ""
set_interface_property reset_eth_n SV_INTERFACE_MODPORT_TYPE ""

add_interface_port reset_eth_n rst_eth_n reset_n Input 1


# 
# connection point reset_csr_n
# 
add_interface reset_csr_n reset end
set_interface_property reset_csr_n associatedClock clock_csr
set_interface_property reset_csr_n synchronousEdges DEASSERT
set_interface_property reset_csr_n ENABLED true
set_interface_property reset_csr_n EXPORT_OF ""
set_interface_property reset_csr_n PORT_NAME_MAP ""
set_interface_property reset_csr_n CMSIS_SVD_VARIABLES ""
set_interface_property reset_csr_n SVD_ADDRESS_GROUP ""
set_interface_property reset_csr_n IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property reset_csr_n SV_INTERFACE_TYPE ""
set_interface_property reset_csr_n SV_INTERFACE_MODPORT_TYPE ""

add_interface_port reset_csr_n rst_csr_n reset_n Input 1


# 
# connection point avst_sink_1
# 
add_interface avst_sink_1 avalon_streaming end
set_interface_property avst_sink_1 associatedClock clock_eth
set_interface_property avst_sink_1 associatedReset reset_eth_n
set_interface_property avst_sink_1 dataBitsPerSymbol 8
set_interface_property avst_sink_1 errorDescriptor ""
set_interface_property avst_sink_1 firstSymbolInHighOrderBits true
set_interface_property avst_sink_1 maxChannel 0
set_interface_property avst_sink_1 readyAllowance 0
set_interface_property avst_sink_1 readyLatency 0
set_interface_property avst_sink_1 ENABLED true
set_interface_property avst_sink_1 EXPORT_OF ""
set_interface_property avst_sink_1 PORT_NAME_MAP ""
set_interface_property avst_sink_1 CMSIS_SVD_VARIABLES ""
set_interface_property avst_sink_1 SVD_ADDRESS_GROUP ""
set_interface_property avst_sink_1 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property avst_sink_1 SV_INTERFACE_TYPE ""
set_interface_property avst_sink_1 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port avst_sink_1 avst_sink1_valid valid Input 1
add_interface_port avst_sink_1 avst_sink1_data data Input "((DATAWIDTH - 1)) - (0) + 1"
add_interface_port avst_sink_1 avst_sink1_channel channel Input 8
add_interface_port avst_sink_1 avst_sink1_startofpacket startofpacket Input 1
add_interface_port avst_sink_1 avst_sink1_endofpacket endofpacket Input 1


# 
# connection point avst_sink_2
# 
add_interface avst_sink_2 avalon_streaming end
set_interface_property avst_sink_2 associatedClock clock_eth
set_interface_property avst_sink_2 associatedReset reset_csr_n
set_interface_property avst_sink_2 dataBitsPerSymbol 8
set_interface_property avst_sink_2 errorDescriptor ""
set_interface_property avst_sink_2 firstSymbolInHighOrderBits true
set_interface_property avst_sink_2 maxChannel 0
set_interface_property avst_sink_2 readyAllowance 0
set_interface_property avst_sink_2 readyLatency 0
set_interface_property avst_sink_2 ENABLED true
set_interface_property avst_sink_2 EXPORT_OF ""
set_interface_property avst_sink_2 PORT_NAME_MAP ""
set_interface_property avst_sink_2 CMSIS_SVD_VARIABLES ""
set_interface_property avst_sink_2 SVD_ADDRESS_GROUP ""
set_interface_property avst_sink_2 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property avst_sink_2 SV_INTERFACE_TYPE ""
set_interface_property avst_sink_2 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port avst_sink_2 avst_sink2_valid valid Input 1
add_interface_port avst_sink_2 avst_sink2_data data Input "((DATAWIDTH - 1)) - (0) + 1"
add_interface_port avst_sink_2 avst_sink2_channel channel Input 8
add_interface_port avst_sink_2 avst_sink2_startofpacket startofpacket Input 1
add_interface_port avst_sink_2 avst_sink2_endofpacket endofpacket Input 1


# 
# connection point tod
# 
add_interface tod conduit end
set_interface_property tod associatedClock clk_ecpri_rx
set_interface_property tod associatedReset rst_ecpri_rx_n
set_interface_property tod ENABLED true
set_interface_property tod EXPORT_OF ""
set_interface_property tod PORT_NAME_MAP ""
set_interface_property tod CMSIS_SVD_VARIABLES ""
set_interface_property tod SVD_ADDRESS_GROUP ""
set_interface_property tod IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property tod SV_INTERFACE_TYPE ""
set_interface_property tod SV_INTERFACE_MODPORT_TYPE ""

add_interface_port tod tod data Input 96


# 
# connection point frame_status
# 
add_interface frame_status conduit end
set_interface_property frame_status associatedClock ""
set_interface_property frame_status associatedReset ""
set_interface_property frame_status ENABLED true
set_interface_property frame_status EXPORT_OF ""
set_interface_property frame_status PORT_NAME_MAP ""
set_interface_property frame_status CMSIS_SVD_VARIABLES ""
set_interface_property frame_status SVD_ADDRESS_GROUP ""
set_interface_property frame_status IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property frame_status SV_INTERFACE_TYPE ""
set_interface_property frame_status SV_INTERFACE_MODPORT_TYPE ""

add_interface_port frame_status frame_status frame_status Input 68


# 
# connection point clk_ecpri_rx
# 
add_interface clk_ecpri_rx clock end
set_interface_property clk_ecpri_rx ENABLED true
set_interface_property clk_ecpri_rx EXPORT_OF ""
set_interface_property clk_ecpri_rx PORT_NAME_MAP ""
set_interface_property clk_ecpri_rx CMSIS_SVD_VARIABLES ""
set_interface_property clk_ecpri_rx SVD_ADDRESS_GROUP ""
set_interface_property clk_ecpri_rx IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property clk_ecpri_rx SV_INTERFACE_TYPE ""
set_interface_property clk_ecpri_rx SV_INTERFACE_MODPORT_TYPE ""

add_interface_port clk_ecpri_rx clk_ecpri_rx clk Input 1


# 
# connection point rst_ecpri_rx_n
# 
add_interface rst_ecpri_rx_n reset end
set_interface_property rst_ecpri_rx_n associatedClock clk_ecpri_rx
set_interface_property rst_ecpri_rx_n synchronousEdges DEASSERT
set_interface_property rst_ecpri_rx_n ENABLED true
set_interface_property rst_ecpri_rx_n EXPORT_OF ""
set_interface_property rst_ecpri_rx_n PORT_NAME_MAP ""
set_interface_property rst_ecpri_rx_n CMSIS_SVD_VARIABLES ""
set_interface_property rst_ecpri_rx_n SVD_ADDRESS_GROUP ""
set_interface_property rst_ecpri_rx_n IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property rst_ecpri_rx_n SV_INTERFACE_TYPE ""
set_interface_property rst_ecpri_rx_n SV_INTERFACE_MODPORT_TYPE ""

add_interface_port rst_ecpri_rx_n rst_ecpri_rx_n reset_n Input 1

