
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
library ieee_proposed;
use ieee_proposed.fixed_pkg.all;


-- Positive half of the sigmoid function 
entity sigmoid is
port (
    clk: in std_logic;
    datain: in std_logic_vector (16 - 2 downto 0);
    validin: in std_logic;
    dataout: out std_logic_vector (16 - 2 downto 0);
    validout: out std_logic);
end sigmoid;

architecture Behavioural of sigmoid is

signal latched_datain: std_logic_vector (16 - 2 downto 0);

begin

process (clk, validin, datain) is
begin
    if (clk'event and clk = '1') then
        if (validin = '1') then
            latched_datain <= datain;
        end if;
    end if;
end process;

-- data is present one cycle later
process (clk, validin) is
begin
    if (clk'event and clk = '1') then
        validout <= validin;
    end if;
end process;

-- auto-generated combinational code starts here
-- <GO>

end Behavioural;
