{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1747892219294 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1747892219304 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 22 10:36:58 2025 " "Processing started: Thu May 22 10:36:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1747892219304 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1747892219304 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Wrapper -c Wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off Wrapper -c Wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1747892219304 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1747892220720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ssd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SSD-dataflow " "Found design unit 1: SSD-dataflow" {  } { { "ssd.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/ssd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747892222140 ""} { "Info" "ISGN_ENTITY_NAME" "1 SSD " "Found entity 1: SSD" {  } { { "ssd.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/ssd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747892222140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747892222140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-bhv " "Found design unit 1: fetch-bhv" {  } { { "fetch.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/fetch.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747892222140 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/fetch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747892222140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747892222140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file my_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_components " "Found design unit 1: my_components" {  } { { "my_components.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/my_components.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747892222160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747892222160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Wrapper-structural " "Found design unit 1: Wrapper-structural" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747892222170 ""} { "Info" "ISGN_ENTITY_NAME" "1 Wrapper " "Found entity 1: Wrapper" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747892222170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747892222170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-behavioral " "Found design unit 1: decode-behavioral" {  } { { "decode.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/decode.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747892222180 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/decode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747892222180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747892222180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-behv " "Found design unit 1: control-behv" {  } { { "control.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/control.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747892222190 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747892222190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747892222190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behavioral " "Found design unit 1: memory-behavioral" {  } { { "memory.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/memory.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747892222210 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747892222210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747892222210 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Wrapper " "Elaborating entity \"Wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1747892222360 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "top_pcout Wrapper.vhd(17) " "Verilog HDL or VHDL warning at Wrapper.vhd(17): object \"top_pcout\" assigned a value but never read" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1747892222390 "|Wrapper"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zero_addr Wrapper.vhd(19) " "VHDL Signal Declaration warning at Wrapper.vhd(19): used explicit default value for signal \"zero_addr\" because signal was never assigned a value" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1747892222390 "|Wrapper"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zero_ctrl Wrapper.vhd(20) " "VHDL Signal Declaration warning at Wrapper.vhd(20): used explicit default value for signal \"zero_ctrl\" because signal was never assigned a value" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1747892222390 "|Wrapper"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUSrc Wrapper.vhd(25) " "Verilog HDL or VHDL warning at Wrapper.vhd(25): object \"ALUSrc\" assigned a value but never read" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1747892222390 "|Wrapper"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "beq_control Wrapper.vhd(25) " "Verilog HDL or VHDL warning at Wrapper.vhd(25): object \"beq_control\" assigned a value but never read" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1747892222390 "|Wrapper"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUOp Wrapper.vhd(26) " "Verilog HDL or VHDL warning at Wrapper.vhd(26): object \"ALUOp\" assigned a value but never read" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1747892222390 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[0\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[0\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747892222390 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[1\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[1\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747892222390 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[2\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[2\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747892222390 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[3\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[3\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747892222390 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[4\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[4\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747892222390 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[5\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[5\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747892222390 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[6\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[6\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747892222390 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[7\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[7\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747892222390 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[8\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[8\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747892222390 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[9\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[9\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747892222390 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[10\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[10\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747892222390 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[11\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[11\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747892222390 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[12\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[12\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747892222390 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[13\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[13\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747892222390 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[14\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[14\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747892222390 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[15\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[15\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747892222390 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[16\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[16\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747892222390 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[17\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[17\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747892222390 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[18\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[18\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747892222390 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[19\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[19\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747892222390 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[20\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[20\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747892222390 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[21\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[21\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747892222390 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[22\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[22\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747892222390 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[23\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[23\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747892222390 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[24\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[24\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747892222390 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[25\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[25\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747892222390 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[26\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[26\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747892222390 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[27\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[27\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747892222390 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[28\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[28\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747892222390 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[29\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[29\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747892222390 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[30\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[30\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747892222390 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[31\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[31\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747892222390 "|Wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:u_fetch " "Elaborating entity \"fetch\" for hierarchy \"fetch:u_fetch\"" {  } { { "Wrapper.vhd" "u_fetch" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747892222390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:u_control " "Elaborating entity \"control\" for hierarchy \"control:u_control\"" {  } { { "Wrapper.vhd" "u_control" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747892222420 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pc control.vhd(7) " "VHDL Signal Declaration warning at control.vhd(7): used implicit default value for signal \"pc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/control.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1747892222440 "|Wrapper|control:u_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "jump control.vhd(23) " "VHDL Process Statement warning at control.vhd(23): inferring latch(es) for signal or variable \"jump\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/control.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1747892222440 "|Wrapper|control:u_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump control.vhd(23) " "Inferred latch for \"jump\" at control.vhd(23)" {  } { { "control.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/control.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747892222440 "|Wrapper|control:u_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:u_decode " "Elaborating entity \"decode\" for hierarchy \"decode:u_decode\"" {  } { { "Wrapper.vhd" "u_decode" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747892222440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:u_memory " "Elaborating entity \"memory\" for hierarchy \"memory:u_memory\"" {  } { { "Wrapper.vhd" "u_memory" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747892222470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSD SSD:u_hex0 " "Elaborating entity \"SSD\" for hierarchy \"SSD:u_hex0\"" {  } { { "Wrapper.vhd" "u_hex0" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747892222490 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fetch:u_fetch\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fetch:u_fetch\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1747892223480 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1747892223480 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1747892223480 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 17 " "Parameter NUMWORDS_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1747892223480 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1747892223480 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1747892223480 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1747892223480 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1747892223480 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1747892223480 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Wrapper.ram0_fetch_6891918.hdl.mif " "Parameter INIT_FILE set to db/Wrapper.ram0_fetch_6891918.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1747892223480 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1747892223480 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1747892223480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fetch:u_fetch\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"fetch:u_fetch\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747892223820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fetch:u_fetch\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"fetch:u_fetch\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747892223820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747892223820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747892223820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 17 " "Parameter \"NUMWORDS_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747892223820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747892223820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747892223820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747892223820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747892223820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747892223820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Wrapper.ram0_fetch_6891918.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Wrapper.ram0_fetch_6891918.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747892223820 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1747892223820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0i61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0i61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0i61 " "Found entity 1: altsyncram_0i61" {  } { { "db/altsyncram_0i61.tdf" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/db/altsyncram_0i61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747892223950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747892223950 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1747892224537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[1\] " "Latch hexout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747892224637 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747892224637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[3\] " "Latch hexout\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747892224637 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747892224637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[0\] " "Latch hexout\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747892224637 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747892224637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[2\] " "Latch hexout\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747892224637 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747892224637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[4\] " "Latch hexout\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747892224637 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747892224637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[6\] " "Latch hexout\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747892224647 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747892224647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[5\] " "Latch hexout\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747892224647 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747892224647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[7\] " "Latch hexout\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747892224647 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747892224647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[10\] " "Latch hexout\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747892224647 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747892224647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[9\] " "Latch hexout\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747892224647 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747892224647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[8\] " "Latch hexout\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747892224647 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747892224647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[11\] " "Latch hexout\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747892224647 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747892224647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[14\] " "Latch hexout\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747892224647 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747892224647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[13\] " "Latch hexout\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747892224647 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747892224647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[12\] " "Latch hexout\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747892224647 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747892224647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[15\] " "Latch hexout\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747892224647 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747892224647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[18\] " "Latch hexout\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747892224647 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747892224647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[17\] " "Latch hexout\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747892224647 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747892224647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[16\] " "Latch hexout\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747892224647 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747892224647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[19\] " "Latch hexout\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747892224647 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747892224647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[22\] " "Latch hexout\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747892224647 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747892224647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[21\] " "Latch hexout\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747892224647 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747892224647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[20\] " "Latch hexout\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747892224647 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747892224647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[23\] " "Latch hexout\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747892224647 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747892224647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[26\] " "Latch hexout\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747892224647 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747892224647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[25\] " "Latch hexout\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747892224647 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747892224647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[24\] " "Latch hexout\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747892224647 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747892224647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[27\] " "Latch hexout\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747892224647 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747892224647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[30\] " "Latch hexout\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747892224647 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747892224647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[29\] " "Latch hexout\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747892224647 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747892224647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[28\] " "Latch hexout\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747892224647 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747892224647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[31\] " "Latch hexout\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747892224647 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747892224647 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "decode.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/decode.vhd" 34 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1747892224647 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1747892224647 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1747892225247 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1747892225757 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "fetch:u_fetch\|altsyncram:mem_rtl_0\|altsyncram_0i61:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"fetch:u_fetch\|altsyncram:mem_rtl_0\|altsyncram_0i61:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_0i61.tdf" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/db/altsyncram_0i61.tdf" 622 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 32 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747892225807 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1747892226237 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747892226237 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RegWRT " "No output dependent on input pin \"RegWRT\"" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747892226647 "|Wrapper|RegWRT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1747892226647 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "364 " "Implemented 364 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1747892226647 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1747892226647 ""} { "Info" "ICUT_CUT_TM_LCELLS" "259 " "Implemented 259 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1747892226647 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1747892226647 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1747892226647 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4647 " "Peak virtual memory: 4647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1747892226687 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 22 10:37:06 2025 " "Processing ended: Thu May 22 10:37:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1747892226687 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1747892226687 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1747892226687 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1747892226687 ""}
