# Debug infrastructure and error handling features

**Source**: Page 100, Chunk 798  
**Category**: Debug infrastructure and error handling features  
**Chunk Index**: 798

---

Figure 826. TXERR detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3064
Figure 827. Block diagram of debug infrastructure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3075
Figure 828. Power domains of debug infrastructure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3077

---

**AI Reasoning**: The content chunk includes figures related to error handling and debug infrastructure, which are features of the microcontroller. Grouping these under 'features' provides a broad yet relevant category, and the filename captures the essence of the content by highlighting both error handling and debug infrastructure.
