<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>cpu_design_thinpad_qusim_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">64</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">12</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN">/clk_wiz_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN">/clk_wiz_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>thinpad_qusim_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Aug 01 20:58:32 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:fc1b13f6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:fc1b13f6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>cpu_design_thinpad_qusim_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Aug 01 20:58:32 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:fc1b13f6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>thinpad_qusim_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Aug 01 20:58:32 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:7e4acce2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>cpu_design_thinpad_qusim_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Aug 01 20:58:32 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:7e4acce2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Aug 01 21:30:18 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:fc1b13f6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">64</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">12</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_165ed04b</spirit:name>
      <spirit:enumeration>64</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/floating_point_0/floating_point_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/floating_point_4/floating_point_4.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/f520/src/SysArr.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/f520/src/SysArrProcessor.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/f520/src/arrReg.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/f520/src/arrRegArray.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/f520/src/arrStation.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/f520/src/axi_syspro.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/cpu_design_thinpad_qusim_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/floating_point_0/floating_point_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/floating_point_4/floating_point_4.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/f520/src/SysArr.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/f520/src/SysArrProcessor.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/f520/src/arrReg.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/f520/src/arrRegArray.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/f520/src/arrStation.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/f520/src/axi_syspro.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/cpu_design_thinpad_qusim_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>cpu_design_thinpad_qusim_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>cpu_design_thinpad_qusim_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>cpu_design_thinpad_qusim_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>cpu_design_thinpad_qusim_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>cpu_design_thinpad_qusim_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_165ed04b" spirit:order="3">64</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">12</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">cpu_design_thinpad_qusim_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>thinpad_qusim_v1.0</xilinx:displayName>
      <xilinx:coreRevision>6</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e0f3e4_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@508cdfff_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d0e26a8_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b531f6a_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2958f094_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62024cf2_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74930d43_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c9a858_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f482cc9_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@507cb109_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ee53100_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38d863c3_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45467bd2_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@559e3f27_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@374ebc49_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7191d56_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d87a8d0_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8a65062_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e4bdca6_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@679335a_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b63e859_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bb725b2_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a93394a_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c75581e_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1accd13f_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14e3d774_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d0f281d_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ed6daa6_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fb1ce78_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25e9c378_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1895b609_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@693b1865_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ac9610b_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@670cd263_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c3871f1_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63a8a364_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6787c51b_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@237c5af9_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13c6b752_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38aa0aa3_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7422eacc_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@296930e8_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28dddcdb_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6813ab5a_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bf6fed7_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e216bff_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@304236fd_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cee1f5d_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40afbcd_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f9b4b5d_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3deaaa6e_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a0be26f_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41252571_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eb5f448_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@726e0a1a_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a37c33f_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eb63b31_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1af96e26_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6245dab1_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eec4f1_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b6445b7_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a2a85c2_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bec8f99_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@674f4e4a_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70db23d2_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5612a610_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e20674a_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e8ba703_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ec9dbbd_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e74a9ba_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@309b5ac5_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b75befd_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@211ad78f_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e8ccb94_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3900f912_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@389afb0a_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31fbfed5_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b644f57_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a23251a_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c31585f_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1800010a_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@742c8e7e_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62d97c0d_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8c96404_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3926ff6b_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b9ddfa1_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ac63de8_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@282a914c_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@570f1b31_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a460c83_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e2ddb2b_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e4ef89c_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a628899_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65653b15_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@164ecc94_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c9a480_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62ae2c39_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f118ef8_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@376ee6d8_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f60ee07_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f247927_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@209d80d2_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6247afe7_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29ef2cce_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a1c5bb7_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7619143c_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f55ed9_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@455036ad_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@562c4863_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ea9381b_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50b1c7b6_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fd06398_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24e8caf8_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cf1501c_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45b56240_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e4ea42b_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a144d74_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ae10833_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43c79cbd_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f17b272_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e0ae7bb_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47d6b83d_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1927e0bf_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@708b43c_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25d412d6_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@662b644_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c6458bc_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cd826be_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9bc7d8d_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23e7c1ba_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ace9f27_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a9ef431_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73d0642a_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20e11f07_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aa6462a_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b324175_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c46610_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c3515e6_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@620d9fa3_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3247152f_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2005c21e_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42564236_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63e09ab6_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9340617_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57415137_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c396228_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f9c88f1_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@549a5154_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ba92d47_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c825655_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48d1835c_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6382773_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4110ef86_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21a65a02_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3425719d_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d00822e_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@128bcfe3_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5920977d_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23e8eb3b_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ff430fb_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e2a779e_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5078fa01_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55ae2d4c_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@321aed24_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37ca715a_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29eb55fe_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@766ba318_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@128f7b3c_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45d80c8e_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47c735a_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6376508c_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eaba119_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a0fb992_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d732689_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24d40e39_ARCHIVE_LOCATION">c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" xilinx:valueSource="user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="eeb95507"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="9edc8420"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="5a8758fd"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="f82b2717"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
