// Seed: 2066098566
module module_0 ();
  wire id_1, id_2["" : 1];
  logic id_3, id_4;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  module_0 modCall_1 ();
  output wire id_1;
  assign id_6 = id_4;
  logic id_7;
  ;
  logic [7:0] id_8, id_9;
  logic id_10;
  assign id_6.id_7 = id_9["" :-1'b0];
endmodule
