# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../hdmi_test_v2.gen/sources_1/ip/clk_wiz_0" --include "../../../../hdmi_test_v2.gen/sources_1/ip/camera_pll" \
"../../../../hdmi_test_v2.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../hdmi_test_v2.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" \
"../../../../hdmi_test_v2.gen/sources_1/ip/camera_pll/camera_pll_clk_wiz.v" \
"../../../../hdmi_test_v2.gen/sources_1/ip/camera_pll/camera_pll.v" \
"../../../../hdmi_test_v2.srcs/sources_1/new/camera_capture.v" \
"../../../../hdmi_test_v2.srcs/sources_1/new/camera_controller.v" \
"../../../../hdmi_test_v2.srcs/sources_1/new/camera_init.v" \
"../../../../hdmi_test_v2.srcs/sources_1/new/camera_init_messages_rom.v" \
"../../../../hdmi_test_v2.srcs/sources_1/new/hdmi_framebuffer.v" \
"../../../../hdmi_test_v2.srcs/sim_1/new/ov7670.v" \
"../../../../hdmi_test_v2.srcs/sources_1/new/read_fifo_interface.v" \
"../../../../hdmi_test_v2.srcs/sources_1/new/rgb565_to_rgb888.v" \
"../../../../hdmi_test_v2.srcs/sources_1/new/rgb888_to_gray.v" \
"../../../../hdmi_test_v2.srcs/sources_1/new/sccb_master.v" \
"../../../../hdmi_test_v2.srcs/sources_1/new/timer.v" \
"../../../../hdmi_test_v2.srcs/sources_1/new/video_processing.v" \
"../../../../hdmi_test_v2.srcs/sources_1/new/write_fifo_interface.v" \
"../../../../hdmi_test_v2.srcs/sim_1/new/test_video_processing.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
