;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 17.10.2018. 15:46:30
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x2F510000  	12113
0x0008	0x2F1D0000  	12061
0x000C	0x2F1D0000  	12061
0x0010	0x2F1D0000  	12061
0x0014	0x2F1D0000  	12061
0x0018	0x2F1D0000  	12061
0x001C	0x2F1D0000  	12061
0x0020	0x2F1D0000  	12061
0x0024	0x2F1D0000  	12061
0x0028	0x2F1D0000  	12061
0x002C	0x2F1D0000  	12061
0x0030	0x2F1D0000  	12061
0x0034	0x2F1D0000  	12061
0x0038	0x2F1D0000  	12061
0x003C	0x2F1D0000  	12061
0x0040	0x2F1D0000  	12061
0x0044	0x2F1D0000  	12061
0x0048	0x2F1D0000  	12061
0x004C	0x2F1D0000  	12061
0x0050	0x2F1D0000  	12061
0x0054	0x2F1D0000  	12061
0x0058	0x2F1D0000  	12061
0x005C	0x2F1D0000  	12061
0x0060	0x2F1D0000  	12061
0x0064	0x2F1D0000  	12061
0x0068	0x2F1D0000  	12061
0x006C	0x2F1D0000  	12061
0x0070	0x2F1D0000  	12061
0x0074	0x2F1D0000  	12061
0x0078	0x2F1D0000  	12061
0x007C	0x2F1D0000  	12061
0x0080	0x2F1D0000  	12061
0x0084	0x2F1D0000  	12061
0x0088	0x2F1D0000  	12061
0x008C	0x2F1D0000  	12061
0x0090	0x2F1D0000  	12061
0x0094	0x2F1D0000  	12061
0x0098	0x2F1D0000  	12061
0x009C	0x2F1D0000  	12061
0x00A0	0x2F1D0000  	12061
0x00A4	0x2F1D0000  	12061
0x00A8	0x2F1D0000  	12061
0x00AC	0x2F1D0000  	12061
0x00B0	0x2F250000  	12069
0x00B4	0x2F1D0000  	12061
0x00B8	0x2F1D0000  	12061
0x00BC	0x2F1D0000  	12061
0x00C0	0x2F1D0000  	12061
0x00C4	0x2F1D0000  	12061
0x00C8	0x2F1D0000  	12061
0x00CC	0x2F1D0000  	12061
0x00D0	0x2F1D0000  	12061
0x00D4	0x2F1D0000  	12061
0x00D8	0x2F1D0000  	12061
0x00DC	0x2F1D0000  	12061
0x00E0	0x2F1D0000  	12061
0x00E4	0x2F1D0000  	12061
0x00E8	0x2F1D0000  	12061
0x00EC	0x2F1D0000  	12061
0x00F0	0x2F1D0000  	12061
0x00F4	0x2F1D0000  	12061
0x00F8	0x2F1D0000  	12061
0x00FC	0x2F1D0000  	12061
0x0100	0x2F1D0000  	12061
0x0104	0x2F1D0000  	12061
0x0108	0x2F1D0000  	12061
0x010C	0x2F1D0000  	12061
0x0110	0x2F1D0000  	12061
0x0114	0x2F1D0000  	12061
0x0118	0x2F1D0000  	12061
0x011C	0x2F1D0000  	12061
0x0120	0x2F1D0000  	12061
0x0124	0x2F1D0000  	12061
0x0128	0x2F1D0000  	12061
0x012C	0x2F1D0000  	12061
0x0130	0x2F1D0000  	12061
0x0134	0x2F1D0000  	12061
0x0138	0x2F1D0000  	12061
0x013C	0x2F1D0000  	12061
0x0140	0x2F1D0000  	12061
0x0144	0x2F1D0000  	12061
0x0148	0x2F1D0000  	12061
0x014C	0x2F1D0000  	12061
; end of ____SysVT
_main:
;Click_Ambient4_STM.c, 151 :: 		void main()
0x2F50	0xF000F80E  BL	12144
0x2F54	0xF000FB1E  BL	13716
0x2F58	0xF000F8AC  BL	12468
0x2F5C	0xF000FACC  BL	13560
;Click_Ambient4_STM.c, 153 :: 		systemInit();
0x2F60	0xF7FFFE56  BL	_systemInit+0
;Click_Ambient4_STM.c, 154 :: 		applicationInit();
0x2F64	0xF7FFFF4C  BL	_applicationInit+0
;Click_Ambient4_STM.c, 156 :: 		while (1)
L_main5:
;Click_Ambient4_STM.c, 158 :: 		applicationTask();
0x2F68	0xF7FFFE8C  BL	_applicationTask+0
;Click_Ambient4_STM.c, 159 :: 		}
0x2F6C	0xE7FC    B	L_main5
;Click_Ambient4_STM.c, 160 :: 		}
L_end_main:
L__main_end_loop:
0x2F6E	0xE7FE    B	L__main_end_loop
; end of _main
___CC2DW:
;__Lib_System_105_107.c, 28 :: 		
0x2DE8	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 30 :: 		
L_loopDW:
;__Lib_System_105_107.c, 31 :: 		
0x2DEA	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_105_107.c, 32 :: 		
0x2DEE	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_105_107.c, 33 :: 		
0x2DF2	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 34 :: 		
0x2DF6	0xD1F8    BNE	L_loopDW
;__Lib_System_105_107.c, 36 :: 		
L_end___CC2DW:
0x2DF8	0xB001    ADD	SP, SP, #4
0x2DFA	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_105_107.c, 70 :: 		
0x2EE0	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 72 :: 		
0x2EE2	0xF04F0900  MOV	R9, #0
;__Lib_System_105_107.c, 73 :: 		
0x2EE6	0xF04F0C00  MOV	R12, #0
;__Lib_System_105_107.c, 74 :: 		
0x2EEA	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_105_107.c, 75 :: 		
0x2EEE	0xDC04    BGT	L_loopFZs
;__Lib_System_105_107.c, 76 :: 		
0x2EF0	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_105_107.c, 77 :: 		
0x2EF4	0xDB01    BLT	L_loopFZs
;__Lib_System_105_107.c, 78 :: 		
0x2EF6	0x46D4    MOV	R12, R10
;__Lib_System_105_107.c, 79 :: 		
0x2EF8	0x46EA    MOV	R10, SP
;__Lib_System_105_107.c, 80 :: 		
L_loopFZs:
;__Lib_System_105_107.c, 81 :: 		
0x2EFA	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_105_107.c, 82 :: 		
0x2EFE	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 83 :: 		
0x2F02	0xD1FA    BNE	L_loopFZs
;__Lib_System_105_107.c, 84 :: 		
0x2F04	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_105_107.c, 85 :: 		
0x2F08	0xDD05    BLE	L_norep
;__Lib_System_105_107.c, 86 :: 		
0x2F0A	0x46E2    MOV	R10, R12
;__Lib_System_105_107.c, 87 :: 		
0x2F0C	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_105_107.c, 88 :: 		
0x2F10	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_105_107.c, 89 :: 		
0x2F14	0xE7F1    B	L_loopFZs
;__Lib_System_105_107.c, 90 :: 		
L_norep:
;__Lib_System_105_107.c, 92 :: 		
L_end___FillZeros:
0x2F16	0xB001    ADD	SP, SP, #4
0x2F18	0x4770    BX	LR
; end of ___FillZeros
_systemInit:
;Click_Ambient4_STM.c, 82 :: 		void systemInit()
0x2C10	0xB081    SUB	SP, SP, #4
0x2C12	0xF8CDE000  STR	LR, [SP, #0]
;Click_Ambient4_STM.c, 85 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_INT_PIN, _GPIO_INPUT );
0x2C16	0x2201    MOVS	R2, #1
0x2C18	0x2107    MOVS	R1, #7
0x2C1A	0x2000    MOVS	R0, #0
0x2C1C	0xF7FFFDEA  BL	_mikrobus_gpioInit+0
;Click_Ambient4_STM.c, 86 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_RST_PIN, _GPIO_OUTPUT );
0x2C20	0x2200    MOVS	R2, #0
0x2C22	0x2101    MOVS	R1, #1
0x2C24	0x2000    MOVS	R0, #0
0x2C26	0xF7FFFDE5  BL	_mikrobus_gpioInit+0
;Click_Ambient4_STM.c, 87 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_CS_PIN, _GPIO_OUTPUT );
0x2C2A	0x2200    MOVS	R2, #0
0x2C2C	0x2102    MOVS	R1, #2
0x2C2E	0x2000    MOVS	R0, #0
0x2C30	0xF7FFFDE0  BL	_mikrobus_gpioInit+0
;Click_Ambient4_STM.c, 88 :: 		mikrobus_uartInit( _MIKROBUS1, &_CLOUD_UART_CFG[0] );
0x2C34	0x4811    LDR	R0, [PC, #68]
0x2C36	0x4601    MOV	R1, R0
0x2C38	0x2000    MOVS	R0, #0
0x2C3A	0xF7FFFFAD  BL	_mikrobus_uartInit+0
;Click_Ambient4_STM.c, 90 :: 		mikrobus_logInit( _LOG_USBUART_A, 9600 );
0x2C3E	0xF2425180  MOVW	R1, #9600
0x2C42	0x2020    MOVS	R0, #32
0x2C44	0xF7FFFFC0  BL	_mikrobus_logInit+0
;Click_Ambient4_STM.c, 93 :: 		mikrobus_gpioInit( _MIKROBUS2, _MIKROBUS_RST_PIN, _GPIO_OUTPUT );
0x2C48	0x2200    MOVS	R2, #0
0x2C4A	0x2101    MOVS	R1, #1
0x2C4C	0x2001    MOVS	R0, #1
0x2C4E	0xF7FFFDD1  BL	_mikrobus_gpioInit+0
;Click_Ambient4_STM.c, 94 :: 		mikrobus_i2cInit( _MIKROBUS2, &_AMBIENT4_I2C_CFG[0] );
0x2C52	0x480B    LDR	R0, [PC, #44]
0x2C54	0x4601    MOV	R1, R0
0x2C56	0x2001    MOVS	R0, #1
0x2C58	0xF7FFFF5A  BL	_mikrobus_i2cInit+0
;Click_Ambient4_STM.c, 96 :: 		Delay_ms( 100 );
0x2C5C	0xF644777F  MOVW	R7, #20351
0x2C60	0xF2C00712  MOVT	R7, #18
0x2C64	0xBF00    NOP
0x2C66	0xBF00    NOP
L_systemInit0:
0x2C68	0x1E7F    SUBS	R7, R7, #1
0x2C6A	0xD1FD    BNE	L_systemInit0
0x2C6C	0xBF00    NOP
0x2C6E	0xBF00    NOP
0x2C70	0xBF00    NOP
;Click_Ambient4_STM.c, 97 :: 		}
L_end_systemInit:
0x2C72	0xF8DDE000  LDR	LR, [SP, #0]
0x2C76	0xB001    ADD	SP, SP, #4
0x2C78	0x4770    BX	LR
0x2C7A	0xBF00    NOP
0x2C7C	0x34C00000  	__CLOUD_UART_CFG+0
0x2C80	0x2DFC0000  	__AMBIENT4_I2C_CFG+0
; end of _systemInit
_mikrobus_gpioInit:
;easymx_v7_STM32F107VC.c, 162 :: 		T_mikrobus_ret mikrobus_gpioInit(T_mikrobus_soc bus, T_mikrobus_pin pin, T_gpio_dir direction)
; direction start address is: 8 (R2)
; pin start address is: 4 (R1)
; bus start address is: 0 (R0)
0x27F4	0xB081    SUB	SP, SP, #4
0x27F6	0xF8CDE000  STR	LR, [SP, #0]
0x27FA	0xFA5FF981  UXTB	R9, R1
0x27FE	0xFA5FFA82  UXTB	R10, R2
; direction end address is: 8 (R2)
; pin end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; pin start address is: 36 (R9)
; direction start address is: 40 (R10)
;easymx_v7_STM32F107VC.c, 164 :: 		switch( bus )
0x2802	0xE00F    B	L_mikrobus_gpioInit78
; bus end address is: 0 (R0)
;easymx_v7_STM32F107VC.c, 167 :: 		case _MIKROBUS1 : return _gpioInit_1(pin, direction);
L_mikrobus_gpioInit80:
0x2804	0xFA5FF18A  UXTB	R1, R10
; direction end address is: 40 (R10)
0x2808	0xFA5FF089  UXTB	R0, R9
; pin end address is: 36 (R9)
0x280C	0xF7FFFBEC  BL	easymx_v7_STM32F107VC__gpioInit_1+0
0x2810	0xE00D    B	L_end_mikrobus_gpioInit
;easymx_v7_STM32F107VC.c, 170 :: 		case _MIKROBUS2 : return _gpioInit_2(pin, direction);
L_mikrobus_gpioInit81:
; direction start address is: 40 (R10)
; pin start address is: 36 (R9)
0x2812	0xFA5FF18A  UXTB	R1, R10
; direction end address is: 40 (R10)
0x2816	0xFA5FF089  UXTB	R0, R9
; pin end address is: 36 (R9)
0x281A	0xF7FFFB09  BL	easymx_v7_STM32F107VC__gpioInit_2+0
0x281E	0xE006    B	L_end_mikrobus_gpioInit
;easymx_v7_STM32F107VC.c, 184 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_gpioInit82:
0x2820	0x2001    MOVS	R0, #1
0x2822	0xE004    B	L_end_mikrobus_gpioInit
;easymx_v7_STM32F107VC.c, 185 :: 		}
L_mikrobus_gpioInit78:
; direction start address is: 40 (R10)
; pin start address is: 36 (R9)
; bus start address is: 0 (R0)
0x2824	0x2800    CMP	R0, #0
0x2826	0xD0ED    BEQ	L_mikrobus_gpioInit80
0x2828	0x2801    CMP	R0, #1
0x282A	0xD0F2    BEQ	L_mikrobus_gpioInit81
; bus end address is: 0 (R0)
; pin end address is: 36 (R9)
; direction end address is: 40 (R10)
0x282C	0xE7F8    B	L_mikrobus_gpioInit82
;easymx_v7_STM32F107VC.c, 187 :: 		}
L_end_mikrobus_gpioInit:
0x282E	0xF8DDE000  LDR	LR, [SP, #0]
0x2832	0xB001    ADD	SP, SP, #4
0x2834	0x4770    BX	LR
; end of _mikrobus_gpioInit
easymx_v7_STM32F107VC__gpioInit_1:
;__em_f107vc_gpio.c, 81 :: 		static T_mikrobus_ret _gpioInit_1(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x1FE8	0xB081    SUB	SP, SP, #4
0x1FEA	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__em_f107vc_gpio.c, 83 :: 		switch( pin )
0x1FEE	0xE0A9    B	L_easymx_v7_STM32F107VC__gpioInit_10
; pin end address is: 0 (R0)
;__em_f107vc_gpio.c, 85 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOA_BASE, _GPIO_PINMASK_4 ); else GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_4 ); break;
L_easymx_v7_STM32F107VC__gpioInit_12:
0x1FF0	0x2901    CMP	R1, #1
0x1FF2	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_13
; dir end address is: 4 (R1)
0x1FF4	0xF2400110  MOVW	R1, #16
0x1FF8	0x4865    LDR	R0, [PC, #404]
0x1FFA	0xF7FFFD6F  BL	_GPIO_Digital_Input+0
0x1FFE	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_14
L_easymx_v7_STM32F107VC__gpioInit_13:
0x2000	0xF2400110  MOVW	R1, #16
0x2004	0x4862    LDR	R0, [PC, #392]
0x2006	0xF7FFFD5B  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_14:
0x200A	0xE0BB    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 86 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_2 ); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_2 ); break;
L_easymx_v7_STM32F107VC__gpioInit_15:
; dir start address is: 4 (R1)
0x200C	0x2901    CMP	R1, #1
0x200E	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_16
; dir end address is: 4 (R1)
0x2010	0xF2400104  MOVW	R1, #4
0x2014	0x485F    LDR	R0, [PC, #380]
0x2016	0xF7FFFD61  BL	_GPIO_Digital_Input+0
0x201A	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_17
L_easymx_v7_STM32F107VC__gpioInit_16:
0x201C	0xF2400104  MOVW	R1, #4
0x2020	0x485C    LDR	R0, [PC, #368]
0x2022	0xF7FFFD4D  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_17:
0x2026	0xE0AD    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 87 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_13); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_13); break;
L_easymx_v7_STM32F107VC__gpioInit_18:
; dir start address is: 4 (R1)
0x2028	0x2901    CMP	R1, #1
0x202A	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_19
; dir end address is: 4 (R1)
0x202C	0xF2420100  MOVW	R1, #8192
0x2030	0x4859    LDR	R0, [PC, #356]
0x2032	0xF7FFFD53  BL	_GPIO_Digital_Input+0
0x2036	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_110
L_easymx_v7_STM32F107VC__gpioInit_19:
0x2038	0xF2420100  MOVW	R1, #8192
0x203C	0x4856    LDR	R0, [PC, #344]
0x203E	0xF7FFFD3F  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_110:
0x2042	0xE09F    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 88 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_10); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_10); break;
L_easymx_v7_STM32F107VC__gpioInit_111:
; dir start address is: 4 (R1)
0x2044	0x2901    CMP	R1, #1
0x2046	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_112
; dir end address is: 4 (R1)
0x2048	0xF2404100  MOVW	R1, #1024
0x204C	0x4851    LDR	R0, [PC, #324]
0x204E	0xF7FFFD45  BL	_GPIO_Digital_Input+0
0x2052	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_113
L_easymx_v7_STM32F107VC__gpioInit_112:
0x2054	0xF2404100  MOVW	R1, #1024
0x2058	0x484E    LDR	R0, [PC, #312]
0x205A	0xF7FFFD31  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_113:
0x205E	0xE091    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 89 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_11); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_11); break;
L_easymx_v7_STM32F107VC__gpioInit_114:
; dir start address is: 4 (R1)
0x2060	0x2901    CMP	R1, #1
0x2062	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_115
; dir end address is: 4 (R1)
0x2064	0xF6400100  MOVW	R1, #2048
0x2068	0x484A    LDR	R0, [PC, #296]
0x206A	0xF7FFFD37  BL	_GPIO_Digital_Input+0
0x206E	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_116
L_easymx_v7_STM32F107VC__gpioInit_115:
0x2070	0xF6400100  MOVW	R1, #2048
0x2074	0x4847    LDR	R0, [PC, #284]
0x2076	0xF7FFFD23  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_116:
0x207A	0xE083    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 90 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_12); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_12); break;
L_easymx_v7_STM32F107VC__gpioInit_117:
; dir start address is: 4 (R1)
0x207C	0x2901    CMP	R1, #1
0x207E	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_118
; dir end address is: 4 (R1)
0x2080	0xF2410100  MOVW	R1, #4096
0x2084	0x4843    LDR	R0, [PC, #268]
0x2086	0xF7FFFD29  BL	_GPIO_Digital_Input+0
0x208A	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_119
L_easymx_v7_STM32F107VC__gpioInit_118:
0x208C	0xF2410100  MOVW	R1, #4096
0x2090	0x4840    LDR	R0, [PC, #256]
0x2092	0xF7FFFD15  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_119:
0x2096	0xE075    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 91 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOA_BASE, _GPIO_PINMASK_0 ); else GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_0 ); break;
L_easymx_v7_STM32F107VC__gpioInit_120:
; dir start address is: 4 (R1)
0x2098	0x2901    CMP	R1, #1
0x209A	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_121
; dir end address is: 4 (R1)
0x209C	0xF2400101  MOVW	R1, #1
0x20A0	0x483B    LDR	R0, [PC, #236]
0x20A2	0xF7FFFD1B  BL	_GPIO_Digital_Input+0
0x20A6	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_122
L_easymx_v7_STM32F107VC__gpioInit_121:
0x20A8	0xF2400101  MOVW	R1, #1
0x20AC	0x4838    LDR	R0, [PC, #224]
0x20AE	0xF7FFFD07  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_122:
0x20B2	0xE067    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 92 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_10); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_10); break;
L_easymx_v7_STM32F107VC__gpioInit_123:
; dir start address is: 4 (R1)
0x20B4	0x2901    CMP	R1, #1
0x20B6	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_124
; dir end address is: 4 (R1)
0x20B8	0xF2404100  MOVW	R1, #1024
0x20BC	0x4836    LDR	R0, [PC, #216]
0x20BE	0xF7FFFD0D  BL	_GPIO_Digital_Input+0
0x20C2	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_125
L_easymx_v7_STM32F107VC__gpioInit_124:
0x20C4	0xF2404100  MOVW	R1, #1024
0x20C8	0x4833    LDR	R0, [PC, #204]
0x20CA	0xF7FFFCF9  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_125:
0x20CE	0xE059    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 93 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_9 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_9 ); break;
L_easymx_v7_STM32F107VC__gpioInit_126:
; dir start address is: 4 (R1)
0x20D0	0x2901    CMP	R1, #1
0x20D2	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_127
; dir end address is: 4 (R1)
0x20D4	0xF2402100  MOVW	R1, #512
0x20D8	0x482F    LDR	R0, [PC, #188]
0x20DA	0xF7FFFCFF  BL	_GPIO_Digital_Input+0
0x20DE	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_128
L_easymx_v7_STM32F107VC__gpioInit_127:
0x20E0	0xF2402100  MOVW	R1, #512
0x20E4	0x482C    LDR	R0, [PC, #176]
0x20E6	0xF7FFFCEB  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_128:
0x20EA	0xE04B    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 94 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_8 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_8 ); break;
L_easymx_v7_STM32F107VC__gpioInit_129:
; dir start address is: 4 (R1)
0x20EC	0x2901    CMP	R1, #1
0x20EE	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_130
; dir end address is: 4 (R1)
0x20F0	0xF2401100  MOVW	R1, #256
0x20F4	0x4828    LDR	R0, [PC, #160]
0x20F6	0xF7FFFCF1  BL	_GPIO_Digital_Input+0
0x20FA	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_131
L_easymx_v7_STM32F107VC__gpioInit_130:
0x20FC	0xF2401100  MOVW	R1, #256
0x2100	0x4825    LDR	R0, [PC, #148]
0x2102	0xF7FFFCDD  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_131:
0x2106	0xE03D    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 95 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_6 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_6 ); break;
L_easymx_v7_STM32F107VC__gpioInit_132:
; dir start address is: 4 (R1)
0x2108	0x2901    CMP	R1, #1
0x210A	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_133
; dir end address is: 4 (R1)
0x210C	0xF2400140  MOVW	R1, #64
0x2110	0x4822    LDR	R0, [PC, #136]
0x2112	0xF7FFFCE3  BL	_GPIO_Digital_Input+0
0x2116	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_134
L_easymx_v7_STM32F107VC__gpioInit_133:
0x2118	0xF2400140  MOVW	R1, #64
0x211C	0x481F    LDR	R0, [PC, #124]
0x211E	0xF7FFFCCF  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_134:
0x2122	0xE02F    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 96 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_7 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_7 ); break;
L_easymx_v7_STM32F107VC__gpioInit_135:
; dir start address is: 4 (R1)
0x2124	0x2901    CMP	R1, #1
0x2126	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_136
; dir end address is: 4 (R1)
0x2128	0xF2400180  MOVW	R1, #128
0x212C	0x481B    LDR	R0, [PC, #108]
0x212E	0xF7FFFCD5  BL	_GPIO_Digital_Input+0
0x2132	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_137
L_easymx_v7_STM32F107VC__gpioInit_136:
0x2134	0xF2400180  MOVW	R1, #128
0x2138	0x4818    LDR	R0, [PC, #96]
0x213A	0xF7FFFCC1  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_137:
0x213E	0xE021    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 97 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easymx_v7_STM32F107VC__gpioInit_138:
0x2140	0x2001    MOVS	R0, #1
0x2142	0xE020    B	L_end__gpioInit_1
;__em_f107vc_gpio.c, 98 :: 		}
L_easymx_v7_STM32F107VC__gpioInit_10:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x2144	0x2800    CMP	R0, #0
0x2146	0xF43FAF53  BEQ	L_easymx_v7_STM32F107VC__gpioInit_12
0x214A	0x2801    CMP	R0, #1
0x214C	0xF43FAF5E  BEQ	L_easymx_v7_STM32F107VC__gpioInit_15
0x2150	0x2802    CMP	R0, #2
0x2152	0xF43FAF69  BEQ	L_easymx_v7_STM32F107VC__gpioInit_18
0x2156	0x2803    CMP	R0, #3
0x2158	0xF43FAF74  BEQ	L_easymx_v7_STM32F107VC__gpioInit_111
0x215C	0x2804    CMP	R0, #4
0x215E	0xF43FAF7F  BEQ	L_easymx_v7_STM32F107VC__gpioInit_114
0x2162	0x2805    CMP	R0, #5
0x2164	0xF43FAF8A  BEQ	L_easymx_v7_STM32F107VC__gpioInit_117
0x2168	0x2806    CMP	R0, #6
0x216A	0xF43FAF95  BEQ	L_easymx_v7_STM32F107VC__gpioInit_120
0x216E	0x2807    CMP	R0, #7
0x2170	0xD0A0    BEQ	L_easymx_v7_STM32F107VC__gpioInit_123
0x2172	0x2808    CMP	R0, #8
0x2174	0xD0AC    BEQ	L_easymx_v7_STM32F107VC__gpioInit_126
0x2176	0x2809    CMP	R0, #9
0x2178	0xD0B8    BEQ	L_easymx_v7_STM32F107VC__gpioInit_129
0x217A	0x280A    CMP	R0, #10
0x217C	0xD0C4    BEQ	L_easymx_v7_STM32F107VC__gpioInit_132
0x217E	0x280B    CMP	R0, #11
0x2180	0xD0D0    BEQ	L_easymx_v7_STM32F107VC__gpioInit_135
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x2182	0xE7DD    B	L_easymx_v7_STM32F107VC__gpioInit_138
L_easymx_v7_STM32F107VC__gpioInit_11:
;__em_f107vc_gpio.c, 99 :: 		return _MIKROBUS_OK;
0x2184	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_gpio.c, 100 :: 		}
L_end__gpioInit_1:
0x2186	0xF8DDE000  LDR	LR, [SP, #0]
0x218A	0xB001    ADD	SP, SP, #4
0x218C	0x4770    BX	LR
0x218E	0xBF00    NOP
0x2190	0x08004001  	GPIOA_BASE+0
0x2194	0x10004001  	GPIOC_BASE+0
0x2198	0x14004001  	GPIOD_BASE+0
0x219C	0x0C004001  	GPIOB_BASE+0
; end of easymx_v7_STM32F107VC__gpioInit_1
_GPIO_Digital_Input:
;__Lib_GPIO_32F10x.c, 369 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1ADC	0xB081    SUB	SP, SP, #4
0x1ADE	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 370 :: 		
0x1AE2	0xF04F0242  MOV	R2, #66
0x1AE6	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x1AE8	0xF7FEFE1A  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 371 :: 		
L_end_GPIO_Digital_Input:
0x1AEC	0xF8DDE000  LDR	LR, [SP, #0]
0x1AF0	0xB001    ADD	SP, SP, #4
0x1AF2	0x4770    BX	LR
; end of _GPIO_Digital_Input
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0720	0xB081    SUB	SP, SP, #4
0x0722	0xF8CDE000  STR	LR, [SP, #0]
0x0726	0xB28C    UXTH	R4, R1
0x0728	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x072A	0x4B77    LDR	R3, [PC, #476]
0x072C	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x0730	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x0732	0x4618    MOV	R0, R3
0x0734	0xF7FFFF48  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x0738	0xF1B40FFF  CMP	R4, #255
0x073C	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x073E	0x4B73    LDR	R3, [PC, #460]
0x0740	0x429D    CMP	R5, R3
0x0742	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x0744	0xF04F3333  MOV	R3, #858993459
0x0748	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x074A	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x074C	0x2D42    CMP	R5, #66
0x074E	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x0750	0xF04F3344  MOV	R3, #1145324612
0x0754	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x0756	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x0758	0xF64F73FF  MOVW	R3, #65535
0x075C	0x429C    CMP	R4, R3
0x075E	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x0760	0x4B6A    LDR	R3, [PC, #424]
0x0762	0x429D    CMP	R5, R3
0x0764	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x0766	0xF04F3333  MOV	R3, #858993459
0x076A	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x076C	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x076E	0xF04F3333  MOV	R3, #858993459
0x0772	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x0774	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0776	0x2D42    CMP	R5, #66
0x0778	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x077A	0xF04F3344  MOV	R3, #1145324612
0x077E	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x0780	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0782	0xF04F3344  MOV	R3, #1145324612
0x0786	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x0788	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x078A	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x078C	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x078E	0xF0050301  AND	R3, R5, #1
0x0792	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x0794	0x2100    MOVS	R1, #0
0x0796	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x0798	0xF0050302  AND	R3, R5, #2
0x079C	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x079E	0xF40573C0  AND	R3, R5, #384
0x07A2	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x07A4	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x07A6	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x07A8	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x07AA	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x07AC	0xF0050304  AND	R3, R5, #4
0x07B0	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x07B2	0xF0050320  AND	R3, R5, #32
0x07B6	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x07B8	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x07BA	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x07BC	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x07BE	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x07C0	0xF0050308  AND	R3, R5, #8
0x07C4	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x07C6	0xF0050320  AND	R3, R5, #32
0x07CA	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x07CC	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x07CE	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x07D0	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x07D2	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x07D4	0x4B4E    LDR	R3, [PC, #312]
0x07D6	0xEA050303  AND	R3, R5, R3, LSL #0
0x07DA	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x07DC	0x2003    MOVS	R0, #3
0x07DE	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x07E0	0xF4057300  AND	R3, R5, #512
0x07E4	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x07E6	0x2002    MOVS	R0, #2
0x07E8	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x07EA	0xF4056380  AND	R3, R5, #1024
0x07EE	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x07F0	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x07F2	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x07F4	0xF005030C  AND	R3, R5, #12
0x07F8	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x07FA	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x07FC	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x07FE	0xF00403FF  AND	R3, R4, #255
0x0802	0xB29B    UXTH	R3, R3
0x0804	0x2B00    CMP	R3, #0
0x0806	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x0808	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x080A	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x080C	0xFA1FF884  UXTH	R8, R4
0x0810	0x4632    MOV	R2, R6
0x0812	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x0814	0x2808    CMP	R0, #8
0x0816	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x0818	0xF04F0301  MOV	R3, #1
0x081C	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x0820	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x0824	0x42A3    CMP	R3, R4
0x0826	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x0828	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x082A	0xF04F030F  MOV	R3, #15
0x082E	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x0830	0x43DB    MVN	R3, R3
0x0832	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x0836	0xFA01F305  LSL	R3, R1, R5
0x083A	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x083E	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x0840	0xF4067381  AND	R3, R6, #258
0x0844	0xF5B37F81  CMP	R3, #258
0x0848	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x084A	0xF2020414  ADDW	R4, R2, #20
0x084E	0xF04F0301  MOV	R3, #1
0x0852	0x4083    LSLS	R3, R0
0x0854	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x0856	0xF0060382  AND	R3, R6, #130
0x085A	0x2B82    CMP	R3, #130
0x085C	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x085E	0xF2020410  ADDW	R4, R2, #16
0x0862	0xF04F0301  MOV	R3, #1
0x0866	0x4083    LSLS	R3, R0
0x0868	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x086A	0x462F    MOV	R7, R5
0x086C	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x086E	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x0870	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x0872	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x0874	0xFA1FF088  UXTH	R0, R8
0x0878	0x460F    MOV	R7, R1
0x087A	0x4631    MOV	R1, R6
0x087C	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x087E	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x0880	0x460F    MOV	R7, R1
0x0882	0x4629    MOV	R1, R5
0x0884	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0886	0xF1B00FFF  CMP	R0, #255
0x088A	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x088C	0x1D33    ADDS	R3, R6, #4
0x088E	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x0892	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x0894	0x2A08    CMP	R2, #8
0x0896	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0898	0xF2020408  ADDW	R4, R2, #8
0x089C	0xF04F0301  MOV	R3, #1
0x08A0	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x08A4	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x08A8	0x42A3    CMP	R3, R4
0x08AA	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x08AC	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x08AE	0xF04F030F  MOV	R3, #15
0x08B2	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x08B4	0x43DB    MVN	R3, R3
0x08B6	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x08BA	0xFA07F305  LSL	R3, R7, R5
0x08BE	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x08C2	0xF4017381  AND	R3, R1, #258
0x08C6	0xF5B37F81  CMP	R3, #258
0x08CA	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x08CC	0xF2060514  ADDW	R5, R6, #20
0x08D0	0xF2020408  ADDW	R4, R2, #8
0x08D4	0xF04F0301  MOV	R3, #1
0x08D8	0x40A3    LSLS	R3, R4
0x08DA	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x08DC	0xF0010382  AND	R3, R1, #130
0x08E0	0x2B82    CMP	R3, #130
0x08E2	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x08E4	0xF2060510  ADDW	R5, R6, #16
0x08E8	0xF2020408  ADDW	R4, R2, #8
0x08EC	0xF04F0301  MOV	R3, #1
0x08F0	0x40A3    LSLS	R3, R4
0x08F2	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x08F4	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x08F6	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x08F8	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x08FA	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x08FC	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x0900	0xF8DDE000  LDR	LR, [SP, #0]
0x0904	0xB001    ADD	SP, SP, #4
0x0906	0x4770    BX	LR
0x0908	0xFC00FFFF  	#-1024
0x090C	0x00140008  	#524308
0x0910	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x05C8	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x05CA	0x4919    LDR	R1, [PC, #100]
0x05CC	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x05D0	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x05D2	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x05D4	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x05D6	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x05D8	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x05DA	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x05DC	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x05DE	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x05E0	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x05E2	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x05E4	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x05E6	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x05E8	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x05EA	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x05EC	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x05EE	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x05F2	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x05F4	0x490F    LDR	R1, [PC, #60]
0x05F6	0x4288    CMP	R0, R1
0x05F8	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x05FA	0x490F    LDR	R1, [PC, #60]
0x05FC	0x4288    CMP	R0, R1
0x05FE	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x0600	0x490E    LDR	R1, [PC, #56]
0x0602	0x4288    CMP	R0, R1
0x0604	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x0606	0x490E    LDR	R1, [PC, #56]
0x0608	0x4288    CMP	R0, R1
0x060A	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x060C	0x490D    LDR	R1, [PC, #52]
0x060E	0x4288    CMP	R0, R1
0x0610	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x0612	0x490D    LDR	R1, [PC, #52]
0x0614	0x4288    CMP	R0, R1
0x0616	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x0618	0x490C    LDR	R1, [PC, #48]
0x061A	0x4288    CMP	R0, R1
0x061C	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x061E	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x0620	0x490B    LDR	R1, [PC, #44]
0x0622	0x6809    LDR	R1, [R1, #0]
0x0624	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0628	0x4909    LDR	R1, [PC, #36]
0x062A	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x062C	0xB001    ADD	SP, SP, #4
0x062E	0x4770    BX	LR
0x0630	0xFC00FFFF  	#-1024
0x0634	0x08004001  	#1073809408
0x0638	0x0C004001  	#1073810432
0x063C	0x10004001  	#1073811456
0x0640	0x14004001  	#1073812480
0x0644	0x18004001  	#1073813504
0x0648	0x1C004001  	#1073814528
0x064C	0x20004001  	#1073815552
0x0650	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1AC0	0xB081    SUB	SP, SP, #4
0x1AC2	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x1AC6	0x4A04    LDR	R2, [PC, #16]
0x1AC8	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x1ACA	0xF7FEFE29  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x1ACE	0xF8DDE000  LDR	LR, [SP, #0]
0x1AD2	0xB001    ADD	SP, SP, #4
0x1AD4	0x4770    BX	LR
0x1AD6	0xBF00    NOP
0x1AD8	0x00140008  	#524308
; end of _GPIO_Digital_Output
easymx_v7_STM32F107VC__gpioInit_2:
;__em_f107vc_gpio.c, 102 :: 		static T_mikrobus_ret _gpioInit_2(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x1E30	0xB081    SUB	SP, SP, #4
0x1E32	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__em_f107vc_gpio.c, 104 :: 		switch( pin )
0x1E36	0xE0A9    B	L_easymx_v7_STM32F107VC__gpioInit_239
; pin end address is: 0 (R0)
;__em_f107vc_gpio.c, 106 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOA_BASE, _GPIO_PINMASK_5 ); else GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_5 ); break;
L_easymx_v7_STM32F107VC__gpioInit_241:
0x1E38	0x2901    CMP	R1, #1
0x1E3A	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_242
; dir end address is: 4 (R1)
0x1E3C	0xF2400120  MOVW	R1, #32
0x1E40	0x4865    LDR	R0, [PC, #404]
0x1E42	0xF7FFFE4B  BL	_GPIO_Digital_Input+0
0x1E46	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_243
L_easymx_v7_STM32F107VC__gpioInit_242:
0x1E48	0xF2400120  MOVW	R1, #32
0x1E4C	0x4862    LDR	R0, [PC, #392]
0x1E4E	0xF7FFFE37  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_243:
0x1E52	0xE0BB    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 107 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_3 ); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_3 ); break;
L_easymx_v7_STM32F107VC__gpioInit_244:
; dir start address is: 4 (R1)
0x1E54	0x2901    CMP	R1, #1
0x1E56	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_245
; dir end address is: 4 (R1)
0x1E58	0xF2400108  MOVW	R1, #8
0x1E5C	0x485F    LDR	R0, [PC, #380]
0x1E5E	0xF7FFFE3D  BL	_GPIO_Digital_Input+0
0x1E62	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_246
L_easymx_v7_STM32F107VC__gpioInit_245:
0x1E64	0xF2400108  MOVW	R1, #8
0x1E68	0x485C    LDR	R0, [PC, #368]
0x1E6A	0xF7FFFE29  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_246:
0x1E6E	0xE0AD    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 108 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_14); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_14); break;
L_easymx_v7_STM32F107VC__gpioInit_247:
; dir start address is: 4 (R1)
0x1E70	0x2901    CMP	R1, #1
0x1E72	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_248
; dir end address is: 4 (R1)
0x1E74	0xF2440100  MOVW	R1, #16384
0x1E78	0x4859    LDR	R0, [PC, #356]
0x1E7A	0xF7FFFE2F  BL	_GPIO_Digital_Input+0
0x1E7E	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_249
L_easymx_v7_STM32F107VC__gpioInit_248:
0x1E80	0xF2440100  MOVW	R1, #16384
0x1E84	0x4856    LDR	R0, [PC, #344]
0x1E86	0xF7FFFE1B  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_249:
0x1E8A	0xE09F    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 109 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_10); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_10); break;
L_easymx_v7_STM32F107VC__gpioInit_250:
; dir start address is: 4 (R1)
0x1E8C	0x2901    CMP	R1, #1
0x1E8E	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_251
; dir end address is: 4 (R1)
0x1E90	0xF2404100  MOVW	R1, #1024
0x1E94	0x4851    LDR	R0, [PC, #324]
0x1E96	0xF7FFFE21  BL	_GPIO_Digital_Input+0
0x1E9A	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_252
L_easymx_v7_STM32F107VC__gpioInit_251:
0x1E9C	0xF2404100  MOVW	R1, #1024
0x1EA0	0x484E    LDR	R0, [PC, #312]
0x1EA2	0xF7FFFE0D  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_252:
0x1EA6	0xE091    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 110 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_11); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_11); break;
L_easymx_v7_STM32F107VC__gpioInit_253:
; dir start address is: 4 (R1)
0x1EA8	0x2901    CMP	R1, #1
0x1EAA	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_254
; dir end address is: 4 (R1)
0x1EAC	0xF6400100  MOVW	R1, #2048
0x1EB0	0x484A    LDR	R0, [PC, #296]
0x1EB2	0xF7FFFE13  BL	_GPIO_Digital_Input+0
0x1EB6	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_255
L_easymx_v7_STM32F107VC__gpioInit_254:
0x1EB8	0xF6400100  MOVW	R1, #2048
0x1EBC	0x4847    LDR	R0, [PC, #284]
0x1EBE	0xF7FFFDFF  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_255:
0x1EC2	0xE083    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 111 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_12); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_12); break;
L_easymx_v7_STM32F107VC__gpioInit_256:
; dir start address is: 4 (R1)
0x1EC4	0x2901    CMP	R1, #1
0x1EC6	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_257
; dir end address is: 4 (R1)
0x1EC8	0xF2410100  MOVW	R1, #4096
0x1ECC	0x4843    LDR	R0, [PC, #268]
0x1ECE	0xF7FFFE05  BL	_GPIO_Digital_Input+0
0x1ED2	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_258
L_easymx_v7_STM32F107VC__gpioInit_257:
0x1ED4	0xF2410100  MOVW	R1, #4096
0x1ED8	0x4840    LDR	R0, [PC, #256]
0x1EDA	0xF7FFFDF1  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_258:
0x1EDE	0xE075    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 112 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_12); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_12); break;
L_easymx_v7_STM32F107VC__gpioInit_259:
; dir start address is: 4 (R1)
0x1EE0	0x2901    CMP	R1, #1
0x1EE2	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_260
; dir end address is: 4 (R1)
0x1EE4	0xF2410100  MOVW	R1, #4096
0x1EE8	0x483D    LDR	R0, [PC, #244]
0x1EEA	0xF7FFFDF7  BL	_GPIO_Digital_Input+0
0x1EEE	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_261
L_easymx_v7_STM32F107VC__gpioInit_260:
0x1EF0	0xF2410100  MOVW	R1, #4096
0x1EF4	0x483A    LDR	R0, [PC, #232]
0x1EF6	0xF7FFFDE3  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_261:
0x1EFA	0xE067    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 113 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_11); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_11); break;
L_easymx_v7_STM32F107VC__gpioInit_262:
; dir start address is: 4 (R1)
0x1EFC	0x2901    CMP	R1, #1
0x1EFE	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_263
; dir end address is: 4 (R1)
0x1F00	0xF6400100  MOVW	R1, #2048
0x1F04	0x4836    LDR	R0, [PC, #216]
0x1F06	0xF7FFFDE9  BL	_GPIO_Digital_Input+0
0x1F0A	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_264
L_easymx_v7_STM32F107VC__gpioInit_263:
0x1F0C	0xF6400100  MOVW	R1, #2048
0x1F10	0x4833    LDR	R0, [PC, #204]
0x1F12	0xF7FFFDD5  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_264:
0x1F16	0xE059    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 114 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_6 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_6 ); break;
L_easymx_v7_STM32F107VC__gpioInit_265:
; dir start address is: 4 (R1)
0x1F18	0x2901    CMP	R1, #1
0x1F1A	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_266
; dir end address is: 4 (R1)
0x1F1C	0xF2400140  MOVW	R1, #64
0x1F20	0x482F    LDR	R0, [PC, #188]
0x1F22	0xF7FFFDDB  BL	_GPIO_Digital_Input+0
0x1F26	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_267
L_easymx_v7_STM32F107VC__gpioInit_266:
0x1F28	0xF2400140  MOVW	R1, #64
0x1F2C	0x482C    LDR	R0, [PC, #176]
0x1F2E	0xF7FFFDC7  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_267:
0x1F32	0xE04B    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 115 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_5 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_5 ); break;
L_easymx_v7_STM32F107VC__gpioInit_268:
; dir start address is: 4 (R1)
0x1F34	0x2901    CMP	R1, #1
0x1F36	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_269
; dir end address is: 4 (R1)
0x1F38	0xF2400120  MOVW	R1, #32
0x1F3C	0x4828    LDR	R0, [PC, #160]
0x1F3E	0xF7FFFDCD  BL	_GPIO_Digital_Input+0
0x1F42	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_270
L_easymx_v7_STM32F107VC__gpioInit_269:
0x1F44	0xF2400120  MOVW	R1, #32
0x1F48	0x4825    LDR	R0, [PC, #148]
0x1F4A	0xF7FFFDB9  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_270:
0x1F4E	0xE03D    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 116 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_6 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_6 ); break;
L_easymx_v7_STM32F107VC__gpioInit_271:
; dir start address is: 4 (R1)
0x1F50	0x2901    CMP	R1, #1
0x1F52	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_272
; dir end address is: 4 (R1)
0x1F54	0xF2400140  MOVW	R1, #64
0x1F58	0x4822    LDR	R0, [PC, #136]
0x1F5A	0xF7FFFDBF  BL	_GPIO_Digital_Input+0
0x1F5E	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_273
L_easymx_v7_STM32F107VC__gpioInit_272:
0x1F60	0xF2400140  MOVW	R1, #64
0x1F64	0x481F    LDR	R0, [PC, #124]
0x1F66	0xF7FFFDAB  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_273:
0x1F6A	0xE02F    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 117 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_7 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_7 ); break;
L_easymx_v7_STM32F107VC__gpioInit_274:
; dir start address is: 4 (R1)
0x1F6C	0x2901    CMP	R1, #1
0x1F6E	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_275
; dir end address is: 4 (R1)
0x1F70	0xF2400180  MOVW	R1, #128
0x1F74	0x481B    LDR	R0, [PC, #108]
0x1F76	0xF7FFFDB1  BL	_GPIO_Digital_Input+0
0x1F7A	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_276
L_easymx_v7_STM32F107VC__gpioInit_275:
0x1F7C	0xF2400180  MOVW	R1, #128
0x1F80	0x4818    LDR	R0, [PC, #96]
0x1F82	0xF7FFFD9D  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_276:
0x1F86	0xE021    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 118 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easymx_v7_STM32F107VC__gpioInit_277:
0x1F88	0x2001    MOVS	R0, #1
0x1F8A	0xE020    B	L_end__gpioInit_2
;__em_f107vc_gpio.c, 119 :: 		}
L_easymx_v7_STM32F107VC__gpioInit_239:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x1F8C	0x2800    CMP	R0, #0
0x1F8E	0xF43FAF53  BEQ	L_easymx_v7_STM32F107VC__gpioInit_241
0x1F92	0x2801    CMP	R0, #1
0x1F94	0xF43FAF5E  BEQ	L_easymx_v7_STM32F107VC__gpioInit_244
0x1F98	0x2802    CMP	R0, #2
0x1F9A	0xF43FAF69  BEQ	L_easymx_v7_STM32F107VC__gpioInit_247
0x1F9E	0x2803    CMP	R0, #3
0x1FA0	0xF43FAF74  BEQ	L_easymx_v7_STM32F107VC__gpioInit_250
0x1FA4	0x2804    CMP	R0, #4
0x1FA6	0xF43FAF7F  BEQ	L_easymx_v7_STM32F107VC__gpioInit_253
0x1FAA	0x2805    CMP	R0, #5
0x1FAC	0xF43FAF8A  BEQ	L_easymx_v7_STM32F107VC__gpioInit_256
0x1FB0	0x2806    CMP	R0, #6
0x1FB2	0xF43FAF95  BEQ	L_easymx_v7_STM32F107VC__gpioInit_259
0x1FB6	0x2807    CMP	R0, #7
0x1FB8	0xD0A0    BEQ	L_easymx_v7_STM32F107VC__gpioInit_262
0x1FBA	0x2808    CMP	R0, #8
0x1FBC	0xD0AC    BEQ	L_easymx_v7_STM32F107VC__gpioInit_265
0x1FBE	0x2809    CMP	R0, #9
0x1FC0	0xD0B8    BEQ	L_easymx_v7_STM32F107VC__gpioInit_268
0x1FC2	0x280A    CMP	R0, #10
0x1FC4	0xD0C4    BEQ	L_easymx_v7_STM32F107VC__gpioInit_271
0x1FC6	0x280B    CMP	R0, #11
0x1FC8	0xD0D0    BEQ	L_easymx_v7_STM32F107VC__gpioInit_274
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x1FCA	0xE7DD    B	L_easymx_v7_STM32F107VC__gpioInit_277
L_easymx_v7_STM32F107VC__gpioInit_240:
;__em_f107vc_gpio.c, 120 :: 		return _MIKROBUS_OK;
0x1FCC	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_gpio.c, 121 :: 		}
L_end__gpioInit_2:
0x1FCE	0xF8DDE000  LDR	LR, [SP, #0]
0x1FD2	0xB001    ADD	SP, SP, #4
0x1FD4	0x4770    BX	LR
0x1FD6	0xBF00    NOP
0x1FD8	0x08004001  	GPIOA_BASE+0
0x1FDC	0x10004001  	GPIOC_BASE+0
0x1FE0	0x14004001  	GPIOD_BASE+0
0x1FE4	0x0C004001  	GPIOB_BASE+0
; end of easymx_v7_STM32F107VC__gpioInit_2
_mikrobus_uartInit:
;easymx_v7_STM32F107VC.c, 253 :: 		T_mikrobus_ret mikrobus_uartInit(T_mikrobus_soc bus, const uint32_t *cfg)
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x2B98	0xB081    SUB	SP, SP, #4
0x2B9A	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; cfg start address is: 4 (R1)
;easymx_v7_STM32F107VC.c, 255 :: 		switch( bus )
0x2B9E	0xE009    B	L_mikrobus_uartInit88
; bus end address is: 0 (R0)
;easymx_v7_STM32F107VC.c, 258 :: 		case _MIKROBUS1 : return _uartInit_1( cfg );
L_mikrobus_uartInit90:
0x2BA0	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x2BA2	0xF7FFFAFD  BL	easymx_v7_STM32F107VC__uartInit_1+0
0x2BA6	0xE00A    B	L_end_mikrobus_uartInit
;easymx_v7_STM32F107VC.c, 261 :: 		case _MIKROBUS2 : return _uartInit_2( cfg );
L_mikrobus_uartInit91:
; cfg start address is: 4 (R1)
0x2BA8	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x2BAA	0xF7FFF8ED  BL	easymx_v7_STM32F107VC__uartInit_2+0
0x2BAE	0xE006    B	L_end_mikrobus_uartInit
;easymx_v7_STM32F107VC.c, 275 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_uartInit92:
0x2BB0	0x2001    MOVS	R0, #1
0x2BB2	0xE004    B	L_end_mikrobus_uartInit
;easymx_v7_STM32F107VC.c, 276 :: 		}
L_mikrobus_uartInit88:
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x2BB4	0x2800    CMP	R0, #0
0x2BB6	0xD0F3    BEQ	L_mikrobus_uartInit90
0x2BB8	0x2801    CMP	R0, #1
0x2BBA	0xD0F5    BEQ	L_mikrobus_uartInit91
; bus end address is: 0 (R0)
; cfg end address is: 4 (R1)
0x2BBC	0xE7F8    B	L_mikrobus_uartInit92
;easymx_v7_STM32F107VC.c, 278 :: 		}
L_end_mikrobus_uartInit:
0x2BBE	0xF8DDE000  LDR	LR, [SP, #0]
0x2BC2	0xB001    ADD	SP, SP, #4
0x2BC4	0x4770    BX	LR
; end of _mikrobus_uartInit
easymx_v7_STM32F107VC__uartInit_1:
;__em_f107vc_uart.c, 29 :: 		static T_mikrobus_ret _uartInit_1(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x21A0	0xB081    SUB	SP, SP, #4
0x21A2	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__em_f107vc_uart.c, 31 :: 		UART3_Init_Advanced( (unsigned long) cfg[0], (unsigned int) cfg[1], (unsigned int) cfg[2], (unsigned int)cfg[3], &_GPIO_MODULE_USART3_PD89);
0x21A6	0x4D0B    LDR	R5, [PC, #44]
0x21A8	0xF200010C  ADDW	R1, R0, #12
0x21AC	0x680C    LDR	R4, [R1, #0]
0x21AE	0xF2000108  ADDW	R1, R0, #8
0x21B2	0x680B    LDR	R3, [R1, #0]
0x21B4	0x1D01    ADDS	R1, R0, #4
0x21B6	0x680A    LDR	R2, [R1, #0]
0x21B8	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x21BA	0x4608    MOV	R0, R1
0x21BC	0xB291    UXTH	R1, R2
0x21BE	0xB29A    UXTH	R2, R3
0x21C0	0xB2A3    UXTH	R3, R4
0x21C2	0xB420    PUSH	(R5)
0x21C4	0xF7FFFC46  BL	_UART3_Init_Advanced+0
0x21C8	0xB001    ADD	SP, SP, #4
;__em_f107vc_uart.c, 32 :: 		return _MIKROBUS_OK;
0x21CA	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_uart.c, 33 :: 		}
L_end__uartInit_1:
0x21CC	0xF8DDE000  LDR	LR, [SP, #0]
0x21D0	0xB001    ADD	SP, SP, #4
0x21D2	0x4770    BX	LR
0x21D4	0x327C0000  	__GPIO_MODULE_USART3_PD89+0
; end of easymx_v7_STM32F107VC__uartInit_1
_UART3_Init_Advanced:
;__Lib_UART_123_45.c, 384 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x1A54	0xB081    SUB	SP, SP, #4
0x1A56	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x1A5A	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45.c, 386 :: 		
0x1A5C	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x1A5E	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x1A60	0xB408    PUSH	(R3)
0x1A62	0xB293    UXTH	R3, R2
0x1A64	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x1A66	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x1A68	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x1A6A	0xF7FEFF53  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x1A6E	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 387 :: 		
L_end_UART3_Init_Advanced:
0x1A70	0xF8DDE000  LDR	LR, [SP, #0]
0x1A74	0xB001    ADD	SP, SP, #4
0x1A76	0x4770    BX	LR
0x1A78	0x48004000  	USART3_SR+0
; end of _UART3_Init_Advanced
__Lib_UART_123_45_UARTx_Init_Advanced:
;__Lib_UART_123_45.c, 294 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0914	0xB089    SUB	SP, SP, #36
0x0916	0xF8CDE000  STR	LR, [SP, #0]
0x091A	0x4683    MOV	R11, R0
0x091C	0xB298    UXTH	R0, R3
0x091E	0x468C    MOV	R12, R1
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 44 (R11)
; baud_rate start address is: 48 (R12)
; parity start address is: 0 (R0)
; stop_bits start address is: 4 (R1)
0x0920	0xF8BD1024  LDRH	R1, [SP, #36]
; module start address is: 24 (R6)
0x0924	0x9E0A    LDR	R6, [SP, #40]
;__Lib_UART_123_45.c, 298 :: 		
0x0926	0xAC04    ADD	R4, SP, #16
0x0928	0xF8AD1004  STRH	R1, [SP, #4]
0x092C	0xF8AD0008  STRH	R0, [SP, #8]
0x0930	0x4620    MOV	R0, R4
0x0932	0xF7FFFDF5  BL	_RCC_GetClocksFrequency+0
0x0936	0xF8BD0008  LDRH	R0, [SP, #8]
0x093A	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 301 :: 		
0x093E	0x4C64    LDR	R4, [PC, #400]
0x0940	0x45A3    CMP	R11, R4
0x0942	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced15
;__Lib_UART_123_45.c, 302 :: 		
0x0944	0x2501    MOVS	R5, #1
0x0946	0xB26D    SXTB	R5, R5
0x0948	0x4C62    LDR	R4, [PC, #392]
0x094A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 303 :: 		
0x094C	0x4D62    LDR	R5, [PC, #392]
0x094E	0x4C63    LDR	R4, [PC, #396]
0x0950	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 304 :: 		
0x0952	0x4D63    LDR	R5, [PC, #396]
0x0954	0x4C63    LDR	R4, [PC, #396]
0x0956	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 305 :: 		
0x0958	0x4D63    LDR	R5, [PC, #396]
0x095A	0x4C64    LDR	R4, [PC, #400]
0x095C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 306 :: 		
0x095E	0x4D64    LDR	R5, [PC, #400]
0x0960	0x4C64    LDR	R4, [PC, #400]
0x0962	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 307 :: 		
0x0964	0x9C07    LDR	R4, [SP, #28]
0x0966	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 308 :: 		
0x0968	0xE056    B	L___Lib_UART_123_45_UARTx_Init_Advanced16
L___Lib_UART_123_45_UARTx_Init_Advanced15:
;__Lib_UART_123_45.c, 309 :: 		
0x096A	0x4C63    LDR	R4, [PC, #396]
0x096C	0x45A3    CMP	R11, R4
0x096E	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced17
;__Lib_UART_123_45.c, 310 :: 		
0x0970	0x2501    MOVS	R5, #1
0x0972	0xB26D    SXTB	R5, R5
0x0974	0x4C61    LDR	R4, [PC, #388]
0x0976	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 311 :: 		
0x0978	0x4D61    LDR	R5, [PC, #388]
0x097A	0x4C58    LDR	R4, [PC, #352]
0x097C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 312 :: 		
0x097E	0x4D61    LDR	R5, [PC, #388]
0x0980	0x4C58    LDR	R4, [PC, #352]
0x0982	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 313 :: 		
0x0984	0x4D60    LDR	R5, [PC, #384]
0x0986	0x4C59    LDR	R4, [PC, #356]
0x0988	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 314 :: 		
0x098A	0x4D60    LDR	R5, [PC, #384]
0x098C	0x4C59    LDR	R4, [PC, #356]
0x098E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 315 :: 		
0x0990	0x9C06    LDR	R4, [SP, #24]
0x0992	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 316 :: 		
0x0994	0xE040    B	L___Lib_UART_123_45_UARTx_Init_Advanced18
L___Lib_UART_123_45_UARTx_Init_Advanced17:
;__Lib_UART_123_45.c, 317 :: 		
0x0996	0x4C5E    LDR	R4, [PC, #376]
0x0998	0x45A3    CMP	R11, R4
0x099A	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced19
;__Lib_UART_123_45.c, 318 :: 		
0x099C	0x2501    MOVS	R5, #1
0x099E	0xB26D    SXTB	R5, R5
0x09A0	0x4C5C    LDR	R4, [PC, #368]
0x09A2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 319 :: 		
0x09A4	0x4D5C    LDR	R5, [PC, #368]
0x09A6	0x4C4D    LDR	R4, [PC, #308]
0x09A8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 320 :: 		
0x09AA	0x4D5C    LDR	R5, [PC, #368]
0x09AC	0x4C4D    LDR	R4, [PC, #308]
0x09AE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 321 :: 		
0x09B0	0x4D5B    LDR	R5, [PC, #364]
0x09B2	0x4C4E    LDR	R4, [PC, #312]
0x09B4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 322 :: 		
0x09B6	0x4D5B    LDR	R5, [PC, #364]
0x09B8	0x4C4E    LDR	R4, [PC, #312]
0x09BA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 323 :: 		
0x09BC	0x9C06    LDR	R4, [SP, #24]
0x09BE	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 324 :: 		
0x09C0	0xE02A    B	L___Lib_UART_123_45_UARTx_Init_Advanced20
L___Lib_UART_123_45_UARTx_Init_Advanced19:
;__Lib_UART_123_45.c, 325 :: 		
0x09C2	0x4C59    LDR	R4, [PC, #356]
0x09C4	0x45A3    CMP	R11, R4
0x09C6	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced21
;__Lib_UART_123_45.c, 326 :: 		
0x09C8	0x2501    MOVS	R5, #1
0x09CA	0xB26D    SXTB	R5, R5
0x09CC	0x4C57    LDR	R4, [PC, #348]
0x09CE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 327 :: 		
0x09D0	0x4D57    LDR	R5, [PC, #348]
0x09D2	0x4C42    LDR	R4, [PC, #264]
0x09D4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 328 :: 		
0x09D6	0x4D57    LDR	R5, [PC, #348]
0x09D8	0x4C42    LDR	R4, [PC, #264]
0x09DA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 329 :: 		
0x09DC	0x4D56    LDR	R5, [PC, #344]
0x09DE	0x4C43    LDR	R4, [PC, #268]
0x09E0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 330 :: 		
0x09E2	0x4D56    LDR	R5, [PC, #344]
0x09E4	0x4C43    LDR	R4, [PC, #268]
0x09E6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 331 :: 		
0x09E8	0x9C06    LDR	R4, [SP, #24]
0x09EA	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 332 :: 		
0x09EC	0xE014    B	L___Lib_UART_123_45_UARTx_Init_Advanced22
L___Lib_UART_123_45_UARTx_Init_Advanced21:
;__Lib_UART_123_45.c, 333 :: 		
0x09EE	0x4C54    LDR	R4, [PC, #336]
0x09F0	0x45A3    CMP	R11, R4
0x09F2	0xD111    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced23
;__Lib_UART_123_45.c, 334 :: 		
0x09F4	0x2501    MOVS	R5, #1
0x09F6	0xB26D    SXTB	R5, R5
0x09F8	0x4C52    LDR	R4, [PC, #328]
0x09FA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 335 :: 		
0x09FC	0x4D52    LDR	R5, [PC, #328]
0x09FE	0x4C37    LDR	R4, [PC, #220]
0x0A00	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 336 :: 		
0x0A02	0x4D52    LDR	R5, [PC, #328]
0x0A04	0x4C37    LDR	R4, [PC, #220]
0x0A06	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 337 :: 		
0x0A08	0x4D51    LDR	R5, [PC, #324]
0x0A0A	0x4C38    LDR	R4, [PC, #224]
0x0A0C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 338 :: 		
0x0A0E	0x4D51    LDR	R5, [PC, #324]
0x0A10	0x4C38    LDR	R4, [PC, #224]
0x0A12	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 339 :: 		
0x0A14	0x9C06    LDR	R4, [SP, #24]
0x0A16	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 340 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced23:
L___Lib_UART_123_45_UARTx_Init_Advanced22:
L___Lib_UART_123_45_UARTx_Init_Advanced20:
L___Lib_UART_123_45_UARTx_Init_Advanced18:
L___Lib_UART_123_45_UARTx_Init_Advanced16:
;__Lib_UART_123_45.c, 342 :: 		
0x0A18	0xF8AD1004  STRH	R1, [SP, #4]
; module end address is: 24 (R6)
0x0A1C	0xF8AD0008  STRH	R0, [SP, #8]
0x0A20	0x4630    MOV	R0, R6
0x0A22	0xF7FFFC33  BL	_GPIO_Alternate_Function_Enable+0
0x0A26	0xF8BD0008  LDRH	R0, [SP, #8]
0x0A2A	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 344 :: 		
0x0A2E	0xF10B0510  ADD	R5, R11, #16
0x0A32	0x2400    MOVS	R4, #0
0x0A34	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 345 :: 		
0x0A36	0xF10B0510  ADD	R5, R11, #16
0x0A3A	0x682C    LDR	R4, [R5, #0]
0x0A3C	0x430C    ORRS	R4, R1
; stop_bits end address is: 4 (R1)
0x0A3E	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 346 :: 		
0x0A40	0xF10B050C  ADD	R5, R11, #12
0x0A44	0x2400    MOVS	R4, #0
0x0A46	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 348 :: 		
0x0A48	0xB118    CBZ	R0, L___Lib_UART_123_45_UARTx_Init_Advanced38
;__Lib_UART_123_45.c, 349 :: 		
0x0A4A	0xF4406080  ORR	R0, R0, #1024
0x0A4E	0xB280    UXTH	R0, R0
; parity end address is: 0 (R0)
;__Lib_UART_123_45.c, 350 :: 		
0x0A50	0xE7FF    B	L___Lib_UART_123_45_UARTx_Init_Advanced24
L___Lib_UART_123_45_UARTx_Init_Advanced38:
;__Lib_UART_123_45.c, 348 :: 		
;__Lib_UART_123_45.c, 350 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced24:
;__Lib_UART_123_45.c, 352 :: 		
; parity start address is: 0 (R0)
0x0A52	0xF10B050C  ADD	R5, R11, #12
0x0A56	0x682C    LDR	R4, [R5, #0]
0x0A58	0x4304    ORRS	R4, R0
; parity end address is: 0 (R0)
0x0A5A	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 354 :: 		
0x0A5C	0xF10B060C  ADD	R6, R11, #12
0x0A60	0x2501    MOVS	R5, #1
0x0A62	0x6834    LDR	R4, [R6, #0]
0x0A64	0xF365344D  BFI	R4, R5, #13, #1
0x0A68	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 355 :: 		
0x0A6A	0xF10B060C  ADD	R6, R11, #12
0x0A6E	0x2501    MOVS	R5, #1
0x0A70	0x6834    LDR	R4, [R6, #0]
0x0A72	0xF36504C3  BFI	R4, R5, #3, #1
0x0A76	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 356 :: 		
0x0A78	0xF10B060C  ADD	R6, R11, #12
0x0A7C	0x2501    MOVS	R5, #1
0x0A7E	0x6834    LDR	R4, [R6, #0]
0x0A80	0xF3650482  BFI	R4, R5, #2, #1
0x0A84	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 357 :: 		
0x0A86	0xF10B0514  ADD	R5, R11, #20
0x0A8A	0x2400    MOVS	R4, #0
0x0A8C	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 362 :: 		
0x0A8E	0x9D03    LDR	R5, [SP, #12]
0x0A90	0x2419    MOVS	R4, #25
0x0A92	0x4365    MULS	R5, R4, R5
0x0A94	0xEA4F048C  LSL	R4, R12, #2
; baud_rate end address is: 48 (R12)
0x0A98	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45.c, 363 :: 		
0x0A9C	0x2464    MOVS	R4, #100
0x0A9E	0xFBB7F4F4  UDIV	R4, R7, R4
0x0AA2	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45.c, 365 :: 		
0x0AA4	0x0935    LSRS	R5, R6, #4
0x0AA6	0x2464    MOVS	R4, #100
0x0AA8	0x436C    MULS	R4, R5, R4
0x0AAA	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45.c, 366 :: 		
0x0AAC	0x0124    LSLS	R4, R4, #4
0x0AAE	0xF2040532  ADDW	R5, R4, #50
0x0AB2	0x2464    MOVS	R4, #100
0x0AB4	0xFBB5F4F4  UDIV	R4, R5, R4
0x0AB8	0xF004040F  AND	R4, R4, #15
0x0ABC	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45.c, 368 :: 		
0x0AC0	0xF10B0508  ADD	R5, R11, #8
; UART_Base end address is: 44 (R11)
0x0AC4	0xB2A4    UXTH	R4, R4
0x0AC6	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 369 :: 		
L_end_UARTx_Init_Advanced:
0x0AC8	0xF8DDE000  LDR	LR, [SP, #0]
0x0ACC	0xB009    ADD	SP, SP, #36
0x0ACE	0x4770    BX	LR
0x0AD0	0x38004001  	USART1_SR+0
0x0AD4	0x03384242  	RCC_APB2ENR+0
0x0AD8	0x03FD0000  	_UART1_Write+0
0x0ADC	0x05C02000  	_UART_Wr_Ptr+0
0x0AE0	0x161D0000  	_UART1_Read+0
0x0AE4	0x05C42000  	_UART_Rd_Ptr+0
0x0AE8	0x16D90000  	_UART1_Data_Ready+0
0x0AEC	0x05C82000  	_UART_Rdy_Ptr+0
0x0AF0	0x167D0000  	_UART1_Tx_Idle+0
0x0AF4	0x05CC2000  	_UART_Tx_Idle_Ptr+0
0x0AF8	0x44004000  	USART2_SR+0
0x0AFC	0x03C44242  	RCC_APB1ENR+0
0x0B00	0x05050000  	_UART2_Write+0
0x0B04	0x15A50000  	_UART2_Read+0
0x0B08	0x15BD0000  	_UART2_Data_Ready+0
0x0B0C	0x16050000  	_UART2_Tx_Idle+0
0x0B10	0x48004000  	USART3_SR+0
0x0B14	0x03C84242  	RCC_APB1ENR+0
0x0B18	0x04E90000  	_UART3_Write+0
0x0B1C	0x15ED0000  	_UART3_Read+0
0x0B20	0x15D50000  	_UART3_Data_Ready+0
0x0B24	0x19790000  	_UART3_Tx_Idle+0
0x0B28	0x4C004000  	UART4_SR+0
0x0B2C	0x03CC4242  	RCC_APB1ENR+0
0x0B30	0x04CD0000  	_UART4_Write+0
0x0B34	0x19910000  	_UART4_Read+0
0x0B38	0x19490000  	_UART4_Data_Ready+0
0x0B3C	0x19610000  	_UART4_Tx_Idle+0
0x0B40	0x50004000  	UART5_SR+0
0x0B44	0x03D04242  	RCC_APB1ENR+0
0x0B48	0x02710000  	_UART5_Write+0
0x0B4C	0x19E50000  	_UART5_Read+0
0x0B50	0x19FD0000  	_UART5_Data_Ready+0
0x0B54	0x19A90000  	_UART5_Tx_Idle+0
; end of __Lib_UART_123_45_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_105_107.c, 452 :: 		
; RCC_Clocks start address is: 0 (R0)
0x0520	0xB082    SUB	SP, SP, #8
0x0522	0xF8CDE000  STR	LR, [SP, #0]
0x0526	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_105_107.c, 455 :: 		
0x0528	0x4619    MOV	R1, R3
0x052A	0x9101    STR	R1, [SP, #4]
0x052C	0xF7FFFE86  BL	_Get_Fosc_kHz+0
0x0530	0xF24031E8  MOVW	R1, #1000
0x0534	0xFB00F201  MUL	R2, R0, R1
0x0538	0x9901    LDR	R1, [SP, #4]
0x053A	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 458 :: 		
0x053C	0x491F    LDR	R1, [PC, #124]
0x053E	0x7809    LDRB	R1, [R1, #0]
0x0540	0xF3C11103  UBFX	R1, R1, #4, #4
; tmp start address is: 0 (R0)
0x0544	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 459 :: 		
0x0546	0x491E    LDR	R1, [PC, #120]
0x0548	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x054A	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x054C	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 461 :: 		
0x054E	0x1D1A    ADDS	R2, R3, #4
0x0550	0x6819    LDR	R1, [R3, #0]
0x0552	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0554	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 463 :: 		
0x0556	0x4919    LDR	R1, [PC, #100]
0x0558	0x8809    LDRH	R1, [R1, #0]
0x055A	0xF3C12102  UBFX	R1, R1, #8, #3
; tmp start address is: 0 (R0)
0x055E	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 464 :: 		
0x0560	0x4917    LDR	R1, [PC, #92]
0x0562	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0564	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0566	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 466 :: 		
0x0568	0xF2030208  ADDW	R2, R3, #8
0x056C	0x1D19    ADDS	R1, R3, #4
0x056E	0x6809    LDR	R1, [R1, #0]
0x0570	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0572	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 468 :: 		
0x0574	0x4911    LDR	R1, [PC, #68]
0x0576	0x8809    LDRH	R1, [R1, #0]
0x0578	0xF3C121C2  UBFX	R1, R1, #11, #3
; tmp start address is: 0 (R0)
0x057C	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 469 :: 		
0x057E	0x4910    LDR	R1, [PC, #64]
0x0580	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0582	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0584	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 471 :: 		
0x0586	0xF203020C  ADDW	R2, R3, #12
0x058A	0x1D19    ADDS	R1, R3, #4
0x058C	0x6809    LDR	R1, [R1, #0]
0x058E	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0590	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 473 :: 		
0x0592	0x490A    LDR	R1, [PC, #40]
0x0594	0x8809    LDRH	R1, [R1, #0]
0x0596	0xF3C13181  UBFX	R1, R1, #14, #2
; tmp start address is: 0 (R0)
0x059A	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 474 :: 		
0x059C	0x4909    LDR	R1, [PC, #36]
0x059E	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x05A0	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x05A2	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 476 :: 		
0x05A4	0xF2030210  ADDW	R2, R3, #16
0x05A8	0xF203010C  ADDW	R1, R3, #12
; RCC_Clocks end address is: 12 (R3)
0x05AC	0x6809    LDR	R1, [R1, #0]
0x05AE	0xFBB1F1F0  UDIV	R1, R1, R0
; presc end address is: 0 (R0)
0x05B2	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 477 :: 		
L_end_RCC_GetClocksFrequency:
0x05B4	0xF8DDE000  LDR	LR, [SP, #0]
0x05B8	0xB002    ADD	SP, SP, #8
0x05BA	0x4770    BX	LR
0x05BC	0x10044002  	RCC_CFGRbits+0
0x05C0	0x34AF0000  	__Lib_System_105_107_APBAHBPrescTable+0
0x05C4	0x34F40000  	__Lib_System_105_107_ADCPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x023C	0x4801    LDR	R0, [PC, #4]
0x023E	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x0240	0x4770    BX	LR
0x0242	0xBF00    NOP
0x0244	0x05A42000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x028C	0xB081    SUB	SP, SP, #4
0x028E	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x0292	0x2201    MOVS	R2, #1
0x0294	0xB252    SXTB	R2, R2
0x0296	0x493E    LDR	R1, [PC, #248]
0x0298	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x029A	0xF2000168  ADDW	R1, R0, #104
0x029E	0x680B    LDR	R3, [R1, #0]
0x02A0	0xF06F6100  MVN	R1, #134217728
0x02A4	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x02A8	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x02AA	0xF0036100  AND	R1, R3, #134217728
0x02AE	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x02B0	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x02B2	0xF0024100  AND	R1, R2, #-2147483648
0x02B6	0xF1B14F00  CMP	R1, #-2147483648
0x02BA	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x02BC	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x02BE	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x02C0	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x02C2	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x02C4	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x02C6	0xF4042170  AND	R1, R4, #983040
0x02CA	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x02CC	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x02CE	0xF64F71FF  MOVW	R1, #65535
0x02D2	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x02D6	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x02D8	0xF4041140  AND	R1, R4, #3145728
0x02DC	0xF5B11F40  CMP	R1, #3145728
0x02E0	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x02E2	0xF06F6170  MVN	R1, #251658240
0x02E6	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x02EA	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x02EC	0x492A    LDR	R1, [PC, #168]
0x02EE	0x680A    LDR	R2, [R1, #0]
0x02F0	0xF06F6170  MVN	R1, #251658240
0x02F4	0x400A    ANDS	R2, R1
0x02F6	0x4928    LDR	R1, [PC, #160]
0x02F8	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x02FA	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x02FC	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x02FE	0xF4041180  AND	R1, R4, #1048576
0x0302	0xF5B11F80  CMP	R1, #1048576
0x0306	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x0308	0xF04F0103  MOV	R1, #3
0x030C	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x030E	0x43C9    MVN	R1, R1
0x0310	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x0314	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x0318	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x031A	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x031C	0x0D61    LSRS	R1, R4, #21
0x031E	0x0109    LSLS	R1, R1, #4
0x0320	0xFA05F101  LSL	R1, R5, R1
0x0324	0x43C9    MVN	R1, R1
0x0326	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x0328	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x032C	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x032E	0x0D61    LSRS	R1, R4, #21
0x0330	0x0109    LSLS	R1, R1, #4
0x0332	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x0336	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x0338	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x033A	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x033E	0xF1B14F00  CMP	R1, #-2147483648
0x0342	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x0344	0x4913    LDR	R1, [PC, #76]
0x0346	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x0348	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x034A	0x4913    LDR	R1, [PC, #76]
0x034C	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x034E	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x0352	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x0354	0xEA4F018A  LSL	R1, R10, #2
0x0358	0xEB090101  ADD	R1, R9, R1, LSL #0
0x035C	0x6809    LDR	R1, [R1, #0]
0x035E	0xF1B13FFF  CMP	R1, #-1
0x0362	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x0364	0xF1090134  ADD	R1, R9, #52
0x0368	0xEA4F038A  LSL	R3, R10, #2
0x036C	0x18C9    ADDS	R1, R1, R3
0x036E	0x6809    LDR	R1, [R1, #0]
0x0370	0x460A    MOV	R2, R1
0x0372	0xEB090103  ADD	R1, R9, R3, LSL #0
0x0376	0x6809    LDR	R1, [R1, #0]
0x0378	0x4608    MOV	R0, R1
0x037A	0x4611    MOV	R1, R2
0x037C	0xF7FFFEE8  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x0380	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x0384	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x0386	0xF8DDE000  LDR	LR, [SP, #0]
0x038A	0xB001    ADD	SP, SP, #4
0x038C	0x4770    BX	LR
0x038E	0xBF00    NOP
0x0390	0x03004242  	RCC_APB2ENRbits+0
0x0394	0x001C4001  	AFIO_MAPR2+0
0x0398	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x0150	0xB083    SUB	SP, SP, #12
0x0152	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x0156	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x015A	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x015C	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x015E	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x0162	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x0164	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x0166	0x4A19    LDR	R2, [PC, #100]
0x0168	0x9202    STR	R2, [SP, #8]
0x016A	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x016C	0x4A18    LDR	R2, [PC, #96]
0x016E	0x9202    STR	R2, [SP, #8]
0x0170	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x0172	0x4A18    LDR	R2, [PC, #96]
0x0174	0x9202    STR	R2, [SP, #8]
0x0176	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x0178	0x4A17    LDR	R2, [PC, #92]
0x017A	0x9202    STR	R2, [SP, #8]
0x017C	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x017E	0x4A17    LDR	R2, [PC, #92]
0x0180	0x9202    STR	R2, [SP, #8]
0x0182	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x0184	0x4A16    LDR	R2, [PC, #88]
0x0186	0x9202    STR	R2, [SP, #8]
0x0188	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x018A	0x4A16    LDR	R2, [PC, #88]
0x018C	0x9202    STR	R2, [SP, #8]
0x018E	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x0190	0x2800    CMP	R0, #0
0x0192	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x0194	0x2801    CMP	R0, #1
0x0196	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x0198	0x2802    CMP	R0, #2
0x019A	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x019C	0x2803    CMP	R0, #3
0x019E	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x01A0	0x2804    CMP	R0, #4
0x01A2	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x01A4	0x2805    CMP	R0, #5
0x01A6	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x01A8	0x2806    CMP	R0, #6
0x01AA	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x01AC	0x2201    MOVS	R2, #1
0x01AE	0xB212    SXTH	R2, R2
0x01B0	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x01B2	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x01B6	0x9802    LDR	R0, [SP, #8]
0x01B8	0x460A    MOV	R2, R1
0x01BA	0xF8BD1004  LDRH	R1, [SP, #4]
0x01BE	0xF000FAAF  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x01C2	0xF8DDE000  LDR	LR, [SP, #0]
0x01C6	0xB003    ADD	SP, SP, #12
0x01C8	0x4770    BX	LR
0x01CA	0xBF00    NOP
0x01CC	0x08004001  	#1073809408
0x01D0	0x0C004001  	#1073810432
0x01D4	0x10004001  	#1073811456
0x01D8	0x14004001  	#1073812480
0x01DC	0x18004001  	#1073813504
0x01E0	0x1C004001  	#1073814528
0x01E4	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
easymx_v7_STM32F107VC__uartInit_2:
;__em_f107vc_uart.c, 35 :: 		static T_mikrobus_ret _uartInit_2(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x1D88	0xB081    SUB	SP, SP, #4
0x1D8A	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__em_f107vc_uart.c, 37 :: 		UART2_Init_Advanced( (unsigned long) cfg[0], (unsigned int) cfg[1], (unsigned int) cfg[2], (unsigned int)cfg[3], &_GPIO_MODULE_USART2_PD56);
0x1D8E	0x4D0B    LDR	R5, [PC, #44]
0x1D90	0xF200010C  ADDW	R1, R0, #12
0x1D94	0x680C    LDR	R4, [R1, #0]
0x1D96	0xF2000108  ADDW	R1, R0, #8
0x1D9A	0x680B    LDR	R3, [R1, #0]
0x1D9C	0x1D01    ADDS	R1, R0, #4
0x1D9E	0x680A    LDR	R2, [R1, #0]
0x1DA0	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x1DA2	0x4608    MOV	R0, R1
0x1DA4	0xB291    UXTH	R1, R2
0x1DA6	0xB29A    UXTH	R2, R3
0x1DA8	0xB2A3    UXTH	R3, R4
0x1DAA	0xB420    PUSH	(R5)
0x1DAC	0xF7FFFE3E  BL	_UART2_Init_Advanced+0
0x1DB0	0xB001    ADD	SP, SP, #4
;__em_f107vc_uart.c, 38 :: 		return _MIKROBUS_OK;
0x1DB2	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_uart.c, 39 :: 		}
L_end__uartInit_2:
0x1DB4	0xF8DDE000  LDR	LR, [SP, #0]
0x1DB8	0xB001    ADD	SP, SP, #4
0x1DBA	0x4770    BX	LR
0x1DBC	0x32100000  	__GPIO_MODULE_USART2_PD56+0
; end of easymx_v7_STM32F107VC__uartInit_2
_UART2_Init_Advanced:
;__Lib_UART_123_45.c, 378 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x1A2C	0xB081    SUB	SP, SP, #4
0x1A2E	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x1A32	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45.c, 380 :: 		
0x1A34	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x1A36	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x1A38	0xB408    PUSH	(R3)
0x1A3A	0xB293    UXTH	R3, R2
0x1A3C	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x1A3E	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x1A40	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x1A42	0xF7FEFF67  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x1A46	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 381 :: 		
L_end_UART2_Init_Advanced:
0x1A48	0xF8DDE000  LDR	LR, [SP, #0]
0x1A4C	0xB001    ADD	SP, SP, #4
0x1A4E	0x4770    BX	LR
0x1A50	0x44004000  	USART2_SR+0
; end of _UART2_Init_Advanced
_mikrobus_logInit:
;easymx_v7_STM32F107VC.c, 283 :: 		T_mikrobus_ret mikrobus_logInit(T_log_bus port, const uint32_t baud)
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x2BC8	0xB081    SUB	SP, SP, #4
0x2BCA	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; baud start address is: 4 (R1)
;easymx_v7_STM32F107VC.c, 285 :: 		switch( port )
0x2BCE	0xE011    B	L_mikrobus_logInit93
; port end address is: 0 (R0)
;easymx_v7_STM32F107VC.c, 288 :: 		case _MIKROBUS1 : return _log_init1( baud );
L_mikrobus_logInit95:
0x2BD0	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x2BD2	0xF7FFF8F5  BL	easymx_v7_STM32F107VC__log_init1+0
0x2BD6	0xE016    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 291 :: 		case _MIKROBUS2: return _log_init2( baud );
L_mikrobus_logInit96:
; baud start address is: 4 (R1)
0x2BD8	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x2BDA	0xF7FFF90D  BL	easymx_v7_STM32F107VC__log_init2+0
0x2BDE	0xE012    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 309 :: 		case _LOG_USBUART_A : return _log_initUartA( baud );
L_mikrobus_logInit97:
; baud start address is: 4 (R1)
0x2BE0	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x2BE2	0xF7FFFAF9  BL	easymx_v7_STM32F107VC__log_initUartA+0
0x2BE6	0xE00E    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 312 :: 		case _LOG_USBUART_B : return _log_initUartB( baud );
L_mikrobus_logInit98:
; baud start address is: 4 (R1)
0x2BE8	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x2BEA	0xF7FFFB71  BL	easymx_v7_STM32F107VC__log_initUartB+0
0x2BEE	0xE00A    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 314 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_logInit99:
0x2BF0	0x2001    MOVS	R0, #1
0x2BF2	0xE008    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 315 :: 		}
L_mikrobus_logInit93:
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x2BF4	0x2800    CMP	R0, #0
0x2BF6	0xD0EB    BEQ	L_mikrobus_logInit95
0x2BF8	0x2801    CMP	R0, #1
0x2BFA	0xD0ED    BEQ	L_mikrobus_logInit96
0x2BFC	0x2820    CMP	R0, #32
0x2BFE	0xD0EF    BEQ	L_mikrobus_logInit97
0x2C00	0x2830    CMP	R0, #48
0x2C02	0xD0F1    BEQ	L_mikrobus_logInit98
; port end address is: 0 (R0)
; baud end address is: 4 (R1)
0x2C04	0xE7F4    B	L_mikrobus_logInit99
;easymx_v7_STM32F107VC.c, 317 :: 		}
L_end_mikrobus_logInit:
0x2C06	0xF8DDE000  LDR	LR, [SP, #0]
0x2C0A	0xB001    ADD	SP, SP, #4
0x2C0C	0x4770    BX	LR
; end of _mikrobus_logInit
easymx_v7_STM32F107VC__log_init1:
;__em_f107vc_log.c, 23 :: 		static T_mikrobus_ret _log_init1(uint32_t baud)
; baud start address is: 0 (R0)
0x1DC0	0xB081    SUB	SP, SP, #4
0x1DC2	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f107vc_log.c, 25 :: 		UART3_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART3_PD89);
0x1DC6	0x4909    LDR	R1, [PC, #36]
0x1DC8	0xB402    PUSH	(R1)
0x1DCA	0xF2400300  MOVW	R3, #0
0x1DCE	0xF2400200  MOVW	R2, #0
0x1DD2	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x1DD6	0xF7FFFE3D  BL	_UART3_Init_Advanced+0
0x1DDA	0xB001    ADD	SP, SP, #4
;__em_f107vc_log.c, 26 :: 		logger = UART3_Write;
0x1DDC	0x4A04    LDR	R2, [PC, #16]
0x1DDE	0x4905    LDR	R1, [PC, #20]
0x1DE0	0x600A    STR	R2, [R1, #0]
;__em_f107vc_log.c, 27 :: 		return 0;
0x1DE2	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 28 :: 		}
L_end__log_init1:
0x1DE4	0xF8DDE000  LDR	LR, [SP, #0]
0x1DE8	0xB001    ADD	SP, SP, #4
0x1DEA	0x4770    BX	LR
0x1DEC	0x327C0000  	__GPIO_MODULE_USART3_PD89+0
0x1DF0	0x04E90000  	_UART3_Write+0
0x1DF4	0x05902000  	_logger+0
; end of easymx_v7_STM32F107VC__log_init1
easymx_v7_STM32F107VC__log_init2:
;__em_f107vc_log.c, 30 :: 		static T_mikrobus_ret _log_init2(uint32_t baud)
; baud start address is: 0 (R0)
0x1DF8	0xB081    SUB	SP, SP, #4
0x1DFA	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f107vc_log.c, 32 :: 		UART2_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART2_PD56);
0x1DFE	0x4909    LDR	R1, [PC, #36]
0x1E00	0xB402    PUSH	(R1)
0x1E02	0xF2400300  MOVW	R3, #0
0x1E06	0xF2400200  MOVW	R2, #0
0x1E0A	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x1E0E	0xF7FFFE0D  BL	_UART2_Init_Advanced+0
0x1E12	0xB001    ADD	SP, SP, #4
;__em_f107vc_log.c, 33 :: 		logger = UART2_Write;
0x1E14	0x4A04    LDR	R2, [PC, #16]
0x1E16	0x4905    LDR	R1, [PC, #20]
0x1E18	0x600A    STR	R2, [R1, #0]
;__em_f107vc_log.c, 34 :: 		return 0;
0x1E1A	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 35 :: 		}
L_end__log_init2:
0x1E1C	0xF8DDE000  LDR	LR, [SP, #0]
0x1E20	0xB001    ADD	SP, SP, #4
0x1E22	0x4770    BX	LR
0x1E24	0x32100000  	__GPIO_MODULE_USART2_PD56+0
0x1E28	0x05050000  	_UART2_Write+0
0x1E2C	0x05902000  	_logger+0
; end of easymx_v7_STM32F107VC__log_init2
easymx_v7_STM32F107VC__log_initUartA:
;__em_f107vc_log.c, 37 :: 		static T_mikrobus_ret _log_initUartA(uint32_t baud)
; baud start address is: 0 (R0)
0x21D8	0xB081    SUB	SP, SP, #4
0x21DA	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f107vc_log.c, 39 :: 		UART1_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART1_PA9_10);
0x21DE	0x4909    LDR	R1, [PC, #36]
0x21E0	0xB402    PUSH	(R1)
0x21E2	0xF2400300  MOVW	R3, #0
0x21E6	0xF2400200  MOVW	R2, #0
0x21EA	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x21EE	0xF7FFFC45  BL	_UART1_Init_Advanced+0
0x21F2	0xB001    ADD	SP, SP, #4
;__em_f107vc_log.c, 40 :: 		logger = UART1_Write;
0x21F4	0x4A04    LDR	R2, [PC, #16]
0x21F6	0x4905    LDR	R1, [PC, #20]
0x21F8	0x600A    STR	R2, [R1, #0]
;__em_f107vc_log.c, 41 :: 		return 0;
0x21FA	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 42 :: 		}
L_end__log_initUartA:
0x21FC	0xF8DDE000  LDR	LR, [SP, #0]
0x2200	0xB001    ADD	SP, SP, #4
0x2202	0x4770    BX	LR
0x2204	0x32E80000  	__GPIO_MODULE_USART1_PA9_10+0
0x2208	0x03FD0000  	_UART1_Write+0
0x220C	0x05902000  	_logger+0
; end of easymx_v7_STM32F107VC__log_initUartA
_UART1_Init_Advanced:
;__Lib_UART_123_45.c, 372 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x1A7C	0xB081    SUB	SP, SP, #4
0x1A7E	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x1A82	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45.c, 374 :: 		
0x1A84	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x1A86	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x1A88	0xB408    PUSH	(R3)
0x1A8A	0xB293    UXTH	R3, R2
0x1A8C	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x1A8E	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x1A90	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x1A92	0xF7FEFF3F  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x1A96	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 375 :: 		
L_end_UART1_Init_Advanced:
0x1A98	0xF8DDE000  LDR	LR, [SP, #0]
0x1A9C	0xB001    ADD	SP, SP, #4
0x1A9E	0x4770    BX	LR
0x1AA0	0x38004001  	USART1_SR+0
; end of _UART1_Init_Advanced
easymx_v7_STM32F107VC__log_initUartB:
;__em_f107vc_log.c, 44 :: 		static T_mikrobus_ret _log_initUartB(uint32_t baud)
; baud start address is: 0 (R0)
0x22D0	0xB081    SUB	SP, SP, #4
0x22D2	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f107vc_log.c, 46 :: 		UART2_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART2_PD56);
0x22D6	0x4909    LDR	R1, [PC, #36]
0x22D8	0xB402    PUSH	(R1)
0x22DA	0xF2400300  MOVW	R3, #0
0x22DE	0xF2400200  MOVW	R2, #0
0x22E2	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x22E6	0xF7FFFBA1  BL	_UART2_Init_Advanced+0
0x22EA	0xB001    ADD	SP, SP, #4
;__em_f107vc_log.c, 47 :: 		logger = UART2_Write;
0x22EC	0x4A04    LDR	R2, [PC, #16]
0x22EE	0x4905    LDR	R1, [PC, #20]
0x22F0	0x600A    STR	R2, [R1, #0]
;__em_f107vc_log.c, 48 :: 		return 0;
0x22F2	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 49 :: 		}
L_end__log_initUartB:
0x22F4	0xF8DDE000  LDR	LR, [SP, #0]
0x22F8	0xB001    ADD	SP, SP, #4
0x22FA	0x4770    BX	LR
0x22FC	0x32100000  	__GPIO_MODULE_USART2_PD56+0
0x2300	0x05050000  	_UART2_Write+0
0x2304	0x05902000  	_logger+0
; end of easymx_v7_STM32F107VC__log_initUartB
_mikrobus_i2cInit:
;easymx_v7_STM32F107VC.c, 222 :: 		T_mikrobus_ret mikrobus_i2cInit(T_mikrobus_soc bus, const uint32_t *cfg)
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x2B10	0xB081    SUB	SP, SP, #4
0x2B12	0xF8CDE000  STR	LR, [SP, #0]
0x2B16	0x468B    MOV	R11, R1
; cfg end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; cfg start address is: 44 (R11)
;easymx_v7_STM32F107VC.c, 224 :: 		switch( bus )
0x2B18	0xE009    B	L_mikrobus_i2cInit83
; bus end address is: 0 (R0)
;easymx_v7_STM32F107VC.c, 227 :: 		case _MIKROBUS1 : return _i2cInit_1( cfg );
L_mikrobus_i2cInit85:
0x2B1A	0x4658    MOV	R0, R11
; cfg end address is: 44 (R11)
0x2B1C	0xF7FFFBF4  BL	easymx_v7_STM32F107VC__i2cInit_1+0
0x2B20	0xE00A    B	L_end_mikrobus_i2cInit
;easymx_v7_STM32F107VC.c, 230 :: 		case _MIKROBUS2 : return _i2cInit_2( cfg );
L_mikrobus_i2cInit86:
; cfg start address is: 44 (R11)
0x2B22	0x4658    MOV	R0, R11
; cfg end address is: 44 (R11)
0x2B24	0xF7FFFC00  BL	easymx_v7_STM32F107VC__i2cInit_2+0
0x2B28	0xE006    B	L_end_mikrobus_i2cInit
;easymx_v7_STM32F107VC.c, 244 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_i2cInit87:
0x2B2A	0x2001    MOVS	R0, #1
0x2B2C	0xE004    B	L_end_mikrobus_i2cInit
;easymx_v7_STM32F107VC.c, 245 :: 		}
L_mikrobus_i2cInit83:
; cfg start address is: 44 (R11)
; bus start address is: 0 (R0)
0x2B2E	0x2800    CMP	R0, #0
0x2B30	0xD0F3    BEQ	L_mikrobus_i2cInit85
0x2B32	0x2801    CMP	R0, #1
0x2B34	0xD0F5    BEQ	L_mikrobus_i2cInit86
; bus end address is: 0 (R0)
; cfg end address is: 44 (R11)
0x2B36	0xE7F8    B	L_mikrobus_i2cInit87
;easymx_v7_STM32F107VC.c, 248 :: 		}
L_end_mikrobus_i2cInit:
0x2B38	0xF8DDE000  LDR	LR, [SP, #0]
0x2B3C	0xB001    ADD	SP, SP, #4
0x2B3E	0x4770    BX	LR
; end of _mikrobus_i2cInit
easymx_v7_STM32F107VC__i2cInit_1:
;__em_f107vc_i2c.c, 29 :: 		static T_mikrobus_ret _i2cInit_1(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x2308	0xB081    SUB	SP, SP, #4
0x230A	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__em_f107vc_i2c.c, 31 :: 		I2C1_Init_Advanced( cfg[0], &_GPIO_MODULE_I2C1_PB67);
0x230E	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x2310	0x4608    MOV	R0, R1
0x2312	0x4904    LDR	R1, [PC, #16]
0x2314	0xF7FFFBC6  BL	_I2C1_Init_Advanced+0
;__em_f107vc_i2c.c, 32 :: 		return _MIKROBUS_OK;
0x2318	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_i2c.c, 33 :: 		}
L_end__i2cInit_1:
0x231A	0xF8DDE000  LDR	LR, [SP, #0]
0x231E	0xB001    ADD	SP, SP, #4
0x2320	0x4770    BX	LR
0x2322	0xBF00    NOP
0x2324	0x33540000  	__GPIO_MODULE_I2C1_PB67+0
; end of easymx_v7_STM32F107VC__i2cInit_1
_I2C1_Init_Advanced:
;__Lib_I2C_12.c, 544 :: 		
; module start address is: 4 (R1)
; I2C_ClockSpeed start address is: 0 (R0)
0x1AA4	0xB081    SUB	SP, SP, #4
0x1AA6	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; I2C_ClockSpeed end address is: 0 (R0)
; I2C_ClockSpeed start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_I2C_12.c, 545 :: 		
0x1AAA	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x1AAC	0x4601    MOV	R1, R0
; I2C_ClockSpeed end address is: 0 (R0)
0x1AAE	0x4803    LDR	R0, [PC, #12]
0x1AB0	0xF7FFFC8C  BL	_I2Cx_Init_Advanced+0
;__Lib_I2C_12.c, 546 :: 		
L_end_I2C1_Init_Advanced:
0x1AB4	0xF8DDE000  LDR	LR, [SP, #0]
0x1AB8	0xB001    ADD	SP, SP, #4
0x1ABA	0x4770    BX	LR
0x1ABC	0x54004000  	I2C1_CR1+0
; end of _I2C1_Init_Advanced
_I2Cx_Init_Advanced:
;__Lib_I2C_12.c, 591 :: 		
; module start address is: 8 (R2)
; I2C_ClockSpeed start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x13CC	0xB088    SUB	SP, SP, #32
0x13CE	0xF8CDE000  STR	LR, [SP, #0]
0x13D2	0x460E    MOV	R6, R1
; module end address is: 8 (R2)
; I2C_ClockSpeed end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; I2C_ClockSpeed start address is: 24 (R6)
; module start address is: 8 (R2)
;__Lib_I2C_12.c, 593 :: 		
;__Lib_I2C_12.c, 600 :: 		
0x13D4	0x4B55    LDR	R3, [PC, #340]
0x13D6	0x4298    CMP	R0, R3
0x13D8	0xD10D    BNE	L_I2Cx_Init_Advanced112
;__Lib_I2C_12.c, 601 :: 		
0x13DA	0x2401    MOVS	R4, #1
0x13DC	0xB264    SXTB	R4, R4
0x13DE	0x4B54    LDR	R3, [PC, #336]
0x13E0	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 602 :: 		
0x13E2	0x4C54    LDR	R4, [PC, #336]
0x13E4	0x4B54    LDR	R3, [PC, #336]
0x13E6	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 603 :: 		
0x13E8	0x4C54    LDR	R4, [PC, #336]
0x13EA	0x4B55    LDR	R3, [PC, #340]
0x13EC	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 604 :: 		
0x13EE	0x4C55    LDR	R4, [PC, #340]
0x13F0	0x4B55    LDR	R3, [PC, #340]
0x13F2	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 605 :: 		
0x13F4	0xE00F    B	L_I2Cx_Init_Advanced113
L_I2Cx_Init_Advanced112:
;__Lib_I2C_12.c, 606 :: 		
0x13F6	0x4B55    LDR	R3, [PC, #340]
0x13F8	0x4298    CMP	R0, R3
0x13FA	0xD10C    BNE	L_I2Cx_Init_Advanced114
;__Lib_I2C_12.c, 607 :: 		
0x13FC	0x2401    MOVS	R4, #1
0x13FE	0xB264    SXTB	R4, R4
0x1400	0x4B53    LDR	R3, [PC, #332]
0x1402	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 608 :: 		
0x1404	0x4C53    LDR	R4, [PC, #332]
0x1406	0x4B4C    LDR	R3, [PC, #304]
0x1408	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 609 :: 		
0x140A	0x4C53    LDR	R4, [PC, #332]
0x140C	0x4B4C    LDR	R3, [PC, #304]
0x140E	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 610 :: 		
0x1410	0x4C52    LDR	R4, [PC, #328]
0x1412	0x4B4D    LDR	R3, [PC, #308]
0x1414	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 611 :: 		
L_I2Cx_Init_Advanced114:
L_I2Cx_Init_Advanced113:
;__Lib_I2C_12.c, 612 :: 		
0x1416	0x9601    STR	R6, [SP, #4]
; module end address is: 8 (R2)
0x1418	0x9002    STR	R0, [SP, #8]
0x141A	0x4610    MOV	R0, R2
0x141C	0xF7FEFF36  BL	_GPIO_Alternate_Function_Enable+0
0x1420	0x9802    LDR	R0, [SP, #8]
0x1422	0x9E01    LDR	R6, [SP, #4]
;__Lib_I2C_12.c, 617 :: 		
0x1424	0x1D03    ADDS	R3, R0, #4
0x1426	0x681B    LDR	R3, [R3, #0]
;__Lib_I2C_12.c, 619 :: 		
0x1428	0xB29C    UXTH	R4, R3
0x142A	0xF06F033F  MVN	R3, #63
0x142E	0xEA040303  AND	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x1432	0xB29D    UXTH	R5, R3
;__Lib_I2C_12.c, 621 :: 		
0x1434	0xAB03    ADD	R3, SP, #12
0x1436	0x9001    STR	R0, [SP, #4]
0x1438	0x4618    MOV	R0, R3
0x143A	0xF7FFF871  BL	_RCC_GetClocksFrequency+0
0x143E	0x9801    LDR	R0, [SP, #4]
;__Lib_I2C_12.c, 622 :: 		
; pclk1 start address is: 28 (R7)
0x1440	0x9F05    LDR	R7, [SP, #20]
;__Lib_I2C_12.c, 624 :: 		
0x1442	0x9C05    LDR	R4, [SP, #20]
0x1444	0x4B46    LDR	R3, [PC, #280]
0x1446	0xFBB4F3F3  UDIV	R3, R4, R3
; freqrange start address is: 4 (R1)
0x144A	0xB299    UXTH	R1, R3
;__Lib_I2C_12.c, 625 :: 		
0x144C	0xB29B    UXTH	R3, R3
0x144E	0xEA450403  ORR	R4, R5, R3, LSL #0
0x1452	0xB2A4    UXTH	R4, R4
; tmpreg end address is: 20 (R5)
;__Lib_I2C_12.c, 627 :: 		
0x1454	0x1D03    ADDS	R3, R0, #4
0x1456	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 631 :: 		
0x1458	0x2400    MOVS	R4, #0
0x145A	0x6803    LDR	R3, [R0, #0]
0x145C	0xF3640300  BFI	R3, R4, #0, #1
0x1460	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_12.c, 634 :: 		
; tmpreg start address is: 8 (R2)
0x1462	0x2200    MOVS	R2, #0
;__Lib_I2C_12.c, 637 :: 		
0x1464	0x4B3F    LDR	R3, [PC, #252]
0x1466	0x429E    CMP	R6, R3
0x1468	0xD812    BHI	L_I2Cx_Init_Advanced115
;__Lib_I2C_12.c, 640 :: 		
0x146A	0x0073    LSLS	R3, R6, #1
; I2C_ClockSpeed end address is: 24 (R6)
0x146C	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x1470	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 642 :: 		
0x1472	0x2C04    CMP	R4, #4
0x1474	0xD202    BCS	L__I2Cx_Init_Advanced144
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 645 :: 		
; result start address is: 12 (R3)
0x1476	0x2304    MOVS	R3, #4
; result end address is: 12 (R3)
0x1478	0x461C    MOV	R4, R3
;__Lib_I2C_12.c, 646 :: 		
0x147A	0xE7FF    B	L_I2Cx_Init_Advanced116
L__I2Cx_Init_Advanced144:
;__Lib_I2C_12.c, 642 :: 		
;__Lib_I2C_12.c, 646 :: 		
L_I2Cx_Init_Advanced116:
;__Lib_I2C_12.c, 648 :: 		
; result start address is: 16 (R4)
0x147C	0xEA420304  ORR	R3, R2, R4, LSL #0
; result end address is: 16 (R4)
0x1480	0xB29A    UXTH	R2, R3
;__Lib_I2C_12.c, 650 :: 		
0x1482	0xF2000420  ADDW	R4, R0, #32
0x1486	0x1C4B    ADDS	R3, R1, #1
0x1488	0xB29B    UXTH	R3, R3
; freqrange end address is: 4 (R1)
0x148A	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_12.c, 651 :: 		
0x148C	0xB291    UXTH	R1, R2
0x148E	0xE03F    B	L_I2Cx_Init_Advanced117
L_I2Cx_Init_Advanced115:
;__Lib_I2C_12.c, 656 :: 		
; freqrange start address is: 4 (R1)
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x1490	0x2303    MOVS	R3, #3
0x1492	0xFB06F403  MUL	R4, R6, R3
0x1496	0xFBB7F3F4  UDIV	R3, R7, R4
; result start address is: 32 (R8)
0x149A	0xFA1FF883  UXTH	R8, R3
;__Lib_I2C_12.c, 659 :: 		
0x149E	0x2319    MOVS	R3, #25
0x14A0	0xFB06F503  MUL	R5, R6, R3
0x14A4	0xFBB7F3F5  UDIV	R3, R7, R5
; result25 start address is: 36 (R9)
0x14A8	0xFA1FF983  UXTH	R9, R3
;__Lib_I2C_12.c, 661 :: 		
0x14AC	0xFB08F404  MUL	R4, R8, R4
; result end address is: 32 (R8)
;__Lib_I2C_12.c, 663 :: 		
0x14B0	0xFB09F305  MUL	R3, R9, R5
; result25 end address is: 36 (R9)
;__Lib_I2C_12.c, 665 :: 		
0x14B4	0x1B3C    SUB	R4, R7, R4
0x14B6	0x1AFB    SUB	R3, R7, R3
0x14B8	0x429C    CMP	R4, R3
0x14BA	0xD205    BCS	L_I2Cx_Init_Advanced118
;__Lib_I2C_12.c, 666 :: 		
0x14BC	0x2303    MOVS	R3, #3
0x14BE	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x14C0	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x14C4	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 667 :: 		
; result end address is: 16 (R4)
0x14C6	0xE006    B	L_I2Cx_Init_Advanced119
L_I2Cx_Init_Advanced118:
;__Lib_I2C_12.c, 669 :: 		
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x14C8	0x2319    MOVS	R3, #25
0x14CA	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x14CC	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x14D0	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 670 :: 		
0x14D2	0xF4444480  ORR	R4, R4, #16384
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 671 :: 		
L_I2Cx_Init_Advanced119:
;__Lib_I2C_12.c, 674 :: 		
; result start address is: 16 (R4)
0x14D6	0xF64073FF  MOVW	R3, #4095
0x14DA	0xEA040303  AND	R3, R4, R3, LSL #0
0x14DE	0xB913    CBNZ	R3, L__I2Cx_Init_Advanced145
;__Lib_I2C_12.c, 677 :: 		
0x14E0	0xF0440401  ORR	R4, R4, #1
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 678 :: 		
0x14E4	0xE7FF    B	L_I2Cx_Init_Advanced120
L__I2Cx_Init_Advanced145:
;__Lib_I2C_12.c, 674 :: 		
;__Lib_I2C_12.c, 678 :: 		
L_I2Cx_Init_Advanced120:
;__Lib_I2C_12.c, 680 :: 		
; result start address is: 16 (R4)
0x14E6	0xF4444300  ORR	R3, R4, #32768
; result end address is: 16 (R4)
0x14EA	0xB29B    UXTH	R3, R3
0x14EC	0x431A    ORRS	R2, R3
0x14EE	0xB292    UXTH	R2, R2
;__Lib_I2C_12.c, 682 :: 		
0x14F0	0xF2000520  ADDW	R5, R0, #32
0x14F4	0xF240132C  MOVW	R3, #300
0x14F8	0xFB01F403  MUL	R4, R1, R3
0x14FC	0xB2A4    UXTH	R4, R4
; freqrange end address is: 4 (R1)
0x14FE	0xF24033E8  MOVW	R3, #1000
0x1502	0xFBB4F3F3  UDIV	R3, R4, R3
0x1506	0xB29B    UXTH	R3, R3
0x1508	0x1C5B    ADDS	R3, R3, #1
0x150A	0xB29B    UXTH	R3, R3
0x150C	0x602B    STR	R3, [R5, #0]
; tmpreg end address is: 8 (R2)
0x150E	0xB291    UXTH	R1, R2
;__Lib_I2C_12.c, 683 :: 		
L_I2Cx_Init_Advanced117:
;__Lib_I2C_12.c, 685 :: 		
; tmpreg start address is: 4 (R1)
0x1510	0xF200031C  ADDW	R3, R0, #28
0x1514	0x6019    STR	R1, [R3, #0]
; tmpreg end address is: 4 (R1)
;__Lib_I2C_12.c, 687 :: 		
0x1516	0x2300    MOVS	R3, #0
0x1518	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_12.c, 688 :: 		
0x151A	0x2401    MOVS	R4, #1
0x151C	0x6803    LDR	R3, [R0, #0]
0x151E	0xF3640300  BFI	R3, R4, #0, #1
0x1522	0x6003    STR	R3, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_12.c, 689 :: 		
L_end_I2Cx_Init_Advanced:
0x1524	0xF8DDE000  LDR	LR, [SP, #0]
0x1528	0xB008    ADD	SP, SP, #32
0x152A	0x4770    BX	LR
0x152C	0x54004000  	I2C1_CR1+0
0x1530	0x03D44242  	RCC_APB1ENR+0
0x1534	0x1AF50000  	_I2C1_Start+0
0x1538	0x05B42000  	_I2C_Start_Ptr+0
0x153C	0x16590000  	_I2C1_Read+0
0x1540	0x05B82000  	_I2C_Read_Ptr+0
0x1544	0x19C10000  	_I2C1_Write+0
0x1548	0x05BC2000  	_I2C_Write_Ptr+0
0x154C	0x58004000  	I2C2_CR1+0
0x1550	0x03D84242  	RCC_APB1ENR+0
0x1554	0x1A150000  	_I2C2_Start+0
0x1558	0x16350000  	_I2C2_Read+0
0x155C	0x17250000  	_I2C2_Write+0
0x1560	0x4240000F  	#1000000
0x1564	0x86A00001  	#100000
; end of _I2Cx_Init_Advanced
easymx_v7_STM32F107VC__i2cInit_2:
;__em_f107vc_i2c.c, 35 :: 		static T_mikrobus_ret _i2cInit_2(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x2328	0xB081    SUB	SP, SP, #4
0x232A	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__em_f107vc_i2c.c, 37 :: 		I2C1_Init_Advanced( cfg[0], &_GPIO_MODULE_I2C1_PB67);
0x232E	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x2330	0x4608    MOV	R0, R1
0x2332	0x4904    LDR	R1, [PC, #16]
0x2334	0xF7FFFBB6  BL	_I2C1_Init_Advanced+0
;__em_f107vc_i2c.c, 38 :: 		return _MIKROBUS_OK;
0x2338	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_i2c.c, 39 :: 		}
L_end__i2cInit_2:
0x233A	0xF8DDE000  LDR	LR, [SP, #0]
0x233E	0xB001    ADD	SP, SP, #4
0x2340	0x4770    BX	LR
0x2342	0xBF00    NOP
0x2344	0x33540000  	__GPIO_MODULE_I2C1_PB67+0
; end of easymx_v7_STM32F107VC__i2cInit_2
_applicationInit:
;Click_Ambient4_STM.c, 99 :: 		void applicationInit()
0x2E00	0xB081    SUB	SP, SP, #4
0x2E02	0xF8CDE000  STR	LR, [SP, #0]
;Click_Ambient4_STM.c, 102 :: 		cloud_configTimer();
0x2E06	0xF7FFFE9B  BL	Click_Ambient4_STM_cloud_configTimer+0
;Click_Ambient4_STM.c, 105 :: 		cloud_uartDriverInit((T_CLOUD_P)&_MIKROBUS1_GPIO, (T_CLOUD_P)&_MIKROBUS1_UART);
0x2E0A	0x4924    LDR	R1, [PC, #144]
0x2E0C	0x4824    LDR	R0, [PC, #144]
0x2E0E	0xF7FFFE65  BL	_cloud_uartDriverInit+0
;Click_Ambient4_STM.c, 106 :: 		cloud_coreInit( cloud_default_handler, 1500 );
0x2E12	0x4824    LDR	R0, [PC, #144]
0x2E14	0xF24051DC  MOVW	R1, #1500
0x2E18	0xF7FFFD62  BL	_cloud_coreInit+0
;Click_Ambient4_STM.c, 107 :: 		cloud_modulePower( true );
0x2E1C	0x2001    MOVS	R0, #1
0x2E1E	0xF7FFFD31  BL	_cloud_modulePower+0
;Click_Ambient4_STM.c, 110 :: 		ambient4_i2cDriverInit( (T_AMBIENT4_P)&_MIKROBUS2_GPIO, (T_AMBIENT4_P)&_MIKROBUS2_I2C, 0x23 );
0x2E22	0x2223    MOVS	R2, #35
0x2E24	0x4920    LDR	R1, [PC, #128]
0x2E26	0x4821    LDR	R0, [PC, #132]
0x2E28	0xF7FFFE46  BL	_ambient4_i2cDriverInit+0
;Click_Ambient4_STM.c, 111 :: 		ambient4_deviceReset();
0x2E2C	0xF7FFFE30  BL	_ambient4_deviceReset+0
;Click_Ambient4_STM.c, 112 :: 		Delay_1sec();
0x2E30	0xF7FFFB9E  BL	_Delay_1sec+0
;Click_Ambient4_STM.c, 113 :: 		ambient4_sendCommand(_AMBIENT4_CMD_POWER_DOWN);
0x2E34	0x2000    MOVS	R0, __AMBIENT4_CMD_POWER_DOWN
0x2E36	0xF7FFFE15  BL	_ambient4_sendCommand+0
;Click_Ambient4_STM.c, 114 :: 		ambient4_sendCommand(_AMBIENT4_CMD_POWER_ON);
0x2E3A	0x2001    MOVS	R0, __AMBIENT4_CMD_POWER_ON
0x2E3C	0xF7FFFE12  BL	_ambient4_sendCommand+0
;Click_Ambient4_STM.c, 115 :: 		ambient4_sendCommand(_AMBIENT4_CMD_AUTO_RESOLUTION_MODE);
0x2E40	0x2010    MOVS	R0, __AMBIENT4_CMD_AUTO_RESOLUTION_MODE
0x2E42	0xF7FFFE0F  BL	_ambient4_sendCommand+0
;Click_Ambient4_STM.c, 118 :: 		cloud_cmdSingle( &_ATE[0] );
0x2E46	0x481A    LDR	R0, [PC, #104]
0x2E48	0xF7FFFDC0  BL	_cloud_cmdSingle+0
;Click_Ambient4_STM.c, 119 :: 		cloud_cmdSingle( &_AT[0] );
0x2E4C	0x4819    LDR	R0, [PC, #100]
0x2E4E	0xF7FFFDBD  BL	_cloud_cmdSingle+0
;Click_Ambient4_STM.c, 120 :: 		cloud_cmdSingle( &_AT_CEN[0] );
0x2E52	0x4819    LDR	R0, [PC, #100]
0x2E54	0xF7FFFDBA  BL	_cloud_cmdSingle+0
;Click_Ambient4_STM.c, 121 :: 		cloud_packCmd  ( &_AT_NWCR[0], &cloud_networkName[0], &cloud_networkPassword[0]);
0x2E58	0x4A18    LDR	R2, [PC, #96]
0x2E5A	0x4919    LDR	R1, [PC, #100]
0x2E5C	0x4819    LDR	R0, [PC, #100]
0x2E5E	0xF7FFFC87  BL	_cloud_packCmd+0
;Click_Ambient4_STM.c, 122 :: 		cloud_cmdSingle( &_AT_NWC[0] );
0x2E62	0x4819    LDR	R0, [PC, #100]
0x2E64	0xF7FFFDB2  BL	_cloud_cmdSingle+0
;Click_Ambient4_STM.c, 123 :: 		cloud_packCmd  ( &_AT_BRCR[0], &cloud_devKey[0], &cloud_devPass[0]);
0x2E68	0x4A18    LDR	R2, [PC, #96]
0x2E6A	0x4919    LDR	R1, [PC, #100]
0x2E6C	0x4819    LDR	R0, [PC, #100]
0x2E6E	0xF7FFFC7F  BL	_cloud_packCmd+0
;Click_Ambient4_STM.c, 124 :: 		cloud_cmdSingle( &_AT_BRC[0] );
0x2E72	0x4819    LDR	R0, [PC, #100]
0x2E74	0xF7FFFDAA  BL	_cloud_cmdSingle+0
;Click_Ambient4_STM.c, 125 :: 		Delay_ms(3000);
0x2E78	0xF24507FF  MOVW	R7, #20735
0x2E7C	0xF2C02725  MOVT	R7, #549
L_applicationInit2:
0x2E80	0x1E7F    SUBS	R7, R7, #1
0x2E82	0xD1FD    BNE	L_applicationInit2
0x2E84	0xBF00    NOP
0x2E86	0xBF00    NOP
0x2E88	0xBF00    NOP
0x2E8A	0xBF00    NOP
0x2E8C	0xBF00    NOP
;Click_Ambient4_STM.c, 127 :: 		taskTime = 0;
0x2E8E	0x2100    MOVS	R1, #0
0x2E90	0x4812    LDR	R0, [PC, #72]
0x2E92	0x8001    STRH	R1, [R0, #0]
;Click_Ambient4_STM.c, 128 :: 		}
L_end_applicationInit:
0x2E94	0xF8DDE000  LDR	LR, [SP, #0]
0x2E98	0xB001    ADD	SP, SP, #4
0x2E9A	0x4770    BX	LR
0x2E9C	0x34E80000  	__MIKROBUS1_UART+0
0x2EA0	0x33C00000  	__MIKROBUS1_GPIO+0
0x2EA4	0x26C90000  	_cloud_default_handler+0
0x2EA8	0x34DC0000  	__MIKROBUS2_I2C+0
0x2EAC	0x34200000  	__MIKROBUS2_GPIO+0
0x2EB0	0x00002000  	Click_Ambient4_STM__ATE+0
0x2EB4	0x00052000  	Click_Ambient4_STM__AT+0
0x2EB8	0x00082000  	Click_Ambient4_STM__AT_CEN+0
0x2EBC	0x002D2000  	Click_Ambient4_STM_cloud_networkPassword+0
0x2EC0	0x00192000  	Click_Ambient4_STM_cloud_networkName+0
0x2EC4	0x00112000  	Click_Ambient4_STM__AT_NWCR+0
0x2EC8	0x00412000  	Click_Ambient4_STM__AT_NWC+0
0x2ECC	0x00842000  	Click_Ambient4_STM_cloud_devPass+0
0x2ED0	0x00522000  	Click_Ambient4_STM_cloud_devKey+0
0x2ED4	0x004A2000  	Click_Ambient4_STM__AT_BRCR+0
0x2ED8	0x00E82000  	Click_Ambient4_STM__AT_BRC+0
0x2EDC	0x01462000  	_taskTime+0
; end of _applicationInit
Click_Ambient4_STM_cloud_configTimer:
;click_ambient4_timer.h, 15 :: 		static void cloud_configTimer()
0x2B40	0xB081    SUB	SP, SP, #4
0x2B42	0xF8CDE000  STR	LR, [SP, #0]
;click_ambient4_timer.h, 17 :: 		RCC_APB1ENR.TIM2EN = 1;
0x2B46	0x2101    MOVS	R1, #1
0x2B48	0xB249    SXTB	R1, R1
0x2B4A	0x480E    LDR	R0, [PC, #56]
0x2B4C	0x6001    STR	R1, [R0, #0]
;click_ambient4_timer.h, 18 :: 		TIM2_CR1.CEN = 0;
0x2B4E	0x2100    MOVS	R1, #0
0x2B50	0xB249    SXTB	R1, R1
0x2B52	0x480D    LDR	R0, [PC, #52]
0x2B54	0x6001    STR	R1, [R0, #0]
;click_ambient4_timer.h, 19 :: 		TIM2_PSC = 1;
0x2B56	0x2101    MOVS	R1, #1
0x2B58	0x480C    LDR	R0, [PC, #48]
0x2B5A	0x6001    STR	R1, [R0, #0]
;click_ambient4_timer.h, 20 :: 		TIM2_ARR = 35999;
0x2B5C	0xF648419F  MOVW	R1, #35999
0x2B60	0x480B    LDR	R0, [PC, #44]
0x2B62	0x6001    STR	R1, [R0, #0]
;click_ambient4_timer.h, 21 :: 		NVIC_IntEnable(IVT_INT_TIM2);
0x2B64	0xF240002C  MOVW	R0, #44
0x2B68	0xF7FFFB76  BL	_NVIC_IntEnable+0
;click_ambient4_timer.h, 22 :: 		TIM2_DIER.UIE = 1;
0x2B6C	0x2101    MOVS	R1, #1
0x2B6E	0xB249    SXTB	R1, R1
0x2B70	0x4808    LDR	R0, [PC, #32]
0x2B72	0x6001    STR	R1, [R0, #0]
;click_ambient4_timer.h, 23 :: 		TIM2_CR1.CEN = 1;
0x2B74	0x4804    LDR	R0, [PC, #16]
0x2B76	0x6001    STR	R1, [R0, #0]
;click_ambient4_timer.h, 24 :: 		EnableInterrupts();
0x2B78	0xF7FEFFE0  BL	_EnableInterrupts+0
;click_ambient4_timer.h, 25 :: 		}
L_end_cloud_configTimer:
0x2B7C	0xF8DDE000  LDR	LR, [SP, #0]
0x2B80	0xB001    ADD	SP, SP, #4
0x2B82	0x4770    BX	LR
0x2B84	0x03804242  	RCC_APB1ENR+0
0x2B88	0x00004200  	TIM2_CR1+0
0x2B8C	0x00284000  	TIM2_PSC+0
0x2B90	0x002C4000  	TIM2_ARR+0
0x2B94	0x01804200  	TIM2_DIER+0
; end of Click_Ambient4_STM_cloud_configTimer
_NVIC_IntEnable:
;__Lib_System_105_107.c, 156 :: 		
; ivt start address is: 0 (R0)
0x2258	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_105_107.c, 168 :: 		
0x225A	0x2804    CMP	R0, #4
0x225C	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System_105_107.c, 173 :: 		
0x225E	0x4919    LDR	R1, [PC, #100]
0x2260	0x6809    LDR	R1, [R1, #0]
0x2262	0xF4413280  ORR	R2, R1, #65536
0x2266	0x4917    LDR	R1, [PC, #92]
0x2268	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 174 :: 		
0x226A	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_105_107.c, 175 :: 		
; ivt start address is: 0 (R0)
0x226C	0x2805    CMP	R0, #5
0x226E	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System_105_107.c, 180 :: 		
0x2270	0x4914    LDR	R1, [PC, #80]
0x2272	0x6809    LDR	R1, [R1, #0]
0x2274	0xF4413200  ORR	R2, R1, #131072
0x2278	0x4912    LDR	R1, [PC, #72]
0x227A	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 181 :: 		
0x227C	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System_105_107.c, 182 :: 		
; ivt start address is: 0 (R0)
0x227E	0x2806    CMP	R0, #6
0x2280	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System_105_107.c, 187 :: 		
0x2282	0x4910    LDR	R1, [PC, #64]
0x2284	0x6809    LDR	R1, [R1, #0]
0x2286	0xF4412280  ORR	R2, R1, #262144
0x228A	0x490E    LDR	R1, [PC, #56]
0x228C	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 188 :: 		
0x228E	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System_105_107.c, 189 :: 		
; ivt start address is: 0 (R0)
0x2290	0x280F    CMP	R0, #15
0x2292	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_105_107.c, 194 :: 		
0x2294	0x490C    LDR	R1, [PC, #48]
0x2296	0x6809    LDR	R1, [R1, #0]
0x2298	0xF0410202  ORR	R2, R1, #2
0x229C	0x490A    LDR	R1, [PC, #40]
0x229E	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 195 :: 		
0x22A0	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_105_107.c, 196 :: 		
; ivt start address is: 0 (R0)
0x22A2	0x2810    CMP	R0, #16
0x22A4	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System_105_107.c, 201 :: 		
0x22A6	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x22AA	0x0961    LSRS	R1, R4, #5
0x22AC	0x008A    LSLS	R2, R1, #2
0x22AE	0x4907    LDR	R1, [PC, #28]
0x22B0	0x188B    ADDS	R3, R1, R2
;__Lib_System_105_107.c, 202 :: 		
0x22B2	0xF004021F  AND	R2, R4, #31
0x22B6	0xF04F0101  MOV	R1, #1
0x22BA	0x4091    LSLS	R1, R2
0x22BC	0x6019    STR	R1, [R3, #0]
;__Lib_System_105_107.c, 203 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System_105_107.c, 204 :: 		
L_end_NVIC_IntEnable:
0x22BE	0xB001    ADD	SP, SP, #4
0x22C0	0x4770    BX	LR
0x22C2	0xBF00    NOP
0x22C4	0xED24E000  	SCB_SHCRS+0
0x22C8	0xE010E000  	STK_CTRL+0
0x22CC	0xE100E000  	NVIC_ISER0+0
; end of _NVIC_IntEnable
_EnableInterrupts:
;__Lib_System_105_107.c, 107 :: 		
0x1B3C	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 110 :: 		
0x1B3E	0xF3EF8C10  MRS	R12, #16
0x1B42	0x4660    MOV	R0, R12
; result start address is: 0 (R0)
;__Lib_System_105_107.c, 111 :: 		
0x1B44	0xB662    CPSIE	i
;__Lib_System_105_107.c, 113 :: 		
; result end address is: 0 (R0)
;__Lib_System_105_107.c, 114 :: 		
L_end_EnableInterrupts:
0x1B46	0xB001    ADD	SP, SP, #4
0x1B48	0x4770    BX	LR
; end of _EnableInterrupts
_cloud_uartDriverInit:
;Cloud_STM32_M3.c, 550 :: 		
; uartObj start address is: 4 (R1)
; gpioObj start address is: 0 (R0)
0x2ADC	0xB081    SUB	SP, SP, #4
0x2ADE	0xF8CDE000  STR	LR, [SP, #0]
0x2AE2	0x4603    MOV	R3, R0
; uartObj end address is: 4 (R1)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 12 (R3)
; uartObj start address is: 4 (R1)
;Cloud_STM32_M3.c, 552 :: 		
0x2AE4	0x4608    MOV	R0, R1
; uartObj end address is: 4 (R1)
0x2AE6	0xF7FFFC77  BL	Cloud_STM32_M3_hal_uartMap+0
;Cloud_STM32_M3.c, 553 :: 		
0x2AEA	0x4618    MOV	R0, R3
; gpioObj end address is: 12 (R3)
0x2AEC	0xF7FFFC2C  BL	Cloud_STM32_M3_hal_gpioMap+0
;Cloud_STM32_M3.c, 555 :: 		
0x2AF0	0x2001    MOVS	R0, #1
0x2AF2	0x4C05    LDR	R4, [PC, #20]
0x2AF4	0x6824    LDR	R4, [R4, #0]
0x2AF6	0x47A0    BLX	R4
;Cloud_STM32_M3.c, 556 :: 		
0x2AF8	0x2001    MOVS	R0, #1
0x2AFA	0x4C04    LDR	R4, [PC, #16]
0x2AFC	0x6824    LDR	R4, [R4, #0]
0x2AFE	0x47A0    BLX	R4
;Cloud_STM32_M3.c, 557 :: 		
L_end_cloud_uartDriverInit:
0x2B00	0xF8DDE000  LDR	LR, [SP, #0]
0x2B04	0xB001    ADD	SP, SP, #4
0x2B06	0x4770    BX	LR
0x2B08	0x03582000  	Cloud_STM32_M3_hal_gpio_rstSet+0
0x2B0C	0x035C2000  	Cloud_STM32_M3_hal_gpio_csSet+0
; end of _cloud_uartDriverInit
easymx_v7_STM32F107VC__setAN_1:
;__em_f107vc_gpio.c, 43 :: 		static void _setAN_1  (uint8_t value) 	{ GPIOA_ODR.B4  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1B24	0x4901    LDR	R1, [PC, #4]
0x1B26	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_1:
0x1B28	0x4770    BX	LR
0x1B2A	0xBF00    NOP
0x1B2C	0x01904221  	GPIOA_ODR+0
; end of easymx_v7_STM32F107VC__setAN_1
easymx_v7_STM32F107VC__setRST_1:
;__em_f107vc_gpio.c, 44 :: 		static void _setRST_1 (uint8_t value) 	{ GPIOC_ODR.B2  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1B30	0x4901    LDR	R1, [PC, #4]
0x1B32	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_1:
0x1B34	0x4770    BX	LR
0x1B36	0xBF00    NOP
0x1B38	0x01884222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setRST_1
easymx_v7_STM32F107VC__setCS_1:
;__em_f107vc_gpio.c, 45 :: 		static void _setCS_1  (uint8_t value) 	{ GPIOD_ODR.B13 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1B0C	0x4901    LDR	R1, [PC, #4]
0x1B0E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_1:
0x1B10	0x4770    BX	LR
0x1B12	0xBF00    NOP
0x1B14	0x81B44222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setCS_1
easymx_v7_STM32F107VC__setSCK_1:
;__em_f107vc_gpio.c, 46 :: 		static void _setSCK_1 (uint8_t value) 	{ GPIOC_ODR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1B18	0x4901    LDR	R1, [PC, #4]
0x1B1A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_1:
0x1B1C	0x4770    BX	LR
0x1B1E	0xBF00    NOP
0x1B20	0x01A84222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setSCK_1
easymx_v7_STM32F107VC__setMISO_1:
;__em_f107vc_gpio.c, 47 :: 		static void _setMISO_1(uint8_t value) 	{ GPIOC_ODR.B11 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1D64	0x4901    LDR	R1, [PC, #4]
0x1D66	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_1:
0x1D68	0x4770    BX	LR
0x1D6A	0xBF00    NOP
0x1D6C	0x01AC4222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMISO_1
easymx_v7_STM32F107VC__setMOSI_1:
;__em_f107vc_gpio.c, 48 :: 		static void _setMOSI_1(uint8_t value) 	{ GPIOC_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1D70	0x4901    LDR	R1, [PC, #4]
0x1D72	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_1:
0x1D74	0x4770    BX	LR
0x1D76	0xBF00    NOP
0x1D78	0x01B04222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMOSI_1
easymx_v7_STM32F107VC__setPWM_1:
;__em_f107vc_gpio.c, 49 :: 		static void _setPWM_1 (uint8_t value) 	{ GPIOA_ODR.B0  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1D7C	0x4901    LDR	R1, [PC, #4]
0x1D7E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_1:
0x1D80	0x4770    BX	LR
0x1D82	0xBF00    NOP
0x1D84	0x01804221  	GPIOA_ODR+0
; end of easymx_v7_STM32F107VC__setPWM_1
easymx_v7_STM32F107VC__setINT_1:
;__em_f107vc_gpio.c, 50 :: 		static void _setINT_1 (uint8_t value) 	{ GPIOD_ODR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1D58	0x4901    LDR	R1, [PC, #4]
0x1D5A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_1:
0x1D5C	0x4770    BX	LR
0x1D5E	0xBF00    NOP
0x1D60	0x81A84222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setINT_1
easymx_v7_STM32F107VC__setRX_1:
;__em_f107vc_gpio.c, 51 :: 		static void _setRX_1  (uint8_t value) 	{ GPIOD_ODR.B9  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1BAC	0x4901    LDR	R1, [PC, #4]
0x1BAE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_1:
0x1BB0	0x4770    BX	LR
0x1BB2	0xBF00    NOP
0x1BB4	0x81A44222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setRX_1
easymx_v7_STM32F107VC__setTX_1:
;__em_f107vc_gpio.c, 52 :: 		static void _setTX_1  (uint8_t value) 	{ GPIOD_ODR.B8  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1BB8	0x4901    LDR	R1, [PC, #4]
0x1BBA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_1:
0x1BBC	0x4770    BX	LR
0x1BBE	0xBF00    NOP
0x1BC0	0x81A04222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setTX_1
easymx_v7_STM32F107VC__setSCL_1:
;__em_f107vc_gpio.c, 53 :: 		static void _setSCL_1 (uint8_t value) 	{ GPIOB_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2628	0x4901    LDR	R1, [PC, #4]
0x262A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_1:
0x262C	0x4770    BX	LR
0x262E	0xBF00    NOP
0x2630	0x81984221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSCL_1
easymx_v7_STM32F107VC__setSDA_1:
;__em_f107vc_gpio.c, 54 :: 		static void _setSDA_1 (uint8_t value) 	{ GPIOB_ODR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2674	0x4901    LDR	R1, [PC, #4]
0x2676	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_1:
0x2678	0x4770    BX	LR
0x267A	0xBF00    NOP
0x267C	0x819C4221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSDA_1
easymx_v7_STM32F107VC__setAN_2:
;__em_f107vc_gpio.c, 68 :: 		static void _setAN_2  (uint8_t value)   { GPIOA_ODR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2668	0x4901    LDR	R1, [PC, #4]
0x266A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_2:
0x266C	0x4770    BX	LR
0x266E	0xBF00    NOP
0x2670	0x01944221  	GPIOA_ODR+0
; end of easymx_v7_STM32F107VC__setAN_2
easymx_v7_STM32F107VC__setRST_2:
;__em_f107vc_gpio.c, 69 :: 		static void _setRST_2 (uint8_t value)   { GPIOC_ODR.B3  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2604	0x4901    LDR	R1, [PC, #4]
0x2606	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_2:
0x2608	0x4770    BX	LR
0x260A	0xBF00    NOP
0x260C	0x018C4222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setRST_2
easymx_v7_STM32F107VC__setCS_2:
;__em_f107vc_gpio.c, 70 :: 		static void _setCS_2  (uint8_t value)   { GPIOD_ODR.B14 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x25F8	0x4901    LDR	R1, [PC, #4]
0x25FA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_2:
0x25FC	0x4770    BX	LR
0x25FE	0xBF00    NOP
0x2600	0x81B84222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setCS_2
easymx_v7_STM32F107VC__setSCK_2:
;__em_f107vc_gpio.c, 71 :: 		static void _setSCK_2 (uint8_t value)   { GPIOC_ODR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x261C	0x4901    LDR	R1, [PC, #4]
0x261E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_2:
0x2620	0x4770    BX	LR
0x2622	0xBF00    NOP
0x2624	0x01A84222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setSCK_2
easymx_v7_STM32F107VC__setMISO_2:
;__em_f107vc_gpio.c, 72 :: 		static void _setMISO_2(uint8_t value)   { GPIOC_ODR.B11 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2610	0x4901    LDR	R1, [PC, #4]
0x2612	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_2:
0x2614	0x4770    BX	LR
0x2616	0xBF00    NOP
0x2618	0x01AC4222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMISO_2
easymx_v7_STM32F107VC__setMOSI_2:
;__em_f107vc_gpio.c, 73 :: 		static void _setMOSI_2(uint8_t value)   { GPIOC_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x26DC	0x4901    LDR	R1, [PC, #4]
0x26DE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_2:
0x26E0	0x4770    BX	LR
0x26E2	0xBF00    NOP
0x26E4	0x01B04222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMOSI_2
easymx_v7_STM32F107VC__setPWM_2:
;__em_f107vc_gpio.c, 74 :: 		static void _setPWM_2 (uint8_t value)   { GPIOD_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2680	0x4901    LDR	R1, [PC, #4]
0x2682	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_2:
0x2684	0x4770    BX	LR
0x2686	0xBF00    NOP
0x2688	0x81B04222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setPWM_2
easymx_v7_STM32F107VC__setINT_2:
;__em_f107vc_gpio.c, 75 :: 		static void _setINT_2 (uint8_t value)   { GPIOD_ODR.B11 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x268C	0x4901    LDR	R1, [PC, #4]
0x268E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_2:
0x2690	0x4770    BX	LR
0x2692	0xBF00    NOP
0x2694	0x81AC4222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setINT_2
easymx_v7_STM32F107VC__setRX_2:
;__em_f107vc_gpio.c, 76 :: 		static void _setRX_2  (uint8_t value)   { GPIOD_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2698	0x4901    LDR	R1, [PC, #4]
0x269A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_2:
0x269C	0x4770    BX	LR
0x269E	0xBF00    NOP
0x26A0	0x81984222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setRX_2
easymx_v7_STM32F107VC__setTX_2:
;__em_f107vc_gpio.c, 77 :: 		static void _setTX_2  (uint8_t value)   { GPIOD_ODR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2404	0x4901    LDR	R1, [PC, #4]
0x2406	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_2:
0x2408	0x4770    BX	LR
0x240A	0xBF00    NOP
0x240C	0x81944222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setTX_2
easymx_v7_STM32F107VC__setSCL_2:
;__em_f107vc_gpio.c, 78 :: 		static void _setSCL_2 (uint8_t value)   { GPIOB_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2410	0x4901    LDR	R1, [PC, #4]
0x2412	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_2:
0x2414	0x4770    BX	LR
0x2416	0xBF00    NOP
0x2418	0x81984221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSCL_2
easymx_v7_STM32F107VC__setSDA_2:
;__em_f107vc_gpio.c, 79 :: 		static void _setSDA_2 (uint8_t value)   { GPIOB_ODR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x241C	0x4901    LDR	R1, [PC, #4]
0x241E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_2:
0x2420	0x4770    BX	LR
0x2422	0xBF00    NOP
0x2424	0x819C4221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSDA_2
Cloud_STM32_M3_hal_uartMap:
;__hal_stm32.c, 133 :: 		static void hal_uartMap(T_HAL_P uartObj)
; uartObj start address is: 0 (R0)
0x23D8	0xB081    SUB	SP, SP, #4
; uartObj end address is: 0 (R0)
; uartObj start address is: 0 (R0)
;__hal_stm32.c, 137 :: 		fp_uartWrite = tmp->uartWrite;
0x23DA	0x6802    LDR	R2, [R0, #0]
0x23DC	0x4906    LDR	R1, [PC, #24]
0x23DE	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 138 :: 		fp_uartRead  = tmp->uartRead;
0x23E0	0x1D01    ADDS	R1, R0, #4
0x23E2	0x680A    LDR	R2, [R1, #0]
0x23E4	0x4905    LDR	R1, [PC, #20]
0x23E6	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 139 :: 		fp_uartReady = tmp->uartReady;
0x23E8	0xF2000108  ADDW	R1, R0, #8
; uartObj end address is: 0 (R0)
0x23EC	0x680A    LDR	R2, [R1, #0]
0x23EE	0x4904    LDR	R1, [PC, #16]
0x23F0	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 140 :: 		}
L_end_hal_uartMap:
0x23F2	0xB001    ADD	SP, SP, #4
0x23F4	0x4770    BX	LR
0x23F6	0xBF00    NOP
0x23F8	0x03642000  	Cloud_STM32_M3_fp_uartWrite+0
0x23FC	0x03682000  	Cloud_STM32_M3_fp_uartRead+0
0x2400	0x036C2000  	Cloud_STM32_M3_fp_uartReady+0
; end of Cloud_STM32_M3_hal_uartMap
Cloud_STM32_M3_hal_gpioMap:
;__cloud_hal.c, 215 :: 		
; gpioObj start address is: 0 (R0)
0x2348	0xB081    SUB	SP, SP, #4
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 0 (R0)
;__cloud_hal.c, 241 :: 		
0x234A	0xF2000130  ADDW	R1, R0, #48
0x234E	0x311C    ADDS	R1, #28
0x2350	0x680A    LDR	R2, [R1, #0]
0x2352	0x4906    LDR	R1, [PC, #24]
0x2354	0x600A    STR	R2, [R1, #0]
;__cloud_hal.c, 259 :: 		
0x2356	0xF2000108  ADDW	R1, R0, #8
0x235A	0x680A    LDR	R2, [R1, #0]
0x235C	0x4904    LDR	R1, [PC, #16]
0x235E	0x600A    STR	R2, [R1, #0]
;__cloud_hal.c, 262 :: 		
0x2360	0x1D01    ADDS	R1, R0, #4
; gpioObj end address is: 0 (R0)
0x2362	0x680A    LDR	R2, [R1, #0]
0x2364	0x4903    LDR	R1, [PC, #12]
0x2366	0x600A    STR	R2, [R1, #0]
;__cloud_hal.c, 291 :: 		
L_end_hal_gpioMap:
0x2368	0xB001    ADD	SP, SP, #4
0x236A	0x4770    BX	LR
0x236C	0x03602000  	Cloud_STM32_M3_hal_gpio_intGet+0
0x2370	0x035C2000  	Cloud_STM32_M3_hal_gpio_csSet+0
0x2374	0x03582000  	Cloud_STM32_M3_hal_gpio_rstSet+0
; end of Cloud_STM32_M3_hal_gpioMap
_cloud_coreInit:
;Cloud_STM32_M3.c, 562 :: 		
; defaultWdog start address is: 4 (R1)
; defaultHdl start address is: 0 (R0)
0x28E0	0xB081    SUB	SP, SP, #4
0x28E2	0xF8CDE000  STR	LR, [SP, #0]
; defaultWdog end address is: 4 (R1)
; defaultHdl end address is: 0 (R0)
; defaultHdl start address is: 0 (R0)
; defaultWdog start address is: 4 (R1)
;Cloud_STM32_M3.c, 564 :: 		
0x28E6	0x2300    MOVS	R3, #0
0x28E8	0x4A27    LDR	R2, [PC, #156]
0x28EA	0x7013    STRB	R3, [R2, #0]
;Cloud_STM32_M3.c, 565 :: 		
0x28EC	0x2300    MOVS	R3, #0
0x28EE	0x4A27    LDR	R2, [PC, #156]
0x28F0	0x7013    STRB	R3, [R2, #0]
;Cloud_STM32_M3.c, 566 :: 		
0x28F2	0x2300    MOVS	R3, #0
0x28F4	0x4A26    LDR	R2, [PC, #152]
0x28F6	0x7013    STRB	R3, [R2, #0]
;Cloud_STM32_M3.c, 567 :: 		
0x28F8	0x2300    MOVS	R3, #0
0x28FA	0x4A26    LDR	R2, [PC, #152]
0x28FC	0x7013    STRB	R3, [R2, #0]
;Cloud_STM32_M3.c, 570 :: 		
0x28FE	0x4A26    LDR	R2, [PC, #152]
0x2900	0x6010    STR	R0, [R2, #0]
; defaultHdl end address is: 0 (R0)
;Cloud_STM32_M3.c, 571 :: 		
0x2902	0x4A26    LDR	R2, [PC, #152]
0x2904	0x6011    STR	R1, [R2, #0]
; defaultWdog end address is: 4 (R1)
;Cloud_STM32_M3.c, 572 :: 		
0x2906	0x4A26    LDR	R2, [PC, #152]
0x2908	0x4610    MOV	R0, R2
0x290A	0xF7FFFD4B  BL	Cloud_STM32_M3_generateHash+0
0x290E	0x4A25    LDR	R2, [PC, #148]
0x2910	0x6010    STR	R0, [R2, #0]
;Cloud_STM32_M3.c, 573 :: 		
0x2912	0x2300    MOVS	R3, #0
0x2914	0x4A24    LDR	R2, [PC, #144]
0x2916	0x8013    STRH	R3, [R2, #0]
;Cloud_STM32_M3.c, 574 :: 		
0x2918	0x2301    MOVS	R3, #1
0x291A	0x4A24    LDR	R2, [PC, #144]
0x291C	0x8013    STRH	R3, [R2, #0]
;Cloud_STM32_M3.c, 577 :: 		
0x291E	0x2300    MOVS	R3, #0
0x2920	0x4A23    LDR	R2, [PC, #140]
0x2922	0x8013    STRH	R3, [R2, #0]
0x2924	0x2300    MOVS	R3, #0
0x2926	0x4A23    LDR	R2, [PC, #140]
0x2928	0x7013    STRB	R3, [R2, #0]
;Cloud_STM32_M3.c, 578 :: 		
0x292A	0x2300    MOVS	R3, #0
0x292C	0x4A19    LDR	R2, [PC, #100]
0x292E	0x7013    STRB	R3, [R2, #0]
0x2930	0x2300    MOVS	R3, #0
0x2932	0x4A17    LDR	R2, [PC, #92]
0x2934	0x7013    STRB	R3, [R2, #0]
0x2936	0x2301    MOVS	R3, #1
0x2938	0x4A13    LDR	R2, [PC, #76]
0x293A	0x7013    STRB	R3, [R2, #0]
;Cloud_STM32_M3.c, 579 :: 		
0x293C	0x2300    MOVS	R3, #0
0x293E	0x4A15    LDR	R2, [PC, #84]
0x2940	0x7013    STRB	R3, [R2, #0]
0x2942	0x2300    MOVS	R3, #0
0x2944	0x4A12    LDR	R2, [PC, #72]
0x2946	0x7013    STRB	R3, [R2, #0]
0x2948	0x2300    MOVS	R3, #0
0x294A	0x4A0F    LDR	R2, [PC, #60]
0x294C	0x7013    STRB	R3, [R2, #0]
;Cloud_STM32_M3.c, 580 :: 		
0x294E	0x2300    MOVS	R3, #0
0x2950	0x4A19    LDR	R2, [PC, #100]
0x2952	0x6013    STR	R3, [R2, #0]
0x2954	0x2301    MOVS	R3, #1
0x2956	0x4A19    LDR	R2, [PC, #100]
0x2958	0x7013    STRB	R3, [R2, #0]
;Cloud_STM32_M3.c, 581 :: 		
0x295A	0x2300    MOVS	R3, #0
0x295C	0x4A17    LDR	R2, [PC, #92]
0x295E	0x7013    STRB	R3, [R2, #0]
;Cloud_STM32_M3.c, 582 :: 		
0x2960	0x2300    MOVS	R3, #0
0x2962	0x4A17    LDR	R2, [PC, #92]
0x2964	0x6013    STR	R3, [R2, #0]
0x2966	0x2301    MOVS	R3, #1
0x2968	0x4A16    LDR	R2, [PC, #88]
0x296A	0x7013    STRB	R3, [R2, #0]
;Cloud_STM32_M3.c, 583 :: 		
0x296C	0x2300    MOVS	R3, #0
0x296E	0x4A15    LDR	R2, [PC, #84]
0x2970	0x7013    STRB	R3, [R2, #0]
;Cloud_STM32_M3.c, 584 :: 		
0x2972	0x4A15    LDR	R2, [PC, #84]
0x2974	0x7812    LDRB	R2, [R2, #0]
0x2976	0xB112    CBZ	R2, L_cloud_coreInit51
0x2978	0x2001    MOVS	R0, #1
0x297A	0xF7FFFD55  BL	Cloud_STM32_M3_DTE_setState+0
L_cloud_coreInit51:
;Cloud_STM32_M3.c, 585 :: 		
L_end_cloud_coreInit:
0x297E	0xF8DDE000  LDR	LR, [SP, #0]
0x2982	0xB001    ADD	SP, SP, #4
0x2984	0x4770    BX	LR
0x2986	0xBF00    NOP
0x2988	0x03712000  	Cloud_STM32_M3_f_sequence_active+0
0x298C	0x03722000  	Cloud_STM32_M3_f_buffer_warning+0
0x2990	0x03732000  	Cloud_STM32_M3_f_response_ready+0
0x2994	0x03742000  	Cloud_STM32_M3_f_wdog_timeout+0
0x2998	0x01642000  	Cloud_STM32_M3_hdlBuff+16
0x299C	0x01602000  	Cloud_STM32_M3_hdlBuff+12
0x29A0	0x01452000  	?lstr1_Cloud_STM32_M3+0
0x29A4	0x015C2000  	Cloud_STM32_M3_hdlBuff+8
0x29A8	0x01582000  	Cloud_STM32_M3_hdlBuff+4
0x29AC	0x01542000  	Cloud_STM32_M3_hdlBuff+0
0x29B0	0x03762000  	Cloud_STM32_M3_rxBuff+0
0x29B4	0x03782000  	Cloud_STM32_M3_rxBuff+2
0x29B8	0x04782000  	Cloud_STM32_M3_c_watchdog_timer+0
0x29BC	0x03752000  	Cloud_STM32_M3_f_watchdog_active+0
0x29C0	0x047C2000  	Cloud_STM32_M3_c_timer+0
0x29C4	0x04802000  	Cloud_STM32_M3_f_timer_active+0
0x29C8	0x03702000  	Cloud_STM32_M3_f_hfc_active+0
; end of _cloud_coreInit
Cloud_STM32_M3_generateHash:
;Cloud_STM32_M3.c, 443 :: 		
; pCmd start address is: 0 (R0)
0x23A4	0xB081    SUB	SP, SP, #4
; pCmd end address is: 0 (R0)
; pCmd start address is: 0 (R0)
;Cloud_STM32_M3.c, 445 :: 		
; cnt start address is: 4 (R1)
0x23A6	0x2100    MOVS	R1, #0
;Cloud_STM32_M3.c, 446 :: 		
;Cloud_STM32_M3.c, 447 :: 		
; hash start address is: 16 (R4)
0x23A8	0xF04F0405  MOV	R4, #5
; pCmd end address is: 0 (R0)
; cnt end address is: 4 (R1)
; hash end address is: 16 (R4)
0x23AC	0x4603    MOV	R3, R0
0x23AE	0xB2C8    UXTB	R0, R1
;Cloud_STM32_M3.c, 449 :: 		
L_Cloud_STM32_M3_generateHash32:
; hash start address is: 16 (R4)
; pCmd start address is: 12 (R3)
; cnt start address is: 0 (R0)
; pCmd start address is: 12 (R3)
0x23B0	0x461A    MOV	R2, R3
0x23B2	0x1C59    ADDS	R1, R3, #1
0x23B4	0x460B    MOV	R3, R1
; pCmd end address is: 12 (R3)
0x23B6	0x7811    LDRB	R1, [R2, #0]
; ch start address is: 8 (R2)
0x23B8	0xB2CA    UXTB	R2, R1
0x23BA	0xB14A    CBZ	R2, L_Cloud_STM32_M3_generateHash33
; pCmd end address is: 12 (R3)
;Cloud_STM32_M3.c, 451 :: 		
; pCmd start address is: 12 (R3)
0x23BC	0xF0000107  AND	R1, R0, #7
0x23C0	0xB2C9    UXTB	R1, R1
0x23C2	0xFA02F101  LSL	R1, R2, R1
0x23C6	0xB289    UXTH	R1, R1
0x23C8	0x1864    ADDS	R4, R4, R1
;Cloud_STM32_M3.c, 452 :: 		
0x23CA	0x1C40    ADDS	R0, R0, #1
0x23CC	0xB2C0    UXTB	R0, R0
;Cloud_STM32_M3.c, 453 :: 		
; pCmd end address is: 12 (R3)
; ch end address is: 8 (R2)
; cnt end address is: 0 (R0)
0x23CE	0xE7EF    B	L_Cloud_STM32_M3_generateHash32
L_Cloud_STM32_M3_generateHash33:
;Cloud_STM32_M3.c, 454 :: 		
0x23D0	0x4620    MOV	R0, R4
; hash end address is: 16 (R4)
;Cloud_STM32_M3.c, 455 :: 		
L_end_generateHash:
0x23D2	0xB001    ADD	SP, SP, #4
0x23D4	0x4770    BX	LR
; end of Cloud_STM32_M3_generateHash
Cloud_STM32_M3_DTE_setState:
;Cloud_STM32_M3.c, 153 :: 		
; state start address is: 0 (R0)
0x2428	0xB081    SUB	SP, SP, #4
0x242A	0xF8CDE000  STR	LR, [SP, #0]
; state end address is: 0 (R0)
; state start address is: 0 (R0)
;Cloud_STM32_M3.c, 156 :: 		
0x242E	0x2801    CMP	R0, #1
0x2430	0xD104    BNE	L_Cloud_STM32_M3_DTE_setState0
; state end address is: 0 (R0)
;Cloud_STM32_M3.c, 158 :: 		
0x2432	0x2000    MOVS	R0, #0
0x2434	0x4C05    LDR	R4, [PC, #20]
0x2436	0x6824    LDR	R4, [R4, #0]
0x2438	0x47A0    BLX	R4
;Cloud_STM32_M3.c, 159 :: 		
0x243A	0xE003    B	L_Cloud_STM32_M3_DTE_setState1
L_Cloud_STM32_M3_DTE_setState0:
;Cloud_STM32_M3.c, 162 :: 		
0x243C	0x2001    MOVS	R0, #1
0x243E	0x4C03    LDR	R4, [PC, #12]
0x2440	0x6824    LDR	R4, [R4, #0]
0x2442	0x47A0    BLX	R4
;Cloud_STM32_M3.c, 163 :: 		
L_Cloud_STM32_M3_DTE_setState1:
;Cloud_STM32_M3.c, 165 :: 		
L_end_DTE_setState:
0x2444	0xF8DDE000  LDR	LR, [SP, #0]
0x2448	0xB001    ADD	SP, SP, #4
0x244A	0x4770    BX	LR
0x244C	0x035C2000  	Cloud_STM32_M3_hal_gpio_csSet+0
; end of Cloud_STM32_M3_DTE_setState
_cloud_modulePower:
;Cloud_STM32_M3.c, 181 :: 		
; powerState start address is: 0 (R0)
0x2884	0xB081    SUB	SP, SP, #4
0x2886	0xF8CDE000  STR	LR, [SP, #0]
; powerState end address is: 0 (R0)
; powerState start address is: 0 (R0)
;Cloud_STM32_M3.c, 183 :: 		
0x288A	0xB120    CBZ	R0, L_cloud_modulePower4
; powerState end address is: 0 (R0)
;Cloud_STM32_M3.c, 186 :: 		
0x288C	0x2001    MOVS	R0, #1
0x288E	0x4C11    LDR	R4, [PC, #68]
0x2890	0x6824    LDR	R4, [R4, #0]
0x2892	0x47A0    BLX	R4
;Cloud_STM32_M3.c, 188 :: 		
0x2894	0xE003    B	L_cloud_modulePower5
L_cloud_modulePower4:
;Cloud_STM32_M3.c, 192 :: 		
0x2896	0x2000    MOVS	R0, #0
0x2898	0x4C0E    LDR	R4, [PC, #56]
0x289A	0x6824    LDR	R4, [R4, #0]
0x289C	0x47A0    BLX	R4
;Cloud_STM32_M3.c, 193 :: 		
L_cloud_modulePower5:
;Cloud_STM32_M3.c, 195 :: 		
0x289E	0x490E    LDR	R1, [PC, #56]
0x28A0	0xB921    CBNZ	R1, L_cloud_modulePower6
;Cloud_STM32_M3.c, 197 :: 		
0x28A2	0x2001    MOVS	R0, #1
0x28A4	0x4C0D    LDR	R4, [PC, #52]
0x28A6	0x6824    LDR	R4, [R4, #0]
0x28A8	0x47A0    BLX	R4
;Cloud_STM32_M3.c, 198 :: 		
0x28AA	0xE00F    B	L_cloud_modulePower7
L_cloud_modulePower6:
;Cloud_STM32_M3.c, 201 :: 		
0x28AC	0x2000    MOVS	R0, #0
0x28AE	0x4C0B    LDR	R4, [PC, #44]
0x28B0	0x6824    LDR	R4, [R4, #0]
0x28B2	0x47A0    BLX	R4
;Cloud_STM32_M3.c, 204 :: 		
0x28B4	0xF7FFFE5C  BL	_Delay_1sec+0
;Cloud_STM32_M3.c, 205 :: 		
0x28B8	0xF7FFFE5A  BL	_Delay_1sec+0
;Cloud_STM32_M3.c, 206 :: 		
0x28BC	0xF7FFFE58  BL	_Delay_1sec+0
;Cloud_STM32_M3.c, 207 :: 		
0x28C0	0xF7FFFE56  BL	_Delay_1sec+0
;Cloud_STM32_M3.c, 208 :: 		
0x28C4	0xF7FFFE54  BL	_Delay_1sec+0
;Cloud_STM32_M3.c, 209 :: 		
0x28C8	0xF7FFFE52  BL	_Delay_1sec+0
;Cloud_STM32_M3.c, 210 :: 		
L_cloud_modulePower7:
;Cloud_STM32_M3.c, 211 :: 		
L_end_cloud_modulePower:
0x28CC	0xF8DDE000  LDR	LR, [SP, #0]
0x28D0	0xB001    ADD	SP, SP, #4
0x28D2	0x4770    BX	LR
0x28D4	0x03582000  	Cloud_STM32_M3_hal_gpio_rstSet+0
0x28D8	0x00000000  	__CLOUD_BOOTLOADER
0x28DC	0x035C2000  	Cloud_STM32_M3_hal_gpio_csSet+0
; end of _cloud_modulePower
_Delay_1sec:
;__Lib_Delays.c, 62 :: 		void Delay_1sec() {
;__Lib_Delays.c, 63 :: 		Delay_ms(1000);
0x2570	0xF64127FF  MOVW	R7, #6911
0x2574	0xF2C007B7  MOVT	R7, #183
L_Delay_1sec24:
0x2578	0x1E7F    SUBS	R7, R7, #1
0x257A	0xD1FD    BNE	L_Delay_1sec24
0x257C	0xBF00    NOP
0x257E	0xBF00    NOP
0x2580	0xBF00    NOP
0x2582	0xBF00    NOP
0x2584	0xBF00    NOP
;__Lib_Delays.c, 64 :: 		}
L_end_Delay_1sec:
0x2586	0x4770    BX	LR
; end of _Delay_1sec
_ambient4_i2cDriverInit:
;__ambient4_driver.c, 52 :: 		void ambient4_i2cDriverInit(T_AMBIENT4_P gpioObj, T_AMBIENT4_P i2cObj, uint8_t slave)
; slave start address is: 8 (R2)
; i2cObj start address is: 4 (R1)
; gpioObj start address is: 0 (R0)
0x2AB8	0xB081    SUB	SP, SP, #4
0x2ABA	0xF8CDE000  STR	LR, [SP, #0]
0x2ABE	0x4604    MOV	R4, R0
; slave end address is: 8 (R2)
; i2cObj end address is: 4 (R1)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 16 (R4)
; i2cObj start address is: 4 (R1)
; slave start address is: 8 (R2)
;__ambient4_driver.c, 54 :: 		_slaveAddress = slave;
0x2AC0	0x4B05    LDR	R3, [PC, #20]
0x2AC2	0x701A    STRB	R2, [R3, #0]
; slave end address is: 8 (R2)
;__ambient4_driver.c, 55 :: 		hal_i2cMap( (T_HAL_P)i2cObj );
0x2AC4	0x4608    MOV	R0, R1
; i2cObj end address is: 4 (R1)
0x2AC6	0xF7FFFCED  BL	__ambient4_driver_hal_i2cMap+0
;__ambient4_driver.c, 56 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
0x2ACA	0x4620    MOV	R0, R4
; gpioObj end address is: 16 (R4)
0x2ACC	0xF7FFFCC0  BL	__ambient4_driver_hal_gpioMap+0
;__ambient4_driver.c, 57 :: 		}
L_end_ambient4_i2cDriverInit:
0x2AD0	0xF8DDE000  LDR	LR, [SP, #0]
0x2AD4	0xB001    ADD	SP, SP, #4
0x2AD6	0x4770    BX	LR
0x2AD8	0x05812000  	__ambient4_driver__slaveAddress+0
; end of _ambient4_i2cDriverInit
__ambient4_driver_hal_i2cMap:
;__hal_stm32.c, 82 :: 		static void hal_i2cMap(T_HAL_P i2cObj)
; i2cObj start address is: 0 (R0)
; i2cObj end address is: 0 (R0)
; i2cObj start address is: 0 (R0)
;__hal_stm32.c, 86 :: 		fp_i2cStart    = tmp->i2cStart;
0x24A4	0x6802    LDR	R2, [R0, #0]
0x24A6	0x4906    LDR	R1, [PC, #24]
0x24A8	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 87 :: 		fp_i2cWrite    = tmp->i2cWrite;
0x24AA	0x1D01    ADDS	R1, R0, #4
0x24AC	0x680A    LDR	R2, [R1, #0]
0x24AE	0x4905    LDR	R1, [PC, #20]
0x24B0	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 88 :: 		fp_i2cRead     = tmp->i2cRead;
0x24B2	0xF2000108  ADDW	R1, R0, #8
; i2cObj end address is: 0 (R0)
0x24B6	0x680A    LDR	R2, [R1, #0]
0x24B8	0x4903    LDR	R1, [PC, #12]
0x24BA	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 89 :: 		}
L_end_hal_i2cMap:
0x24BC	0x4770    BX	LR
0x24BE	0xBF00    NOP
0x24C0	0x059C2000  	__ambient4_driver_fp_i2cStart+0
0x24C4	0x05942000  	__ambient4_driver_fp_i2cWrite+0
0x24C8	0x05A02000  	__ambient4_driver_fp_i2cRead+0
; end of __ambient4_driver_hal_i2cMap
__ambient4_driver_hal_gpioMap:
;__ambient4_hal.c, 321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
; gpioObj start address is: 0 (R0)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 0 (R0)
;__ambient4_hal.c, 368 :: 		hal_gpio_rstSet = tmp->gpioSet[ __RST_PIN_OUTPUT__ ];
0x2450	0x1D01    ADDS	R1, R0, #4
; gpioObj end address is: 0 (R0)
0x2452	0x680A    LDR	R2, [R1, #0]
0x2454	0x4901    LDR	R1, [PC, #4]
0x2456	0x600A    STR	R2, [R1, #0]
;__ambient4_hal.c, 397 :: 		}
L_end_hal_gpioMap:
0x2458	0x4770    BX	LR
0x245A	0xBF00    NOP
0x245C	0x05982000  	__ambient4_driver_hal_gpio_rstSet+0
; end of __ambient4_driver_hal_gpioMap
_ambient4_deviceReset:
;__ambient4_driver.c, 98 :: 		void ambient4_deviceReset()
0x2A90	0xB081    SUB	SP, SP, #4
0x2A92	0xF8CDE000  STR	LR, [SP, #0]
;__ambient4_driver.c, 100 :: 		hal_gpio_rstSet(0);
0x2A96	0x2000    MOVS	R0, #0
0x2A98	0x4C06    LDR	R4, [PC, #24]
0x2A9A	0x6824    LDR	R4, [R4, #0]
0x2A9C	0x47A0    BLX	R4
;__ambient4_driver.c, 101 :: 		Delay_10ms();
0x2A9E	0xF7FFFCDF  BL	_Delay_10ms+0
;__ambient4_driver.c, 102 :: 		hal_gpio_rstSet(1);
0x2AA2	0x2001    MOVS	R0, #1
0x2AA4	0x4C03    LDR	R4, [PC, #12]
0x2AA6	0x6824    LDR	R4, [R4, #0]
0x2AA8	0x47A0    BLX	R4
;__ambient4_driver.c, 103 :: 		}
L_end_ambient4_deviceReset:
0x2AAA	0xF8DDE000  LDR	LR, [SP, #0]
0x2AAE	0xB001    ADD	SP, SP, #4
0x2AB0	0x4770    BX	LR
0x2AB2	0xBF00    NOP
0x2AB4	0x05982000  	__ambient4_driver_hal_gpio_rstSet+0
; end of _ambient4_deviceReset
_Delay_10ms:
;__Lib_Delays.c, 57 :: 		void Delay_10ms() {
;__Lib_Delays.c, 58 :: 		Delay_ms(10);
0x2460	0xF24D47BF  MOVW	R7, #54463
0x2464	0xF2C00701  MOVT	R7, #1
L_Delay_10ms22:
0x2468	0x1E7F    SUBS	R7, R7, #1
0x246A	0xD1FD    BNE	L_Delay_10ms22
0x246C	0xBF00    NOP
0x246E	0xBF00    NOP
0x2470	0xBF00    NOP
0x2472	0xBF00    NOP
0x2474	0xBF00    NOP
;__Lib_Delays.c, 59 :: 		}
L_end_Delay_10ms:
0x2476	0x4770    BX	LR
; end of _Delay_10ms
_ambient4_sendCommand:
;__ambient4_driver.c, 72 :: 		void ambient4_sendCommand(uint8_t cmd)
; cmd start address is: 0 (R0)
0x2A64	0xB082    SUB	SP, SP, #8
0x2A66	0xF8CDE000  STR	LR, [SP, #0]
; cmd end address is: 0 (R0)
; cmd start address is: 0 (R0)
;__ambient4_driver.c, 76 :: 		writeReg[ 0 ] = cmd;
0x2A6A	0xA901    ADD	R1, SP, #4
0x2A6C	0x7008    STRB	R0, [R1, #0]
; cmd end address is: 0 (R0)
;__ambient4_driver.c, 78 :: 		hal_i2cStart();
0x2A6E	0xF7FFFD03  BL	__ambient4_driver_hal_i2cStart+0
;__ambient4_driver.c, 79 :: 		hal_i2cWrite(_slaveAddress, writeReg, 1, END_MODE_STOP);
0x2A72	0xAA01    ADD	R2, SP, #4
0x2A74	0x4905    LDR	R1, [PC, #20]
0x2A76	0x7809    LDRB	R1, [R1, #0]
0x2A78	0x2301    MOVS	R3, #1
0x2A7A	0xB2C8    UXTB	R0, R1
0x2A7C	0x4611    MOV	R1, R2
0x2A7E	0x2201    MOVS	R2, #1
0x2A80	0xF7FFFDA6  BL	__ambient4_driver_hal_i2cWrite+0
;__ambient4_driver.c, 80 :: 		}
L_end_ambient4_sendCommand:
0x2A84	0xF8DDE000  LDR	LR, [SP, #0]
0x2A88	0xB002    ADD	SP, SP, #8
0x2A8A	0x4770    BX	LR
0x2A8C	0x05812000  	__ambient4_driver__slaveAddress+0
; end of _ambient4_sendCommand
__ambient4_driver_hal_i2cStart:
;__hal_stm32.c, 91 :: 		static int hal_i2cStart()
0x2478	0xB082    SUB	SP, SP, #8
0x247A	0xF8CDE000  STR	LR, [SP, #0]
;__hal_stm32.c, 93 :: 		int res = 0;
0x247E	0xF2400400  MOVW	R4, #0
0x2482	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_stm32.c, 94 :: 		res |= fp_i2cStart();
0x2486	0x4C06    LDR	R4, [PC, #24]
0x2488	0x6824    LDR	R4, [R4, #0]
0x248A	0x47A0    BLX	R4
0x248C	0xF9BD1004  LDRSH	R1, [SP, #4]
0x2490	0xEA410000  ORR	R0, R1, R0, LSL #0
;__hal_stm32.c, 95 :: 		return res;
0x2494	0xB200    SXTH	R0, R0
;__hal_stm32.c, 96 :: 		}
L_end_hal_i2cStart:
0x2496	0xF8DDE000  LDR	LR, [SP, #0]
0x249A	0xB002    ADD	SP, SP, #8
0x249C	0x4770    BX	LR
0x249E	0xBF00    NOP
0x24A0	0x059C2000  	__ambient4_driver_fp_i2cStart+0
; end of __ambient4_driver_hal_i2cStart
_I2C1_Start:
;__Lib_I2C_12.c, 536 :: 		
0x1AF4	0xB081    SUB	SP, SP, #4
0x1AF6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_12.c, 537 :: 		
0x1AFA	0x4803    LDR	R0, [PC, #12]
0x1AFC	0xF7FFFAC4  BL	_I2Cx_Start+0
;__Lib_I2C_12.c, 538 :: 		
L_end_I2C1_Start:
0x1B00	0xF8DDE000  LDR	LR, [SP, #0]
0x1B04	0xB001    ADD	SP, SP, #4
0x1B06	0x4770    BX	LR
0x1B08	0x54004000  	I2C1_CR1+0
; end of _I2C1_Start
_I2Cx_Start:
;__Lib_I2C_12.c, 204 :: 		
; I2C_BASE start address is: 0 (R0)
0x1088	0xB083    SUB	SP, SP, #12
0x108A	0xF8CDE000  STR	LR, [SP, #0]
0x108E	0x4603    MOV	R3, R0
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 12 (R3)
;__Lib_I2C_12.c, 205 :: 		
; timeout start address is: 0 (R0)
0x1090	0xF04F0000  MOV	R0, #0
;__Lib_I2C_12.c, 208 :: 		
0x1094	0x4926    LDR	R1, [PC, #152]
0x1096	0x428B    CMP	R3, R1
0x1098	0xD106    BNE	L_I2Cx_Start7
; timeout end address is: 0 (R0)
;__Lib_I2C_12.c, 209 :: 		
0x109A	0x4926    LDR	R1, [PC, #152]
; timeout start address is: 16 (R4)
0x109C	0x680C    LDR	R4, [R1, #0]
;__Lib_I2C_12.c, 210 :: 		
0x109E	0x4926    LDR	R1, [PC, #152]
0x10A0	0x680A    LDR	R2, [R1, #0]
0x10A2	0x4926    LDR	R1, [PC, #152]
0x10A4	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_12.c, 211 :: 		
; timeout end address is: 16 (R4)
0x10A6	0xE00B    B	L_I2Cx_Start8
L_I2Cx_Start7:
;__Lib_I2C_12.c, 212 :: 		
; timeout start address is: 0 (R0)
0x10A8	0x4925    LDR	R1, [PC, #148]
0x10AA	0x428B    CMP	R3, R1
0x10AC	0xD107    BNE	L__I2Cx_Start123
; timeout end address is: 0 (R0)
;__Lib_I2C_12.c, 213 :: 		
0x10AE	0x4925    LDR	R1, [PC, #148]
; timeout start address is: 0 (R0)
0x10B0	0x6808    LDR	R0, [R1, #0]
;__Lib_I2C_12.c, 214 :: 		
0x10B2	0x4925    LDR	R1, [PC, #148]
0x10B4	0x680A    LDR	R2, [R1, #0]
0x10B6	0x4921    LDR	R1, [PC, #132]
0x10B8	0x600A    STR	R2, [R1, #0]
; timeout end address is: 0 (R0)
0x10BA	0x4604    MOV	R4, R0
;__Lib_I2C_12.c, 215 :: 		
0x10BC	0xE000    B	L_I2Cx_Start9
L__I2Cx_Start123:
;__Lib_I2C_12.c, 212 :: 		
0x10BE	0x4604    MOV	R4, R0
;__Lib_I2C_12.c, 215 :: 		
L_I2Cx_Start9:
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
L_I2Cx_Start8:
;__Lib_I2C_12.c, 217 :: 		
; timeout start address is: 16 (R4)
0x10C0	0x4922    LDR	R1, [PC, #136]
0x10C2	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 219 :: 		
0x10C4	0x9401    STR	R4, [SP, #4]
0x10C6	0x9302    STR	R3, [SP, #8]
0x10C8	0x4618    MOV	R0, R3
0x10CA	0xF7FFF9A5  BL	__Lib_I2C_12_I2Cx_Wait_For_Idle+0
0x10CE	0x9B02    LDR	R3, [SP, #8]
0x10D0	0x9C01    LDR	R4, [SP, #4]
0x10D2	0xB910    CBNZ	R0, L_I2Cx_Start10
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
;__Lib_I2C_12.c, 220 :: 		
0x10D4	0xF64F70FF  MOVW	R0, #65535
0x10D8	0xE025    B	L_end_I2Cx_Start
;__Lib_I2C_12.c, 221 :: 		
L_I2Cx_Start10:
;__Lib_I2C_12.c, 224 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x10DA	0x2201    MOVS	R2, #1
0x10DC	0x6819    LDR	R1, [R3, #0]
0x10DE	0xF3622108  BFI	R1, R2, #8, #1
0x10E2	0x6019    STR	R1, [R3, #0]
;__Lib_I2C_12.c, 226 :: 		
0x10E4	0xF2030114  ADDW	R1, R3, #20
0x10E8	0x680A    LDR	R2, [R1, #0]
0x10EA	0xF3C22140  UBFX	R1, R2, #9, #1
0x10EE	0xB111    CBZ	R1, L_I2Cx_Start11
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
;__Lib_I2C_12.c, 227 :: 		
0x10F0	0xF64F70FF  MOVW	R0, #65535
0x10F4	0xE017    B	L_end_I2Cx_Start
;__Lib_I2C_12.c, 228 :: 		
L_I2Cx_Start11:
;__Lib_I2C_12.c, 229 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x10F6	0x4625    MOV	R5, R4
; timeout end address is: 16 (R4)
0x10F8	0x461C    MOV	R4, R3
L_I2Cx_Start12:
; I2C_BASE end address is: 12 (R3)
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 16 (R4)
0x10FA	0x4915    LDR	R1, [PC, #84]
0x10FC	0x4620    MOV	R0, R4
0x10FE	0xF7FFF9D3  BL	_ChekXForEvent+0
0x1102	0xB978    CBNZ	R0, L_I2Cx_Start13
;__Lib_I2C_12.c, 230 :: 		
0x1104	0x4911    LDR	R1, [PC, #68]
0x1106	0x6809    LDR	R1, [R1, #0]
0x1108	0xB159    CBZ	R1, L__I2Cx_Start124
;__Lib_I2C_12.c, 231 :: 		
0x110A	0xB935    CBNZ	R5, L_I2Cx_Start15
; I2C_BASE end address is: 16 (R4)
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 232 :: 		
0x110C	0x2006    MOVS	R0, #6
0x110E	0x4C0B    LDR	R4, [PC, #44]
0x1110	0x6824    LDR	R4, [R4, #0]
0x1112	0x47A0    BLX	R4
;__Lib_I2C_12.c, 233 :: 		
0x1114	0xF64F70FF  MOVW	R0, #65535
0x1118	0xE005    B	L_end_I2Cx_Start
;__Lib_I2C_12.c, 234 :: 		
L_I2Cx_Start15:
;__Lib_I2C_12.c, 235 :: 		
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 16 (R4)
0x111A	0x1E69    SUBS	R1, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 0 (R0)
0x111C	0x4608    MOV	R0, R1
; timeout end address is: 0 (R0)
0x111E	0x4605    MOV	R5, R0
;__Lib_I2C_12.c, 236 :: 		
0x1120	0xE7FF    B	L_I2Cx_Start14
L__I2Cx_Start124:
;__Lib_I2C_12.c, 230 :: 		
;__Lib_I2C_12.c, 236 :: 		
L_I2Cx_Start14:
;__Lib_I2C_12.c, 237 :: 		
; timeout start address is: 20 (R5)
; I2C_BASE end address is: 16 (R4)
; timeout end address is: 20 (R5)
0x1122	0xE7EA    B	L_I2Cx_Start12
L_I2Cx_Start13:
;__Lib_I2C_12.c, 238 :: 		
0x1124	0x2000    MOVS	R0, #0
;__Lib_I2C_12.c, 239 :: 		
L_end_I2Cx_Start:
0x1126	0xF8DDE000  LDR	LR, [SP, #0]
0x112A	0xB003    ADD	SP, SP, #12
0x112C	0x4770    BX	LR
0x112E	0xBF00    NOP
0x1130	0x54004000  	I2C1_CR1+0
0x1134	0x01482000  	__Lib_I2C_12__I2C1_TIMEOUT+0
0x1138	0x05AC2000  	_I2C1_Timeout_Ptr+0
0x113C	0x05A82000  	_I2Cx_Timeout_Ptr+0
0x1140	0x58004000  	I2C2_CR1+0
0x1144	0x014C2000  	__Lib_I2C_12__I2C2_TIMEOUT+0
0x1148	0x05B02000  	_I2C2_Timeout_Ptr+0
0x114C	0x01502000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
0x1150	0x00010003  	#196609
; end of _I2Cx_Start
__Lib_I2C_12_I2Cx_Wait_For_Idle:
;__Lib_I2C_12.c, 172 :: 		
; I2C_BASE start address is: 0 (R0)
0x0418	0xB081    SUB	SP, SP, #4
0x041A	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_12.c, 173 :: 		
; timeout start address is: 8 (R2)
0x041E	0xF04F0200  MOV	R2, #0
;__Lib_I2C_12.c, 176 :: 		
0x0422	0x4919    LDR	R1, [PC, #100]
0x0424	0x4288    CMP	R0, R1
0x0426	0xD107    BNE	L___Lib_I2C_12_I2Cx_Wait_For_Idle0
; timeout end address is: 8 (R2)
;__Lib_I2C_12.c, 177 :: 		
0x0428	0x4918    LDR	R1, [PC, #96]
; timeout start address is: 12 (R3)
0x042A	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_12.c, 178 :: 		
0x042C	0x4918    LDR	R1, [PC, #96]
0x042E	0x680A    LDR	R2, [R1, #0]
0x0430	0x4918    LDR	R1, [PC, #96]
0x0432	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_12.c, 179 :: 		
0x0434	0x461C    MOV	R4, R3
; timeout end address is: 12 (R3)
0x0436	0xE00B    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle1
L___Lib_I2C_12_I2Cx_Wait_For_Idle0:
;__Lib_I2C_12.c, 180 :: 		
; timeout start address is: 8 (R2)
0x0438	0x4917    LDR	R1, [PC, #92]
0x043A	0x4288    CMP	R0, R1
0x043C	0xD107    BNE	L___Lib_I2C_12_I2Cx_Wait_For_Idle121
; timeout end address is: 8 (R2)
;__Lib_I2C_12.c, 181 :: 		
0x043E	0x4917    LDR	R1, [PC, #92]
; timeout start address is: 12 (R3)
0x0440	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_12.c, 182 :: 		
0x0442	0x4917    LDR	R1, [PC, #92]
0x0444	0x680A    LDR	R2, [R1, #0]
0x0446	0x4913    LDR	R1, [PC, #76]
0x0448	0x600A    STR	R2, [R1, #0]
; timeout end address is: 12 (R3)
0x044A	0x461C    MOV	R4, R3
;__Lib_I2C_12.c, 183 :: 		
0x044C	0xE000    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle2
L___Lib_I2C_12_I2Cx_Wait_For_Idle121:
;__Lib_I2C_12.c, 180 :: 		
0x044E	0x4614    MOV	R4, R2
;__Lib_I2C_12.c, 183 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle2:
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
L___Lib_I2C_12_I2Cx_Wait_For_Idle1:
;__Lib_I2C_12.c, 185 :: 		
; timeout start address is: 16 (R4)
0x0450	0x4914    LDR	R1, [PC, #80]
0x0452	0x600C    STR	R4, [R1, #0]
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 16 (R4)
0x0454	0x4603    MOV	R3, R0
;__Lib_I2C_12.c, 187 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle3:
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x0456	0x4618    MOV	R0, R3
0x0458	0xF7FFFED6  BL	_I2Cx_Is_Idle+0
0x045C	0xB970    CBNZ	R0, L___Lib_I2C_12_I2Cx_Wait_For_Idle4
;__Lib_I2C_12.c, 188 :: 		
0x045E	0x4911    LDR	R1, [PC, #68]
0x0460	0x6809    LDR	R1, [R1, #0]
0x0462	0xB151    CBZ	R1, L___Lib_I2C_12_I2Cx_Wait_For_Idle122
;__Lib_I2C_12.c, 189 :: 		
0x0464	0xB92C    CBNZ	R4, L___Lib_I2C_12_I2Cx_Wait_For_Idle6
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
;__Lib_I2C_12.c, 190 :: 		
0x0466	0x2005    MOVS	R0, #5
0x0468	0x4C0A    LDR	R4, [PC, #40]
0x046A	0x6824    LDR	R4, [R4, #0]
0x046C	0x47A0    BLX	R4
;__Lib_I2C_12.c, 191 :: 		
0x046E	0x2000    MOVS	R0, #0
0x0470	0xE005    B	L_end_I2Cx_Wait_For_Idle
;__Lib_I2C_12.c, 192 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle6:
;__Lib_I2C_12.c, 193 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x0472	0x1E61    SUBS	R1, R4, #1
; timeout end address is: 16 (R4)
; timeout start address is: 0 (R0)
0x0474	0x4608    MOV	R0, R1
; timeout end address is: 0 (R0)
0x0476	0x4604    MOV	R4, R0
;__Lib_I2C_12.c, 194 :: 		
0x0478	0xE7FF    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle5
L___Lib_I2C_12_I2Cx_Wait_For_Idle122:
;__Lib_I2C_12.c, 188 :: 		
;__Lib_I2C_12.c, 194 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle5:
;__Lib_I2C_12.c, 195 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
0x047A	0xE7EC    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle3
L___Lib_I2C_12_I2Cx_Wait_For_Idle4:
;__Lib_I2C_12.c, 196 :: 		
0x047C	0x2001    MOVS	R0, #1
;__Lib_I2C_12.c, 197 :: 		
L_end_I2Cx_Wait_For_Idle:
0x047E	0xF8DDE000  LDR	LR, [SP, #0]
0x0482	0xB001    ADD	SP, SP, #4
0x0484	0x4770    BX	LR
0x0486	0xBF00    NOP
0x0488	0x54004000  	I2C1_CR1+0
0x048C	0x01482000  	__Lib_I2C_12__I2C1_TIMEOUT+0
0x0490	0x05AC2000  	_I2C1_Timeout_Ptr+0
0x0494	0x05A82000  	_I2Cx_Timeout_Ptr+0
0x0498	0x58004000  	I2C2_CR1+0
0x049C	0x014C2000  	__Lib_I2C_12__I2C2_TIMEOUT+0
0x04A0	0x05B02000  	_I2C2_Timeout_Ptr+0
0x04A4	0x01502000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
; end of __Lib_I2C_12_I2Cx_Wait_For_Idle
_I2Cx_Is_Idle:
;__Lib_I2C_12.c, 167 :: 		
; I2C_BASE start address is: 0 (R0)
0x0208	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_12.c, 168 :: 		
0x020A	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x020E	0x680A    LDR	R2, [R1, #0]
0x0210	0xF3C20140  UBFX	R1, R2, #1, #1
0x0214	0xF0810101  EOR	R1, R1, #1
0x0218	0xB2C9    UXTB	R1, R1
0x021A	0xB2C8    UXTB	R0, R1
;__Lib_I2C_12.c, 169 :: 		
L_end_I2Cx_Is_Idle:
0x021C	0xB001    ADD	SP, SP, #4
0x021E	0x4770    BX	LR
; end of _I2Cx_Is_Idle
_ChekXForEvent:
;__Lib_I2C_12.c, 199 :: 		
; Event start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x04A8	0xB081    SUB	SP, SP, #4
0x04AA	0xF8CDE000  STR	LR, [SP, #0]
0x04AE	0x460B    MOV	R3, R1
; Event end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; Event start address is: 12 (R3)
;__Lib_I2C_12.c, 200 :: 		
; I2C_BASE end address is: 0 (R0)
0x04B0	0xF7FFFEB6  BL	_I2Cx_Get_Status+0
0x04B4	0xEA000203  AND	R2, R0, R3, LSL #0
0x04B8	0x429A    CMP	R2, R3
0x04BA	0xF2400200  MOVW	R2, #0
0x04BE	0xD100    BNE	L__ChekXForEvent156
0x04C0	0x2201    MOVS	R2, #1
L__ChekXForEvent156:
; Event end address is: 12 (R3)
0x04C2	0xB2D0    UXTB	R0, R2
;__Lib_I2C_12.c, 201 :: 		
L_end_ChekXForEvent:
0x04C4	0xF8DDE000  LDR	LR, [SP, #0]
0x04C8	0xB001    ADD	SP, SP, #4
0x04CA	0x4770    BX	LR
; end of _ChekXForEvent
_I2Cx_Get_Status:
;__Lib_I2C_12.c, 154 :: 		
; I2C_BASE start address is: 0 (R0)
0x0220	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_12.c, 157 :: 		
0x0222	0xF2000114  ADDW	R1, R0, #20
0x0226	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_12.c, 158 :: 		
0x0228	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x022C	0x6809    LDR	R1, [R1, #0]
;__Lib_I2C_12.c, 160 :: 		
0x022E	0x0409    LSLS	R1, R1, #16
0x0230	0xEA420101  ORR	R1, R2, R1, LSL #0
0x0234	0x4608    MOV	R0, R1
;__Lib_I2C_12.c, 161 :: 		
L_end_I2Cx_Get_Status:
0x0236	0xB001    ADD	SP, SP, #4
0x0238	0x4770    BX	LR
; end of _I2Cx_Get_Status
_I2C2_Start:
;__Lib_I2C_12.c, 566 :: 		
0x1A14	0xB081    SUB	SP, SP, #4
0x1A16	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_12.c, 567 :: 		
0x1A1A	0x4803    LDR	R0, [PC, #12]
0x1A1C	0xF7FFFB34  BL	_I2Cx_Start+0
;__Lib_I2C_12.c, 568 :: 		
L_end_I2C2_Start:
0x1A20	0xF8DDE000  LDR	LR, [SP, #0]
0x1A24	0xB001    ADD	SP, SP, #4
0x1A26	0x4770    BX	LR
0x1A28	0x58004000  	I2C2_CR1+0
; end of _I2C2_Start
_UART1_Read:
;__Lib_UART_123_45.c, 104 :: 		
0x161C	0xB081    SUB	SP, SP, #4
0x161E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 105 :: 		
0x1622	0x4803    LDR	R0, [PC, #12]
0x1624	0xF7FFFAF0  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 106 :: 		
L_end_UART1_Read:
0x1628	0xF8DDE000  LDR	LR, [SP, #0]
0x162C	0xB001    ADD	SP, SP, #4
0x162E	0x4770    BX	LR
0x1630	0x38004001  	USART1_SR+0
; end of _UART1_Read
__Lib_UART_123_45_UARTx_Read:
;__Lib_UART_123_45.c, 96 :: 		
; UART_Base start address is: 0 (R0)
0x0C08	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; UART_Base end address is: 0 (R0)
;__Lib_UART_123_45.c, 98 :: 		
L___Lib_UART_123_45_UARTx_Read4:
; UART_Base start address is: 0 (R0)
0x0C0A	0x6802    LDR	R2, [R0, #0]
0x0C0C	0xF3C21140  UBFX	R1, R2, #5, #1
0x0C10	0xB901    CBNZ	R1, L___Lib_UART_123_45_UARTx_Read5
0x0C12	0xE7FA    B	L___Lib_UART_123_45_UARTx_Read4
L___Lib_UART_123_45_UARTx_Read5:
;__Lib_UART_123_45.c, 101 :: 		
0x0C14	0x1D01    ADDS	R1, R0, #4
; UART_Base end address is: 0 (R0)
0x0C16	0x6809    LDR	R1, [R1, #0]
0x0C18	0xB288    UXTH	R0, R1
;__Lib_UART_123_45.c, 102 :: 		
L_end_UARTx_Read:
0x0C1A	0xB001    ADD	SP, SP, #4
0x0C1C	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Read
_UART1_Data_Ready:
;__Lib_UART_123_45.c, 131 :: 		
0x16D8	0xB081    SUB	SP, SP, #4
0x16DA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 132 :: 		
0x16DE	0x4803    LDR	R0, [PC, #12]
0x16E0	0xF7FFFA9E  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 133 :: 		
L_end_UART1_Data_Ready:
0x16E4	0xF8DDE000  LDR	LR, [SP, #0]
0x16E8	0xB001    ADD	SP, SP, #4
0x16EA	0x4770    BX	LR
0x16EC	0x38004001  	USART1_SR+0
; end of _UART1_Data_Ready
__Lib_UART_123_45_UARTx_Data_Ready:
;__Lib_UART_123_45.c, 126 :: 		
; UART_Base start address is: 0 (R0)
0x0C20	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
;__Lib_UART_123_45.c, 128 :: 		
0x0C22	0x6801    LDR	R1, [R0, #0]
; UART_Base end address is: 0 (R0)
0x0C24	0xF3C11040  UBFX	R0, R1, #5, #1
;__Lib_UART_123_45.c, 129 :: 		
L_end_UARTx_Data_Ready:
0x0C28	0xB001    ADD	SP, SP, #4
0x0C2A	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Data_Ready
_UART1_Tx_Idle:
;__Lib_UART_123_45.c, 212 :: 		
0x167C	0xB081    SUB	SP, SP, #4
0x167E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 213 :: 		
0x1682	0x4803    LDR	R0, [PC, #12]
0x1684	0xF7FFFD66  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 214 :: 		
L_end_UART1_Tx_Idle:
0x1688	0xF8DDE000  LDR	LR, [SP, #0]
0x168C	0xB001    ADD	SP, SP, #4
0x168E	0x4770    BX	LR
0x1690	0x38004001  	USART1_SR+0
; end of _UART1_Tx_Idle
__Lib_UART_123_45_UARTx_Tx_Idle:
;__Lib_UART_123_45.c, 208 :: 		
; UART_Base start address is: 0 (R0)
0x1154	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
;__Lib_UART_123_45.c, 209 :: 		
0x1156	0x6801    LDR	R1, [R0, #0]
; UART_Base end address is: 0 (R0)
0x1158	0xF3C11080  UBFX	R0, R1, #6, #1
;__Lib_UART_123_45.c, 210 :: 		
L_end_UARTx_Tx_Idle:
0x115C	0xB001    ADD	SP, SP, #4
0x115E	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Tx_Idle
_UART2_Read:
;__Lib_UART_123_45.c, 108 :: 		
0x15A4	0xB081    SUB	SP, SP, #4
0x15A6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 109 :: 		
0x15AA	0x4803    LDR	R0, [PC, #12]
0x15AC	0xF7FFFB2C  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 110 :: 		
L_end_UART2_Read:
0x15B0	0xF8DDE000  LDR	LR, [SP, #0]
0x15B4	0xB001    ADD	SP, SP, #4
0x15B6	0x4770    BX	LR
0x15B8	0x44004000  	USART2_SR+0
; end of _UART2_Read
_UART2_Data_Ready:
;__Lib_UART_123_45.c, 135 :: 		
0x15BC	0xB081    SUB	SP, SP, #4
0x15BE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 136 :: 		
0x15C2	0x4803    LDR	R0, [PC, #12]
0x15C4	0xF7FFFB2C  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 137 :: 		
L_end_UART2_Data_Ready:
0x15C8	0xF8DDE000  LDR	LR, [SP, #0]
0x15CC	0xB001    ADD	SP, SP, #4
0x15CE	0x4770    BX	LR
0x15D0	0x44004000  	USART2_SR+0
; end of _UART2_Data_Ready
_UART2_Tx_Idle:
;__Lib_UART_123_45.c, 216 :: 		
0x1604	0xB081    SUB	SP, SP, #4
0x1606	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 217 :: 		
0x160A	0x4803    LDR	R0, [PC, #12]
0x160C	0xF7FFFDA2  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 218 :: 		
L_end_UART2_Tx_Idle:
0x1610	0xF8DDE000  LDR	LR, [SP, #0]
0x1614	0xB001    ADD	SP, SP, #4
0x1616	0x4770    BX	LR
0x1618	0x44004000  	USART2_SR+0
; end of _UART2_Tx_Idle
_UART3_Read:
;__Lib_UART_123_45.c, 112 :: 		
0x15EC	0xB081    SUB	SP, SP, #4
0x15EE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 113 :: 		
0x15F2	0x4803    LDR	R0, [PC, #12]
0x15F4	0xF7FFFB08  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 114 :: 		
L_end_UART3_Read:
0x15F8	0xF8DDE000  LDR	LR, [SP, #0]
0x15FC	0xB001    ADD	SP, SP, #4
0x15FE	0x4770    BX	LR
0x1600	0x48004000  	USART3_SR+0
; end of _UART3_Read
_UART3_Data_Ready:
;__Lib_UART_123_45.c, 139 :: 		
0x15D4	0xB081    SUB	SP, SP, #4
0x15D6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 140 :: 		
0x15DA	0x4803    LDR	R0, [PC, #12]
0x15DC	0xF7FFFB20  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 141 :: 		
L_end_UART3_Data_Ready:
0x15E0	0xF8DDE000  LDR	LR, [SP, #0]
0x15E4	0xB001    ADD	SP, SP, #4
0x15E6	0x4770    BX	LR
0x15E8	0x48004000  	USART3_SR+0
; end of _UART3_Data_Ready
_UART3_Tx_Idle:
;__Lib_UART_123_45.c, 220 :: 		
0x1978	0xB081    SUB	SP, SP, #4
0x197A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 221 :: 		
0x197E	0x4803    LDR	R0, [PC, #12]
0x1980	0xF7FFFBE8  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 222 :: 		
L_end_UART3_Tx_Idle:
0x1984	0xF8DDE000  LDR	LR, [SP, #0]
0x1988	0xB001    ADD	SP, SP, #4
0x198A	0x4770    BX	LR
0x198C	0x48004000  	USART3_SR+0
; end of _UART3_Tx_Idle
_UART4_Read:
;__Lib_UART_123_45.c, 116 :: 		
0x1990	0xB081    SUB	SP, SP, #4
0x1992	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 117 :: 		
0x1996	0x4803    LDR	R0, [PC, #12]
0x1998	0xF7FFF936  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 118 :: 		
L_end_UART4_Read:
0x199C	0xF8DDE000  LDR	LR, [SP, #0]
0x19A0	0xB001    ADD	SP, SP, #4
0x19A2	0x4770    BX	LR
0x19A4	0x4C004000  	UART4_SR+0
; end of _UART4_Read
_UART4_Data_Ready:
;__Lib_UART_123_45.c, 143 :: 		
0x1948	0xB081    SUB	SP, SP, #4
0x194A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 144 :: 		
0x194E	0x4803    LDR	R0, [PC, #12]
0x1950	0xF7FFF966  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 145 :: 		
L_end_UART4_Data_Ready:
0x1954	0xF8DDE000  LDR	LR, [SP, #0]
0x1958	0xB001    ADD	SP, SP, #4
0x195A	0x4770    BX	LR
0x195C	0x4C004000  	UART4_SR+0
; end of _UART4_Data_Ready
_UART4_Tx_Idle:
;__Lib_UART_123_45.c, 224 :: 		
0x1960	0xB081    SUB	SP, SP, #4
0x1962	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 225 :: 		
0x1966	0x4803    LDR	R0, [PC, #12]
0x1968	0xF7FFFBF4  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 226 :: 		
L_end_UART4_Tx_Idle:
0x196C	0xF8DDE000  LDR	LR, [SP, #0]
0x1970	0xB001    ADD	SP, SP, #4
0x1972	0x4770    BX	LR
0x1974	0x4C004000  	UART4_SR+0
; end of _UART4_Tx_Idle
_UART5_Read:
;__Lib_UART_123_45.c, 120 :: 		
0x19E4	0xB081    SUB	SP, SP, #4
0x19E6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 121 :: 		
0x19EA	0x4803    LDR	R0, [PC, #12]
0x19EC	0xF7FFF90C  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 122 :: 		
L_end_UART5_Read:
0x19F0	0xF8DDE000  LDR	LR, [SP, #0]
0x19F4	0xB001    ADD	SP, SP, #4
0x19F6	0x4770    BX	LR
0x19F8	0x50004000  	UART5_SR+0
; end of _UART5_Read
_UART5_Data_Ready:
;__Lib_UART_123_45.c, 147 :: 		
0x19FC	0xB081    SUB	SP, SP, #4
0x19FE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 148 :: 		
0x1A02	0x4803    LDR	R0, [PC, #12]
0x1A04	0xF7FFF90C  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 149 :: 		
L_end_UART5_Data_Ready:
0x1A08	0xF8DDE000  LDR	LR, [SP, #0]
0x1A0C	0xB001    ADD	SP, SP, #4
0x1A0E	0x4770    BX	LR
0x1A10	0x50004000  	UART5_SR+0
; end of _UART5_Data_Ready
_UART5_Tx_Idle:
;__Lib_UART_123_45.c, 228 :: 		
0x19A8	0xB081    SUB	SP, SP, #4
0x19AA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 229 :: 		
0x19AE	0x4803    LDR	R0, [PC, #12]
0x19B0	0xF7FFFBD0  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 230 :: 		
L_end_UART5_Tx_Idle:
0x19B4	0xF8DDE000  LDR	LR, [SP, #0]
0x19B8	0xB001    ADD	SP, SP, #4
0x19BA	0x4770    BX	LR
0x19BC	0x50004000  	UART5_SR+0
; end of _UART5_Tx_Idle
__ambient4_driver_hal_i2cWrite:
;__hal_stm32.c, 98 :: 		static int hal_i2cWrite(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
; endMode start address is: 12 (R3)
; nBytes start address is: 8 (R2)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0x25D0	0xB082    SUB	SP, SP, #8
0x25D2	0xF8CDE000  STR	LR, [SP, #0]
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 4 (R1)
; nBytes start address is: 8 (R2)
; endMode start address is: 12 (R3)
;__hal_stm32.c, 100 :: 		int res = 0;
0x25D6	0xF2400400  MOVW	R4, #0
0x25DA	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_stm32.c, 102 :: 		res |= fp_i2cWrite(slaveAddress, ptr, nBytes, endMode);
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
0x25DE	0x4C05    LDR	R4, [PC, #20]
0x25E0	0x6824    LDR	R4, [R4, #0]
0x25E2	0x47A0    BLX	R4
0x25E4	0xF9BD4004  LDRSH	R4, [SP, #4]
0x25E8	0x4304    ORRS	R4, R0
;__hal_stm32.c, 103 :: 		return res;
0x25EA	0xB220    SXTH	R0, R4
;__hal_stm32.c, 104 :: 		}
L_end_hal_i2cWrite:
0x25EC	0xF8DDE000  LDR	LR, [SP, #0]
0x25F0	0xB002    ADD	SP, SP, #8
0x25F2	0x4770    BX	LR
0x25F4	0x05942000  	__ambient4_driver_fp_i2cWrite+0
; end of __ambient4_driver_hal_i2cWrite
_I2C1_Write:
;__Lib_I2C_12.c, 556 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x19C0	0xB081    SUB	SP, SP, #4
0x19C2	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 557 :: 		
0x19C6	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x19C8	0x4613    MOV	R3, R2
0x19CA	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x19CC	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x19CE	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x19D0	0xF7FFFBD2  BL	_I2Cx_Write+0
0x19D4	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 558 :: 		
L_end_I2C1_Write:
0x19D6	0xF8DDE000  LDR	LR, [SP, #0]
0x19DA	0xB001    ADD	SP, SP, #4
0x19DC	0x4770    BX	LR
0x19DE	0xBF00    NOP
0x19E0	0x54004000  	I2C1_CR1+0
; end of _I2C1_Write
_I2Cx_Write:
;__Lib_I2C_12.c, 245 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x1178	0xB082    SUB	SP, SP, #8
0x117A	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; slave_address start address is: 4 (R1)
; buf start address is: 8 (R2)
; count start address is: 12 (R3)
; END_mode start address is: 24 (R6)
0x117E	0x9E02    LDR	R6, [SP, #8]
;__Lib_I2C_12.c, 247 :: 		
; timeout start address is: 20 (R5)
0x1180	0xF04F0500  MOV	R5, #0
;__Lib_I2C_12.c, 250 :: 		
0x1184	0x4C56    LDR	R4, [PC, #344]
0x1186	0x42A0    CMP	R0, R4
0x1188	0xD106    BNE	L_I2Cx_Write16
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 251 :: 		
0x118A	0x4C56    LDR	R4, [PC, #344]
; timeout start address is: 28 (R7)
0x118C	0x6827    LDR	R7, [R4, #0]
;__Lib_I2C_12.c, 252 :: 		
0x118E	0x4C56    LDR	R4, [PC, #344]
0x1190	0x6825    LDR	R5, [R4, #0]
0x1192	0x4C56    LDR	R4, [PC, #344]
0x1194	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_12.c, 253 :: 		
; timeout end address is: 28 (R7)
0x1196	0xE00A    B	L_I2Cx_Write17
L_I2Cx_Write16:
;__Lib_I2C_12.c, 254 :: 		
; timeout start address is: 20 (R5)
0x1198	0x4C55    LDR	R4, [PC, #340]
0x119A	0x42A0    CMP	R0, R4
0x119C	0xD106    BNE	L__I2Cx_Write125
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 255 :: 		
0x119E	0x4C55    LDR	R4, [PC, #340]
; timeout start address is: 28 (R7)
0x11A0	0x6827    LDR	R7, [R4, #0]
;__Lib_I2C_12.c, 256 :: 		
0x11A2	0x4C55    LDR	R4, [PC, #340]
0x11A4	0x6825    LDR	R5, [R4, #0]
0x11A6	0x4C51    LDR	R4, [PC, #324]
0x11A8	0x6025    STR	R5, [R4, #0]
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 257 :: 		
0x11AA	0xE000    B	L_I2Cx_Write18
L__I2Cx_Write125:
;__Lib_I2C_12.c, 254 :: 		
0x11AC	0x462F    MOV	R7, R5
;__Lib_I2C_12.c, 257 :: 		
L_I2Cx_Write18:
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
L_I2Cx_Write17:
;__Lib_I2C_12.c, 259 :: 		
; timeout start address is: 28 (R7)
0x11AE	0x4C53    LDR	R4, [PC, #332]
0x11B0	0x6027    STR	R7, [R4, #0]
;__Lib_I2C_12.c, 261 :: 		
0x11B2	0xF2000510  ADDW	R5, R0, #16
0x11B6	0x004C    LSLS	R4, R1, #1
0x11B8	0xB2A4    UXTH	R4, R4
; slave_address end address is: 4 (R1)
0x11BA	0x602C    STR	R4, [R5, #0]
; I2C_BASE end address is: 0 (R0)
; buf end address is: 8 (R2)
; count end address is: 12 (R3)
; END_mode end address is: 24 (R6)
; timeout end address is: 28 (R7)
0x11BC	0x46B9    MOV	R9, R7
0x11BE	0x4607    MOV	R7, R0
0x11C0	0x4690    MOV	R8, R2
0x11C2	0x4635    MOV	R5, R6
0x11C4	0x461E    MOV	R6, R3
;__Lib_I2C_12.c, 262 :: 		
L_I2Cx_Write19:
; timeout start address is: 36 (R9)
; END_mode start address is: 20 (R5)
; count start address is: 24 (R6)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 28 (R7)
0x11C6	0x494E    LDR	R1, [PC, #312]
0x11C8	0x4638    MOV	R0, R7
0x11CA	0xF7FFF96D  BL	_ChekXForEvent+0
0x11CE	0xB988    CBNZ	R0, L_I2Cx_Write20
;__Lib_I2C_12.c, 263 :: 		
0x11D0	0x4C4A    LDR	R4, [PC, #296]
0x11D2	0x6824    LDR	R4, [R4, #0]
0x11D4	0xB16C    CBZ	R4, L__I2Cx_Write126
;__Lib_I2C_12.c, 264 :: 		
0x11D6	0xF1B90F00  CMP	R9, #0
0x11DA	0xD106    BNE	L_I2Cx_Write22
; count end address is: 24 (R6)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 32 (R8)
; timeout end address is: 36 (R9)
; END_mode end address is: 20 (R5)
;__Lib_I2C_12.c, 265 :: 		
0x11DC	0x2004    MOVS	R0, #4
0x11DE	0x4C43    LDR	R4, [PC, #268]
0x11E0	0x6824    LDR	R4, [R4, #0]
0x11E2	0x47A0    BLX	R4
;__Lib_I2C_12.c, 266 :: 		
0x11E4	0xF64F70FF  MOVW	R0, #65535
0x11E8	0xE076    B	L_end_I2Cx_Write
;__Lib_I2C_12.c, 267 :: 		
L_I2Cx_Write22:
;__Lib_I2C_12.c, 268 :: 		
; END_mode start address is: 20 (R5)
; timeout start address is: 36 (R9)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 28 (R7)
; count start address is: 24 (R6)
0x11EA	0xF1A90001  SUB	R0, R9, #1
; timeout end address is: 36 (R9)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x11EE	0x4681    MOV	R9, R0
;__Lib_I2C_12.c, 269 :: 		
0x11F0	0xE7FF    B	L_I2Cx_Write21
L__I2Cx_Write126:
;__Lib_I2C_12.c, 263 :: 		
;__Lib_I2C_12.c, 269 :: 		
L_I2Cx_Write21:
;__Lib_I2C_12.c, 270 :: 		
; timeout start address is: 36 (R9)
; timeout end address is: 36 (R9)
0x11F2	0xE7E8    B	L_I2Cx_Write19
L_I2Cx_Write20:
;__Lib_I2C_12.c, 271 :: 		
; i start address is: 0 (R0)
0x11F4	0x2000    MOVS	R0, #0
; count end address is: 24 (R6)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
; END_mode end address is: 20 (R5)
0x11F6	0x9701    STR	R7, [SP, #4]
0x11F8	0x4629    MOV	R1, R5
0x11FA	0x4637    MOV	R7, R6
0x11FC	0x9E01    LDR	R6, [SP, #4]
L_I2Cx_Write23:
; i start address is: 0 (R0)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 32 (R8)
; count start address is: 28 (R7)
; END_mode start address is: 4 (R1)
0x11FE	0x1E7C    SUBS	R4, R7, #1
0x1200	0x42A0    CMP	R0, R4
0x1202	0xD226    BCS	L_I2Cx_Write24
;__Lib_I2C_12.c, 272 :: 		
0x1204	0xF2060510  ADDW	R5, R6, #16
0x1208	0xEB080400  ADD	R4, R8, R0, LSL #0
0x120C	0x7824    LDRB	R4, [R4, #0]
0x120E	0x602C    STR	R4, [R5, #0]
;__Lib_I2C_12.c, 274 :: 		
0x1210	0x4C3A    LDR	R4, [PC, #232]
; timeout start address is: 36 (R9)
0x1212	0xF8D49000  LDR	R9, [R4, #0]
; END_mode end address is: 4 (R1)
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; timeout end address is: 36 (R9)
; i end address is: 0 (R0)
; I2C_BASE end address is: 24 (R6)
0x1216	0x4682    MOV	R10, R0
0x1218	0x460D    MOV	R5, R1
;__Lib_I2C_12.c, 275 :: 		
L_I2Cx_Write26:
; timeout start address is: 36 (R9)
; END_mode start address is: 20 (R5)
; count start address is: 28 (R7)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 24 (R6)
; i start address is: 40 (R10)
0x121A	0x493A    LDR	R1, [PC, #232]
0x121C	0x4630    MOV	R0, R6
0x121E	0xF7FFF943  BL	_ChekXForEvent+0
0x1222	0xB988    CBNZ	R0, L_I2Cx_Write27
;__Lib_I2C_12.c, 276 :: 		
0x1224	0x4C35    LDR	R4, [PC, #212]
0x1226	0x6824    LDR	R4, [R4, #0]
0x1228	0xB16C    CBZ	R4, L__I2Cx_Write127
;__Lib_I2C_12.c, 277 :: 		
0x122A	0xF1B90F00  CMP	R9, #0
0x122E	0xD106    BNE	L_I2Cx_Write29
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 40 (R10)
; timeout end address is: 36 (R9)
; END_mode end address is: 20 (R5)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_12.c, 278 :: 		
0x1230	0x2004    MOVS	R0, #4
0x1232	0x4C2E    LDR	R4, [PC, #184]
0x1234	0x6824    LDR	R4, [R4, #0]
0x1236	0x47A0    BLX	R4
;__Lib_I2C_12.c, 279 :: 		
0x1238	0xF64F70FF  MOVW	R0, #65535
0x123C	0xE04C    B	L_end_I2Cx_Write
;__Lib_I2C_12.c, 280 :: 		
L_I2Cx_Write29:
;__Lib_I2C_12.c, 281 :: 		
; I2C_BASE start address is: 24 (R6)
; END_mode start address is: 20 (R5)
; timeout start address is: 36 (R9)
; i start address is: 40 (R10)
; buf start address is: 32 (R8)
; count start address is: 28 (R7)
0x123E	0xF1A90001  SUB	R0, R9, #1
; timeout end address is: 36 (R9)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x1242	0x4681    MOV	R9, R0
;__Lib_I2C_12.c, 282 :: 		
0x1244	0xE7FF    B	L_I2Cx_Write28
L__I2Cx_Write127:
;__Lib_I2C_12.c, 276 :: 		
;__Lib_I2C_12.c, 282 :: 		
L_I2Cx_Write28:
;__Lib_I2C_12.c, 283 :: 		
; timeout start address is: 36 (R9)
; timeout end address is: 36 (R9)
0x1246	0xE7E8    B	L_I2Cx_Write26
L_I2Cx_Write27:
;__Lib_I2C_12.c, 271 :: 		
0x1248	0xF10A0401  ADD	R4, R10, #1
; i end address is: 40 (R10)
; i start address is: 0 (R0)
0x124C	0x4620    MOV	R0, R4
;__Lib_I2C_12.c, 284 :: 		
0x124E	0x4629    MOV	R1, R5
; count end address is: 28 (R7)
; END_mode end address is: 20 (R5)
0x1250	0xE7D5    B	L_I2Cx_Write23
L_I2Cx_Write24:
;__Lib_I2C_12.c, 286 :: 		
; END_mode start address is: 4 (R1)
0x1252	0xF2060510  ADDW	R5, R6, #16
0x1256	0xEB080400  ADD	R4, R8, R0, LSL #0
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
0x125A	0x7824    LDRB	R4, [R4, #0]
0x125C	0x602C    STR	R4, [R5, #0]
;__Lib_I2C_12.c, 288 :: 		
0x125E	0x4C27    LDR	R4, [PC, #156]
; timeout start address is: 28 (R7)
0x1260	0x6827    LDR	R7, [R4, #0]
; END_mode end address is: 4 (R1)
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 28 (R7)
0x1262	0x460D    MOV	R5, R1
;__Lib_I2C_12.c, 289 :: 		
L_I2Cx_Write30:
; timeout start address is: 28 (R7)
; END_mode start address is: 20 (R5)
; I2C_BASE start address is: 24 (R6)
0x1264	0x4928    LDR	R1, [PC, #160]
0x1266	0x4630    MOV	R0, R6
0x1268	0xF7FFF91E  BL	_ChekXForEvent+0
0x126C	0xB970    CBNZ	R0, L_I2Cx_Write31
;__Lib_I2C_12.c, 290 :: 		
0x126E	0x4C23    LDR	R4, [PC, #140]
0x1270	0x6824    LDR	R4, [R4, #0]
0x1272	0xB154    CBZ	R4, L__I2Cx_Write128
;__Lib_I2C_12.c, 291 :: 		
0x1274	0xB937    CBNZ	R7, L_I2Cx_Write33
; END_mode end address is: 20 (R5)
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 292 :: 		
0x1276	0x2004    MOVS	R0, #4
0x1278	0x4C1C    LDR	R4, [PC, #112]
0x127A	0x6824    LDR	R4, [R4, #0]
0x127C	0x47A0    BLX	R4
;__Lib_I2C_12.c, 293 :: 		
0x127E	0xF64F70FF  MOVW	R0, #65535
0x1282	0xE029    B	L_end_I2Cx_Write
;__Lib_I2C_12.c, 294 :: 		
L_I2Cx_Write33:
;__Lib_I2C_12.c, 295 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 24 (R6)
; END_mode start address is: 20 (R5)
0x1284	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x1286	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 296 :: 		
0x1288	0xE7FF    B	L_I2Cx_Write32
L__I2Cx_Write128:
;__Lib_I2C_12.c, 290 :: 		
;__Lib_I2C_12.c, 296 :: 		
L_I2Cx_Write32:
;__Lib_I2C_12.c, 297 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x128A	0xE7EB    B	L_I2Cx_Write30
L_I2Cx_Write31:
;__Lib_I2C_12.c, 298 :: 		
0x128C	0x2D01    CMP	R5, #1
0x128E	0xD105    BNE	L_I2Cx_Write34
; END_mode end address is: 20 (R5)
;__Lib_I2C_12.c, 299 :: 		
0x1290	0x2501    MOVS	R5, #1
0x1292	0x6834    LDR	R4, [R6, #0]
0x1294	0xF3652449  BFI	R4, R5, #9, #1
0x1298	0x6034    STR	R4, [R6, #0]
; I2C_BASE end address is: 24 (R6)
0x129A	0xE01C    B	L_I2Cx_Write35
L_I2Cx_Write34:
;__Lib_I2C_12.c, 301 :: 		
; I2C_BASE start address is: 24 (R6)
0x129C	0x2501    MOVS	R5, #1
0x129E	0x6834    LDR	R4, [R6, #0]
0x12A0	0xF3652408  BFI	R4, R5, #8, #1
0x12A4	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_12.c, 303 :: 		
0x12A6	0x4C15    LDR	R4, [PC, #84]
; timeout start address is: 28 (R7)
0x12A8	0x6827    LDR	R7, [R4, #0]
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 28 (R7)
0x12AA	0x4635    MOV	R5, R6
;__Lib_I2C_12.c, 304 :: 		
L_I2Cx_Write36:
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 20 (R5)
0x12AC	0x4917    LDR	R1, [PC, #92]
0x12AE	0x4628    MOV	R0, R5
0x12B0	0xF7FFF8FA  BL	_ChekXForEvent+0
0x12B4	0xB978    CBNZ	R0, L_I2Cx_Write37
;__Lib_I2C_12.c, 305 :: 		
0x12B6	0x4C11    LDR	R4, [PC, #68]
0x12B8	0x6824    LDR	R4, [R4, #0]
0x12BA	0xB15C    CBZ	R4, L__I2Cx_Write129
;__Lib_I2C_12.c, 306 :: 		
0x12BC	0xB937    CBNZ	R7, L_I2Cx_Write39
; I2C_BASE end address is: 20 (R5)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 307 :: 		
0x12BE	0x2004    MOVS	R0, #4
0x12C0	0x4C0A    LDR	R4, [PC, #40]
0x12C2	0x6824    LDR	R4, [R4, #0]
0x12C4	0x47A0    BLX	R4
;__Lib_I2C_12.c, 308 :: 		
0x12C6	0xF64F70FF  MOVW	R0, #65535
0x12CA	0xE005    B	L_end_I2Cx_Write
;__Lib_I2C_12.c, 309 :: 		
L_I2Cx_Write39:
;__Lib_I2C_12.c, 310 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 20 (R5)
0x12CC	0x1E7C    SUBS	R4, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
0x12CE	0x4620    MOV	R0, R4
; timeout end address is: 0 (R0)
0x12D0	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 311 :: 		
0x12D2	0xE7FF    B	L_I2Cx_Write38
L__I2Cx_Write129:
;__Lib_I2C_12.c, 305 :: 		
;__Lib_I2C_12.c, 311 :: 		
L_I2Cx_Write38:
;__Lib_I2C_12.c, 312 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE end address is: 20 (R5)
; timeout end address is: 28 (R7)
0x12D4	0xE7EA    B	L_I2Cx_Write36
L_I2Cx_Write37:
;__Lib_I2C_12.c, 313 :: 		
L_I2Cx_Write35:
;__Lib_I2C_12.c, 314 :: 		
0x12D6	0x2000    MOVS	R0, #0
;__Lib_I2C_12.c, 315 :: 		
L_end_I2Cx_Write:
0x12D8	0xF8DDE000  LDR	LR, [SP, #0]
0x12DC	0xB002    ADD	SP, SP, #8
0x12DE	0x4770    BX	LR
0x12E0	0x54004000  	I2C1_CR1+0
0x12E4	0x01482000  	__Lib_I2C_12__I2C1_TIMEOUT+0
0x12E8	0x05AC2000  	_I2C1_Timeout_Ptr+0
0x12EC	0x05A82000  	_I2Cx_Timeout_Ptr+0
0x12F0	0x58004000  	I2C2_CR1+0
0x12F4	0x014C2000  	__Lib_I2C_12__I2C2_TIMEOUT+0
0x12F8	0x05B02000  	_I2C2_Timeout_Ptr+0
0x12FC	0x01502000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
0x1300	0x00820007  	#458882
0x1304	0x00800007  	#458880
0x1308	0x00840007  	#458884
0x130C	0x00010003  	#196609
; end of _I2Cx_Write
_I2C2_Write:
;__Lib_I2C_12.c, 586 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x1724	0xB081    SUB	SP, SP, #4
0x1726	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 587 :: 		
0x172A	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x172C	0x4613    MOV	R3, R2
0x172E	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x1730	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x1732	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x1734	0xF7FFFD20  BL	_I2Cx_Write+0
0x1738	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 588 :: 		
L_end_I2C2_Write:
0x173A	0xF8DDE000  LDR	LR, [SP, #0]
0x173E	0xB001    ADD	SP, SP, #4
0x1740	0x4770    BX	LR
0x1742	0xBF00    NOP
0x1744	0x58004000  	I2C2_CR1+0
; end of _I2C2_Write
_cloud_cmdSingle:
;Cloud_STM32_M3.c, 674 :: 		
0x29CC	0xB082    SUB	SP, SP, #8
0x29CE	0xF8CDE000  STR	LR, [SP, #0]
0x29D2	0x9001    STR	R0, [SP, #4]
;Cloud_STM32_M3.c, 676 :: 		
0x29D4	0x9901    LDR	R1, [SP, #4]
0x29D6	0x481A    LDR	R0, [PC, #104]
0x29D8	0xF7FFFE2C  BL	Cloud_STM32_M3__strcpy+0
;Cloud_STM32_M3.c, 678 :: 		
L_cloud_cmdSingle65:
0x29DC	0x4919    LDR	R1, [PC, #100]
0x29DE	0x7809    LDRB	R1, [R1, #0]
0x29E0	0xB111    CBZ	R1, L_cloud_cmdSingle66
0x29E2	0xF7FFF8EF  BL	_cloud_process+0
0x29E6	0xE7F9    B	L_cloud_cmdSingle65
L_cloud_cmdSingle66:
;Cloud_STM32_M3.c, 679 :: 		
0x29E8	0x4917    LDR	R1, [PC, #92]
0x29EA	0x9801    LDR	R0, [SP, #4]
0x29EC	0xF7FEFEE4  BL	Cloud_STM32_M3_createEvent+0
;Cloud_STM32_M3.c, 681 :: 		
0x29F0	0x210D    MOVS	R1, #13
0x29F2	0x9801    LDR	R0, [SP, #4]
0x29F4	0xF7FFF8AA  BL	Cloud_STM32_M3_transmitCommand+0
;Cloud_STM32_M3.c, 682 :: 		
0x29F8	0x2100    MOVS	R1, #0
0x29FA	0x2900    CMP	R1, __CLOUD_CALLBACK_ENABLE
0x29FC	0xD007    BEQ	L_cloud_cmdSingle67
0x29FE	0x2204    MOVS	R2, #4
0x2A00	0x4912    LDR	R1, [PC, #72]
0x2A02	0x700A    STRB	R2, [R1, #0]
0x2A04	0x4912    LDR	R1, [PC, #72]
0x2A06	0x480E    LDR	R0, [PC, #56]
0x2A08	0x4C0F    LDR	R4, [PC, #60]
0x2A0A	0x6824    LDR	R4, [R4, #0]
0x2A0C	0x47A0    BLX	R4
L_cloud_cmdSingle67:
;Cloud_STM32_M3.c, 684 :: 		
0x2A0E	0x2200    MOVS	R2, #0
0x2A10	0x4910    LDR	R1, [PC, #64]
0x2A12	0x700A    STRB	R2, [R1, #0]
0x2A14	0x2200    MOVS	R2, #0
0x2A16	0x4910    LDR	R1, [PC, #64]
0x2A18	0x700A    STRB	R2, [R1, #0]
0x2A1A	0x2201    MOVS	R2, #1
0x2A1C	0x4909    LDR	R1, [PC, #36]
0x2A1E	0x700A    STRB	R2, [R1, #0]
;Cloud_STM32_M3.c, 685 :: 		
0x2A20	0x2200    MOVS	R2, #0
0x2A22	0x490E    LDR	R1, [PC, #56]
0x2A24	0x600A    STR	R2, [R1, #0]
0x2A26	0x2201    MOVS	R2, #1
0x2A28	0x490D    LDR	R1, [PC, #52]
0x2A2A	0x700A    STRB	R2, [R1, #0]
;Cloud_STM32_M3.c, 686 :: 		
L_cloud_cmdSingle68:
0x2A2C	0x4905    LDR	R1, [PC, #20]
0x2A2E	0x7809    LDRB	R1, [R1, #0]
0x2A30	0xB111    CBZ	R1, L_cloud_cmdSingle69
0x2A32	0xF7FFF8C7  BL	_cloud_process+0
0x2A36	0xE7F9    B	L_cloud_cmdSingle68
L_cloud_cmdSingle69:
;Cloud_STM32_M3.c, 687 :: 		
L_end_cloud_cmdSingle:
0x2A38	0xF8DDE000  LDR	LR, [SP, #0]
0x2A3C	0xB002    ADD	SP, SP, #8
0x2A3E	0x4770    BX	LR
0x2A40	0x04812000  	Cloud_STM32_M3_txBuff+0
0x2A44	0x03712000  	Cloud_STM32_M3_f_sequence_active+0
0x2A48	0x05842000  	Cloud_STM32_M3_currentEv+0
0x2A4C	0x058E2000  	Cloud_STM32_M3_currentEv+10
0x2A50	0x058C2000  	Cloud_STM32_M3_currentEv+8
0x2A54	0x03742000  	Cloud_STM32_M3_f_wdog_timeout+0
0x2A58	0x03732000  	Cloud_STM32_M3_f_response_ready+0
0x2A5C	0x04782000  	Cloud_STM32_M3_c_watchdog_timer+0
0x2A60	0x03752000  	Cloud_STM32_M3_f_watchdog_active+0
; end of _cloud_cmdSingle
_cloud_default_handler:
;Click_Ambient4_STM.c, 58 :: 		void cloud_default_handler( uint8_t *rsp, uint8_t *evArgs )
; rsp start address is: 0 (R0)
0x26C8	0xB081    SUB	SP, SP, #4
0x26CA	0xF8CDE000  STR	LR, [SP, #0]
; rsp end address is: 0 (R0)
; rsp start address is: 0 (R0)
;Click_Ambient4_STM.c, 60 :: 		mikrobus_logWrite( rsp, _LOG_TEXT );
0x26CE	0x2101    MOVS	R1, #1
; rsp end address is: 0 (R0)
0x26D0	0xF7FFF83A  BL	_mikrobus_logWrite+0
;Click_Ambient4_STM.c, 61 :: 		}
L_end_cloud_default_handler:
0x26D4	0xF8DDE000  LDR	LR, [SP, #0]
0x26D8	0xB001    ADD	SP, SP, #4
0x26DA	0x4770    BX	LR
; end of _cloud_default_handler
_mikrobus_logWrite:
;easymx_v7_STM32F107VC.c, 319 :: 		T_mikrobus_ret mikrobus_logWrite(uint8_t* data_, T_log_format format)
; format start address is: 4 (R1)
; data_ start address is: 0 (R0)
0x1748	0xB083    SUB	SP, SP, #12
0x174A	0xF8CDE000  STR	LR, [SP, #0]
0x174E	0x4602    MOV	R2, R0
; format end address is: 4 (R1)
; data_ end address is: 0 (R0)
; data_ start address is: 8 (R2)
; format start address is: 4 (R1)
;easymx_v7_STM32F107VC.c, 321 :: 		uint8_t *ptr = data_;
; ptr start address is: 0 (R0)
0x1750	0x4610    MOV	R0, R2
; data_ end address is: 8 (R2)
;easymx_v7_STM32F107VC.c, 322 :: 		uint8_t row = 13;
0x1752	0x220D    MOVS	R2, #13
0x1754	0xF88D2008  STRB	R2, [SP, #8]
0x1758	0x220A    MOVS	R2, #10
0x175A	0xF88D2009  STRB	R2, [SP, #9]
;easymx_v7_STM32F107VC.c, 323 :: 		uint8_t line = 10;
;easymx_v7_STM32F107VC.c, 324 :: 		switch( format )
0x175E	0xE01F    B	L_mikrobus_logWrite100
; format end address is: 4 (R1)
;easymx_v7_STM32F107VC.c, 326 :: 		case _LOG_BYTE :
L_mikrobus_logWrite102:
;easymx_v7_STM32F107VC.c, 327 :: 		_log_write( ptr );
; ptr end address is: 0 (R0)
0x1760	0xF7FFFDD6  BL	easymx_v7_STM32F107VC__log_write+0
;easymx_v7_STM32F107VC.c, 328 :: 		break;
0x1764	0xE023    B	L_mikrobus_logWrite101
;easymx_v7_STM32F107VC.c, 329 :: 		case _LOG_TEXT :
L_mikrobus_logWrite103:
;easymx_v7_STM32F107VC.c, 330 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite104:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x1766	0x7802    LDRB	R2, [R0, #0]
0x1768	0xB12A    CBZ	R2, L_mikrobus_logWrite105
;easymx_v7_STM32F107VC.c, 332 :: 		_log_write( ptr );
0x176A	0x9001    STR	R0, [SP, #4]
0x176C	0xF7FFFDD0  BL	easymx_v7_STM32F107VC__log_write+0
0x1770	0x9801    LDR	R0, [SP, #4]
;easymx_v7_STM32F107VC.c, 333 :: 		ptr++;
0x1772	0x1C40    ADDS	R0, R0, #1
;easymx_v7_STM32F107VC.c, 334 :: 		}
; ptr end address is: 0 (R0)
0x1774	0xE7F7    B	L_mikrobus_logWrite104
L_mikrobus_logWrite105:
;easymx_v7_STM32F107VC.c, 335 :: 		break;
0x1776	0xE01A    B	L_mikrobus_logWrite101
;easymx_v7_STM32F107VC.c, 336 :: 		case _LOG_LINE :
L_mikrobus_logWrite106:
;easymx_v7_STM32F107VC.c, 337 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite107:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x1778	0x7802    LDRB	R2, [R0, #0]
0x177A	0xB12A    CBZ	R2, L_mikrobus_logWrite108
;easymx_v7_STM32F107VC.c, 339 :: 		_log_write( ptr );
0x177C	0x9001    STR	R0, [SP, #4]
0x177E	0xF7FFFDC7  BL	easymx_v7_STM32F107VC__log_write+0
0x1782	0x9801    LDR	R0, [SP, #4]
;easymx_v7_STM32F107VC.c, 340 :: 		ptr++;
0x1784	0x1C40    ADDS	R0, R0, #1
;easymx_v7_STM32F107VC.c, 341 :: 		}
; ptr end address is: 0 (R0)
0x1786	0xE7F7    B	L_mikrobus_logWrite107
L_mikrobus_logWrite108:
;easymx_v7_STM32F107VC.c, 342 :: 		_log_write( &row );
0x1788	0xAA02    ADD	R2, SP, #8
0x178A	0x4610    MOV	R0, R2
0x178C	0xF7FFFDC0  BL	easymx_v7_STM32F107VC__log_write+0
;easymx_v7_STM32F107VC.c, 343 :: 		_log_write( &line );
0x1790	0xF10D0209  ADD	R2, SP, #9
0x1794	0x4610    MOV	R0, R2
0x1796	0xF7FFFDBB  BL	easymx_v7_STM32F107VC__log_write+0
;easymx_v7_STM32F107VC.c, 344 :: 		break;
0x179A	0xE008    B	L_mikrobus_logWrite101
;easymx_v7_STM32F107VC.c, 345 :: 		default :
L_mikrobus_logWrite109:
;easymx_v7_STM32F107VC.c, 346 :: 		return _MIKROBUS_ERR_LOG;
0x179C	0x2006    MOVS	R0, #6
0x179E	0xE007    B	L_end_mikrobus_logWrite
;easymx_v7_STM32F107VC.c, 347 :: 		}
L_mikrobus_logWrite100:
; ptr start address is: 0 (R0)
; format start address is: 4 (R1)
0x17A0	0x2900    CMP	R1, #0
0x17A2	0xD0DD    BEQ	L_mikrobus_logWrite102
0x17A4	0x2901    CMP	R1, #1
0x17A6	0xD0DE    BEQ	L_mikrobus_logWrite103
0x17A8	0x2902    CMP	R1, #2
0x17AA	0xD0E5    BEQ	L_mikrobus_logWrite106
; format end address is: 4 (R1)
; ptr end address is: 0 (R0)
0x17AC	0xE7F6    B	L_mikrobus_logWrite109
L_mikrobus_logWrite101:
;easymx_v7_STM32F107VC.c, 348 :: 		return 0;
0x17AE	0x2000    MOVS	R0, #0
;easymx_v7_STM32F107VC.c, 349 :: 		}
L_end_mikrobus_logWrite:
0x17B0	0xF8DDE000  LDR	LR, [SP, #0]
0x17B4	0xB003    ADD	SP, SP, #12
0x17B6	0x4770    BX	LR
; end of _mikrobus_logWrite
easymx_v7_STM32F107VC__log_write:
;__em_f107vc_log.c, 17 :: 		static T_mikrobus_ret _log_write(uint8_t *data_)
; data_ start address is: 0 (R0)
0x1310	0xB081    SUB	SP, SP, #4
0x1312	0xF8CDE000  STR	LR, [SP, #0]
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__em_f107vc_log.c, 19 :: 		logger( *data_ );
0x1316	0x7801    LDRB	R1, [R0, #0]
; data_ end address is: 0 (R0)
0x1318	0xB2CC    UXTB	R4, R1
0x131A	0xB2A0    UXTH	R0, R4
0x131C	0x4C03    LDR	R4, [PC, #12]
0x131E	0x6824    LDR	R4, [R4, #0]
0x1320	0x47A0    BLX	R4
;__em_f107vc_log.c, 20 :: 		return 0;
0x1322	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 21 :: 		}
L_end__log_write:
0x1324	0xF8DDE000  LDR	LR, [SP, #0]
0x1328	0xB001    ADD	SP, SP, #4
0x132A	0x4770    BX	LR
0x132C	0x05902000  	_logger+0
; end of easymx_v7_STM32F107VC__log_write
_UART1_Write:
;__Lib_UART_123_45.c, 41 :: 		
; _data start address is: 0 (R0)
0x03FC	0xB081    SUB	SP, SP, #4
0x03FE	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 42 :: 		
0x0402	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0404	0x4803    LDR	R0, [PC, #12]
0x0406	0xF7FFFEEF  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 43 :: 		
L_end_UART1_Write:
0x040A	0xF8DDE000  LDR	LR, [SP, #0]
0x040E	0xB001    ADD	SP, SP, #4
0x0410	0x4770    BX	LR
0x0412	0xBF00    NOP
0x0414	0x38004001  	USART1_SR+0
; end of _UART1_Write
__Lib_UART_123_45_UARTx_Write:
;__Lib_UART_123_45.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x01E8	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x01EA	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x01EE	0x4601    MOV	R1, R0
0x01F0	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45.c, 36 :: 		
L___Lib_UART_123_45_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x01F4	0x680B    LDR	R3, [R1, #0]
0x01F6	0xF3C312C0  UBFX	R2, R3, #7, #1
0x01FA	0xB902    CBNZ	R2, L___Lib_UART_123_45_UARTx_Write1
;__Lib_UART_123_45.c, 37 :: 		
0x01FC	0xE7FA    B	L___Lib_UART_123_45_UARTx_Write0
L___Lib_UART_123_45_UARTx_Write1:
;__Lib_UART_123_45.c, 38 :: 		
0x01FE	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x0200	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45.c, 39 :: 		
L_end_UARTx_Write:
0x0202	0xB001    ADD	SP, SP, #4
0x0204	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Write
_UART2_Write:
;__Lib_UART_123_45.c, 45 :: 		
; _data start address is: 0 (R0)
0x0504	0xB081    SUB	SP, SP, #4
0x0506	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 46 :: 		
0x050A	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x050C	0x4803    LDR	R0, [PC, #12]
0x050E	0xF7FFFE6B  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 47 :: 		
L_end_UART2_Write:
0x0512	0xF8DDE000  LDR	LR, [SP, #0]
0x0516	0xB001    ADD	SP, SP, #4
0x0518	0x4770    BX	LR
0x051A	0xBF00    NOP
0x051C	0x44004000  	USART2_SR+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_123_45.c, 49 :: 		
; _data start address is: 0 (R0)
0x04E8	0xB081    SUB	SP, SP, #4
0x04EA	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 50 :: 		
0x04EE	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x04F0	0x4803    LDR	R0, [PC, #12]
0x04F2	0xF7FFFE79  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 51 :: 		
L_end_UART3_Write:
0x04F6	0xF8DDE000  LDR	LR, [SP, #0]
0x04FA	0xB001    ADD	SP, SP, #4
0x04FC	0x4770    BX	LR
0x04FE	0xBF00    NOP
0x0500	0x48004000  	USART3_SR+0
; end of _UART3_Write
_UART4_Write:
;__Lib_UART_123_45.c, 53 :: 		
; _data start address is: 0 (R0)
0x04CC	0xB081    SUB	SP, SP, #4
0x04CE	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 54 :: 		
0x04D2	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x04D4	0x4803    LDR	R0, [PC, #12]
0x04D6	0xF7FFFE87  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 55 :: 		
L_end_UART4_Write:
0x04DA	0xF8DDE000  LDR	LR, [SP, #0]
0x04DE	0xB001    ADD	SP, SP, #4
0x04E0	0x4770    BX	LR
0x04E2	0xBF00    NOP
0x04E4	0x4C004000  	UART4_SR+0
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_123_45.c, 57 :: 		
; _data start address is: 0 (R0)
0x0270	0xB081    SUB	SP, SP, #4
0x0272	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 58 :: 		
0x0276	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0278	0x4803    LDR	R0, [PC, #12]
0x027A	0xF7FFFFB5  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 59 :: 		
L_end_UART5_Write:
0x027E	0xF8DDE000  LDR	LR, [SP, #0]
0x0282	0xB001    ADD	SP, SP, #4
0x0284	0x4770    BX	LR
0x0286	0xBF00    NOP
0x0288	0x50004000  	UART5_SR+0
; end of _UART5_Write
Cloud_STM32_M3__strcpy:
;Cloud_STM32_M3.c, 334 :: 		
; src start address is: 4 (R1)
; dest start address is: 0 (R0)
0x2634	0xB081    SUB	SP, SP, #4
0x2636	0x460A    MOV	R2, R1
0x2638	0x4601    MOV	R1, R0
; src end address is: 4 (R1)
; dest end address is: 0 (R0)
; dest start address is: 4 (R1)
; src start address is: 8 (R2)
;Cloud_STM32_M3.c, 338 :: 		
; i start address is: 16 (R4)
0x263A	0xF2400400  MOVW	R4, #0
;Cloud_STM32_M3.c, 339 :: 		
; j start address is: 0 (R0)
0x263E	0xF2400000  MOVW	R0, #0
; src end address is: 8 (R2)
; j end address is: 0 (R0)
; i end address is: 16 (R4)
; dest end address is: 4 (R1)
0x2642	0xB286    UXTH	R6, R0
0x2644	0x4610    MOV	R0, R2
;Cloud_STM32_M3.c, 341 :: 		
L_Cloud_STM32_M3__strcpy17:
; j start address is: 24 (R6)
; j start address is: 24 (R6)
; i start address is: 20 (R5)
; i start address is: 16 (R4)
; src start address is: 0 (R0)
; dest start address is: 4 (R1)
0x2646	0xB2A3    UXTH	R3, R4
0x2648	0x1C62    ADDS	R2, R4, #1
; i end address is: 16 (R4)
; i start address is: 20 (R5)
0x264A	0xB295    UXTH	R5, R2
; i end address is: 20 (R5)
0x264C	0x18CC    ADDS	R4, R1, R3
0x264E	0xB2B3    UXTH	R3, R6
0x2650	0x1C72    ADDS	R2, R6, #1
0x2652	0xB296    UXTH	R6, R2
; j end address is: 24 (R6)
0x2654	0x18C2    ADDS	R2, R0, R3
0x2656	0x7812    LDRB	R2, [R2, #0]
0x2658	0x7022    STRB	R2, [R4, #0]
0x265A	0x7822    LDRB	R2, [R4, #0]
0x265C	0xB10A    CBZ	R2, L_Cloud_STM32_M3__strcpy18
; i end address is: 20 (R5)
; j end address is: 24 (R6)
;Cloud_STM32_M3.c, 342 :: 		
; j start address is: 24 (R6)
; i start address is: 20 (R5)
; src end address is: 0 (R0)
; dest end address is: 4 (R1)
; i end address is: 20 (R5)
; j end address is: 24 (R6)
0x265E	0xB2AC    UXTH	R4, R5
0x2660	0xE7F1    B	L_Cloud_STM32_M3__strcpy17
L_Cloud_STM32_M3__strcpy18:
;Cloud_STM32_M3.c, 343 :: 		
L_end__strcpy:
0x2662	0xB001    ADD	SP, SP, #4
0x2664	0x4770    BX	LR
; end of Cloud_STM32_M3__strcpy
_cloud_process:
;Cloud_STM32_M3.c, 689 :: 		
0x1BC4	0xB081    SUB	SP, SP, #4
0x1BC6	0xF8CDE000  STR	LR, [SP, #0]
;Cloud_STM32_M3.c, 692 :: 		
0x1BCA	0x2000    MOVS	R0, #0
0x1BCC	0x2801    CMP	R0, __CLOUD_POLL_ENABLE
0x1BCE	0xD006    BEQ	L_cloud_process70
;Cloud_STM32_M3.c, 694 :: 		
0x1BD0	0xF7FFFD9A  BL	Cloud_STM32_M3_hal_uartReady+0
0x1BD4	0xB118    CBZ	R0, L_cloud_process71
;Cloud_STM32_M3.c, 696 :: 		
0x1BD6	0xF7FFFE69  BL	Cloud_STM32_M3_hal_uartRead+0
;Cloud_STM32_M3.c, 697 :: 		
0x1BDA	0xF7FFFE75  BL	_cloud_putc+0
;Cloud_STM32_M3.c, 698 :: 		
L_cloud_process71:
;Cloud_STM32_M3.c, 699 :: 		
L_cloud_process70:
;Cloud_STM32_M3.c, 702 :: 		
0x1BDE	0x4852    LDR	R0, [PC, #328]
0x1BE0	0x7800    LDRB	R0, [R0, #0]
0x1BE2	0x2800    CMP	R0, #0
0x1BE4	0xF000803A  BEQ	L_cloud_process72
;Cloud_STM32_M3.c, 704 :: 		
0x1BE8	0x4850    LDR	R0, [PC, #320]
0x1BEA	0x7800    LDRB	R0, [R0, #0]
0x1BEC	0xB110    CBZ	R0, L_cloud_process73
0x1BEE	0x2000    MOVS	R0, #0
0x1BF0	0xF000FC1A  BL	Cloud_STM32_M3_DTE_setState+0
L_cloud_process73:
;Cloud_STM32_M3.c, 705 :: 		
0x1BF4	0x2100    MOVS	R1, #0
0x1BF6	0x484E    LDR	R0, [PC, #312]
0x1BF8	0x7001    STRB	R1, [R0, #0]
;Cloud_STM32_M3.c, 706 :: 		
0x1BFA	0x2100    MOVS	R1, #0
0x1BFC	0x484D    LDR	R0, [PC, #308]
0x1BFE	0x7001    STRB	R1, [R0, #0]
;Cloud_STM32_M3.c, 709 :: 		
0x1C00	0x484D    LDR	R0, [PC, #308]
0x1C02	0x7800    LDRB	R0, [R0, #0]
0x1C04	0x2802    CMP	R0, #2
0x1C06	0xD105    BNE	L_cloud_process74
;Cloud_STM32_M3.c, 712 :: 		
0x1C08	0x494C    LDR	R1, [PC, #304]
0x1C0A	0x484D    LDR	R0, [PC, #308]
0x1C0C	0x4C4D    LDR	R4, [PC, #308]
0x1C0E	0x6824    LDR	R4, [R4, #0]
0x1C10	0x47A0    BLX	R4
;Cloud_STM32_M3.c, 713 :: 		
0x1C12	0xE00B    B	L_cloud_process75
L_cloud_process74:
;Cloud_STM32_M3.c, 717 :: 		
0x1C14	0x494B    LDR	R1, [PC, #300]
0x1C16	0x484A    LDR	R0, [PC, #296]
0x1C18	0xF7FFFDCE  BL	Cloud_STM32_M3_createEvent+0
;Cloud_STM32_M3.c, 718 :: 		
0x1C1C	0x2102    MOVS	R1, #2
0x1C1E	0x4846    LDR	R0, [PC, #280]
0x1C20	0x7001    STRB	R1, [R0, #0]
0x1C22	0x4946    LDR	R1, [PC, #280]
0x1C24	0x4846    LDR	R0, [PC, #280]
0x1C26	0x4C47    LDR	R4, [PC, #284]
0x1C28	0x6824    LDR	R4, [R4, #0]
0x1C2A	0x47A0    BLX	R4
;Cloud_STM32_M3.c, 719 :: 		
L_cloud_process75:
;Cloud_STM32_M3.c, 720 :: 		
0x1C2C	0x2100    MOVS	R1, #0
0x1C2E	0x483E    LDR	R0, [PC, #248]
0x1C30	0x7001    STRB	R1, [R0, #0]
;Cloud_STM32_M3.c, 722 :: 		
0x1C32	0x2100    MOVS	R1, #0
0x1C34	0x4844    LDR	R0, [PC, #272]
0x1C36	0x8001    STRH	R1, [R0, #0]
0x1C38	0x2100    MOVS	R1, #0
0x1C3A	0x4841    LDR	R0, [PC, #260]
0x1C3C	0x7001    STRB	R1, [R0, #0]
;Cloud_STM32_M3.c, 723 :: 		
0x1C3E	0x2100    MOVS	R1, #0
0x1C40	0x4842    LDR	R0, [PC, #264]
0x1C42	0x7001    STRB	R1, [R0, #0]
0x1C44	0x2100    MOVS	R1, #0
0x1C46	0x4842    LDR	R0, [PC, #264]
0x1C48	0x7001    STRB	R1, [R0, #0]
0x1C4A	0x2100    MOVS	R1, #0
0x1C4C	0x4841    LDR	R0, [PC, #260]
0x1C4E	0x7001    STRB	R1, [R0, #0]
;Cloud_STM32_M3.c, 724 :: 		
0x1C50	0x4836    LDR	R0, [PC, #216]
0x1C52	0x7800    LDRB	R0, [R0, #0]
0x1C54	0xB110    CBZ	R0, L_cloud_process76
0x1C56	0x2001    MOVS	R0, #1
0x1C58	0xF000FBE6  BL	Cloud_STM32_M3_DTE_setState+0
L_cloud_process76:
;Cloud_STM32_M3.c, 725 :: 		
L_cloud_process72:
;Cloud_STM32_M3.c, 728 :: 		
0x1C5C	0x483C    LDR	R0, [PC, #240]
0x1C5E	0x7800    LDRB	R0, [R0, #0]
0x1C60	0x2800    CMP	R0, #0
0x1C62	0xD02C    BEQ	L_cloud_process77
;Cloud_STM32_M3.c, 730 :: 		
0x1C64	0x4831    LDR	R0, [PC, #196]
0x1C66	0x7800    LDRB	R0, [R0, #0]
0x1C68	0xB110    CBZ	R0, L_cloud_process78
0x1C6A	0x2000    MOVS	R0, #0
0x1C6C	0xF000FBDC  BL	Cloud_STM32_M3_DTE_setState+0
L_cloud_process78:
;Cloud_STM32_M3.c, 731 :: 		
0x1C70	0x2100    MOVS	R1, #0
0x1C72	0x482F    LDR	R0, [PC, #188]
0x1C74	0x7001    STRB	R1, [R0, #0]
;Cloud_STM32_M3.c, 732 :: 		
0x1C76	0x2100    MOVS	R1, #0
0x1C78	0x482E    LDR	R0, [PC, #184]
0x1C7A	0x7001    STRB	R1, [R0, #0]
;Cloud_STM32_M3.c, 734 :: 		
0x1C7C	0x4931    LDR	R1, [PC, #196]
0x1C7E	0x4830    LDR	R0, [PC, #192]
0x1C80	0xF7FFFD9A  BL	Cloud_STM32_M3_createEvent+0
;Cloud_STM32_M3.c, 735 :: 		
0x1C84	0x2100    MOVS	R1, #0
0x1C86	0x482C    LDR	R0, [PC, #176]
0x1C88	0x7001    STRB	R1, [R0, #0]
0x1C8A	0x492C    LDR	R1, [PC, #176]
0x1C8C	0x482C    LDR	R0, [PC, #176]
0x1C8E	0x4C2D    LDR	R4, [PC, #180]
0x1C90	0x6824    LDR	R4, [R4, #0]
0x1C92	0x47A0    BLX	R4
;Cloud_STM32_M3.c, 737 :: 		
0x1C94	0x2100    MOVS	R1, #0
0x1C96	0x482C    LDR	R0, [PC, #176]
0x1C98	0x8001    STRH	R1, [R0, #0]
0x1C9A	0x2100    MOVS	R1, #0
0x1C9C	0x4828    LDR	R0, [PC, #160]
0x1C9E	0x7001    STRB	R1, [R0, #0]
;Cloud_STM32_M3.c, 738 :: 		
0x1CA0	0x2100    MOVS	R1, #0
0x1CA2	0x482A    LDR	R0, [PC, #168]
0x1CA4	0x7001    STRB	R1, [R0, #0]
0x1CA6	0x2100    MOVS	R1, #0
0x1CA8	0x4829    LDR	R0, [PC, #164]
0x1CAA	0x7001    STRB	R1, [R0, #0]
0x1CAC	0x2100    MOVS	R1, #0
0x1CAE	0x4829    LDR	R0, [PC, #164]
0x1CB0	0x7001    STRB	R1, [R0, #0]
;Cloud_STM32_M3.c, 739 :: 		
0x1CB2	0x481E    LDR	R0, [PC, #120]
0x1CB4	0x7800    LDRB	R0, [R0, #0]
0x1CB6	0xB110    CBZ	R0, L_cloud_process79
0x1CB8	0x2001    MOVS	R0, #1
0x1CBA	0xF000FBB5  BL	Cloud_STM32_M3_DTE_setState+0
L_cloud_process79:
;Cloud_STM32_M3.c, 740 :: 		
L_cloud_process77:
;Cloud_STM32_M3.c, 743 :: 		
0x1CBE	0x4823    LDR	R0, [PC, #140]
0x1CC0	0x7800    LDRB	R0, [R0, #0]
0x1CC2	0x2800    CMP	R0, #0
0x1CC4	0xD02C    BEQ	L_cloud_process80
;Cloud_STM32_M3.c, 745 :: 		
0x1CC6	0x4819    LDR	R0, [PC, #100]
0x1CC8	0x7800    LDRB	R0, [R0, #0]
0x1CCA	0xB110    CBZ	R0, L_cloud_process81
0x1CCC	0x2000    MOVS	R0, #0
0x1CCE	0xF000FBAB  BL	Cloud_STM32_M3_DTE_setState+0
L_cloud_process81:
;Cloud_STM32_M3.c, 746 :: 		
0x1CD2	0x2100    MOVS	R1, #0
0x1CD4	0x4816    LDR	R0, [PC, #88]
0x1CD6	0x7001    STRB	R1, [R0, #0]
;Cloud_STM32_M3.c, 747 :: 		
0x1CD8	0x2100    MOVS	R1, #0
0x1CDA	0x4816    LDR	R0, [PC, #88]
0x1CDC	0x7001    STRB	R1, [R0, #0]
;Cloud_STM32_M3.c, 749 :: 		
0x1CDE	0x4919    LDR	R1, [PC, #100]
0x1CE0	0x4817    LDR	R0, [PC, #92]
0x1CE2	0xF7FFFD69  BL	Cloud_STM32_M3_createEvent+0
;Cloud_STM32_M3.c, 750 :: 		
0x1CE6	0x2101    MOVS	R1, #1
0x1CE8	0x4813    LDR	R0, [PC, #76]
0x1CEA	0x7001    STRB	R1, [R0, #0]
0x1CEC	0x4913    LDR	R1, [PC, #76]
0x1CEE	0x4814    LDR	R0, [PC, #80]
0x1CF0	0x4C14    LDR	R4, [PC, #80]
0x1CF2	0x6824    LDR	R4, [R4, #0]
0x1CF4	0x47A0    BLX	R4
;Cloud_STM32_M3.c, 752 :: 		
0x1CF6	0x2100    MOVS	R1, #0
0x1CF8	0x4813    LDR	R0, [PC, #76]
0x1CFA	0x8001    STRH	R1, [R0, #0]
0x1CFC	0x2100    MOVS	R1, #0
0x1CFE	0x4810    LDR	R0, [PC, #64]
0x1D00	0x7001    STRB	R1, [R0, #0]
;Cloud_STM32_M3.c, 753 :: 		
0x1D02	0x2100    MOVS	R1, #0
0x1D04	0x4811    LDR	R0, [PC, #68]
0x1D06	0x7001    STRB	R1, [R0, #0]
0x1D08	0x2100    MOVS	R1, #0
0x1D0A	0x4811    LDR	R0, [PC, #68]
0x1D0C	0x7001    STRB	R1, [R0, #0]
0x1D0E	0x2100    MOVS	R1, #0
0x1D10	0x4810    LDR	R0, [PC, #64]
0x1D12	0x7001    STRB	R1, [R0, #0]
;Cloud_STM32_M3.c, 754 :: 		
0x1D14	0x4805    LDR	R0, [PC, #20]
0x1D16	0x7800    LDRB	R0, [R0, #0]
0x1D18	0xB110    CBZ	R0, L_cloud_process82
0x1D1A	0x2001    MOVS	R0, #1
0x1D1C	0xF000FB84  BL	Cloud_STM32_M3_DTE_setState+0
L_cloud_process82:
;Cloud_STM32_M3.c, 755 :: 		
L_cloud_process80:
;Cloud_STM32_M3.c, 756 :: 		
L_end_cloud_process:
0x1D20	0xF8DDE000  LDR	LR, [SP, #0]
0x1D24	0xB001    ADD	SP, SP, #4
0x1D26	0x4770    BX	LR
0x1D28	0x03722000  	Cloud_STM32_M3_f_buffer_warning+0
0x1D2C	0x03702000  	Cloud_STM32_M3_f_hfc_active+0
0x1D30	0x04802000  	Cloud_STM32_M3_f_timer_active+0
0x1D34	0x03752000  	Cloud_STM32_M3_f_watchdog_active+0
0x1D38	0x058E2000  	Cloud_STM32_M3_currentEv+10
0x1D3C	0x058C2000  	Cloud_STM32_M3_currentEv+8
0x1D40	0x03782000  	Cloud_STM32_M3_rxBuff+2
0x1D44	0x05842000  	Cloud_STM32_M3_currentEv+0
0x1D48	0x03762000  	Cloud_STM32_M3_rxBuff+0
0x1D4C	0x03742000  	Cloud_STM32_M3_f_wdog_timeout+0
0x1D50	0x03732000  	Cloud_STM32_M3_f_response_ready+0
0x1D54	0x03712000  	Cloud_STM32_M3_f_sequence_active+0
; end of _cloud_process
Cloud_STM32_M3_hal_uartReady:
;__hal_stm32.c, 152 :: 		static uint8_t hal_uartReady()
0x1708	0xB081    SUB	SP, SP, #4
0x170A	0xF8CDE000  STR	LR, [SP, #0]
;__hal_stm32.c, 154 :: 		return ( uint8_t )fp_uartReady();
0x170E	0x4C04    LDR	R4, [PC, #16]
0x1710	0x6824    LDR	R4, [R4, #0]
0x1712	0x47A0    BLX	R4
0x1714	0xB2C0    UXTB	R0, R0
;__hal_stm32.c, 155 :: 		}
L_end_hal_uartReady:
0x1716	0xF8DDE000  LDR	LR, [SP, #0]
0x171A	0xB001    ADD	SP, SP, #4
0x171C	0x4770    BX	LR
0x171E	0xBF00    NOP
0x1720	0x036C2000  	Cloud_STM32_M3_fp_uartReady+0
; end of Cloud_STM32_M3_hal_uartReady
Cloud_STM32_M3_hal_uartRead:
;__hal_stm32.c, 147 :: 		static uint8_t hal_uartRead()
0x18AC	0xB081    SUB	SP, SP, #4
0x18AE	0xF8CDE000  STR	LR, [SP, #0]
;__hal_stm32.c, 149 :: 		return ( uint8_t )fp_uartRead();
0x18B2	0x4C04    LDR	R4, [PC, #16]
0x18B4	0x6824    LDR	R4, [R4, #0]
0x18B6	0x47A0    BLX	R4
0x18B8	0xB2C0    UXTB	R0, R0
;__hal_stm32.c, 150 :: 		}
L_end_hal_uartRead:
0x18BA	0xF8DDE000  LDR	LR, [SP, #0]
0x18BE	0xB001    ADD	SP, SP, #4
0x18C0	0x4770    BX	LR
0x18C2	0xBF00    NOP
0x18C4	0x03682000  	Cloud_STM32_M3_fp_uartRead+0
; end of Cloud_STM32_M3_hal_uartRead
_cloud_putc:
;Cloud_STM32_M3.c, 592 :: 		
; rxInput start address is: 0 (R0)
0x18C8	0xB081    SUB	SP, SP, #4
; rxInput end address is: 0 (R0)
; rxInput start address is: 0 (R0)
;Cloud_STM32_M3.c, 594 :: 		
0x18CA	0x2200    MOVS	R2, #0
0x18CC	0x4915    LDR	R1, [PC, #84]
0x18CE	0x700A    STRB	R2, [R1, #0]
0x18D0	0x2200    MOVS	R2, #0
0x18D2	0x4915    LDR	R1, [PC, #84]
0x18D4	0x700A    STRB	R2, [R1, #0]
0x18D6	0x2201    MOVS	R2, #1
0x18D8	0x4914    LDR	R1, [PC, #80]
0x18DA	0x700A    STRB	R2, [R1, #0]
;Cloud_STM32_M3.c, 595 :: 		
0x18DC	0x2200    MOVS	R2, #0
0x18DE	0x4914    LDR	R1, [PC, #80]
0x18E0	0x600A    STR	R2, [R1, #0]
0x18E2	0x2201    MOVS	R2, #1
0x18E4	0x4913    LDR	R1, [PC, #76]
0x18E6	0x700A    STRB	R2, [R1, #0]
;Cloud_STM32_M3.c, 596 :: 		
0x18E8	0x4913    LDR	R1, [PC, #76]
0x18EA	0x880A    LDRH	R2, [R1, #0]
0x18EC	0x4913    LDR	R1, [PC, #76]
0x18EE	0x1889    ADDS	R1, R1, R2
0x18F0	0x7008    STRB	R0, [R1, #0]
; rxInput end address is: 0 (R0)
0x18F2	0x4911    LDR	R1, [PC, #68]
0x18F4	0x8809    LDRH	R1, [R1, #0]
0x18F6	0x1C4A    ADDS	R2, R1, #1
0x18F8	0x490F    LDR	R1, [PC, #60]
0x18FA	0x800A    STRH	R2, [R1, #0]
;Cloud_STM32_M3.c, 598 :: 		
0x18FC	0x490E    LDR	R1, [PC, #56]
0x18FE	0x880A    LDRH	R2, [R1, #0]
0x1900	0x490F    LDR	R1, [PC, #60]
0x1902	0x428A    CMP	R2, R1
0x1904	0xD302    BCC	L_cloud_putc52
;Cloud_STM32_M3.c, 600 :: 		
0x1906	0x2201    MOVS	R2, #1
0x1908	0x490E    LDR	R1, [PC, #56]
0x190A	0x700A    STRB	R2, [R1, #0]
;Cloud_STM32_M3.c, 601 :: 		
L_cloud_putc52:
;Cloud_STM32_M3.c, 603 :: 		
0x190C	0x490A    LDR	R1, [PC, #40]
0x190E	0x8809    LDRH	R1, [R1, #0]
0x1910	0xF1B10FFF  CMP	R1, #255
0x1914	0xD104    BNE	L_cloud_putc53
;Cloud_STM32_M3.c, 605 :: 		
0x1916	0x4908    LDR	R1, [PC, #32]
0x1918	0x8809    LDRH	R1, [R1, #0]
0x191A	0x1E4A    SUBS	R2, R1, #1
0x191C	0x4906    LDR	R1, [PC, #24]
0x191E	0x800A    STRH	R2, [R1, #0]
;Cloud_STM32_M3.c, 606 :: 		
L_cloud_putc53:
;Cloud_STM32_M3.c, 607 :: 		
L_end_cloud_putc:
0x1920	0xB001    ADD	SP, SP, #4
0x1922	0x4770    BX	LR
0x1924	0x03742000  	Cloud_STM32_M3_f_wdog_timeout+0
0x1928	0x03732000  	Cloud_STM32_M3_f_response_ready+0
0x192C	0x03712000  	Cloud_STM32_M3_f_sequence_active+0
0x1930	0x047C2000  	Cloud_STM32_M3_c_timer+0
0x1934	0x04802000  	Cloud_STM32_M3_f_timer_active+0
0x1938	0x03762000  	Cloud_STM32_M3_rxBuff+0
0x193C	0x03782000  	Cloud_STM32_M3_rxBuff+2
0x1940	0x00C00000  	__CLOUD_BUF_WARNING
0x1944	0x03722000  	Cloud_STM32_M3_f_buffer_warning+0
; end of _cloud_putc
Cloud_STM32_M3_createEvent:
;Cloud_STM32_M3.c, 518 :: 		
0x17B8	0xB089    SUB	SP, SP, #36
0x17BA	0xF8CDE000  STR	LR, [SP, #0]
0x17BE	0x9006    STR	R0, [SP, #24]
0x17C0	0x9107    STR	R1, [SP, #28]
;Cloud_STM32_M3.c, 520 :: 		
;Cloud_STM32_M3.c, 521 :: 		
;Cloud_STM32_M3.c, 522 :: 		
;Cloud_STM32_M3.c, 523 :: 		
;Cloud_STM32_M3.c, 524 :: 		
;Cloud_STM32_M3.c, 526 :: 		
0x17C2	0xF10D0B04  ADD	R11, SP, #4
0x17C6	0xF10B0A11  ADD	R10, R11, #17
0x17CA	0xF8DFC0B0  LDR	R12, [PC, #176]
0x17CE	0xF001FB0B  BL	___CC2DW+0
;Cloud_STM32_M3.c, 529 :: 		
0x17D2	0x2300    MOVS	R3, #0
0x17D4	0x2207    MOVS	R2, #7
0x17D6	0x492A    LDR	R1, [PC, #168]
0x17D8	0x9806    LDR	R0, [SP, #24]
0x17DA	0xF7FEFF41  BL	Cloud_STM32_M3_searchLut+0
0x17DE	0xF88D0020  STRB	R0, [SP, #32]
;Cloud_STM32_M3.c, 530 :: 		
0x17E2	0x2301    MOVS	R3, #1
0x17E4	0x2207    MOVS	R2, #7
0x17E6	0x4926    LDR	R1, [PC, #152]
0x17E8	0x9806    LDR	R0, [SP, #24]
0x17EA	0xF7FEFF39  BL	Cloud_STM32_M3_searchLut+0
0x17EE	0xF88D0021  STRB	R0, [SP, #33]
;Cloud_STM32_M3.c, 531 :: 		
0x17F2	0x2300    MOVS	R3, #0
0x17F4	0x2206    MOVS	R2, #6
0x17F6	0x4923    LDR	R1, [PC, #140]
0x17F8	0x9806    LDR	R0, [SP, #24]
0x17FA	0xF7FEFF31  BL	Cloud_STM32_M3_searchLut+0
0x17FE	0xF88D0022  STRB	R0, [SP, #34]
;Cloud_STM32_M3.c, 532 :: 		
0x1802	0x2301    MOVS	R3, #1
0x1804	0x2206    MOVS	R2, #6
0x1806	0x491F    LDR	R1, [PC, #124]
0x1808	0x9806    LDR	R0, [SP, #24]
0x180A	0xF7FEFF29  BL	Cloud_STM32_M3_searchLut+0
; endOff start address is: 4 (R1)
0x180E	0xB2C1    UXTB	R1, R0
;Cloud_STM32_M3.c, 534 :: 		
0x1810	0xB908    CBNZ	R0, L_Cloud_STM32_M3_createEvent84
; endOff end address is: 4 (R1)
;Cloud_STM32_M3.c, 536 :: 		
; endOff start address is: 0 (R0)
0x1812	0x2010    MOVS	R0, #16
; endOff end address is: 0 (R0)
;Cloud_STM32_M3.c, 537 :: 		
0x1814	0xE000    B	L_Cloud_STM32_M3_createEvent50
L_Cloud_STM32_M3_createEvent84:
;Cloud_STM32_M3.c, 534 :: 		
0x1816	0xB2C8    UXTB	R0, R1
;Cloud_STM32_M3.c, 537 :: 		
L_Cloud_STM32_M3_createEvent50:
;Cloud_STM32_M3.c, 540 :: 		
; endOff start address is: 0 (R0)
0x1818	0xF89D2021  LDRB	R2, [SP, #33]
0x181C	0x1A84    SUB	R4, R0, R2
; endOff end address is: 0 (R0)
0x181E	0xF89D3021  LDRB	R3, [SP, #33]
0x1822	0x9A06    LDR	R2, [SP, #24]
0x1824	0x18D3    ADDS	R3, R2, R3
0x1826	0xAA01    ADD	R2, SP, #4
0x1828	0x4619    MOV	R1, R3
0x182A	0x4610    MOV	R0, R2
0x182C	0xB2A2    UXTH	R2, R4
0x182E	0xF7FFF9D1  BL	Cloud_STM32_M3__strncpy+0
;Cloud_STM32_M3.c, 541 :: 		
0x1832	0xAA01    ADD	R2, SP, #4
0x1834	0x4610    MOV	R0, R2
0x1836	0xF7FFF995  BL	Cloud_STM32_M3_locateHandler+0
; hIdx start address is: 4 (R1)
0x183A	0xB2C1    UXTB	R1, R0
;Cloud_STM32_M3.c, 542 :: 		
0x183C	0xB2C2    UXTB	R2, R0
0x183E	0x0113    LSLS	R3, R2, #4
0x1840	0x4A11    LDR	R2, [PC, #68]
0x1842	0x18D2    ADDS	R2, R2, R3
0x1844	0x320C    ADDS	R2, #12
0x1846	0x6813    LDR	R3, [R2, #0]
0x1848	0x9A07    LDR	R2, [SP, #28]
0x184A	0x6013    STR	R3, [R2, #0]
;Cloud_STM32_M3.c, 543 :: 		
0x184C	0x9A07    LDR	R2, [SP, #28]
0x184E	0x1D14    ADDS	R4, R2, #4
0x1850	0x010B    LSLS	R3, R1, #4
; hIdx end address is: 4 (R1)
0x1852	0x4A0D    LDR	R2, [PC, #52]
0x1854	0x18D2    ADDS	R2, R2, R3
0x1856	0x3208    ADDS	R2, #8
0x1858	0x6812    LDR	R2, [R2, #0]
0x185A	0x6022    STR	R2, [R4, #0]
;Cloud_STM32_M3.c, 544 :: 		
0x185C	0x9A07    LDR	R2, [SP, #28]
0x185E	0xF2020308  ADDW	R3, R2, #8
0x1862	0xF89D2020  LDRB	R2, [SP, #32]
0x1866	0x701A    STRB	R2, [R3, #0]
;Cloud_STM32_M3.c, 545 :: 		
0x1868	0x9A07    LDR	R2, [SP, #28]
0x186A	0x3208    ADDS	R2, #8
0x186C	0x1C53    ADDS	R3, R2, #1
0x186E	0xF89D2022  LDRB	R2, [SP, #34]
0x1872	0x701A    STRB	R2, [R3, #0]
;Cloud_STM32_M3.c, 546 :: 		
L_end_createEvent:
0x1874	0xF8DDE000  LDR	LR, [SP, #0]
0x1878	0xB009    ADD	SP, SP, #36
0x187A	0x4770    BX	LR
0x187C	0x349E0000  	?ICSCloud_STM32_M3_createEvent_tmp_L0+0
0x1880	0x011E2000  	Cloud_STM32_M3_LUT_START_MARK+0
0x1884	0x01332000  	Cloud_STM32_M3_LUT_END_MARK+0
0x1888	0x01582000  	Cloud_STM32_M3_hdlBuff+4
; end of Cloud_STM32_M3_createEvent
Cloud_STM32_M3_searchLut:
;Cloud_STM32_M3.c, 484 :: 		
; pInput start address is: 0 (R0)
0x0660	0xB085    SUB	SP, SP, #20
0x0662	0xF8CDE000  STR	LR, [SP, #0]
0x0666	0x4682    MOV	R10, R0
0x0668	0x9102    STR	R1, [SP, #8]
0x066A	0xF88D200C  STRB	R2, [SP, #12]
0x066E	0xF88D3010  STRB	R3, [SP, #16]
; pInput end address is: 0 (R0)
; pInput start address is: 40 (R10)
;Cloud_STM32_M3.c, 486 :: 		
;Cloud_STM32_M3.c, 487 :: 		
;Cloud_STM32_M3.c, 488 :: 		
;Cloud_STM32_M3.c, 489 :: 		
;Cloud_STM32_M3.c, 491 :: 		
0x0672	0x4650    MOV	R0, R10
0x0674	0xF7FFFDE8  BL	Cloud_STM32_M3__strlen+0
0x0678	0xF88D0011  STRB	R0, [SP, #17]
0x067C	0xB2C4    UXTB	R4, R0
0x067E	0x2C10    CMP	R4, #16
0x0680	0xD902    BLS	L_Cloud_STM32_M3_searchLut39
;Cloud_STM32_M3.c, 493 :: 		
0x0682	0x2410    MOVS	R4, #16
0x0684	0xF88D4011  STRB	R4, [SP, #17]
;Cloud_STM32_M3.c, 494 :: 		
L_Cloud_STM32_M3_searchLut39:
;Cloud_STM32_M3.c, 496 :: 		
; lutIdx start address is: 28 (R7)
0x0688	0x2701    MOVS	R7, #1
; lutIdx end address is: 28 (R7)
; pInput end address is: 40 (R10)
0x068A	0x4651    MOV	R1, R10
L_Cloud_STM32_M3_searchLut40:
; lutIdx start address is: 28 (R7)
; pInput start address is: 4 (R1)
0x068C	0xF89D400C  LDRB	R4, [SP, #12]
0x0690	0x42A7    CMP	R7, R4
0x0692	0xD23F    BCS	L_Cloud_STM32_M3_searchLut41
;Cloud_STM32_M3.c, 498 :: 		
0x0694	0x2403    MOVS	R4, #3
0x0696	0xFB04F507  MUL	R5, R4, R7
0x069A	0x9C02    LDR	R4, [SP, #8]
0x069C	0x1964    ADDS	R4, R4, R5
0x069E	0x9101    STR	R1, [SP, #4]
0x06A0	0x4620    MOV	R0, R4
0x06A2	0xF7FFFDD1  BL	Cloud_STM32_M3__strlen+0
0x06A6	0x9901    LDR	R1, [SP, #4]
; lutLen start address is: 8 (R2)
0x06A8	0xB2C2    UXTB	R2, R0
;Cloud_STM32_M3.c, 500 :: 		
; inOff start address is: 48 (R12)
0x06AA	0xF2400C00  MOVW	R12, #0
; lutIdx end address is: 28 (R7)
; pInput end address is: 4 (R1)
; lutLen end address is: 8 (R2)
; inOff end address is: 48 (R12)
0x06AE	0x468A    MOV	R10, R1
0x06B0	0xB2F9    UXTB	R1, R7
0x06B2	0xFA5FFB8C  UXTB	R11, R12
0x06B6	0xFA5FFC82  UXTB	R12, R2
L_Cloud_STM32_M3_searchLut43:
; lutLen start address is: 48 (R12)
; inOff start address is: 44 (R11)
; lutLen start address is: 48 (R12)
; lutLen end address is: 48 (R12)
; pInput start address is: 40 (R10)
; lutIdx start address is: 4 (R1)
0x06BA	0xF89D4011  LDRB	R4, [SP, #17]
0x06BE	0x45A3    CMP	R11, R4
0x06C0	0xD223    BCS	L_Cloud_STM32_M3_searchLut44
; lutLen end address is: 48 (R12)
;Cloud_STM32_M3.c, 502 :: 		
; lutLen start address is: 48 (R12)
0x06C2	0xEB0A060B  ADD	R6, R10, R11, LSL #0
0x06C6	0x2403    MOVS	R4, #3
0x06C8	0xFB04F501  MUL	R5, R4, R1
0x06CC	0x9C02    LDR	R4, [SP, #8]
0x06CE	0x1964    ADDS	R4, R4, R5
0x06D0	0xF88D1004  STRB	R1, [SP, #4]
0x06D4	0xFA5FF28C  UXTB	R2, R12
0x06D8	0x4631    MOV	R1, R6
0x06DA	0x4620    MOV	R0, R4
0x06DC	0xF7FFFE5E  BL	Cloud_STM32_M3__strncmp+0
0x06E0	0xF89D1004  LDRB	R1, [SP, #4]
0x06E4	0xB958    CBNZ	R0, L_Cloud_STM32_M3_searchLut46
;Cloud_STM32_M3.c, 504 :: 		
0x06E6	0xF89D4010  LDRB	R4, [SP, #16]
0x06EA	0xB90C    CBNZ	R4, L_Cloud_STM32_M3_searchLut47
; inOff end address is: 44 (R11)
; lutLen end address is: 48 (R12)
; pInput end address is: 40 (R10)
;Cloud_STM32_M3.c, 506 :: 		
0x06EC	0xB2C8    UXTB	R0, R1
; lutIdx end address is: 4 (R1)
0x06EE	0xE012    B	L_end_searchLut
;Cloud_STM32_M3.c, 507 :: 		
L_Cloud_STM32_M3_searchLut47:
;Cloud_STM32_M3.c, 508 :: 		
; lutIdx start address is: 4 (R1)
; pInput start address is: 40 (R10)
; lutLen start address is: 48 (R12)
; inOff start address is: 44 (R11)
0x06F0	0xF89D4010  LDRB	R4, [SP, #16]
0x06F4	0x2C01    CMP	R4, #1
0x06F6	0xD102    BNE	L_Cloud_STM32_M3_searchLut49
; lutLen end address is: 48 (R12)
; pInput end address is: 40 (R10)
; lutIdx end address is: 4 (R1)
;Cloud_STM32_M3.c, 510 :: 		
0x06F8	0xFA5FF08B  UXTB	R0, R11
; inOff end address is: 44 (R11)
0x06FC	0xE00B    B	L_end_searchLut
;Cloud_STM32_M3.c, 511 :: 		
L_Cloud_STM32_M3_searchLut49:
;Cloud_STM32_M3.c, 512 :: 		
; lutIdx start address is: 4 (R1)
; pInput start address is: 40 (R10)
; lutLen start address is: 48 (R12)
; inOff start address is: 44 (R11)
L_Cloud_STM32_M3_searchLut46:
;Cloud_STM32_M3.c, 500 :: 		
0x06FE	0xF10B0401  ADD	R4, R11, #1
; inOff end address is: 44 (R11)
; inOff start address is: 0 (R0)
0x0702	0xB2E0    UXTB	R0, R4
;Cloud_STM32_M3.c, 513 :: 		
; lutLen end address is: 48 (R12)
; inOff end address is: 0 (R0)
0x0704	0xFA5FFB80  UXTB	R11, R0
0x0708	0xE7D7    B	L_Cloud_STM32_M3_searchLut43
L_Cloud_STM32_M3_searchLut44:
;Cloud_STM32_M3.c, 496 :: 		
0x070A	0x1C4C    ADDS	R4, R1, #1
; lutIdx end address is: 4 (R1)
; lutIdx start address is: 20 (R5)
0x070C	0xB2E5    UXTB	R5, R4
;Cloud_STM32_M3.c, 514 :: 		
0x070E	0x4651    MOV	R1, R10
; pInput end address is: 40 (R10)
; lutIdx end address is: 20 (R5)
0x0710	0xB2EF    UXTB	R7, R5
0x0712	0xE7BB    B	L_Cloud_STM32_M3_searchLut40
L_Cloud_STM32_M3_searchLut41:
;Cloud_STM32_M3.c, 515 :: 		
0x0714	0x2000    MOVS	R0, #0
;Cloud_STM32_M3.c, 516 :: 		
L_end_searchLut:
0x0716	0xF8DDE000  LDR	LR, [SP, #0]
0x071A	0xB005    ADD	SP, SP, #20
0x071C	0x4770    BX	LR
; end of Cloud_STM32_M3_searchLut
Cloud_STM32_M3__strlen:
;Cloud_STM32_M3.c, 360 :: 		
; s start address is: 0 (R0)
0x0248	0xB081    SUB	SP, SP, #4
0x024A	0x4601    MOV	R1, R0
; s end address is: 0 (R0)
; s start address is: 4 (R1)
;Cloud_STM32_M3.c, 362 :: 		
; i start address is: 12 (R3)
0x024C	0xF2400300  MOVW	R3, #0
;Cloud_STM32_M3.c, 363 :: 		
; c start address is: 0 (R0)
0x0250	0xF2400000  MOVW	R0, #0
; s end address is: 4 (R1)
; c end address is: 0 (R0)
; i end address is: 12 (R3)
0x0254	0xB282    UXTH	R2, R0
0x0256	0x4608    MOV	R0, R1
;Cloud_STM32_M3.c, 365 :: 		
L_Cloud_STM32_M3__strlen23:
; c start address is: 8 (R2)
; i start address is: 12 (R3)
; s start address is: 0 (R0)
0x0258	0x18C1    ADDS	R1, R0, R3
0x025A	0x7809    LDRB	R1, [R1, #0]
0x025C	0xB121    CBZ	R1, L_Cloud_STM32_M3__strlen24
;Cloud_STM32_M3.c, 367 :: 		
0x025E	0x1C5B    ADDS	R3, R3, #1
0x0260	0xB29B    UXTH	R3, R3
;Cloud_STM32_M3.c, 368 :: 		
0x0262	0x1C52    ADDS	R2, R2, #1
0x0264	0xB292    UXTH	R2, R2
;Cloud_STM32_M3.c, 369 :: 		
; s end address is: 0 (R0)
; i end address is: 12 (R3)
0x0266	0xE7F7    B	L_Cloud_STM32_M3__strlen23
L_Cloud_STM32_M3__strlen24:
;Cloud_STM32_M3.c, 371 :: 		
0x0268	0xB290    UXTH	R0, R2
; c end address is: 8 (R2)
;Cloud_STM32_M3.c, 372 :: 		
L_end__strlen:
0x026A	0xB001    ADD	SP, SP, #4
0x026C	0x4770    BX	LR
; end of Cloud_STM32_M3__strlen
Cloud_STM32_M3__strncmp:
;Cloud_STM32_M3.c, 292 :: 		
; count start address is: 8 (R2)
; ct start address is: 4 (R1)
; cs start address is: 0 (R0)
0x039C	0xB081    SUB	SP, SP, #4
0x039E	0xB293    UXTH	R3, R2
0x03A0	0x460A    MOV	R2, R1
0x03A2	0x4601    MOV	R1, R0
; count end address is: 8 (R2)
; ct end address is: 4 (R1)
; cs end address is: 0 (R0)
; cs start address is: 4 (R1)
; ct start address is: 8 (R2)
; count start address is: 12 (R3)
;Cloud_STM32_M3.c, 296 :: 		
; i start address is: 16 (R4)
0x03A4	0xF2400400  MOVW	R4, #0
;Cloud_STM32_M3.c, 297 :: 		
; j start address is: 0 (R0)
0x03A8	0xF2400000  MOVW	R0, #0
; ct end address is: 8 (R2)
; count end address is: 12 (R3)
; j end address is: 0 (R0)
; i end address is: 16 (R4)
0x03AC	0xFA1FF880  UXTH	R8, R0
0x03B0	0x4610    MOV	R0, R2
0x03B2	0xB29A    UXTH	R2, R3
;Cloud_STM32_M3.c, 299 :: 		
L_Cloud_STM32_M3__strncmp8:
; j start address is: 32 (R8)
; ct start address is: 0 (R0)
; i start address is: 16 (R4)
; count start address is: 8 (R2)
; ct start address is: 0 (R0)
; ct end address is: 0 (R0)
; cs start address is: 4 (R1)
; cs end address is: 4 (R1)
0x03B4	0xB1EA    CBZ	R2, L_Cloud_STM32_M3__strncmp9
; ct end address is: 0 (R0)
; cs end address is: 4 (R1)
;Cloud_STM32_M3.c, 301 :: 		
; cs start address is: 4 (R1)
; ct start address is: 0 (R0)
0x03B6	0x190B    ADDS	R3, R1, R4
0x03B8	0x781D    LDRB	R5, [R3, #0]
; c1 start address is: 24 (R6)
0x03BA	0xB2EE    UXTB	R6, R5
0x03BC	0x1C63    ADDS	R3, R4, #1
; i end address is: 16 (R4)
; i start address is: 28 (R7)
0x03BE	0xB29F    UXTH	R7, R3
;Cloud_STM32_M3.c, 302 :: 		
0x03C0	0xEB000308  ADD	R3, R0, R8, LSL #0
0x03C4	0x781C    LDRB	R4, [R3, #0]
; c2 start address is: 36 (R9)
0x03C6	0xFA5FF984  UXTB	R9, R4
0x03CA	0xF1080801  ADD	R8, R8, #1
0x03CE	0xFA1FF888  UXTH	R8, R8
;Cloud_STM32_M3.c, 304 :: 		
0x03D2	0x42A5    CMP	R5, R4
0x03D4	0xD007    BEQ	L_Cloud_STM32_M3__strncmp10
; ct end address is: 0 (R0)
; cs end address is: 4 (R1)
; i end address is: 28 (R7)
; j end address is: 32 (R8)
; count end address is: 8 (R2)
;Cloud_STM32_M3.c, 306 :: 		
0x03D6	0x454E    CMP	R6, R9
0x03D8	0xD202    BCS	L_Cloud_STM32_M3__strncmp11
; c1 end address is: 24 (R6)
; c2 end address is: 36 (R9)
; ?FLOC__Cloud_STM32_M3__strncmp?T55 start address is: 0 (R0)
0x03DA	0x20FF    MOVS	R0, #-1
0x03DC	0xB240    SXTB	R0, R0
; ?FLOC__Cloud_STM32_M3__strncmp?T55 end address is: 0 (R0)
0x03DE	0xE001    B	L_Cloud_STM32_M3__strncmp12
L_Cloud_STM32_M3__strncmp11:
; ?FLOC__Cloud_STM32_M3__strncmp?T55 start address is: 0 (R0)
0x03E0	0x2001    MOVS	R0, #1
0x03E2	0xB240    SXTB	R0, R0
; ?FLOC__Cloud_STM32_M3__strncmp?T55 end address is: 0 (R0)
L_Cloud_STM32_M3__strncmp12:
; ?FLOC__Cloud_STM32_M3__strncmp?T55 start address is: 0 (R0)
; ?FLOC__Cloud_STM32_M3__strncmp?T55 end address is: 0 (R0)
0x03E4	0xE007    B	L_end__strncmp
;Cloud_STM32_M3.c, 307 :: 		
L_Cloud_STM32_M3__strncmp10:
;Cloud_STM32_M3.c, 308 :: 		
; count start address is: 8 (R2)
; j start address is: 32 (R8)
; i start address is: 28 (R7)
; c1 start address is: 24 (R6)
; cs start address is: 4 (R1)
; ct start address is: 0 (R0)
0x03E6	0xB906    CBNZ	R6, L_Cloud_STM32_M3__strncmp13
; ct end address is: 0 (R0)
; cs end address is: 4 (R1)
; c1 end address is: 24 (R6)
; i end address is: 28 (R7)
; j end address is: 32 (R8)
; count end address is: 8 (R2)
;Cloud_STM32_M3.c, 310 :: 		
0x03E8	0xE003    B	L_Cloud_STM32_M3__strncmp9
;Cloud_STM32_M3.c, 311 :: 		
L_Cloud_STM32_M3__strncmp13:
;Cloud_STM32_M3.c, 312 :: 		
; count start address is: 8 (R2)
; j start address is: 32 (R8)
; i start address is: 28 (R7)
; cs start address is: 4 (R1)
; ct start address is: 0 (R0)
0x03EA	0x1E52    SUBS	R2, R2, #1
0x03EC	0xB292    UXTH	R2, R2
;Cloud_STM32_M3.c, 313 :: 		
; ct end address is: 0 (R0)
; cs end address is: 4 (R1)
; i end address is: 28 (R7)
; j end address is: 32 (R8)
; count end address is: 8 (R2)
0x03EE	0xB2BC    UXTH	R4, R7
0x03F0	0xE7E0    B	L_Cloud_STM32_M3__strncmp8
L_Cloud_STM32_M3__strncmp9:
;Cloud_STM32_M3.c, 314 :: 		
0x03F2	0x2000    MOVS	R0, #0
0x03F4	0xB240    SXTB	R0, R0
;Cloud_STM32_M3.c, 315 :: 		
L_end__strncmp:
0x03F6	0xB001    ADD	SP, SP, #4
0x03F8	0x4770    BX	LR
; end of Cloud_STM32_M3__strncmp
Cloud_STM32_M3__strncpy:
;Cloud_STM32_M3.c, 317 :: 		
; count start address is: 8 (R2)
; src start address is: 4 (R1)
; dest start address is: 0 (R0)
0x0BD4	0xB081    SUB	SP, SP, #4
; count end address is: 8 (R2)
; src end address is: 4 (R1)
; dest end address is: 0 (R0)
; dest start address is: 0 (R0)
; src start address is: 4 (R1)
; count start address is: 8 (R2)
;Cloud_STM32_M3.c, 319 :: 		
; tmp start address is: 16 (R4)
0x0BD6	0x4604    MOV	R4, R0
; dest end address is: 0 (R0)
;Cloud_STM32_M3.c, 321 :: 		
; i start address is: 0 (R0)
0x0BD8	0xF2400000  MOVW	R0, #0
; src end address is: 4 (R1)
; count end address is: 8 (R2)
; i end address is: 0 (R0)
; tmp end address is: 16 (R4)
0x0BDC	0xF8AD2000  STRH	R2, [SP, #0]
0x0BE0	0xB282    UXTH	R2, R0
0x0BE2	0x4608    MOV	R0, R1
0x0BE4	0xF8BD1000  LDRH	R1, [SP, #0]
;Cloud_STM32_M3.c, 323 :: 		
L_Cloud_STM32_M3__strncpy14:
; i start address is: 8 (R2)
; src start address is: 0 (R0)
; tmp start address is: 16 (R4)
; count start address is: 4 (R1)
; src start address is: 0 (R0)
; src end address is: 0 (R0)
0x0BE8	0xB159    CBZ	R1, L_Cloud_STM32_M3__strncpy15
; src end address is: 0 (R0)
;Cloud_STM32_M3.c, 325 :: 		
; src start address is: 0 (R0)
0x0BEA	0x1883    ADDS	R3, R0, R2
0x0BEC	0x781B    LDRB	R3, [R3, #0]
0x0BEE	0x7023    STRB	R3, [R4, #0]
0x0BF0	0x7823    LDRB	R3, [R4, #0]
0x0BF2	0xB113    CBZ	R3, L_Cloud_STM32_M3__strncpy83
;Cloud_STM32_M3.c, 327 :: 		
0x0BF4	0x1C52    ADDS	R2, R2, #1
0x0BF6	0xB292    UXTH	R2, R2
; i end address is: 8 (R2)
;Cloud_STM32_M3.c, 328 :: 		
0x0BF8	0xE7FF    B	L_Cloud_STM32_M3__strncpy16
L_Cloud_STM32_M3__strncpy83:
;Cloud_STM32_M3.c, 325 :: 		
;Cloud_STM32_M3.c, 328 :: 		
L_Cloud_STM32_M3__strncpy16:
;Cloud_STM32_M3.c, 329 :: 		
; i start address is: 8 (R2)
0x0BFA	0x1C64    ADDS	R4, R4, #1
;Cloud_STM32_M3.c, 330 :: 		
0x0BFC	0x1E49    SUBS	R1, R1, #1
0x0BFE	0xB289    UXTH	R1, R1
;Cloud_STM32_M3.c, 331 :: 		
; src end address is: 0 (R0)
; i end address is: 8 (R2)
; tmp end address is: 16 (R4)
; count end address is: 4 (R1)
0x0C00	0xE7F2    B	L_Cloud_STM32_M3__strncpy14
L_Cloud_STM32_M3__strncpy15:
;Cloud_STM32_M3.c, 332 :: 		
L_end__strncpy:
0x0C02	0xB001    ADD	SP, SP, #4
0x0C04	0x4770    BX	LR
; end of Cloud_STM32_M3__strncpy
Cloud_STM32_M3_locateHandler:
;Cloud_STM32_M3.c, 457 :: 		
; pCmd start address is: 0 (R0)
0x0B64	0xB081    SUB	SP, SP, #4
0x0B66	0xF8CDE000  STR	LR, [SP, #0]
0x0B6A	0x4604    MOV	R4, R0
; pCmd end address is: 0 (R0)
; pCmd start address is: 16 (R4)
;Cloud_STM32_M3.c, 464 :: 		
0x0B6C	0x4620    MOV	R0, R4
0x0B6E	0xF7FFFB6B  BL	Cloud_STM32_M3__strlen+0
; len start address is: 20 (R5)
0x0B72	0xB2C5    UXTB	R5, R0
;Cloud_STM32_M3.c, 465 :: 		
0x0B74	0x4620    MOV	R0, R4
; pCmd end address is: 16 (R4)
0x0B76	0xF001FC15  BL	Cloud_STM32_M3_generateHash+0
; hash start address is: 0 (R0)
;Cloud_STM32_M3.c, 467 :: 		
; idx start address is: 16 (R4)
0x0B7A	0x2401    MOVS	R4, #1
; len end address is: 20 (R5)
; idx end address is: 16 (R4)
0x0B7C	0xB2EB    UXTB	R3, R5
L_Cloud_STM32_M3_locateHandler34:
; idx start address is: 16 (R4)
; len start address is: 12 (R3)
; hash start address is: 0 (R0)
; hash end address is: 0 (R0)
; len start address is: 12 (R3)
; len end address is: 12 (R3)
0x0B7E	0x490D    LDR	R1, [PC, #52]
0x0B80	0x8809    LDRH	R1, [R1, #0]
0x0B82	0x428C    CMP	R4, R1
0x0B84	0xD211    BCS	L_Cloud_STM32_M3_locateHandler35
; hash end address is: 0 (R0)
; len end address is: 12 (R3)
;Cloud_STM32_M3.c, 469 :: 		
; len start address is: 12 (R3)
; hash start address is: 0 (R0)
0x0B86	0x0122    LSLS	R2, R4, #4
0x0B88	0x490B    LDR	R1, [PC, #44]
0x0B8A	0x1889    ADDS	R1, R1, R2
0x0B8C	0x8809    LDRH	R1, [R1, #0]
0x0B8E	0x4299    CMP	R1, R3
0x0B90	0xD108    BNE	L_Cloud_STM32_M3_locateHandler37
;Cloud_STM32_M3.c, 471 :: 		
0x0B92	0x0122    LSLS	R2, R4, #4
0x0B94	0x4908    LDR	R1, [PC, #32]
0x0B96	0x1889    ADDS	R1, R1, R2
0x0B98	0x1D09    ADDS	R1, R1, #4
0x0B9A	0x6809    LDR	R1, [R1, #0]
0x0B9C	0x4281    CMP	R1, R0
0x0B9E	0xD101    BNE	L_Cloud_STM32_M3_locateHandler38
; hash end address is: 0 (R0)
; len end address is: 12 (R3)
;Cloud_STM32_M3.c, 473 :: 		
0x0BA0	0xB2A0    UXTH	R0, R4
; idx end address is: 16 (R4)
0x0BA2	0xE003    B	L_end_locateHandler
;Cloud_STM32_M3.c, 474 :: 		
L_Cloud_STM32_M3_locateHandler38:
;Cloud_STM32_M3.c, 475 :: 		
; idx start address is: 16 (R4)
; len start address is: 12 (R3)
; hash start address is: 0 (R0)
L_Cloud_STM32_M3_locateHandler37:
;Cloud_STM32_M3.c, 467 :: 		
0x0BA4	0x1C64    ADDS	R4, R4, #1
0x0BA6	0xB2A4    UXTH	R4, R4
;Cloud_STM32_M3.c, 476 :: 		
; hash end address is: 0 (R0)
; len end address is: 12 (R3)
; idx end address is: 16 (R4)
0x0BA8	0xE7E9    B	L_Cloud_STM32_M3_locateHandler34
L_Cloud_STM32_M3_locateHandler35:
;Cloud_STM32_M3.c, 478 :: 		
0x0BAA	0x2000    MOVS	R0, #0
;Cloud_STM32_M3.c, 479 :: 		
L_end_locateHandler:
0x0BAC	0xF8DDE000  LDR	LR, [SP, #0]
0x0BB0	0xB001    ADD	SP, SP, #4
0x0BB2	0x4770    BX	LR
0x0BB4	0x01542000  	Cloud_STM32_M3_hdlBuff+0
0x0BB8	0x01582000  	Cloud_STM32_M3_hdlBuff+4
; end of Cloud_STM32_M3_locateHandler
Cloud_STM32_M3_transmitCommand:
;Cloud_STM32_M3.c, 426 :: 		
0x1B4C	0xB084    SUB	SP, SP, #16
0x1B4E	0xF8CDE000  STR	LR, [SP, #0]
0x1B52	0x9002    STR	R0, [SP, #8]
0x1B54	0xF88D100C  STRB	R1, [SP, #12]
;Cloud_STM32_M3.c, 428 :: 		
L_Cloud_STM32_M3_transmitCommand25:
0x1B58	0x9A02    LDR	R2, [SP, #8]
0x1B5A	0x7812    LDRB	R2, [R2, #0]
0x1B5C	0xB1E2    CBZ	R2, L_Cloud_STM32_M3_transmitCommand26
;Cloud_STM32_M3.c, 430 :: 		
0x1B5E	0x4A12    LDR	R2, [PC, #72]
0x1B60	0x7812    LDRB	R2, [R2, #0]
0x1B62	0xB182    CBZ	R2, L_Cloud_STM32_M3_transmitCommand27
;Cloud_STM32_M3.c, 432 :: 		
L_Cloud_STM32_M3_transmitCommand28:
0x1B64	0xF7FFFE92  BL	Cloud_STM32_M3_DCE_getState+0
0x1B68	0xB120    CBZ	R0, L_Cloud_STM32_M3_transmitCommand30
0x1B6A	0x2200    MOVS	R2, #0
0x1B6C	0xB252    SXTB	R2, R2
0x1B6E	0xF88D2004  STRB	R2, [SP, #4]
0x1B72	0xE003    B	L_Cloud_STM32_M3_transmitCommand31
L_Cloud_STM32_M3_transmitCommand30:
0x1B74	0x2201    MOVS	R2, #1
0x1B76	0xB252    SXTB	R2, R2
0x1B78	0xF88D2004  STRB	R2, [SP, #4]
L_Cloud_STM32_M3_transmitCommand31:
0x1B7C	0xF99D2004  LDRSB	R2, [SP, #4]
0x1B80	0xB10A    CBZ	R2, L_Cloud_STM32_M3_transmitCommand29
;Cloud_STM32_M3.c, 434 :: 		
0x1B82	0xBF00    NOP
;Cloud_STM32_M3.c, 435 :: 		
0x1B84	0xE7EE    B	L_Cloud_STM32_M3_transmitCommand28
L_Cloud_STM32_M3_transmitCommand29:
;Cloud_STM32_M3.c, 436 :: 		
L_Cloud_STM32_M3_transmitCommand27:
;Cloud_STM32_M3.c, 437 :: 		
0x1B86	0x9A02    LDR	R2, [SP, #8]
0x1B88	0x7812    LDRB	R2, [R2, #0]
0x1B8A	0xB2D0    UXTB	R0, R2
0x1B8C	0xF7FFFDB0  BL	Cloud_STM32_M3_hal_uartWrite+0
0x1B90	0x9A02    LDR	R2, [SP, #8]
0x1B92	0x1C52    ADDS	R2, R2, #1
0x1B94	0x9202    STR	R2, [SP, #8]
;Cloud_STM32_M3.c, 438 :: 		
0x1B96	0xE7DF    B	L_Cloud_STM32_M3_transmitCommand25
L_Cloud_STM32_M3_transmitCommand26:
;Cloud_STM32_M3.c, 439 :: 		
0x1B98	0xF89D000C  LDRB	R0, [SP, #12]
0x1B9C	0xF7FFFDA8  BL	Cloud_STM32_M3_hal_uartWrite+0
;Cloud_STM32_M3.c, 441 :: 		
L_end_transmitCommand:
0x1BA0	0xF8DDE000  LDR	LR, [SP, #0]
0x1BA4	0xB004    ADD	SP, SP, #16
0x1BA6	0x4770    BX	LR
0x1BA8	0x03702000  	Cloud_STM32_M3_f_hfc_active+0
; end of Cloud_STM32_M3_transmitCommand
Cloud_STM32_M3_DCE_getState:
;Cloud_STM32_M3.c, 167 :: 		
0x188C	0xB081    SUB	SP, SP, #4
0x188E	0xF8CDE000  STR	LR, [SP, #0]
;Cloud_STM32_M3.c, 170 :: 		
0x1892	0x4C05    LDR	R4, [PC, #20]
0x1894	0x6824    LDR	R4, [R4, #0]
0x1896	0x47A0    BLX	R4
0x1898	0xB108    CBZ	R0, L_Cloud_STM32_M3_DCE_getState2
;Cloud_STM32_M3.c, 172 :: 		
0x189A	0x2000    MOVS	R0, #0
0x189C	0xE000    B	L_end_DCE_getState
;Cloud_STM32_M3.c, 173 :: 		
L_Cloud_STM32_M3_DCE_getState2:
;Cloud_STM32_M3.c, 176 :: 		
0x189E	0x2001    MOVS	R0, #1
;Cloud_STM32_M3.c, 179 :: 		
L_end_DCE_getState:
0x18A0	0xF8DDE000  LDR	LR, [SP, #0]
0x18A4	0xB001    ADD	SP, SP, #4
0x18A6	0x4770    BX	LR
0x18A8	0x03602000  	Cloud_STM32_M3_hal_gpio_intGet+0
; end of Cloud_STM32_M3_DCE_getState
easymx_v7_STM32F107VC__getAN_1:
;__em_f107vc_gpio.c, 31 :: 		static uint8_t _getAN_1  () 			{ return GPIOA_IDR.B4 ;  }
0x0BBC	0x4801    LDR	R0, [PC, #4]
0x0BBE	0x6800    LDR	R0, [R0, #0]
L_end__getAN_1:
0x0BC0	0x4770    BX	LR
0x0BC2	0xBF00    NOP
0x0BC4	0x01104221  	GPIOA_IDR+0
; end of easymx_v7_STM32F107VC__getAN_1
easymx_v7_STM32F107VC__getRST_1:
;__em_f107vc_gpio.c, 32 :: 		static uint8_t _getRST_1 () 			{ return GPIOC_IDR.B2 ;  }
0x1330	0x4801    LDR	R0, [PC, #4]
0x1332	0x6800    LDR	R0, [R0, #0]
L_end__getRST_1:
0x1334	0x4770    BX	LR
0x1336	0xBF00    NOP
0x1338	0x01084222  	GPIOC_IDR+0
; end of easymx_v7_STM32F107VC__getRST_1
easymx_v7_STM32F107VC__getCS_1:
;__em_f107vc_gpio.c, 33 :: 		static uint8_t _getCS_1  () 			{ return GPIOD_IDR.B13;  }
0x158C	0x4801    LDR	R0, [PC, #4]
0x158E	0x6800    LDR	R0, [R0, #0]
L_end__getCS_1:
0x1590	0x4770    BX	LR
0x1592	0xBF00    NOP
0x1594	0x81344222  	GPIOD_IDR+0
; end of easymx_v7_STM32F107VC__getCS_1
easymx_v7_STM32F107VC__getSCK_1:
;__em_f107vc_gpio.c, 34 :: 		static uint8_t _getSCK_1 () 			{ return GPIOC_IDR.B10;  }
0x13C0	0x4801    LDR	R0, [PC, #4]
0x13C2	0x6800    LDR	R0, [R0, #0]
L_end__getSCK_1:
0x13C4	0x4770    BX	LR
0x13C6	0xBF00    NOP
0x13C8	0x01284222  	GPIOC_IDR+0
; end of easymx_v7_STM32F107VC__getSCK_1
easymx_v7_STM32F107VC__getMISO_1:
;__em_f107vc_gpio.c, 35 :: 		static uint8_t _getMISO_1() 			{ return GPIOC_IDR.B11;  }
0x1568	0x4801    LDR	R0, [PC, #4]
0x156A	0x6800    LDR	R0, [R0, #0]
L_end__getMISO_1:
0x156C	0x4770    BX	LR
0x156E	0xBF00    NOP
0x1570	0x012C4222  	GPIOC_IDR+0
; end of easymx_v7_STM32F107VC__getMISO_1
easymx_v7_STM32F107VC__getMOSI_1:
;__em_f107vc_gpio.c, 36 :: 		static uint8_t _getMOSI_1() 			{ return GPIOC_IDR.B12;  }
0x1574	0x4801    LDR	R0, [PC, #4]
0x1576	0x6800    LDR	R0, [R0, #0]
L_end__getMOSI_1:
0x1578	0x4770    BX	LR
0x157A	0xBF00    NOP
0x157C	0x01304222  	GPIOC_IDR+0
; end of easymx_v7_STM32F107VC__getMOSI_1
easymx_v7_STM32F107VC__getPWM_1:
;__em_f107vc_gpio.c, 37 :: 		static uint8_t _getPWM_1 () 			{ return GPIOA_IDR.B0 ;  }
0x1598	0x4801    LDR	R0, [PC, #4]
0x159A	0x6800    LDR	R0, [R0, #0]
L_end__getPWM_1:
0x159C	0x4770    BX	LR
0x159E	0xBF00    NOP
0x15A0	0x01004221  	GPIOA_IDR+0
; end of easymx_v7_STM32F107VC__getPWM_1
easymx_v7_STM32F107VC__getINT_1:
;__em_f107vc_gpio.c, 38 :: 		static uint8_t _getINT_1 () 			{ return GPIOD_IDR.B10;  }
0x1360	0x4801    LDR	R0, [PC, #4]
0x1362	0x6800    LDR	R0, [R0, #0]
L_end__getINT_1:
0x1364	0x4770    BX	LR
0x1366	0xBF00    NOP
0x1368	0x81284222  	GPIOD_IDR+0
; end of easymx_v7_STM32F107VC__getINT_1
easymx_v7_STM32F107VC__getRX_1:
;__em_f107vc_gpio.c, 39 :: 		static uint8_t _getRX_1  () 			{ return GPIOD_IDR.B9 ;  }
0x136C	0x4801    LDR	R0, [PC, #4]
0x136E	0x6800    LDR	R0, [R0, #0]
L_end__getRX_1:
0x1370	0x4770    BX	LR
0x1372	0xBF00    NOP
0x1374	0x81244222  	GPIOD_IDR+0
; end of easymx_v7_STM32F107VC__getRX_1
easymx_v7_STM32F107VC__getTX_1:
;__em_f107vc_gpio.c, 40 :: 		static uint8_t _getTX_1  () 			{ return GPIOD_IDR.B8 ;  }
0x1354	0x4801    LDR	R0, [PC, #4]
0x1356	0x6800    LDR	R0, [R0, #0]
L_end__getTX_1:
0x1358	0x4770    BX	LR
0x135A	0xBF00    NOP
0x135C	0x81204222  	GPIOD_IDR+0
; end of easymx_v7_STM32F107VC__getTX_1
easymx_v7_STM32F107VC__getSCL_1:
;__em_f107vc_gpio.c, 41 :: 		static uint8_t _getSCL_1 () 			{ return GPIOB_IDR.B6 ;  }
0x133C	0x4801    LDR	R0, [PC, #4]
0x133E	0x6800    LDR	R0, [R0, #0]
L_end__getSCL_1:
0x1340	0x4770    BX	LR
0x1342	0xBF00    NOP
0x1344	0x81184221  	GPIOB_IDR+0
; end of easymx_v7_STM32F107VC__getSCL_1
easymx_v7_STM32F107VC__getSDA_1:
;__em_f107vc_gpio.c, 42 :: 		static uint8_t _getSDA_1 () 			{ return GPIOB_IDR.B7 ;  }
0x1348	0x4801    LDR	R0, [PC, #4]
0x134A	0x6800    LDR	R0, [R0, #0]
L_end__getSDA_1:
0x134C	0x4770    BX	LR
0x134E	0xBF00    NOP
0x1350	0x811C4221  	GPIOB_IDR+0
; end of easymx_v7_STM32F107VC__getSDA_1
easymx_v7_STM32F107VC__getAN_2:
;__em_f107vc_gpio.c, 56 :: 		static uint8_t _getAN_2  ()             { return GPIOA_IDR.B5 ;  }
0x139C	0x4801    LDR	R0, [PC, #4]
0x139E	0x6800    LDR	R0, [R0, #0]
L_end__getAN_2:
0x13A0	0x4770    BX	LR
0x13A2	0xBF00    NOP
0x13A4	0x01144221  	GPIOA_IDR+0
; end of easymx_v7_STM32F107VC__getAN_2
easymx_v7_STM32F107VC__getRST_2:
;__em_f107vc_gpio.c, 57 :: 		static uint8_t _getRST_2 ()             { return GPIOC_IDR.B3 ;  }
0x1390	0x4801    LDR	R0, [PC, #4]
0x1392	0x6800    LDR	R0, [R0, #0]
L_end__getRST_2:
0x1394	0x4770    BX	LR
0x1396	0xBF00    NOP
0x1398	0x010C4222  	GPIOC_IDR+0
; end of easymx_v7_STM32F107VC__getRST_2
easymx_v7_STM32F107VC__getCS_2:
;__em_f107vc_gpio.c, 58 :: 		static uint8_t _getCS_2  ()             { return GPIOD_IDR.B14;  }
0x1384	0x4801    LDR	R0, [PC, #4]
0x1386	0x6800    LDR	R0, [R0, #0]
L_end__getCS_2:
0x1388	0x4770    BX	LR
0x138A	0xBF00    NOP
0x138C	0x81384222  	GPIOD_IDR+0
; end of easymx_v7_STM32F107VC__getCS_2
easymx_v7_STM32F107VC__getSCK_2:
;__em_f107vc_gpio.c, 59 :: 		static uint8_t _getSCK_2 ()             { return GPIOC_IDR.B10;  }
0x1378	0x4801    LDR	R0, [PC, #4]
0x137A	0x6800    LDR	R0, [R0, #0]
L_end__getSCK_2:
0x137C	0x4770    BX	LR
0x137E	0xBF00    NOP
0x1380	0x01284222  	GPIOC_IDR+0
; end of easymx_v7_STM32F107VC__getSCK_2
easymx_v7_STM32F107VC__getMISO_2:
;__em_f107vc_gpio.c, 60 :: 		static uint8_t _getMISO_2()             { return GPIOC_IDR.B11;  }
0x13A8	0x4801    LDR	R0, [PC, #4]
0x13AA	0x6800    LDR	R0, [R0, #0]
L_end__getMISO_2:
0x13AC	0x4770    BX	LR
0x13AE	0xBF00    NOP
0x13B0	0x012C4222  	GPIOC_IDR+0
; end of easymx_v7_STM32F107VC__getMISO_2
easymx_v7_STM32F107VC__getMOSI_2:
;__em_f107vc_gpio.c, 61 :: 		static uint8_t _getMOSI_2()             { return GPIOC_IDR.B12;  }
0x1580	0x4801    LDR	R0, [PC, #4]
0x1582	0x6800    LDR	R0, [R0, #0]
L_end__getMOSI_2:
0x1584	0x4770    BX	LR
0x1586	0xBF00    NOP
0x1588	0x01304222  	GPIOC_IDR+0
; end of easymx_v7_STM32F107VC__getMOSI_2
easymx_v7_STM32F107VC__getPWM_2:
;__em_f107vc_gpio.c, 62 :: 		static uint8_t _getPWM_2 ()             { return GPIOD_IDR.B12;  }
0x13B4	0x4801    LDR	R0, [PC, #4]
0x13B6	0x6800    LDR	R0, [R0, #0]
L_end__getPWM_2:
0x13B8	0x4770    BX	LR
0x13BA	0xBF00    NOP
0x13BC	0x81304222  	GPIOD_IDR+0
; end of easymx_v7_STM32F107VC__getPWM_2
easymx_v7_STM32F107VC__getINT_2:
;__em_f107vc_gpio.c, 63 :: 		static uint8_t _getINT_2 ()             { return GPIOD_IDR.B11;  }
0x0BC8	0x4801    LDR	R0, [PC, #4]
0x0BCA	0x6800    LDR	R0, [R0, #0]
L_end__getINT_2:
0x0BCC	0x4770    BX	LR
0x0BCE	0xBF00    NOP
0x0BD0	0x812C4222  	GPIOD_IDR+0
; end of easymx_v7_STM32F107VC__getINT_2
easymx_v7_STM32F107VC__getRX_2:
;__em_f107vc_gpio.c, 64 :: 		static uint8_t _getRX_2  ()             { return GPIOD_IDR.B6 ;  }
0x0B58	0x4801    LDR	R0, [PC, #4]
0x0B5A	0x6800    LDR	R0, [R0, #0]
L_end__getRX_2:
0x0B5C	0x4770    BX	LR
0x0B5E	0xBF00    NOP
0x0B60	0x81184222  	GPIOD_IDR+0
; end of easymx_v7_STM32F107VC__getRX_2
easymx_v7_STM32F107VC__getTX_2:
;__em_f107vc_gpio.c, 65 :: 		static uint8_t _getTX_2  ()             { return GPIOD_IDR.B5 ;  }
0x0654	0x4801    LDR	R0, [PC, #4]
0x0656	0x6800    LDR	R0, [R0, #0]
L_end__getTX_2:
0x0658	0x4770    BX	LR
0x065A	0xBF00    NOP
0x065C	0x81144222  	GPIOD_IDR+0
; end of easymx_v7_STM32F107VC__getTX_2
easymx_v7_STM32F107VC__getSCL_2:
;__em_f107vc_gpio.c, 66 :: 		static uint8_t _getSCL_2 ()             { return GPIOB_IDR.B6 ;  }
0x116C	0x4801    LDR	R0, [PC, #4]
0x116E	0x6800    LDR	R0, [R0, #0]
L_end__getSCL_2:
0x1170	0x4770    BX	LR
0x1172	0xBF00    NOP
0x1174	0x81184221  	GPIOB_IDR+0
; end of easymx_v7_STM32F107VC__getSCL_2
easymx_v7_STM32F107VC__getSDA_2:
;__em_f107vc_gpio.c, 67 :: 		static uint8_t _getSDA_2 ()             { return GPIOB_IDR.B7 ;  }
0x1160	0x4801    LDR	R0, [PC, #4]
0x1162	0x6800    LDR	R0, [R0, #0]
L_end__getSDA_2:
0x1164	0x4770    BX	LR
0x1166	0xBF00    NOP
0x1168	0x811C4221  	GPIOB_IDR+0
; end of easymx_v7_STM32F107VC__getSDA_2
Cloud_STM32_M3_hal_uartWrite:
;__hal_stm32.c, 142 :: 		static void hal_uartWrite(uint8_t input)
; input start address is: 0 (R0)
0x16F0	0xB081    SUB	SP, SP, #4
0x16F2	0xF8CDE000  STR	LR, [SP, #0]
; input end address is: 0 (R0)
; input start address is: 0 (R0)
;__hal_stm32.c, 144 :: 		fp_uartWrite(input);
; input end address is: 0 (R0)
0x16F6	0x4C03    LDR	R4, [PC, #12]
0x16F8	0x6824    LDR	R4, [R4, #0]
0x16FA	0x47A0    BLX	R4
;__hal_stm32.c, 145 :: 		}
L_end_hal_uartWrite:
0x16FC	0xF8DDE000  LDR	LR, [SP, #0]
0x1700	0xB001    ADD	SP, SP, #4
0x1702	0x4770    BX	LR
0x1704	0x03642000  	Cloud_STM32_M3_fp_uartWrite+0
; end of Cloud_STM32_M3_hal_uartWrite
_cloud_packCmd:
;Click_Ambient4_STM.c, 63 :: 		void cloud_packCmd(uint8_t *cmd, uint8_t *mid, uint8_t *_end)
; _end start address is: 8 (R2)
; mid start address is: 4 (R1)
; cmd start address is: 0 (R0)
0x2770	0xB09D    SUB	SP, SP, #116
0x2772	0xF8CDE000  STR	LR, [SP, #0]
0x2776	0x4680    MOV	R8, R0
0x2778	0x460E    MOV	R6, R1
0x277A	0x4617    MOV	R7, R2
; _end end address is: 8 (R2)
; mid end address is: 4 (R1)
; cmd end address is: 0 (R0)
; cmd start address is: 32 (R8)
; mid start address is: 24 (R6)
; _end start address is: 28 (R7)
;Click_Ambient4_STM.c, 65 :: 		char cmd_param[ 10 ] = "=\"";
0x277C	0xF10D0B54  ADD	R11, SP, #84
0x2780	0xF10B0A1E  ADD	R10, R11, #30
0x2784	0xF8DFC068  LDR	R12, [PC, #104]
0x2788	0xF000FB2E  BL	___CC2DW+0
;Click_Ambient4_STM.c, 66 :: 		char mid_param[ 10 ] = "\",\"";
;Click_Ambient4_STM.c, 67 :: 		char end_param[ 10 ] = "\"";
;Click_Ambient4_STM.c, 70 :: 		memset(&tmpBuf[ 0 ], 0, 50);
0x278C	0xAB01    ADD	R3, SP, #4
0x278E	0x2232    MOVS	R2, #50
0x2790	0xB212    SXTH	R2, R2
0x2792	0x2100    MOVS	R1, #0
0x2794	0x4618    MOV	R0, R3
0x2796	0xF7FFFD3B  BL	_memset+0
;Click_Ambient4_STM.c, 72 :: 		strcat ( &tmpBuf[ 0 ], cmd );
0x279A	0xAB01    ADD	R3, SP, #4
0x279C	0x4641    MOV	R1, R8
; cmd end address is: 32 (R8)
0x279E	0x4618    MOV	R0, R3
0x27A0	0xF7FFFD46  BL	_strcat+0
;Click_Ambient4_STM.c, 73 :: 		strcat ( &tmpBuf[ 0 ], &cmd_param[0] );
0x27A4	0xAC15    ADD	R4, SP, #84
0x27A6	0xAB01    ADD	R3, SP, #4
0x27A8	0x4621    MOV	R1, R4
0x27AA	0x4618    MOV	R0, R3
0x27AC	0xF7FFFD40  BL	_strcat+0
;Click_Ambient4_STM.c, 74 :: 		strcat ( &tmpBuf[ 0 ], mid );
0x27B0	0xAB01    ADD	R3, SP, #4
0x27B2	0x4631    MOV	R1, R6
; mid end address is: 24 (R6)
0x27B4	0x4618    MOV	R0, R3
0x27B6	0xF7FFFD3B  BL	_strcat+0
;Click_Ambient4_STM.c, 75 :: 		strcat ( &tmpBuf[ 0 ], &mid_param[0] );
0x27BA	0xF10D045E  ADD	R4, SP, #94
0x27BE	0xAB01    ADD	R3, SP, #4
0x27C0	0x4621    MOV	R1, R4
0x27C2	0x4618    MOV	R0, R3
0x27C4	0xF7FFFD34  BL	_strcat+0
;Click_Ambient4_STM.c, 76 :: 		strcat ( &tmpBuf[ 0 ], _end );
0x27C8	0xAB01    ADD	R3, SP, #4
0x27CA	0x4639    MOV	R1, R7
; _end end address is: 28 (R7)
0x27CC	0x4618    MOV	R0, R3
0x27CE	0xF7FFFD2F  BL	_strcat+0
;Click_Ambient4_STM.c, 77 :: 		strcat ( &tmpBuf[ 0 ], &end_param[0] );
0x27D2	0xAC1A    ADD	R4, SP, #104
0x27D4	0xAB01    ADD	R3, SP, #4
0x27D6	0x4621    MOV	R1, R4
0x27D8	0x4618    MOV	R0, R3
0x27DA	0xF7FFFD29  BL	_strcat+0
;Click_Ambient4_STM.c, 79 :: 		cloud_cmdSingle( &tmpBuf[ 0 ] );
0x27DE	0xAB01    ADD	R3, SP, #4
0x27E0	0x4618    MOV	R0, R3
0x27E2	0xF000F8F3  BL	_cloud_cmdSingle+0
;Click_Ambient4_STM.c, 80 :: 		}
L_end_cloud_packCmd:
0x27E6	0xF8DDE000  LDR	LR, [SP, #0]
0x27EA	0xB01D    ADD	SP, SP, #116
0x27EC	0x4770    BX	LR
0x27EE	0xBF00    NOP
0x27F0	0x34800000  	?ICScloud_packCmd_cmd_param_L0+0
; end of _cloud_packCmd
_memset:
;__Lib_CString.c, 84 :: 		
; n start address is: 8 (R2)
; character start address is: 4 (R1)
; p1 start address is: 0 (R0)
0x2210	0xB081    SUB	SP, SP, #4
0x2212	0xB213    SXTH	R3, R2
0x2214	0x4602    MOV	R2, R0
0x2216	0xB2C8    UXTB	R0, R1
; n end address is: 8 (R2)
; character end address is: 4 (R1)
; p1 end address is: 0 (R0)
; p1 start address is: 8 (R2)
; character start address is: 0 (R0)
; n start address is: 12 (R3)
;__Lib_CString.c, 87 :: 		
; pp start address is: 4 (R1)
0x2218	0x4611    MOV	R1, R2
; n end address is: 12 (R3)
; p1 end address is: 8 (R2)
; pp end address is: 4 (R1)
0x221A	0xB21D    SXTH	R5, R3
;__Lib_CString.c, 88 :: 		
L_memset20:
; pp start address is: 4 (R1)
; n start address is: 20 (R5)
; n start address is: 20 (R5)
; character start address is: 0 (R0)
; character end address is: 0 (R0)
; p1 start address is: 8 (R2)
0x221C	0xB22C    SXTH	R4, R5
0x221E	0x1E6B    SUBS	R3, R5, #1
0x2220	0xB21D    SXTH	R5, R3
; n end address is: 20 (R5)
0x2222	0xB114    CBZ	R4, L_memset21
; character end address is: 0 (R0)
; n end address is: 20 (R5)
;__Lib_CString.c, 89 :: 		
; n start address is: 20 (R5)
; character start address is: 0 (R0)
0x2224	0x7008    STRB	R0, [R1, #0]
0x2226	0x1C49    ADDS	R1, R1, #1
; character end address is: 0 (R0)
; n end address is: 20 (R5)
; pp end address is: 4 (R1)
0x2228	0xE7F8    B	L_memset20
L_memset21:
;__Lib_CString.c, 90 :: 		
0x222A	0x4610    MOV	R0, R2
; p1 end address is: 8 (R2)
;__Lib_CString.c, 91 :: 		
L_end_memset:
0x222C	0xB001    ADD	SP, SP, #4
0x222E	0x4770    BX	LR
; end of _memset
_strcat:
;__Lib_CString.c, 94 :: 		
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x2230	0xB081    SUB	SP, SP, #4
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 0 (R0)
; from start address is: 4 (R1)
;__Lib_CString.c, 97 :: 		
; cp start address is: 12 (R3)
0x2232	0x4603    MOV	R3, R0
; to end address is: 0 (R0)
; cp end address is: 12 (R3)
; from end address is: 4 (R1)
;__Lib_CString.c, 98 :: 		
L_strcat22:
; cp start address is: 12 (R3)
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x2234	0x781A    LDRB	R2, [R3, #0]
0x2236	0xB10A    CBZ	R2, L_strcat23
;__Lib_CString.c, 99 :: 		
0x2238	0x1C5B    ADDS	R3, R3, #1
0x223A	0xE7FB    B	L_strcat22
L_strcat23:
;__Lib_CString.c, 100 :: 		
; cp end address is: 12 (R3)
L_strcat24:
; to end address is: 0 (R0)
; cp start address is: 20 (R5)
; to start address is: 0 (R0)
; from start address is: 4 (R1)
; cp start address is: 12 (R3)
0x223C	0x461C    MOV	R4, R3
0x223E	0x1C5A    ADDS	R2, R3, #1
; cp end address is: 12 (R3)
; cp start address is: 20 (R5)
0x2240	0x4615    MOV	R5, R2
; cp end address is: 20 (R5)
0x2242	0x460B    MOV	R3, R1
0x2244	0x1C4A    ADDS	R2, R1, #1
0x2246	0x4611    MOV	R1, R2
; from end address is: 4 (R1)
0x2248	0x781A    LDRB	R2, [R3, #0]
0x224A	0x7022    STRB	R2, [R4, #0]
0x224C	0x7822    LDRB	R2, [R4, #0]
0x224E	0xB10A    CBZ	R2, L_strcat25
; cp end address is: 20 (R5)
; from end address is: 4 (R1)
;__Lib_CString.c, 101 :: 		
; from start address is: 4 (R1)
; cp start address is: 20 (R5)
0x2250	0x462B    MOV	R3, R5
; cp end address is: 20 (R5)
; from end address is: 4 (R1)
0x2252	0xE7F3    B	L_strcat24
L_strcat25:
;__Lib_CString.c, 102 :: 		
; to end address is: 0 (R0)
;__Lib_CString.c, 103 :: 		
L_end_strcat:
0x2254	0xB001    ADD	SP, SP, #4
0x2256	0x4770    BX	LR
; end of _strcat
_applicationTask:
;Click_Ambient4_STM.c, 130 :: 		void applicationTask()
0x2C84	0xB08E    SUB	SP, SP, #56
0x2C86	0xF8CDE000  STR	LR, [SP, #0]
;Click_Ambient4_STM.c, 135 :: 		cloud_process();
0x2C8A	0xF7FEFF9B  BL	_cloud_process+0
;Click_Ambient4_STM.c, 138 :: 		if( taskTime > 1500 )
0x2C8E	0x480F    LDR	R0, [PC, #60]
0x2C90	0x8801    LDRH	R1, [R0, #0]
0x2C92	0xF24050DC  MOVW	R0, #1500
0x2C96	0x4281    CMP	R1, R0
0x2C98	0xD913    BLS	L_applicationTask4
;Click_Ambient4_STM.c, 140 :: 		taskTime = 0;
0x2C9A	0x2100    MOVS	R1, #0
0x2C9C	0x480B    LDR	R0, [PC, #44]
0x2C9E	0x8001    STRH	R1, [R0, #0]
;Click_Ambient4_STM.c, 142 :: 		ambientValue = ambient4_readData();
0x2CA0	0xF7FFFDCA  BL	_ambient4_readData+0
;Click_Ambient4_STM.c, 143 :: 		WordToStr(ambientValue, demoBuffer);
0x2CA4	0xA901    ADD	R1, SP, #4
0x2CA6	0xF7FFFD3B  BL	_WordToStr+0
;Click_Ambient4_STM.c, 144 :: 		Ltrim(demoBuffer);
0x2CAA	0xA801    ADD	R0, SP, #4
0x2CAC	0xF7FFFD1C  BL	_Ltrim+0
;Click_Ambient4_STM.c, 145 :: 		cloud_packCmd( &_AT_DSET[0], &ambient4_ref[0], &demoBuffer[0]);
0x2CB0	0xA801    ADD	R0, SP, #4
0x2CB2	0x4602    MOV	R2, R0
0x2CB4	0x4906    LDR	R1, [PC, #24]
0x2CB6	0x4807    LDR	R0, [PC, #28]
0x2CB8	0xF7FFFD5A  BL	_cloud_packCmd+0
;Click_Ambient4_STM.c, 146 :: 		cloud_cmdSingle( &_AT_PUB[0] );
0x2CBC	0x4806    LDR	R0, [PC, #24]
0x2CBE	0xF7FFFE85  BL	_cloud_cmdSingle+0
;Click_Ambient4_STM.c, 147 :: 		}
L_applicationTask4:
;Click_Ambient4_STM.c, 148 :: 		}
L_end_applicationTask:
0x2CC2	0xF8DDE000  LDR	LR, [SP, #0]
0x2CC6	0xB00E    ADD	SP, SP, #56
0x2CC8	0x4770    BX	LR
0x2CCA	0xBF00    NOP
0x2CCC	0x01462000  	_taskTime+0
0x2CD0	0x00F92000  	Click_Ambient4_STM_ambient4_ref+0
0x2CD4	0x00F12000  	Click_Ambient4_STM__AT_DSET+0
0x2CD8	0x01172000  	Click_Ambient4_STM__AT_PUB+0
; end of _applicationTask
_ambient4_readData:
;__ambient4_driver.c, 82 :: 		uint16_t ambient4_readData()
0x2838	0xB082    SUB	SP, SP, #8
0x283A	0xF8CDE000  STR	LR, [SP, #0]
;__ambient4_driver.c, 87 :: 		hal_i2cStart();
0x283E	0xF7FFFE1B  BL	__ambient4_driver_hal_i2cStart+0
;__ambient4_driver.c, 88 :: 		hal_i2cRead(_slaveAddress, readReg, 2, END_MODE_STOP);
0x2842	0xA901    ADD	R1, SP, #4
0x2844	0x480D    LDR	R0, [PC, #52]
0x2846	0x7800    LDRB	R0, [R0, #0]
0x2848	0x2301    MOVS	R3, #1
0x284A	0x2202    MOVS	R2, #2
0x284C	0xF7FFFF2A  BL	__ambient4_driver_hal_i2cRead+0
;__ambient4_driver.c, 90 :: 		readData = readReg[ 0 ];
0x2850	0xAA01    ADD	R2, SP, #4
0x2852	0x7810    LDRB	R0, [R2, #0]
; readData start address is: 0 (R0)
;__ambient4_driver.c, 91 :: 		readData <<= 8;
0x2854	0x0201    LSLS	R1, R0, #8
0x2856	0xB289    UXTH	R1, R1
; readData end address is: 0 (R0)
;__ambient4_driver.c, 92 :: 		readData |= readReg[ 1 ];
0x2858	0x1C50    ADDS	R0, R2, #1
0x285A	0x7800    LDRB	R0, [R0, #0]
0x285C	0xEA410000  ORR	R0, R1, R0, LSL #0
0x2860	0xB280    UXTH	R0, R0
;__ambient4_driver.c, 94 :: 		readData = readData / 1.2;
0x2862	0xF7FFFD89  BL	__UnsignedIntegralToFloat+0
0x2866	0x4A06    LDR	R2, [PC, #24]
0x2868	0xF7FFFE30  BL	__Div_FP+0
0x286C	0xF7FFFE8C  BL	__FloatToUnsignedIntegral+0
0x2870	0xB280    UXTH	R0, R0
;__ambient4_driver.c, 95 :: 		return readData;
;__ambient4_driver.c, 96 :: 		}
L_end_ambient4_readData:
0x2872	0xF8DDE000  LDR	LR, [SP, #0]
0x2876	0xB002    ADD	SP, SP, #8
0x2878	0x4770    BX	LR
0x287A	0xBF00    NOP
0x287C	0x05812000  	__ambient4_driver__slaveAddress+0
0x2880	0x999A3F99  	#1067030938
; end of _ambient4_readData
__ambient4_driver_hal_i2cRead:
;__hal_stm32.c, 106 :: 		static int hal_i2cRead(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
; endMode start address is: 12 (R3)
; nBytes start address is: 8 (R2)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0x26A4	0xB082    SUB	SP, SP, #8
0x26A6	0xF8CDE000  STR	LR, [SP, #0]
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 4 (R1)
; nBytes start address is: 8 (R2)
; endMode start address is: 12 (R3)
;__hal_stm32.c, 108 :: 		int res = 0;
0x26AA	0xF2400400  MOVW	R4, #0
0x26AE	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_stm32.c, 110 :: 		fp_i2cRead(slaveAddress, ptr, nBytes, endMode);
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
0x26B2	0x4C04    LDR	R4, [PC, #16]
0x26B4	0x6824    LDR	R4, [R4, #0]
0x26B6	0x47A0    BLX	R4
;__hal_stm32.c, 111 :: 		return res;
0x26B8	0xF9BD0004  LDRSH	R0, [SP, #4]
;__hal_stm32.c, 112 :: 		}
L_end_hal_i2cRead:
0x26BC	0xF8DDE000  LDR	LR, [SP, #0]
0x26C0	0xB002    ADD	SP, SP, #8
0x26C2	0x4770    BX	LR
0x26C4	0x05A02000  	__ambient4_driver_fp_i2cRead+0
; end of __ambient4_driver_hal_i2cRead
_I2C1_Read:
;__Lib_I2C_12.c, 552 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x1658	0xB081    SUB	SP, SP, #4
0x165A	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 553 :: 		
0x165E	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x1660	0x4613    MOV	R3, R2
0x1662	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x1664	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x1666	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x1668	0xF7FFFAE0  BL	_I2Cx_Read+0
0x166C	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 554 :: 		
L_end_I2C1_Read:
0x166E	0xF8DDE000  LDR	LR, [SP, #0]
0x1672	0xB001    ADD	SP, SP, #4
0x1674	0x4770    BX	LR
0x1676	0xBF00    NOP
0x1678	0x54004000  	I2C1_CR1+0
; end of _I2C1_Read
_I2Cx_Read:
;__Lib_I2C_12.c, 319 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0C2C	0xB082    SUB	SP, SP, #8
0x0C2E	0xF8CDE000  STR	LR, [SP, #0]
0x0C32	0xB2CF    UXTB	R7, R1
0x0C34	0x4601    MOV	R1, R0
0x0C36	0x4698    MOV	R8, R3
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 4 (R1)
; slave_address start address is: 28 (R7)
; buf start address is: 8 (R2)
; count start address is: 32 (R8)
; END_mode start address is: 12 (R3)
0x0C38	0x9B02    LDR	R3, [SP, #8]
;__Lib_I2C_12.c, 321 :: 		
; i start address is: 24 (R6)
0x0C3A	0xF04F0600  MOV	R6, #0
;__Lib_I2C_12.c, 322 :: 		
; timeout start address is: 20 (R5)
0x0C3E	0xF04F0500  MOV	R5, #0
;__Lib_I2C_12.c, 325 :: 		
0x0C42	0x4CC4    LDR	R4, [PC, #784]
0x0C44	0x42A1    CMP	R1, R4
0x0C46	0xD107    BNE	L_I2Cx_Read40
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 326 :: 		
0x0C48	0x4CC3    LDR	R4, [PC, #780]
; timeout start address is: 36 (R9)
0x0C4A	0xF8D49000  LDR	R9, [R4, #0]
;__Lib_I2C_12.c, 327 :: 		
0x0C4E	0x4CC3    LDR	R4, [PC, #780]
0x0C50	0x6825    LDR	R5, [R4, #0]
0x0C52	0x4CC3    LDR	R4, [PC, #780]
0x0C54	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_12.c, 328 :: 		
; timeout end address is: 36 (R9)
0x0C56	0xE00B    B	L_I2Cx_Read41
L_I2Cx_Read40:
;__Lib_I2C_12.c, 329 :: 		
; timeout start address is: 20 (R5)
0x0C58	0x4CC2    LDR	R4, [PC, #776]
0x0C5A	0x42A1    CMP	R1, R4
0x0C5C	0xD107    BNE	L__I2Cx_Read130
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 330 :: 		
0x0C5E	0x4CC2    LDR	R4, [PC, #776]
; timeout start address is: 0 (R0)
0x0C60	0x6820    LDR	R0, [R4, #0]
;__Lib_I2C_12.c, 331 :: 		
0x0C62	0x4CC2    LDR	R4, [PC, #776]
0x0C64	0x6825    LDR	R5, [R4, #0]
0x0C66	0x4CBE    LDR	R4, [PC, #760]
0x0C68	0x6025    STR	R5, [R4, #0]
; timeout end address is: 0 (R0)
0x0C6A	0x4681    MOV	R9, R0
;__Lib_I2C_12.c, 332 :: 		
0x0C6C	0xE000    B	L_I2Cx_Read42
L__I2Cx_Read130:
;__Lib_I2C_12.c, 329 :: 		
0x0C6E	0x46A9    MOV	R9, R5
;__Lib_I2C_12.c, 332 :: 		
L_I2Cx_Read42:
; timeout start address is: 36 (R9)
; timeout end address is: 36 (R9)
L_I2Cx_Read41:
;__Lib_I2C_12.c, 334 :: 		
; timeout start address is: 36 (R9)
0x0C70	0x4CBF    LDR	R4, [PC, #764]
0x0C72	0xF8C49000  STR	R9, [R4, #0]
;__Lib_I2C_12.c, 336 :: 		
0x0C76	0xE1F4    B	L_I2Cx_Read43
; count end address is: 32 (R8)
;__Lib_I2C_12.c, 337 :: 		
L_I2Cx_Read45:
;__Lib_I2C_12.c, 338 :: 		
0x0C78	0xF2010510  ADDW	R5, R1, #16
0x0C7C	0x007C    LSLS	R4, R7, #1
0x0C7E	0xB2A4    UXTH	R4, R4
; slave_address end address is: 28 (R7)
0x0C80	0xF0440401  ORR	R4, R4, #1
0x0C84	0xB2A4    UXTH	R4, R4
0x0C86	0x602C    STR	R4, [R5, #0]
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
0x0C88	0x9601    STR	R6, [SP, #4]
0x0C8A	0x4616    MOV	R6, R2
0x0C8C	0x464F    MOV	R7, R9
0x0C8E	0x9A01    LDR	R2, [SP, #4]
;__Lib_I2C_12.c, 339 :: 		
L_I2Cx_Read46:
; timeout start address is: 28 (R7)
; i start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 4 (R1)
0x0C90	0xF2010414  ADDW	R4, R1, #20
0x0C94	0x6825    LDR	R5, [R4, #0]
0x0C96	0xF3C50440  UBFX	R4, R5, #1, #1
0x0C9A	0xB964    CBNZ	R4, L_I2Cx_Read47
;__Lib_I2C_12.c, 340 :: 		
0x0C9C	0x4CB4    LDR	R4, [PC, #720]
0x0C9E	0x6824    LDR	R4, [R4, #0]
0x0CA0	0xB144    CBZ	R4, L__I2Cx_Read131
;__Lib_I2C_12.c, 341 :: 		
0x0CA2	0xB927    CBNZ	R7, L_I2Cx_Read49
; i end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; buf end address is: 24 (R6)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 342 :: 		
0x0CA4	0x2003    MOVS	R0, #3
0x0CA6	0x4CAE    LDR	R4, [PC, #696]
0x0CA8	0x6824    LDR	R4, [R4, #0]
0x0CAA	0x47A0    BLX	R4
;__Lib_I2C_12.c, 343 :: 		
0x0CAC	0xE1E2    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 344 :: 		
L_I2Cx_Read49:
;__Lib_I2C_12.c, 345 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 24 (R6)
; END_mode start address is: 12 (R3)
; i start address is: 8 (R2)
0x0CAE	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0CB0	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 346 :: 		
0x0CB2	0xE7FF    B	L_I2Cx_Read48
L__I2Cx_Read131:
;__Lib_I2C_12.c, 340 :: 		
;__Lib_I2C_12.c, 346 :: 		
L_I2Cx_Read48:
;__Lib_I2C_12.c, 347 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x0CB4	0xE7EC    B	L_I2Cx_Read46
L_I2Cx_Read47:
;__Lib_I2C_12.c, 348 :: 		
0x0CB6	0x2500    MOVS	R5, #0
0x0CB8	0x680C    LDR	R4, [R1, #0]
0x0CBA	0xF365248A  BFI	R4, R5, #10, #1
0x0CBE	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 349 :: 		
0x0CC0	0xF2010414  ADDW	R4, R1, #20
0x0CC4	0x6820    LDR	R0, [R4, #0]
; temp start address is: 0 (R0)
;__Lib_I2C_12.c, 350 :: 		
0x0CC6	0xBF00    NOP
;__Lib_I2C_12.c, 351 :: 		
0x0CC8	0xF2010418  ADDW	R4, R1, #24
0x0CCC	0x6824    LDR	R4, [R4, #0]
0x0CCE	0x0424    LSLS	R4, R4, #16
0x0CD0	0xEA400404  ORR	R4, R0, R4, LSL #0
0x0CD4	0x4620    MOV	R0, R4
; temp end address is: 0 (R0)
;__Lib_I2C_12.c, 352 :: 		
0x0CD6	0x2B01    CMP	R3, #1
0x0CD8	0xD105    BNE	L_I2Cx_Read50
;__Lib_I2C_12.c, 353 :: 		
0x0CDA	0x2501    MOVS	R5, #1
0x0CDC	0x680C    LDR	R4, [R1, #0]
0x0CDE	0xF3652449  BFI	R4, R5, #9, #1
0x0CE2	0x600C    STR	R4, [R1, #0]
0x0CE4	0xE004    B	L_I2Cx_Read51
L_I2Cx_Read50:
;__Lib_I2C_12.c, 355 :: 		
0x0CE6	0x2501    MOVS	R5, #1
0x0CE8	0x680C    LDR	R4, [R1, #0]
0x0CEA	0xF3652408  BFI	R4, R5, #8, #1
0x0CEE	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 356 :: 		
L_I2Cx_Read51:
;__Lib_I2C_12.c, 358 :: 		
0x0CF0	0x4C9F    LDR	R4, [PC, #636]
; timeout start address is: 20 (R5)
0x0CF2	0x6825    LDR	R5, [R4, #0]
; i end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; buf end address is: 24 (R6)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 20 (R5)
0x0CF4	0x4691    MOV	R9, R2
0x0CF6	0x4698    MOV	R8, R3
0x0CF8	0x4637    MOV	R7, R6
0x0CFA	0x460E    MOV	R6, R1
;__Lib_I2C_12.c, 359 :: 		
L_I2Cx_Read52:
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 28 (R7)
; END_mode start address is: 32 (R8)
; i start address is: 36 (R9)
0x0CFC	0x499D    LDR	R1, [PC, #628]
0x0CFE	0x4630    MOV	R0, R6
0x0D00	0xF7FFFBD2  BL	_ChekXForEvent+0
0x0D04	0xB968    CBNZ	R0, L_I2Cx_Read53
;__Lib_I2C_12.c, 360 :: 		
0x0D06	0x4C9A    LDR	R4, [PC, #616]
0x0D08	0x6824    LDR	R4, [R4, #0]
0x0D0A	0xB14C    CBZ	R4, L__I2Cx_Read132
;__Lib_I2C_12.c, 361 :: 		
0x0D0C	0xB925    CBNZ	R5, L_I2Cx_Read55
; I2C_BASE end address is: 24 (R6)
; buf end address is: 28 (R7)
; END_mode end address is: 32 (R8)
; i end address is: 36 (R9)
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 362 :: 		
0x0D0E	0x2003    MOVS	R0, #3
0x0D10	0x4C93    LDR	R4, [PC, #588]
0x0D12	0x6824    LDR	R4, [R4, #0]
0x0D14	0x47A0    BLX	R4
;__Lib_I2C_12.c, 363 :: 		
0x0D16	0xE1AD    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 364 :: 		
L_I2Cx_Read55:
;__Lib_I2C_12.c, 365 :: 		
; timeout start address is: 20 (R5)
; i start address is: 36 (R9)
; END_mode start address is: 32 (R8)
; buf start address is: 28 (R7)
; I2C_BASE start address is: 24 (R6)
0x0D18	0x1E6C    SUBS	R4, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 0 (R0)
0x0D1A	0x4620    MOV	R0, R4
; timeout end address is: 0 (R0)
0x0D1C	0x4605    MOV	R5, R0
;__Lib_I2C_12.c, 366 :: 		
0x0D1E	0xE7FF    B	L_I2Cx_Read54
L__I2Cx_Read132:
;__Lib_I2C_12.c, 360 :: 		
;__Lib_I2C_12.c, 366 :: 		
L_I2Cx_Read54:
;__Lib_I2C_12.c, 367 :: 		
; timeout start address is: 20 (R5)
; timeout end address is: 20 (R5)
0x0D20	0xE7EC    B	L_I2Cx_Read52
L_I2Cx_Read53:
;__Lib_I2C_12.c, 368 :: 		
0x0D22	0xEB070509  ADD	R5, R7, R9, LSL #0
; buf end address is: 28 (R7)
; i end address is: 36 (R9)
0x0D26	0xF2060410  ADDW	R4, R6, #16
0x0D2A	0x6824    LDR	R4, [R4, #0]
0x0D2C	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_12.c, 369 :: 		
0x0D2E	0xF1B80F01  CMP	R8, #1
0x0D32	0xD113    BNE	L_I2Cx_Read56
; END_mode end address is: 32 (R8)
;__Lib_I2C_12.c, 370 :: 		
0x0D34	0x4C8E    LDR	R4, [PC, #568]
; timeout start address is: 4 (R1)
0x0D36	0x6821    LDR	R1, [R4, #0]
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 4 (R1)
0x0D38	0x4630    MOV	R0, R6
;__Lib_I2C_12.c, 371 :: 		
L_I2Cx_Read57:
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0D3A	0x6805    LDR	R5, [R0, #0]
0x0D3C	0xF3C52440  UBFX	R4, R5, #9, #1
0x0D40	0xB95C    CBNZ	R4, L_I2Cx_Read58
;__Lib_I2C_12.c, 372 :: 		
0x0D42	0x4C8B    LDR	R4, [PC, #556]
0x0D44	0x6824    LDR	R4, [R4, #0]
0x0D46	0xB13C    CBZ	R4, L__I2Cx_Read133
;__Lib_I2C_12.c, 373 :: 		
0x0D48	0xB921    CBNZ	R1, L_I2Cx_Read60
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
;__Lib_I2C_12.c, 374 :: 		
0x0D4A	0x2003    MOVS	R0, #3
0x0D4C	0x4C84    LDR	R4, [PC, #528]
0x0D4E	0x6824    LDR	R4, [R4, #0]
0x0D50	0x47A0    BLX	R4
;__Lib_I2C_12.c, 375 :: 		
0x0D52	0xE18F    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 376 :: 		
L_I2Cx_Read60:
;__Lib_I2C_12.c, 377 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0D54	0x1E49    SUBS	R1, R1, #1
; timeout end address is: 4 (R1)
;__Lib_I2C_12.c, 378 :: 		
0x0D56	0xE7FF    B	L_I2Cx_Read59
L__I2Cx_Read133:
;__Lib_I2C_12.c, 372 :: 		
;__Lib_I2C_12.c, 378 :: 		
L_I2Cx_Read59:
;__Lib_I2C_12.c, 379 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
0x0D58	0xE7EF    B	L_I2Cx_Read57
L_I2Cx_Read58:
;__Lib_I2C_12.c, 380 :: 		
0x0D5A	0xE012    B	L_I2Cx_Read61
L_I2Cx_Read56:
;__Lib_I2C_12.c, 382 :: 		
; I2C_BASE start address is: 24 (R6)
0x0D5C	0x4C84    LDR	R4, [PC, #528]
; timeout start address is: 4 (R1)
0x0D5E	0x6821    LDR	R1, [R4, #0]
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 4 (R1)
0x0D60	0x4630    MOV	R0, R6
;__Lib_I2C_12.c, 383 :: 		
L_I2Cx_Read62:
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0D62	0x6805    LDR	R5, [R0, #0]
0x0D64	0xF3C52400  UBFX	R4, R5, #8, #1
0x0D68	0xB95C    CBNZ	R4, L_I2Cx_Read63
;__Lib_I2C_12.c, 384 :: 		
0x0D6A	0x4C81    LDR	R4, [PC, #516]
0x0D6C	0x6824    LDR	R4, [R4, #0]
0x0D6E	0xB13C    CBZ	R4, L__I2Cx_Read134
;__Lib_I2C_12.c, 385 :: 		
0x0D70	0xB921    CBNZ	R1, L_I2Cx_Read65
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
;__Lib_I2C_12.c, 386 :: 		
0x0D72	0x2003    MOVS	R0, #3
0x0D74	0x4C7A    LDR	R4, [PC, #488]
0x0D76	0x6824    LDR	R4, [R4, #0]
0x0D78	0x47A0    BLX	R4
;__Lib_I2C_12.c, 387 :: 		
0x0D7A	0xE17B    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 388 :: 		
L_I2Cx_Read65:
;__Lib_I2C_12.c, 389 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0D7C	0x1E49    SUBS	R1, R1, #1
; timeout end address is: 4 (R1)
;__Lib_I2C_12.c, 390 :: 		
0x0D7E	0xE7FF    B	L_I2Cx_Read64
L__I2Cx_Read134:
;__Lib_I2C_12.c, 384 :: 		
;__Lib_I2C_12.c, 390 :: 		
L_I2Cx_Read64:
;__Lib_I2C_12.c, 391 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
0x0D80	0xE7EF    B	L_I2Cx_Read62
L_I2Cx_Read63:
;__Lib_I2C_12.c, 392 :: 		
L_I2Cx_Read61:
;__Lib_I2C_12.c, 393 :: 		
0x0D82	0xE177    B	L_I2Cx_Read44
;__Lib_I2C_12.c, 395 :: 		
L_I2Cx_Read66:
;__Lib_I2C_12.c, 396 :: 		
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
; timeout start address is: 36 (R9)
; slave_address start address is: 28 (R7)
0x0D84	0x2501    MOVS	R5, #1
0x0D86	0x680C    LDR	R4, [R1, #0]
0x0D88	0xF365248A  BFI	R4, R5, #10, #1
0x0D8C	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 397 :: 		
0x0D8E	0x2501    MOVS	R5, #1
0x0D90	0x680C    LDR	R4, [R1, #0]
0x0D92	0xF36524CB  BFI	R4, R5, #11, #1
0x0D96	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 398 :: 		
0x0D98	0xF2010510  ADDW	R5, R1, #16
0x0D9C	0x007C    LSLS	R4, R7, #1
0x0D9E	0xB2A4    UXTH	R4, R4
; slave_address end address is: 28 (R7)
0x0DA0	0xF0440401  ORR	R4, R4, #1
0x0DA4	0xB2A4    UXTH	R4, R4
0x0DA6	0x602C    STR	R4, [R5, #0]
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
0x0DA8	0x464F    MOV	R7, R9
;__Lib_I2C_12.c, 399 :: 		
L_I2Cx_Read67:
; timeout start address is: 28 (R7)
; i start address is: 24 (R6)
; END_mode start address is: 12 (R3)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x0DAA	0xF2010414  ADDW	R4, R1, #20
0x0DAE	0x6825    LDR	R5, [R4, #0]
0x0DB0	0xF3C50440  UBFX	R4, R5, #1, #1
0x0DB4	0xB964    CBNZ	R4, L_I2Cx_Read68
;__Lib_I2C_12.c, 400 :: 		
0x0DB6	0x4C6E    LDR	R4, [PC, #440]
0x0DB8	0x6824    LDR	R4, [R4, #0]
0x0DBA	0xB144    CBZ	R4, L__I2Cx_Read135
;__Lib_I2C_12.c, 401 :: 		
0x0DBC	0xB927    CBNZ	R7, L_I2Cx_Read70
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 402 :: 		
0x0DBE	0x2003    MOVS	R0, #3
0x0DC0	0x4C67    LDR	R4, [PC, #412]
0x0DC2	0x6824    LDR	R4, [R4, #0]
0x0DC4	0x47A0    BLX	R4
;__Lib_I2C_12.c, 403 :: 		
0x0DC6	0xE155    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 404 :: 		
L_I2Cx_Read70:
;__Lib_I2C_12.c, 405 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
0x0DC8	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0DCA	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 406 :: 		
0x0DCC	0xE7FF    B	L_I2Cx_Read69
L__I2Cx_Read135:
;__Lib_I2C_12.c, 400 :: 		
;__Lib_I2C_12.c, 406 :: 		
L_I2Cx_Read69:
;__Lib_I2C_12.c, 407 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x0DCE	0xE7EC    B	L_I2Cx_Read67
L_I2Cx_Read68:
;__Lib_I2C_12.c, 408 :: 		
0x0DD0	0xF2010414  ADDW	R4, R1, #20
0x0DD4	0x6820    LDR	R0, [R4, #0]
; temp start address is: 0 (R0)
;__Lib_I2C_12.c, 409 :: 		
0x0DD6	0xBF00    NOP
;__Lib_I2C_12.c, 410 :: 		
0x0DD8	0xF2010418  ADDW	R4, R1, #24
0x0DDC	0x6824    LDR	R4, [R4, #0]
0x0DDE	0x0424    LSLS	R4, R4, #16
0x0DE0	0x4320    ORRS	R0, R4
; temp end address is: 0 (R0)
;__Lib_I2C_12.c, 411 :: 		
0x0DE2	0x2500    MOVS	R5, #0
0x0DE4	0x680C    LDR	R4, [R1, #0]
0x0DE6	0xF365248A  BFI	R4, R5, #10, #1
0x0DEA	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 413 :: 		
0x0DEC	0x4C60    LDR	R4, [PC, #384]
; timeout start address is: 28 (R7)
0x0DEE	0x6827    LDR	R7, [R4, #0]
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 414 :: 		
L_I2Cx_Read71:
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
0x0DF0	0xF2010414  ADDW	R4, R1, #20
0x0DF4	0x6825    LDR	R5, [R4, #0]
0x0DF6	0xF3C50480  UBFX	R4, R5, #2, #1
0x0DFA	0xB964    CBNZ	R4, L_I2Cx_Read72
;__Lib_I2C_12.c, 415 :: 		
0x0DFC	0x4C5C    LDR	R4, [PC, #368]
0x0DFE	0x6824    LDR	R4, [R4, #0]
0x0E00	0xB144    CBZ	R4, L__I2Cx_Read136
;__Lib_I2C_12.c, 416 :: 		
0x0E02	0xB927    CBNZ	R7, L_I2Cx_Read74
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 417 :: 		
0x0E04	0x2003    MOVS	R0, #3
0x0E06	0x4C56    LDR	R4, [PC, #344]
0x0E08	0x6824    LDR	R4, [R4, #0]
0x0E0A	0x47A0    BLX	R4
;__Lib_I2C_12.c, 418 :: 		
0x0E0C	0xE132    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 419 :: 		
L_I2Cx_Read74:
;__Lib_I2C_12.c, 420 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
0x0E0E	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0E10	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 421 :: 		
0x0E12	0xE7FF    B	L_I2Cx_Read73
L__I2Cx_Read136:
;__Lib_I2C_12.c, 415 :: 		
;__Lib_I2C_12.c, 421 :: 		
L_I2Cx_Read73:
;__Lib_I2C_12.c, 422 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x0E14	0xE7EC    B	L_I2Cx_Read71
L_I2Cx_Read72:
;__Lib_I2C_12.c, 423 :: 		
0x0E16	0x2B01    CMP	R3, #1
0x0E18	0xD105    BNE	L_I2Cx_Read75
;__Lib_I2C_12.c, 424 :: 		
0x0E1A	0x2501    MOVS	R5, #1
0x0E1C	0x680C    LDR	R4, [R1, #0]
0x0E1E	0xF3652449  BFI	R4, R5, #9, #1
0x0E22	0x600C    STR	R4, [R1, #0]
0x0E24	0xE004    B	L_I2Cx_Read76
L_I2Cx_Read75:
;__Lib_I2C_12.c, 426 :: 		
0x0E26	0x2501    MOVS	R5, #1
0x0E28	0x680C    LDR	R4, [R1, #0]
0x0E2A	0xF3652408  BFI	R4, R5, #8, #1
0x0E2E	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 427 :: 		
L_I2Cx_Read76:
;__Lib_I2C_12.c, 428 :: 		
0x0E30	0x1995    ADDS	R5, R2, R6
0x0E32	0xF2010410  ADDW	R4, R1, #16
0x0E36	0x6824    LDR	R4, [R4, #0]
0x0E38	0x702C    STRB	R4, [R5, #0]
0x0E3A	0x1C74    ADDS	R4, R6, #1
; i end address is: 24 (R6)
;__Lib_I2C_12.c, 429 :: 		
0x0E3C	0x1915    ADDS	R5, R2, R4
; buf end address is: 8 (R2)
0x0E3E	0xF2010410  ADDW	R4, R1, #16
0x0E42	0x6824    LDR	R4, [R4, #0]
0x0E44	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_12.c, 430 :: 		
0x0E46	0x2B01    CMP	R3, #1
0x0E48	0xD114    BNE	L_I2Cx_Read77
; END_mode end address is: 12 (R3)
;__Lib_I2C_12.c, 431 :: 		
0x0E4A	0x4C49    LDR	R4, [PC, #292]
; timeout start address is: 8 (R2)
0x0E4C	0x6822    LDR	R2, [R4, #0]
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 432 :: 		
L_I2Cx_Read78:
; timeout start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x0E4E	0x680D    LDR	R5, [R1, #0]
0x0E50	0xF3C52440  UBFX	R4, R5, #9, #1
0x0E54	0xB964    CBNZ	R4, L_I2Cx_Read79
;__Lib_I2C_12.c, 433 :: 		
0x0E56	0x4C46    LDR	R4, [PC, #280]
0x0E58	0x6824    LDR	R4, [R4, #0]
0x0E5A	0xB144    CBZ	R4, L__I2Cx_Read137
;__Lib_I2C_12.c, 434 :: 		
0x0E5C	0xB922    CBNZ	R2, L_I2Cx_Read81
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 435 :: 		
0x0E5E	0x2003    MOVS	R0, #3
0x0E60	0x4C3F    LDR	R4, [PC, #252]
0x0E62	0x6824    LDR	R4, [R4, #0]
0x0E64	0x47A0    BLX	R4
;__Lib_I2C_12.c, 436 :: 		
0x0E66	0xE105    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 437 :: 		
L_I2Cx_Read81:
;__Lib_I2C_12.c, 438 :: 		
; I2C_BASE start address is: 4 (R1)
; timeout start address is: 8 (R2)
0x0E68	0x1E50    SUBS	R0, R2, #1
; timeout end address is: 8 (R2)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0E6A	0x4602    MOV	R2, R0
;__Lib_I2C_12.c, 439 :: 		
0x0E6C	0xE7FF    B	L_I2Cx_Read80
L__I2Cx_Read137:
;__Lib_I2C_12.c, 433 :: 		
;__Lib_I2C_12.c, 439 :: 		
L_I2Cx_Read80:
;__Lib_I2C_12.c, 440 :: 		
; timeout start address is: 8 (R2)
; timeout end address is: 8 (R2)
0x0E6E	0xE7EE    B	L_I2Cx_Read78
L_I2Cx_Read79:
;__Lib_I2C_12.c, 441 :: 		
0x0E70	0x4608    MOV	R0, R1
0x0E72	0xE013    B	L_I2Cx_Read82
L_I2Cx_Read77:
;__Lib_I2C_12.c, 443 :: 		
0x0E74	0x4C3E    LDR	R4, [PC, #248]
; timeout start address is: 8 (R2)
0x0E76	0x6822    LDR	R2, [R4, #0]
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 444 :: 		
L_I2Cx_Read83:
; timeout start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x0E78	0x680D    LDR	R5, [R1, #0]
0x0E7A	0xF3C52400  UBFX	R4, R5, #8, #1
0x0E7E	0xB964    CBNZ	R4, L_I2Cx_Read84
;__Lib_I2C_12.c, 445 :: 		
0x0E80	0x4C3B    LDR	R4, [PC, #236]
0x0E82	0x6824    LDR	R4, [R4, #0]
0x0E84	0xB144    CBZ	R4, L__I2Cx_Read138
;__Lib_I2C_12.c, 446 :: 		
0x0E86	0xB922    CBNZ	R2, L_I2Cx_Read86
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 447 :: 		
0x0E88	0x2003    MOVS	R0, #3
0x0E8A	0x4C35    LDR	R4, [PC, #212]
0x0E8C	0x6824    LDR	R4, [R4, #0]
0x0E8E	0x47A0    BLX	R4
;__Lib_I2C_12.c, 448 :: 		
0x0E90	0xE0F0    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 449 :: 		
L_I2Cx_Read86:
;__Lib_I2C_12.c, 450 :: 		
; I2C_BASE start address is: 4 (R1)
; timeout start address is: 8 (R2)
0x0E92	0x1E50    SUBS	R0, R2, #1
; timeout end address is: 8 (R2)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0E94	0x4602    MOV	R2, R0
;__Lib_I2C_12.c, 451 :: 		
0x0E96	0xE7FF    B	L_I2Cx_Read85
L__I2Cx_Read138:
;__Lib_I2C_12.c, 445 :: 		
;__Lib_I2C_12.c, 451 :: 		
L_I2Cx_Read85:
;__Lib_I2C_12.c, 452 :: 		
; timeout start address is: 8 (R2)
; timeout end address is: 8 (R2)
0x0E98	0xE7EE    B	L_I2Cx_Read83
L_I2Cx_Read84:
;__Lib_I2C_12.c, 453 :: 		
0x0E9A	0x4608    MOV	R0, R1
L_I2Cx_Read82:
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 455 :: 		
; I2C_BASE start address is: 0 (R0)
0x0E9C	0x2500    MOVS	R5, #0
0x0E9E	0x6804    LDR	R4, [R0, #0]
0x0EA0	0xF36524CB  BFI	R4, R5, #11, #1
0x0EA4	0x6004    STR	R4, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_12.c, 457 :: 		
0x0EA6	0xE0E5    B	L_I2Cx_Read44
;__Lib_I2C_12.c, 459 :: 		
L_I2Cx_Read87:
;__Lib_I2C_12.c, 460 :: 		
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; buf start address is: 8 (R2)
; timeout start address is: 36 (R9)
; count start address is: 32 (R8)
; slave_address start address is: 28 (R7)
0x0EA8	0x2501    MOVS	R5, #1
0x0EAA	0x680C    LDR	R4, [R1, #0]
0x0EAC	0xF365248A  BFI	R4, R5, #10, #1
0x0EB0	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 461 :: 		
0x0EB2	0xF2010510  ADDW	R5, R1, #16
0x0EB6	0x007C    LSLS	R4, R7, #1
0x0EB8	0xB2A4    UXTH	R4, R4
; slave_address end address is: 28 (R7)
0x0EBA	0xF0440401  ORR	R4, R4, #1
0x0EBE	0xB2A4    UXTH	R4, R4
0x0EC0	0x602C    STR	R4, [R5, #0]
; count end address is: 32 (R8)
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
0x0EC2	0x4646    MOV	R6, R8
0x0EC4	0x46C8    MOV	R8, R9
0x0EC6	0x4689    MOV	R9, R1
0x0EC8	0x4617    MOV	R7, R2
0x0ECA	0x461D    MOV	R5, R3
;__Lib_I2C_12.c, 462 :: 		
L_I2Cx_Read88:
; timeout start address is: 32 (R8)
; END_mode start address is: 20 (R5)
; count start address is: 24 (R6)
; buf start address is: 28 (R7)
; I2C_BASE start address is: 36 (R9)
0x0ECC	0x492A    LDR	R1, [PC, #168]
0x0ECE	0x4648    MOV	R0, R9
0x0ED0	0xF7FFFAEA  BL	_ChekXForEvent+0
0x0ED4	0xB978    CBNZ	R0, L_I2Cx_Read89
;__Lib_I2C_12.c, 463 :: 		
0x0ED6	0x4C26    LDR	R4, [PC, #152]
0x0ED8	0x6824    LDR	R4, [R4, #0]
0x0EDA	0xB15C    CBZ	R4, L__I2Cx_Read139
;__Lib_I2C_12.c, 464 :: 		
0x0EDC	0xF1B80F00  CMP	R8, #0
0x0EE0	0xD104    BNE	L_I2Cx_Read91
; END_mode end address is: 20 (R5)
; count end address is: 24 (R6)
; I2C_BASE end address is: 36 (R9)
; timeout end address is: 32 (R8)
; buf end address is: 28 (R7)
;__Lib_I2C_12.c, 465 :: 		
0x0EE2	0x2003    MOVS	R0, #3
0x0EE4	0x4C1E    LDR	R4, [PC, #120]
0x0EE6	0x6824    LDR	R4, [R4, #0]
0x0EE8	0x47A0    BLX	R4
;__Lib_I2C_12.c, 466 :: 		
0x0EEA	0xE0C3    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 467 :: 		
L_I2Cx_Read91:
;__Lib_I2C_12.c, 468 :: 		
; buf start address is: 28 (R7)
; timeout start address is: 32 (R8)
; I2C_BASE start address is: 36 (R9)
; count start address is: 24 (R6)
; END_mode start address is: 20 (R5)
0x0EEC	0xF1A80001  SUB	R0, R8, #1
; timeout end address is: 32 (R8)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0EF0	0x4680    MOV	R8, R0
;__Lib_I2C_12.c, 469 :: 		
0x0EF2	0xE7FF    B	L_I2Cx_Read90
L__I2Cx_Read139:
;__Lib_I2C_12.c, 463 :: 		
;__Lib_I2C_12.c, 469 :: 		
L_I2Cx_Read90:
;__Lib_I2C_12.c, 470 :: 		
; timeout start address is: 32 (R8)
; timeout end address is: 32 (R8)
0x0EF4	0xE7EA    B	L_I2Cx_Read88
L_I2Cx_Read89:
;__Lib_I2C_12.c, 471 :: 		
; i start address is: 4 (R1)
0x0EF6	0x2100    MOVS	R1, #0
; END_mode end address is: 20 (R5)
; count end address is: 24 (R6)
; I2C_BASE end address is: 36 (R9)
; i end address is: 4 (R1)
; buf end address is: 28 (R7)
0x0EF8	0x46A8    MOV	R8, R5
0x0EFA	0x464A    MOV	R2, R9
0x0EFC	0x46B1    MOV	R9, R6
0x0EFE	0x463B    MOV	R3, R7
;__Lib_I2C_12.c, 472 :: 		
L_I2Cx_Read92:
; i start address is: 4 (R1)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 12 (R3)
; count start address is: 36 (R9)
; END_mode start address is: 32 (R8)
0x0F00	0xF1A90403  SUB	R4, R9, #3
0x0F04	0x42A1    CMP	R1, R4
0x0F06	0xD222    BCS	L_I2Cx_Read93
;__Lib_I2C_12.c, 473 :: 		
0x0F08	0x4C19    LDR	R4, [PC, #100]
; timeout start address is: 20 (R5)
0x0F0A	0x6825    LDR	R5, [R4, #0]
; buf end address is: 12 (R3)
; count end address is: 36 (R9)
; i end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
; END_mode end address is: 32 (R8)
; timeout end address is: 20 (R5)
0x0F0C	0x468A    MOV	R10, R1
0x0F0E	0x4617    MOV	R7, R2
0x0F10	0x461E    MOV	R6, R3
;__Lib_I2C_12.c, 474 :: 		
L_I2Cx_Read94:
; timeout start address is: 20 (R5)
; END_mode start address is: 32 (R8)
; count start address is: 36 (R9)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 28 (R7)
; i start address is: 40 (R10)
0x0F12	0x4918    LDR	R1, [PC, #96]
0x0F14	0x4638    MOV	R0, R7
0x0F16	0xF7FFFAC7  BL	_ChekXForEvent+0
0x0F1A	0xB960    CBNZ	R0, L_I2Cx_Read95
;__Lib_I2C_12.c, 475 :: 		
0x0F1C	0x4C14    LDR	R4, [PC, #80]
0x0F1E	0x6824    LDR	R4, [R4, #0]
0x0F20	0xB144    CBZ	R4, L__I2Cx_Read140
;__Lib_I2C_12.c, 476 :: 		
0x0F22	0xB925    CBNZ	R5, L_I2Cx_Read97
; count end address is: 36 (R9)
; I2C_BASE end address is: 28 (R7)
; i end address is: 40 (R10)
; buf end address is: 24 (R6)
; END_mode end address is: 32 (R8)
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 477 :: 		
0x0F24	0x2003    MOVS	R0, #3
0x0F26	0x4C0E    LDR	R4, [PC, #56]
0x0F28	0x6824    LDR	R4, [R4, #0]
0x0F2A	0x47A0    BLX	R4
;__Lib_I2C_12.c, 478 :: 		
0x0F2C	0xE0A2    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 479 :: 		
L_I2Cx_Read97:
;__Lib_I2C_12.c, 480 :: 		
; timeout start address is: 20 (R5)
; END_mode start address is: 32 (R8)
; buf start address is: 24 (R6)
; i start address is: 40 (R10)
; I2C_BASE start address is: 28 (R7)
; count start address is: 36 (R9)
0x0F2E	0x1E68    SUBS	R0, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0F30	0x4605    MOV	R5, R0
;__Lib_I2C_12.c, 481 :: 		
0x0F32	0xE7FF    B	L_I2Cx_Read96
L__I2Cx_Read140:
;__Lib_I2C_12.c, 475 :: 		
;__Lib_I2C_12.c, 481 :: 		
L_I2Cx_Read96:
;__Lib_I2C_12.c, 482 :: 		
; timeout start address is: 20 (R5)
; timeout end address is: 20 (R5)
0x0F34	0xE7ED    B	L_I2Cx_Read94
L_I2Cx_Read95:
;__Lib_I2C_12.c, 483 :: 		
0x0F36	0xEB06050A  ADD	R5, R6, R10, LSL #0
0x0F3A	0xF2070410  ADDW	R4, R7, #16
0x0F3E	0x6824    LDR	R4, [R4, #0]
0x0F40	0x702C    STRB	R4, [R5, #0]
0x0F42	0xF10A0401  ADD	R4, R10, #1
; i end address is: 40 (R10)
; i start address is: 4 (R1)
0x0F46	0x4621    MOV	R1, R4
;__Lib_I2C_12.c, 484 :: 		
; count end address is: 36 (R9)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 24 (R6)
0x0F48	0x4633    MOV	R3, R6
0x0F4A	0x463A    MOV	R2, R7
0x0F4C	0xE7D8    B	L_I2Cx_Read92
L_I2Cx_Read93:
;__Lib_I2C_12.c, 485 :: 		
; I2C_BASE start address is: 8 (R2)
; buf start address is: 12 (R3)
0x0F4E	0x4C08    LDR	R4, [PC, #32]
0x0F50	0xF000B814  B	#40
0x0F54	0x54004000  	I2C1_CR1+0
0x0F58	0x01482000  	__Lib_I2C_12__I2C1_TIMEOUT+0
0x0F5C	0x05AC2000  	_I2C1_Timeout_Ptr+0
0x0F60	0x05A82000  	_I2Cx_Timeout_Ptr+0
0x0F64	0x58004000  	I2C2_CR1+0
0x0F68	0x014C2000  	__Lib_I2C_12__I2C2_TIMEOUT+0
0x0F6C	0x05B02000  	_I2C2_Timeout_Ptr+0
0x0F70	0x01502000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
0x0F74	0x00400003  	#196672
0x0F78	0x00020003  	#196610
; timeout start address is: 28 (R7)
0x0F7C	0x6827    LDR	R7, [R4, #0]
; buf end address is: 12 (R3)
; i end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
; timeout end address is: 28 (R7)
; END_mode end address is: 32 (R8)
0x0F7E	0x9301    STR	R3, [SP, #4]
0x0F80	0x460B    MOV	R3, R1
0x0F82	0x4616    MOV	R6, R2
0x0F84	0x4642    MOV	R2, R8
0x0F86	0x9901    LDR	R1, [SP, #4]
;__Lib_I2C_12.c, 486 :: 		
L_I2Cx_Read98:
; timeout start address is: 28 (R7)
; END_mode start address is: 8 (R2)
; buf start address is: 4 (R1)
; I2C_BASE start address is: 24 (R6)
; i start address is: 12 (R3)
0x0F88	0xF2060414  ADDW	R4, R6, #20
0x0F8C	0x6825    LDR	R5, [R4, #0]
0x0F8E	0xF3C50480  UBFX	R4, R5, #2, #1
0x0F92	0xB964    CBNZ	R4, L_I2Cx_Read99
;__Lib_I2C_12.c, 487 :: 		
0x0F94	0x4C39    LDR	R4, [PC, #228]
0x0F96	0x6824    LDR	R4, [R4, #0]
0x0F98	0xB144    CBZ	R4, L__I2Cx_Read141
;__Lib_I2C_12.c, 488 :: 		
0x0F9A	0xB927    CBNZ	R7, L_I2Cx_Read101
; END_mode end address is: 8 (R2)
; i end address is: 12 (R3)
; buf end address is: 4 (R1)
; timeout end address is: 28 (R7)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_12.c, 489 :: 		
0x0F9C	0x2003    MOVS	R0, #3
0x0F9E	0x4C38    LDR	R4, [PC, #224]
0x0FA0	0x6824    LDR	R4, [R4, #0]
0x0FA2	0x47A0    BLX	R4
;__Lib_I2C_12.c, 490 :: 		
0x0FA4	0xE066    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 491 :: 		
L_I2Cx_Read101:
;__Lib_I2C_12.c, 492 :: 		
; I2C_BASE start address is: 24 (R6)
; timeout start address is: 28 (R7)
; buf start address is: 4 (R1)
; i start address is: 12 (R3)
; END_mode start address is: 8 (R2)
0x0FA6	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0FA8	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 493 :: 		
0x0FAA	0xE7FF    B	L_I2Cx_Read100
L__I2Cx_Read141:
;__Lib_I2C_12.c, 487 :: 		
;__Lib_I2C_12.c, 493 :: 		
L_I2Cx_Read100:
;__Lib_I2C_12.c, 494 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x0FAC	0xE7EC    B	L_I2Cx_Read98
L_I2Cx_Read99:
;__Lib_I2C_12.c, 495 :: 		
0x0FAE	0x2500    MOVS	R5, #0
0x0FB0	0x6834    LDR	R4, [R6, #0]
0x0FB2	0xF365248A  BFI	R4, R5, #10, #1
0x0FB6	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_12.c, 496 :: 		
0x0FB8	0x18CD    ADDS	R5, R1, R3
0x0FBA	0xF2060410  ADDW	R4, R6, #16
0x0FBE	0x6824    LDR	R4, [R4, #0]
0x0FC0	0x702C    STRB	R4, [R5, #0]
0x0FC2	0x1C58    ADDS	R0, R3, #1
; i end address is: 12 (R3)
; i start address is: 0 (R0)
;__Lib_I2C_12.c, 498 :: 		
0x0FC4	0x4C2D    LDR	R4, [PC, #180]
; timeout start address is: 12 (R3)
0x0FC6	0x6823    LDR	R3, [R4, #0]
; END_mode end address is: 8 (R2)
; timeout end address is: 12 (R3)
; i end address is: 0 (R0)
; buf end address is: 4 (R1)
; I2C_BASE end address is: 24 (R6)
0x0FC8	0x4617    MOV	R7, R2
0x0FCA	0x4602    MOV	R2, R0
;__Lib_I2C_12.c, 499 :: 		
L_I2Cx_Read102:
; timeout start address is: 12 (R3)
; i start address is: 8 (R2)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 4 (R1)
; END_mode start address is: 28 (R7)
0x0FCC	0xF2060414  ADDW	R4, R6, #20
0x0FD0	0x6825    LDR	R5, [R4, #0]
0x0FD2	0xF3C50480  UBFX	R4, R5, #2, #1
0x0FD6	0xB964    CBNZ	R4, L_I2Cx_Read103
;__Lib_I2C_12.c, 500 :: 		
0x0FD8	0x4C28    LDR	R4, [PC, #160]
0x0FDA	0x6824    LDR	R4, [R4, #0]
0x0FDC	0xB144    CBZ	R4, L__I2Cx_Read142
;__Lib_I2C_12.c, 501 :: 		
0x0FDE	0xB923    CBNZ	R3, L_I2Cx_Read105
; END_mode end address is: 28 (R7)
; timeout end address is: 12 (R3)
; buf end address is: 4 (R1)
; i end address is: 8 (R2)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_12.c, 502 :: 		
0x0FE0	0x2003    MOVS	R0, #3
0x0FE2	0x4C27    LDR	R4, [PC, #156]
0x0FE4	0x6824    LDR	R4, [R4, #0]
0x0FE6	0x47A0    BLX	R4
;__Lib_I2C_12.c, 503 :: 		
0x0FE8	0xE044    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 504 :: 		
L_I2Cx_Read105:
;__Lib_I2C_12.c, 505 :: 		
; I2C_BASE start address is: 24 (R6)
; i start address is: 8 (R2)
; buf start address is: 4 (R1)
; timeout start address is: 12 (R3)
; END_mode start address is: 28 (R7)
0x0FEA	0x1E58    SUBS	R0, R3, #1
; timeout end address is: 12 (R3)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0FEC	0x4603    MOV	R3, R0
;__Lib_I2C_12.c, 506 :: 		
0x0FEE	0xE7FF    B	L_I2Cx_Read104
L__I2Cx_Read142:
;__Lib_I2C_12.c, 500 :: 		
;__Lib_I2C_12.c, 506 :: 		
L_I2Cx_Read104:
;__Lib_I2C_12.c, 507 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x0FF0	0xE7EC    B	L_I2Cx_Read102
L_I2Cx_Read103:
;__Lib_I2C_12.c, 508 :: 		
0x0FF2	0x2F01    CMP	R7, #1
0x0FF4	0xD107    BNE	L_I2Cx_Read106
; END_mode end address is: 28 (R7)
;__Lib_I2C_12.c, 509 :: 		
0x0FF6	0x2501    MOVS	R5, #1
0x0FF8	0x6834    LDR	R4, [R6, #0]
0x0FFA	0xF3652449  BFI	R4, R5, #9, #1
0x0FFE	0x6034    STR	R4, [R6, #0]
0x1000	0x4610    MOV	R0, R2
0x1002	0x4632    MOV	R2, R6
0x1004	0xE021    B	L_I2Cx_Read107
L_I2Cx_Read106:
;__Lib_I2C_12.c, 511 :: 		
0x1006	0x2501    MOVS	R5, #1
0x1008	0x6834    LDR	R4, [R6, #0]
0x100A	0xF3652408  BFI	R4, R5, #8, #1
0x100E	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_12.c, 513 :: 		
0x1010	0x4C1A    LDR	R4, [PC, #104]
; timeout start address is: 32 (R8)
0x1012	0xF8D48000  LDR	R8, [R4, #0]
; timeout end address is: 32 (R8)
; buf end address is: 4 (R1)
; i end address is: 8 (R2)
; I2C_BASE end address is: 24 (R6)
0x1016	0x4617    MOV	R7, R2
0x1018	0x460D    MOV	R5, R1
;__Lib_I2C_12.c, 514 :: 		
L_I2Cx_Read108:
; timeout start address is: 32 (R8)
; buf start address is: 20 (R5)
; I2C_BASE start address is: 24 (R6)
; i start address is: 28 (R7)
0x101A	0x491A    LDR	R1, [PC, #104]
0x101C	0x4630    MOV	R0, R6
0x101E	0xF7FFFA43  BL	_ChekXForEvent+0
0x1022	0xB978    CBNZ	R0, L_I2Cx_Read109
;__Lib_I2C_12.c, 515 :: 		
0x1024	0x4C15    LDR	R4, [PC, #84]
0x1026	0x6824    LDR	R4, [R4, #0]
0x1028	0xB15C    CBZ	R4, L__I2Cx_Read143
;__Lib_I2C_12.c, 516 :: 		
0x102A	0xF1B80F00  CMP	R8, #0
0x102E	0xD104    BNE	L_I2Cx_Read111
; buf end address is: 20 (R5)
; i end address is: 28 (R7)
; timeout end address is: 32 (R8)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_12.c, 517 :: 		
0x1030	0x2003    MOVS	R0, #3
0x1032	0x4C13    LDR	R4, [PC, #76]
0x1034	0x6824    LDR	R4, [R4, #0]
0x1036	0x47A0    BLX	R4
;__Lib_I2C_12.c, 518 :: 		
0x1038	0xE01C    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 519 :: 		
L_I2Cx_Read111:
;__Lib_I2C_12.c, 520 :: 		
; I2C_BASE start address is: 24 (R6)
; timeout start address is: 32 (R8)
; i start address is: 28 (R7)
; buf start address is: 20 (R5)
0x103A	0xF1A80001  SUB	R0, R8, #1
; timeout end address is: 32 (R8)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x103E	0x4680    MOV	R8, R0
;__Lib_I2C_12.c, 521 :: 		
0x1040	0xE7FF    B	L_I2Cx_Read110
L__I2Cx_Read143:
;__Lib_I2C_12.c, 515 :: 		
;__Lib_I2C_12.c, 521 :: 		
L_I2Cx_Read110:
;__Lib_I2C_12.c, 522 :: 		
; timeout start address is: 32 (R8)
; timeout end address is: 32 (R8)
0x1042	0xE7EA    B	L_I2Cx_Read108
L_I2Cx_Read109:
;__Lib_I2C_12.c, 523 :: 		
0x1044	0x4629    MOV	R1, R5
; i end address is: 28 (R7)
; I2C_BASE end address is: 24 (R6)
0x1046	0x4632    MOV	R2, R6
0x1048	0x4638    MOV	R0, R7
L_I2Cx_Read107:
; buf end address is: 20 (R5)
;__Lib_I2C_12.c, 524 :: 		
; i start address is: 0 (R0)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 4 (R1)
0x104A	0x180D    ADDS	R5, R1, R0
0x104C	0xF2020410  ADDW	R4, R2, #16
0x1050	0x6824    LDR	R4, [R4, #0]
0x1052	0x702C    STRB	R4, [R5, #0]
0x1054	0x1C44    ADDS	R4, R0, #1
; i end address is: 0 (R0)
;__Lib_I2C_12.c, 525 :: 		
0x1056	0x190D    ADDS	R5, R1, R4
; buf end address is: 4 (R1)
0x1058	0xF2020410  ADDW	R4, R2, #16
; I2C_BASE end address is: 8 (R2)
0x105C	0x6824    LDR	R4, [R4, #0]
0x105E	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_12.c, 526 :: 		
0x1060	0xE008    B	L_I2Cx_Read44
;__Lib_I2C_12.c, 528 :: 		
L_I2Cx_Read43:
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
; timeout start address is: 36 (R9)
; count start address is: 32 (R8)
; slave_address start address is: 28 (R7)
0x1062	0xF1B80F01  CMP	R8, #1
0x1066	0xF43FAE07  BEQ	L_I2Cx_Read45
0x106A	0xF1B80F02  CMP	R8, #2
0x106E	0xF43FAE89  BEQ	L_I2Cx_Read66
; i end address is: 24 (R6)
0x1072	0xE719    B	L_I2Cx_Read87
; slave_address end address is: 28 (R7)
; count end address is: 32 (R8)
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
L_I2Cx_Read44:
;__Lib_I2C_12.c, 529 :: 		
L_end_I2Cx_Read:
0x1074	0xF8DDE000  LDR	LR, [SP, #0]
0x1078	0xB002    ADD	SP, SP, #8
0x107A	0x4770    BX	LR
0x107C	0x01502000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
0x1080	0x05A82000  	_I2Cx_Timeout_Ptr+0
0x1084	0x00010003  	#196609
; end of _I2Cx_Read
_I2C2_Read:
;__Lib_I2C_12.c, 582 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x1634	0xB081    SUB	SP, SP, #4
0x1636	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 583 :: 		
0x163A	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x163C	0x4613    MOV	R3, R2
0x163E	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x1640	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x1642	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x1644	0xF7FFFAF2  BL	_I2Cx_Read+0
0x1648	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 584 :: 		
L_end_I2C2_Read:
0x164A	0xF8DDE000  LDR	LR, [SP, #0]
0x164E	0xB001    ADD	SP, SP, #4
0x1650	0x4770    BX	LR
0x1652	0xBF00    NOP
0x1654	0x58004000  	I2C2_CR1+0
; end of _I2C2_Read
__UnsignedIntegralToFloat:
;__Lib_MathDouble.c, 262 :: 		
0x2378	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 264 :: 		
0x237A	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 265 :: 		
0x237C	0xBF08    IT	EQ
;__Lib_MathDouble.c, 267 :: 		
0x237E	0xE00F    BEQ	__me_lab_end
;__Lib_MathDouble.c, 269 :: 		
0x2380	0xB502    PUSH	(R1, R14)
;__Lib_MathDouble.c, 271 :: 		
0x2382	0xF04F029E  MOV	R2, #158
;__Lib_MathDouble.c, 272 :: 		
0x2386	0xD402    BMI	__me_label_cont
;__Lib_MathDouble.c, 274 :: 		
__me_loop:
0x2388	0x1E52    SUBS	R2, R2, #1
;__Lib_MathDouble.c, 275 :: 		
0x238A	0x0040    LSLS	R0, R0, #1
;__Lib_MathDouble.c, 277 :: 		
0x238C	0xD5FC    BPL	__me_loop
;__Lib_MathDouble.c, 279 :: 		
__me_label_cont:
0x238E	0x3080    ADDS	R0, #128
;__Lib_MathDouble.c, 280 :: 		
0x2390	0xBF2C    ITE	CS
;__Lib_MathDouble.c, 281 :: 		
0x2392	0x1C52    ADDCS	R2, R2, #1
;__Lib_MathDouble.c, 282 :: 		
0x2394	0x0040    LSLCC	R0, R0, #1
;__Lib_MathDouble.c, 284 :: 		
0x2396	0x0A40    LSRS	R0, R0, #9
;__Lib_MathDouble.c, 285 :: 		
0x2398	0xEA4050C2  ORR	R0, R0, R2, LSL #23
;__Lib_MathDouble.c, 287 :: 		
0x239C	0xE8BD4002  POP	(R1, R14)
;__Lib_MathDouble.c, 288 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 290 :: 		
L_end__UnsignedIntegralToFloat:
0x23A0	0xB001    ADD	SP, SP, #4
0x23A2	0x4770    BX	LR
; end of __UnsignedIntegralToFloat
__Div_FP:
;__Lib_MathDouble.c, 743 :: 		
0x24CC	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 745 :: 		
0x24CE	0xB5FA    PUSH	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 746 :: 		
0x24D0	0xEA900602  EORS	R6, R0, R2, LSL #0
;__Lib_MathDouble.c, 747 :: 		
0x24D4	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 748 :: 		
0x24D6	0xF04F4600  MOVMI	R6, #-2147483648
;__Lib_MathDouble.c, 749 :: 		
0x24DA	0xF04F0600  MOVPL	R6, #0
;__Lib_MathDouble.c, 751 :: 		
0x24DE	0x0201    LSLS	R1, R0, #8
;__Lib_MathDouble.c, 752 :: 		
0x24E0	0x0043    LSLS	R3, R0, #1
;__Lib_MathDouble.c, 753 :: 		
0x24E2	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 754 :: 		
0x24E4	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 755 :: 		
0x24E6	0xF0414100  ORRNE	R1, R1, #-2147483648
;__Lib_MathDouble.c, 757 :: 		
0x24EA	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 759 :: 		
0x24EE	0xE03B    BEQ	__me_lab_end
;__Lib_MathDouble.c, 761 :: 		
0x24F0	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 762 :: 		
0x24F2	0xD035    BEQ	__me_ovfl
;__Lib_MathDouble.c, 764 :: 		
0x24F4	0xEA5F2402  LSLS	R4, R2, #8
;__Lib_MathDouble.c, 765 :: 		
0x24F8	0xEA5F0542  LSLS	R5, R2, #1
;__Lib_MathDouble.c, 766 :: 		
0x24FC	0xEA5F6515  LSRS	R5, R5, #24
;__Lib_MathDouble.c, 767 :: 		
0x2500	0xBF11    ITEEE	NE
;__Lib_MathDouble.c, 769 :: 		
0x2502	0xF0444400  ORRNE	R4, R4, #-2147483648
;__Lib_MathDouble.c, 770 :: 		
0x2506	0xF04F40FF  MOVEQ	R0, #2139095040
;__Lib_MathDouble.c, 771 :: 		
0x250A	0x4330    ORREQ	R0, R6
;__Lib_MathDouble.c, 773 :: 		
0x250C	0xE02C    BEQ	__me_lab_end
;__Lib_MathDouble.c, 775 :: 		
0x250E	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 776 :: 		
0x2510	0xD026    BEQ	__me_ovfl
;__Lib_MathDouble.c, 778 :: 		
0x2512	0x1B5B    SUBS	R3, R3, R5
;__Lib_MathDouble.c, 781 :: 		
0x2514	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 782 :: 		
0x2516	0x2720    MOVS	R7, #32
;__Lib_MathDouble.c, 783 :: 		
0x2518	0x0864    LSRS	R4, R4, #1
;__Lib_MathDouble.c, 784 :: 		
0x251A	0x0849    LSRS	R1, R1, #1
;__Lib_MathDouble.c, 786 :: 		
__me_fdiv_:
;__Lib_MathDouble.c, 788 :: 		
0x251C	0x42A1    CMP	R1, R4
;__Lib_MathDouble.c, 790 :: 		
0x251E	0xEB400000  ADC	R0, R0, R0, LSL #0
;__Lib_MathDouble.c, 791 :: 		
0x2522	0xBF28    IT	CS
;__Lib_MathDouble.c, 792 :: 		
0x2524	0x1B09    SUBCS	R1, R1, R4
;__Lib_MathDouble.c, 793 :: 		
0x2526	0x1E7F    SUBS	R7, R7, #1
;__Lib_MathDouble.c, 794 :: 		
0x2528	0xD004    BEQ	__me_flb1_
;__Lib_MathDouble.c, 795 :: 		
0x252A	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 796 :: 		
0x252C	0xBF18    IT	NE
;__Lib_MathDouble.c, 797 :: 		
0x252E	0x0049    LSLNE	R1, R1, #1
;__Lib_MathDouble.c, 798 :: 		
0x2530	0xD1F4    BNE	__me_fdiv_
;__Lib_MathDouble.c, 800 :: 		
0x2532	0x40B8    LSLS	R0, R7
;__Lib_MathDouble.c, 802 :: 		
__me_flb1_:
0x2534	0xF0104F00  TST	R0, #-2147483648
;__Lib_MathDouble.c, 803 :: 		
0x2538	0xBF04    ITT	EQ
;__Lib_MathDouble.c, 804 :: 		
0x253A	0x0040    LSLEQ	R0, R0, #1
;__Lib_MathDouble.c, 805 :: 		
0x253C	0xF1B30301  SUBSEQ	R3, R3, #1
;__Lib_MathDouble.c, 807 :: 		
0x2540	0x3080    ADDS	R0, #128
;__Lib_MathDouble.c, 808 :: 		
0x2542	0xBF2C    ITE	CS
;__Lib_MathDouble.c, 809 :: 		
0x2544	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 810 :: 		
0x2546	0x0040    LSLCC	R0, R0, #1
;__Lib_MathDouble.c, 812 :: 		
__me_flb2_:
0x2548	0x337F    ADDS	R3, #127
;__Lib_MathDouble.c, 813 :: 		
0x254A	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 814 :: 		
0x254C	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 816 :: 		
0x2550	0xE00A    BLE	__me_lab_end
;__Lib_MathDouble.c, 818 :: 		
0x2552	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 819 :: 		
0x2554	0xD204    BCS	__me_ovfl
;__Lib_MathDouble.c, 821 :: 		
0x2556	0x0A40    LSRS	R0, R0, #9
;__Lib_MathDouble.c, 822 :: 		
0x2558	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 823 :: 		
0x255C	0x4330    ORRS	R0, R6
;__Lib_MathDouble.c, 826 :: 		
0x255E	0xE003    B	__me_lab_end
;__Lib_MathDouble.c, 828 :: 		
__me_ovfl:
0x2560	0x27FF    MOVS	R7, #255
;__Lib_MathDouble.c, 829 :: 		
0x2562	0x05FF    LSLS	R7, R7, #23
;__Lib_MathDouble.c, 830 :: 		
0x2564	0xEA560007  ORRS	R0, R6, R7, LSL #0
;__Lib_MathDouble.c, 831 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 832 :: 		
0x2568	0xE8BD40FA  POP	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 834 :: 		
L_end__Div_FP:
0x256C	0xB001    ADD	SP, SP, #4
0x256E	0x4770    BX	LR
; end of __Div_FP
__FloatToUnsignedIntegral:
;__Lib_MathDouble.c, 45 :: 		
0x2588	0xB081    SUB	SP, SP, #4
0x258A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_MathDouble.c, 47 :: 		
0x258E	0xB502    PUSH	(R1, R14)
;__Lib_MathDouble.c, 49 :: 		
0x2590	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 50 :: 		
0x2592	0xD502    BPL	__me_label_pos
;__Lib_MathDouble.c, 51 :: 		
0x2594	0xF7FFF87E  BL	__FloatToSignedIntegral+0
;__Lib_MathDouble.c, 52 :: 		
0x2598	0xE013    B	__me_endLab
;__Lib_MathDouble.c, 55 :: 		
__me_label_pos:
0x259A	0xEA4F0140  LSL	R1, R0, #1
;__Lib_MathDouble.c, 56 :: 		
0x259E	0xEA4F6111  LSR	R1, R1, #24
;__Lib_MathDouble.c, 58 :: 		
0x25A2	0x397F    SUBS	R1, #127
;__Lib_MathDouble.c, 59 :: 		
0x25A4	0xBF3C    ITT	CC
;__Lib_MathDouble.c, 60 :: 		
0x25A6	0xF04F0000  MOVCC	R0, #0
;__Lib_MathDouble.c, 62 :: 		
0x25AA	0xE00A    BCC	__me_endLab
;__Lib_MathDouble.c, 64 :: 		
0x25AC	0xF1D1011F  RSBS	R1, R1, #31
;__Lib_MathDouble.c, 65 :: 		
0x25B0	0xD305    BCC	__me_ovfl
;__Lib_MathDouble.c, 67 :: 		
0x25B2	0xEA4F2000  LSL	R0, R0, #8
;__Lib_MathDouble.c, 68 :: 		
0x25B6	0xF0404000  ORR	R0, R0, #-2147483648
;__Lib_MathDouble.c, 70 :: 		
0x25BA	0x40C8    LSRS	R0, R1
;__Lib_MathDouble.c, 73 :: 		
0x25BC	0xE001    B	__me_endLab
;__Lib_MathDouble.c, 75 :: 		
__me_ovfl:
0x25BE	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 76 :: 		
0x25C0	0x1E40    SUBS	R0, R0, #1
;__Lib_MathDouble.c, 78 :: 		
__me_endLab:
;__Lib_MathDouble.c, 79 :: 		
0x25C2	0xE8BD4002  POP	(R1, R14)
;__Lib_MathDouble.c, 82 :: 		
L_end__FloatToUnsignedIntegral:
0x25C6	0xF8DDE000  LDR	LR, [SP, #0]
0x25CA	0xB001    ADD	SP, SP, #4
0x25CC	0x4770    BX	LR
; end of __FloatToUnsignedIntegral
__FloatToSignedIntegral:
;__Lib_MathDouble.c, 4 :: 		
0x1694	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 6 :: 		
0x1696	0xB506    PUSH	(R1, R2, R14)
;__Lib_MathDouble.c, 8 :: 		
0x1698	0xEA4F0240  LSL	R2, R0, #1
;__Lib_MathDouble.c, 9 :: 		
0x169C	0xEA4F6212  LSR	R2, R2, #24
;__Lib_MathDouble.c, 11 :: 		
0x16A0	0x3A7F    SUBS	R2, #127
;__Lib_MathDouble.c, 12 :: 		
0x16A2	0xBF44    ITT	MI
;__Lib_MathDouble.c, 13 :: 		
0x16A4	0xF04F0000  MOVMI	R0, #0
;__Lib_MathDouble.c, 15 :: 		
0x16A8	0xE011    BMI	__me_lab_end
;__Lib_MathDouble.c, 17 :: 		
0x16AA	0xF1D2021F  RSBS	R2, R2, #31
;__Lib_MathDouble.c, 18 :: 		
0x16AE	0xD909    BLS	__me_ovfl
;__Lib_MathDouble.c, 20 :: 		
0x16B0	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 21 :: 		
0x16B4	0xF0414100  ORR	R1, R1, #-2147483648
;__Lib_MathDouble.c, 23 :: 		
0x16B8	0x40D1    LSRS	R1, R2
;__Lib_MathDouble.c, 25 :: 		
0x16BA	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 26 :: 		
0x16BC	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 27 :: 		
0x16BE	0x4248    RSBMI	R0, R1, #0
;__Lib_MathDouble.c, 28 :: 		
0x16C0	0x4608    MOVPL	R0, R1
;__Lib_MathDouble.c, 31 :: 		
0x16C2	0xE004    B	__me_lab_end
;__Lib_MathDouble.c, 33 :: 		
__me_ovfl:
0x16C4	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 34 :: 		
0x16C6	0xF04F4000  MOV	R0, #-2147483648
;__Lib_MathDouble.c, 35 :: 		
0x16CA	0xBF58    IT	PL
;__Lib_MathDouble.c, 36 :: 		
0x16CC	0x1E40    SUBPL	R0, R0, #1
;__Lib_MathDouble.c, 37 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 38 :: 		
0x16CE	0xE8BD4006  POP	(R1, R2, R14)
;__Lib_MathDouble.c, 40 :: 		
L_end__FloatToSignedIntegral:
0x16D2	0xB001    ADD	SP, SP, #4
0x16D4	0x4770    BX	LR
; end of __FloatToSignedIntegral
_WordToStr:
;__Lib_Conversions.c, 114 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x2720	0xB081    SUB	SP, SP, #4
0x2722	0x460A    MOV	R2, R1
0x2724	0xB281    UXTH	R1, R0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 119 :: 		
; len start address is: 0 (R0)
0x2726	0x2000    MOVS	R0, #0
; input end address is: 4 (R1)
; output end address is: 8 (R2)
; len end address is: 0 (R0)
0x2728	0xB28D    UXTH	R5, R1
0x272A	0x4611    MOV	R1, R2
L_WordToStr11:
; len start address is: 0 (R0)
; output start address is: 4 (R1)
; input start address is: 20 (R5)
0x272C	0x2805    CMP	R0, #5
0x272E	0xD205    BCS	L_WordToStr12
;__Lib_Conversions.c, 120 :: 		
0x2730	0x180B    ADDS	R3, R1, R0
0x2732	0x2220    MOVS	R2, #32
0x2734	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 119 :: 		
0x2736	0x1C40    ADDS	R0, R0, #1
0x2738	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 120 :: 		
0x273A	0xE7F7    B	L_WordToStr11
L_WordToStr12:
;__Lib_Conversions.c, 121 :: 		
0x273C	0x180B    ADDS	R3, R1, R0
0x273E	0x2200    MOVS	R2, #0
0x2740	0x701A    STRB	R2, [R3, #0]
0x2742	0x1E40    SUBS	R0, R0, #1
0x2744	0xB2C0    UXTB	R0, R0
; output end address is: 4 (R1)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 123 :: 		
L_WordToStr14:
;__Lib_Conversions.c, 124 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x2746	0x180C    ADDS	R4, R1, R0
0x2748	0x230A    MOVS	R3, #10
0x274A	0xFBB5F2F3  UDIV	R2, R5, R3
0x274E	0xFB035212  MLS	R2, R3, R2, R5
0x2752	0xB292    UXTH	R2, R2
0x2754	0x3230    ADDS	R2, #48
0x2756	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 125 :: 		
0x2758	0x220A    MOVS	R2, #10
0x275A	0xFBB5F2F2  UDIV	R2, R5, R2
0x275E	0xB292    UXTH	R2, R2
0x2760	0xB295    UXTH	R5, R2
; input end address is: 20 (R5)
;__Lib_Conversions.c, 126 :: 		
0x2762	0xB902    CBNZ	R2, L_WordToStr16
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 127 :: 		
0x2764	0xE002    B	L_WordToStr15
L_WordToStr16:
;__Lib_Conversions.c, 128 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x2766	0x1E40    SUBS	R0, R0, #1
0x2768	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 129 :: 		
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
0x276A	0xE7EC    B	L_WordToStr14
L_WordToStr15:
;__Lib_Conversions.c, 130 :: 		
L_end_WordToStr:
0x276C	0xB001    ADD	SP, SP, #4
0x276E	0x4770    BX	LR
; end of _WordToStr
_Ltrim:
;__Lib_Conversions.c, 531 :: 		
; string start address is: 0 (R0)
0x26E8	0xB081    SUB	SP, SP, #4
0x26EA	0x4601    MOV	R1, R0
; string end address is: 0 (R0)
; string start address is: 4 (R1)
;__Lib_Conversions.c, 535 :: 		
; trimmed start address is: 20 (R5)
0x26EC	0xF2400500  MOVW	R5, #0
0x26F0	0xB22D    SXTH	R5, R5
;__Lib_Conversions.c, 536 :: 		
; original start address is: 0 (R0)
0x26F2	0x4608    MOV	R0, R1
;__Lib_Conversions.c, 537 :: 		
; p start address is: 16 (R4)
0x26F4	0x460C    MOV	R4, R1
; string end address is: 4 (R1)
; p end address is: 16 (R4)
; trimmed end address is: 20 (R5)
; original end address is: 0 (R0)
0x26F6	0x460B    MOV	R3, R1
;__Lib_Conversions.c, 538 :: 		
0x26F8	0xE7FF    B	L_Ltrim111
L__Ltrim175:
;__Lib_Conversions.c, 544 :: 		
;__Lib_Conversions.c, 538 :: 		
L_Ltrim111:
;__Lib_Conversions.c, 539 :: 		
; p start address is: 16 (R4)
; string start address is: 12 (R3)
; original start address is: 0 (R0)
; trimmed start address is: 20 (R5)
; string start address is: 12 (R3)
; string end address is: 12 (R3)
0x26FA	0x7801    LDRB	R1, [R0, #0]
0x26FC	0x2920    CMP	R1, #32
0x26FE	0xD101    BNE	L__Ltrim174
; string end address is: 12 (R3)
; string start address is: 12 (R3)
0x2700	0xB905    CBNZ	R5, L__Ltrim173
; trimmed end address is: 20 (R5)
0x2702	0xE004    B	L_Ltrim116
L__Ltrim174:
L__Ltrim173:
;__Lib_Conversions.c, 540 :: 		
; trimmed start address is: 20 (R5)
0x2704	0x2501    MOVS	R5, #1
0x2706	0xB22D    SXTH	R5, R5
;__Lib_Conversions.c, 541 :: 		
0x2708	0x7801    LDRB	R1, [R0, #0]
0x270A	0x7021    STRB	R1, [R4, #0]
0x270C	0x1C64    ADDS	R4, R4, #1
; p end address is: 16 (R4)
; trimmed end address is: 20 (R5)
;__Lib_Conversions.c, 542 :: 		
L_Ltrim116:
;__Lib_Conversions.c, 544 :: 		
; p start address is: 16 (R4)
; trimmed start address is: 20 (R5)
0x270E	0x4602    MOV	R2, R0
0x2710	0x1C40    ADDS	R0, R0, #1
0x2712	0x7811    LDRB	R1, [R2, #0]
0x2714	0x2900    CMP	R1, #0
0x2716	0xD1F0    BNE	L__Ltrim175
; p end address is: 16 (R4)
; trimmed end address is: 20 (R5)
; original end address is: 0 (R0)
;__Lib_Conversions.c, 545 :: 		
0x2718	0x4618    MOV	R0, R3
; string end address is: 12 (R3)
;__Lib_Conversions.c, 546 :: 		
L_end_Ltrim:
0x271A	0xB001    ADD	SP, SP, #4
0x271C	0x4770    BX	LR
; end of _Ltrim
__Lib_System_105_107_InitialSetUpRCCRCC2:
;__Lib_System_105_107.c, 383 :: 		
0x2F70	0xB081    SUB	SP, SP, #4
0x2F72	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_105_107.c, 386 :: 		
; ulRCC_CR start address is: 8 (R2)
0x2F76	0x4A46    LDR	R2, [PC, #280]
;__Lib_System_105_107.c, 387 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x2F78	0x4B46    LDR	R3, [PC, #280]
;__Lib_System_105_107.c, 388 :: 		
; ulRCC_CFGR2 start address is: 16 (R4)
0x2F7A	0x4C47    LDR	R4, [PC, #284]
;__Lib_System_105_107.c, 389 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2F7C	0x4947    LDR	R1, [PC, #284]
;__Lib_System_105_107.c, 396 :: 		
0x2F7E	0xF64B3080  MOVW	R0, #48000
0x2F82	0x4281    CMP	R1, R0
0x2F84	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 397 :: 		
0x2F86	0x4846    LDR	R0, [PC, #280]
0x2F88	0x6800    LDR	R0, [R0, #0]
0x2F8A	0xF0400102  ORR	R1, R0, #2
0x2F8E	0x4844    LDR	R0, [PC, #272]
0x2F90	0x6001    STR	R1, [R0, #0]
0x2F92	0xE011    B	L___Lib_System_105_107_InitialSetUpRCCRCC233
L___Lib_System_105_107_InitialSetUpRCCRCC232:
;__Lib_System_105_107.c, 398 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2F94	0xF64550C0  MOVW	R0, #24000
0x2F98	0x4281    CMP	R1, R0
0x2F9A	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 399 :: 		
0x2F9C	0x4840    LDR	R0, [PC, #256]
0x2F9E	0x6800    LDR	R0, [R0, #0]
0x2FA0	0xF0400101  ORR	R1, R0, #1
0x2FA4	0x483E    LDR	R0, [PC, #248]
0x2FA6	0x6001    STR	R1, [R0, #0]
0x2FA8	0xE006    B	L___Lib_System_105_107_InitialSetUpRCCRCC235
L___Lib_System_105_107_InitialSetUpRCCRCC234:
;__Lib_System_105_107.c, 401 :: 		
0x2FAA	0x483D    LDR	R0, [PC, #244]
0x2FAC	0x6801    LDR	R1, [R0, #0]
0x2FAE	0xF06F0007  MVN	R0, #7
0x2FB2	0x4001    ANDS	R1, R0
0x2FB4	0x483A    LDR	R0, [PC, #232]
0x2FB6	0x6001    STR	R1, [R0, #0]
L___Lib_System_105_107_InitialSetUpRCCRCC235:
L___Lib_System_105_107_InitialSetUpRCCRCC233:
;__Lib_System_105_107.c, 403 :: 		
0x2FB8	0xF7FFFE90  BL	__Lib_System_105_107_SystemClockSetDefault+0
;__Lib_System_105_107.c, 405 :: 		
0x2FBC	0x4839    LDR	R0, [PC, #228]
0x2FBE	0x6003    STR	R3, [R0, #0]
;__Lib_System_105_107.c, 406 :: 		
0x2FC0	0x4839    LDR	R0, [PC, #228]
0x2FC2	0x6004    STR	R4, [R0, #0]
; ulRCC_CFGR2 end address is: 16 (R4)
;__Lib_System_105_107.c, 407 :: 		
0x2FC4	0x4839    LDR	R0, [PC, #228]
0x2FC6	0xEA020100  AND	R1, R2, R0, LSL #0
0x2FCA	0x4839    LDR	R0, [PC, #228]
0x2FCC	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 409 :: 		
0x2FCE	0xF0020001  AND	R0, R2, #1
0x2FD2	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC253
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x2FD4	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 410 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC237:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x2FD6	0x4836    LDR	R0, [PC, #216]
0x2FD8	0x6800    LDR	R0, [R0, #0]
0x2FDA	0xF0000002  AND	R0, R0, #2
0x2FDE	0x2800    CMP	R0, #0
0x2FE0	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC238
;__Lib_System_105_107.c, 411 :: 		
0x2FE2	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC237
L___Lib_System_105_107_InitialSetUpRCCRCC238:
;__Lib_System_105_107.c, 412 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x2FE4	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC236
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC253:
;__Lib_System_105_107.c, 409 :: 		
0x2FE6	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 412 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC236:
;__Lib_System_105_107.c, 414 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x2FE8	0xF4023080  AND	R0, R2, #65536
0x2FEC	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC254
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
0x2FEE	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 415 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC240:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x2FF0	0x482F    LDR	R0, [PC, #188]
0x2FF2	0x6800    LDR	R0, [R0, #0]
0x2FF4	0xF4003000  AND	R0, R0, #131072
0x2FF8	0x2800    CMP	R0, #0
0x2FFA	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC241
;__Lib_System_105_107.c, 416 :: 		
0x2FFC	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC240
L___Lib_System_105_107_InitialSetUpRCCRCC241:
;__Lib_System_105_107.c, 417 :: 		
; ulRCC_CR end address is: 8 (R2)
0x2FFE	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC239
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC254:
;__Lib_System_105_107.c, 414 :: 		
0x3000	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 417 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC239:
;__Lib_System_105_107.c, 419 :: 		
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x3002	0xF0025080  AND	R0, R2, #268435456
0x3006	0xB168    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC255
;__Lib_System_105_107.c, 420 :: 		
0x3008	0x4829    LDR	R0, [PC, #164]
0x300A	0x6800    LDR	R0, [R0, #0]
0x300C	0xF0405180  ORR	R1, R0, #268435456
0x3010	0x4827    LDR	R0, [PC, #156]
0x3012	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
;__Lib_System_105_107.c, 421 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC243:
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x3014	0x4826    LDR	R0, [PC, #152]
0x3016	0x6800    LDR	R0, [R0, #0]
0x3018	0xF0005000  AND	R0, R0, #536870912
0x301C	0x2800    CMP	R0, #0
0x301E	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC244
;__Lib_System_105_107.c, 422 :: 		
0x3020	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC243
L___Lib_System_105_107_InitialSetUpRCCRCC244:
;__Lib_System_105_107.c, 423 :: 		
; ulRCC_CR end address is: 8 (R2)
0x3022	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC242
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC255:
;__Lib_System_105_107.c, 419 :: 		
;__Lib_System_105_107.c, 423 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC242:
;__Lib_System_105_107.c, 425 :: 		
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x3024	0xF0026080  AND	R0, R2, #67108864
0x3028	0xB178    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC256
;__Lib_System_105_107.c, 426 :: 		
0x302A	0x4821    LDR	R0, [PC, #132]
0x302C	0x6800    LDR	R0, [R0, #0]
0x302E	0xF0406180  ORR	R1, R0, #67108864
0x3032	0x481F    LDR	R0, [PC, #124]
0x3034	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x3036	0x4611    MOV	R1, R2
0x3038	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 427 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC246:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x303A	0x481D    LDR	R0, [PC, #116]
0x303C	0x6800    LDR	R0, [R0, #0]
0x303E	0xF0006000  AND	R0, R0, #134217728
0x3042	0x2800    CMP	R0, #0
0x3044	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC247
;__Lib_System_105_107.c, 428 :: 		
0x3046	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC246
L___Lib_System_105_107_InitialSetUpRCCRCC247:
;__Lib_System_105_107.c, 429 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x3048	0xE001    B	L___Lib_System_105_107_InitialSetUpRCCRCC245
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC256:
;__Lib_System_105_107.c, 425 :: 		
0x304A	0x4611    MOV	R1, R2
0x304C	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 429 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC245:
;__Lib_System_105_107.c, 431 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x304E	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x3052	0xB170    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC257
;__Lib_System_105_107.c, 432 :: 		
0x3054	0x4816    LDR	R0, [PC, #88]
0x3056	0x6800    LDR	R0, [R0, #0]
0x3058	0xF0407180  ORR	R1, R0, #16777216
0x305C	0x4814    LDR	R0, [PC, #80]
0x305E	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x3060	0x4611    MOV	R1, R2
;__Lib_System_105_107.c, 433 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC249:
; ulRCC_CFGR start address is: 4 (R1)
0x3062	0x4813    LDR	R0, [PC, #76]
0x3064	0x6800    LDR	R0, [R0, #0]
0x3066	0xF0007000  AND	R0, R0, #33554432
0x306A	0xB900    CBNZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC250
;__Lib_System_105_107.c, 434 :: 		
0x306C	0xE7F9    B	L___Lib_System_105_107_InitialSetUpRCCRCC249
L___Lib_System_105_107_InitialSetUpRCCRCC250:
;__Lib_System_105_107.c, 435 :: 		
0x306E	0x460A    MOV	R2, R1
0x3070	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC248
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC257:
;__Lib_System_105_107.c, 431 :: 		
;__Lib_System_105_107.c, 435 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC248:
;__Lib_System_105_107.c, 439 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC251:
; ulRCC_CFGR start address is: 8 (R2)
0x3072	0x480C    LDR	R0, [PC, #48]
0x3074	0x6800    LDR	R0, [R0, #0]
0x3076	0xF000010C  AND	R1, R0, #12
0x307A	0x0090    LSLS	R0, R2, #2
0x307C	0xF000000C  AND	R0, R0, #12
0x3080	0x4281    CMP	R1, R0
0x3082	0xD000    BEQ	L___Lib_System_105_107_InitialSetUpRCCRCC252
;__Lib_System_105_107.c, 440 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x3084	0xE7F5    B	L___Lib_System_105_107_InitialSetUpRCCRCC251
L___Lib_System_105_107_InitialSetUpRCCRCC252:
;__Lib_System_105_107.c, 441 :: 		
L_end_InitialSetUpRCCRCC2:
0x3086	0xF8DDE000  LDR	LR, [SP, #0]
0x308A	0xB001    ADD	SP, SP, #4
0x308C	0x4770    BX	LR
0x308E	0xBF00    NOP
0x3090	0x00810501  	#83951745
0x3094	0x8402001D  	#1934338
0x3098	0x06440001  	#67140
0x309C	0x19400001  	#72000
0x30A0	0x20004002  	FLASH_ACR+0
0x30A4	0x10044002  	RCC_CFGR+0
0x30A8	0x102C4002  	RCC_CFGR2+0
0x30AC	0xFFFF000F  	#1048575
0x30B0	0x10004002  	RCC_CR+0
; end of __Lib_System_105_107_InitialSetUpRCCRCC2
__Lib_System_105_107_SystemClockSetDefault:
;__Lib_System_105_107.c, 356 :: 		
0x2CDC	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 359 :: 		
0x2CDE	0x4815    LDR	R0, [PC, #84]
0x2CE0	0x6800    LDR	R0, [R0, #0]
0x2CE2	0xF0400101  ORR	R1, R0, #1
0x2CE6	0x4813    LDR	R0, [PC, #76]
0x2CE8	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 362 :: 		
0x2CEA	0x4913    LDR	R1, [PC, #76]
0x2CEC	0x4813    LDR	R0, [PC, #76]
0x2CEE	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 365 :: 		
0x2CF0	0x4810    LDR	R0, [PC, #64]
0x2CF2	0x6801    LDR	R1, [R0, #0]
0x2CF4	0x4812    LDR	R0, [PC, #72]
0x2CF6	0x4001    ANDS	R1, R0
0x2CF8	0x480E    LDR	R0, [PC, #56]
0x2CFA	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 368 :: 		
0x2CFC	0x480D    LDR	R0, [PC, #52]
0x2CFE	0x6801    LDR	R1, [R0, #0]
0x2D00	0xF46F2080  MVN	R0, #262144
0x2D04	0x4001    ANDS	R1, R0
0x2D06	0x480B    LDR	R0, [PC, #44]
0x2D08	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 371 :: 		
0x2D0A	0x480C    LDR	R0, [PC, #48]
0x2D0C	0x6801    LDR	R1, [R0, #0]
0x2D0E	0xF46F00FE  MVN	R0, #8323072
0x2D12	0x4001    ANDS	R1, R0
0x2D14	0x4809    LDR	R0, [PC, #36]
0x2D16	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 374 :: 		
0x2D18	0x4806    LDR	R0, [PC, #24]
0x2D1A	0x6801    LDR	R1, [R0, #0]
0x2D1C	0xF06F50A0  MVN	R0, #335544320
0x2D20	0x4001    ANDS	R1, R0
0x2D22	0x4804    LDR	R0, [PC, #16]
0x2D24	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 377 :: 		
0x2D26	0xF04F0100  MOV	R1, #0
0x2D2A	0x4806    LDR	R0, [PC, #24]
0x2D2C	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 381 :: 		
L_end_SystemClockSetDefault:
0x2D2E	0xB001    ADD	SP, SP, #4
0x2D30	0x4770    BX	LR
0x2D32	0xBF00    NOP
0x2D34	0x10004002  	RCC_CR+0
0x2D38	0x0000F0FF  	#-251723776
0x2D3C	0x10044002  	RCC_CFGR+0
0x2D40	0xFFFFFEF6  	#-17367041
0x2D44	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_105_107_SystemClockSetDefault
__Lib_System_105_107_InitialSetUpFosc:
;__Lib_System_105_107.c, 443 :: 		
0x30B4	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 444 :: 		
0x30B6	0x4902    LDR	R1, [PC, #8]
0x30B8	0x4802    LDR	R0, [PC, #8]
0x30BA	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 445 :: 		
L_end_InitialSetUpFosc:
0x30BC	0xB001    ADD	SP, SP, #4
0x30BE	0x4770    BX	LR
0x30C0	0x19400001  	#72000
0x30C4	0x05A42000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_105_107_InitialSetUpFosc
___GenExcept:
;__Lib_System_105_107.c, 307 :: 		
0x2F1C	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 308 :: 		
L___GenExcept28:
0x2F1E	0xE7FE    B	L___GenExcept28
;__Lib_System_105_107.c, 309 :: 		
L_end___GenExcept:
0x2F20	0xB001    ADD	SP, SP, #4
0x2F22	0x4770    BX	LR
; end of ___GenExcept
0x34F8	0xB500    PUSH	(R14)
0x34FA	0xF8DFB024  LDR	R11, [PC, #36]
0x34FE	0xF8DFA024  LDR	R10, [PC, #36]
0x3502	0xF8DFC024  LDR	R12, [PC, #36]
0x3506	0xF7FFFC6F  BL	11752
0x350A	0xF8DFB020  LDR	R11, [PC, #32]
0x350E	0xF8DFA020  LDR	R10, [PC, #32]
0x3512	0xF8DFC020  LDR	R12, [PC, #32]
0x3516	0xF7FFFC67  BL	11752
0x351A	0xBD00    POP	(R15)
0x351C	0x4770    BX	LR
0x351E	0xBF00    NOP
0x3520	0x00002000  	#536870912
0x3524	0x01462000  	#536871238
0x3528	0x30C80000  	#12488
0x352C	0x01482000  	#536871240
0x3530	0x01542000  	#536871252
0x3534	0x34D00000  	#13520
0x3594	0xB500    PUSH	(R14)
0x3596	0xF8DFB010  LDR	R11, [PC, #16]
0x359A	0xF8DFA010  LDR	R10, [PC, #16]
0x359E	0xF7FFFC9F  BL	12000
0x35A2	0xBD00    POP	(R15)
0x35A4	0x4770    BX	LR
0x35A6	0xBF00    NOP
0x35A8	0x00002000  	#536870912
0x35AC	0x05D02000  	#536872400
_Timer_interrupt:
;click_ambient4_timer.h, 27 :: 		void Timer_interrupt() iv IVT_INT_TIM2
0x2F24	0xB081    SUB	SP, SP, #4
0x2F26	0xF8CDE000  STR	LR, [SP, #0]
;click_ambient4_timer.h, 29 :: 		cloud_tick();
0x2F2A	0xF7FFFF0D  BL	_cloud_tick+0
;click_ambient4_timer.h, 30 :: 		taskTime++;
0x2F2E	0x4906    LDR	R1, [PC, #24]
0x2F30	0x8808    LDRH	R0, [R1, #0]
0x2F32	0x1C40    ADDS	R0, R0, #1
0x2F34	0x8008    STRH	R0, [R1, #0]
;click_ambient4_timer.h, 31 :: 		TIM2_SR.UIF = 0;
0x2F36	0x2100    MOVS	R1, #0
0x2F38	0xB249    SXTB	R1, R1
0x2F3A	0x4804    LDR	R0, [PC, #16]
0x2F3C	0x6001    STR	R1, [R0, #0]
;click_ambient4_timer.h, 32 :: 		}
L_end_Timer_interrupt:
0x2F3E	0xF8DDE000  LDR	LR, [SP, #0]
0x2F42	0xB001    ADD	SP, SP, #4
0x2F44	0x4770    BX	LR
0x2F46	0xBF00    NOP
0x2F48	0x01462000  	_taskTime+0
0x2F4C	0x02004200  	TIM2_SR+0
; end of _Timer_interrupt
_cloud_tick:
;Cloud_STM32_M3.c, 609 :: 		
0x2D48	0xB081    SUB	SP, SP, #4
;Cloud_STM32_M3.c, 611 :: 		
0x2D4A	0x481D    LDR	R0, [PC, #116]
0x2D4C	0x7800    LDRB	R0, [R0, #0]
0x2D4E	0xB1C8    CBZ	R0, L_cloud_tick54
;Cloud_STM32_M3.c, 613 :: 		
0x2D50	0x481C    LDR	R0, [PC, #112]
0x2D52	0x6802    LDR	R2, [R0, #0]
0x2D54	0x481B    LDR	R0, [PC, #108]
0x2D56	0x6800    LDR	R0, [R0, #0]
0x2D58	0x1C41    ADDS	R1, R0, #1
0x2D5A	0x481A    LDR	R0, [PC, #104]
0x2D5C	0x6001    STR	R1, [R0, #0]
0x2D5E	0x481A    LDR	R0, [PC, #104]
0x2D60	0x6800    LDR	R0, [R0, #0]
0x2D62	0x4282    CMP	R2, R0
0x2D64	0xD90E    BLS	L_cloud_tick55
;Cloud_STM32_M3.c, 615 :: 		
0x2D66	0x2100    MOVS	R1, #0
0x2D68	0x4815    LDR	R0, [PC, #84]
0x2D6A	0x7001    STRB	R1, [R0, #0]
;Cloud_STM32_M3.c, 616 :: 		
0x2D6C	0x2100    MOVS	R1, #0
0x2D6E	0x4815    LDR	R0, [PC, #84]
0x2D70	0x6001    STR	R1, [R0, #0]
;Cloud_STM32_M3.c, 617 :: 		
0x2D72	0x4816    LDR	R0, [PC, #88]
0x2D74	0x8801    LDRH	R1, [R0, #0]
0x2D76	0x4816    LDR	R0, [PC, #88]
0x2D78	0x1841    ADDS	R1, R0, R1
0x2D7A	0x2000    MOVS	R0, #0
0x2D7C	0x7008    STRB	R0, [R1, #0]
;Cloud_STM32_M3.c, 618 :: 		
0x2D7E	0x2101    MOVS	R1, #1
0x2D80	0x4814    LDR	R0, [PC, #80]
0x2D82	0x7001    STRB	R1, [R0, #0]
;Cloud_STM32_M3.c, 619 :: 		
L_cloud_tick55:
;Cloud_STM32_M3.c, 620 :: 		
L_cloud_tick54:
;Cloud_STM32_M3.c, 621 :: 		
0x2D84	0x4814    LDR	R0, [PC, #80]
0x2D86	0x7800    LDRB	R0, [R0, #0]
0x2D88	0xB1C0    CBZ	R0, L_cloud_tick56
;Cloud_STM32_M3.c, 623 :: 		
0x2D8A	0x4814    LDR	R0, [PC, #80]
0x2D8C	0x6802    LDR	R2, [R0, #0]
0x2D8E	0x4813    LDR	R0, [PC, #76]
0x2D90	0x6800    LDR	R0, [R0, #0]
0x2D92	0x1C41    ADDS	R1, R0, #1
0x2D94	0x4811    LDR	R0, [PC, #68]
0x2D96	0x6001    STR	R1, [R0, #0]
0x2D98	0x4811    LDR	R0, [PC, #68]
0x2D9A	0x4282    CMP	R2, R0
0x2D9C	0xD90E    BLS	L_cloud_tick57
;Cloud_STM32_M3.c, 625 :: 		
0x2D9E	0x2100    MOVS	R1, #0
0x2DA0	0x480D    LDR	R0, [PC, #52]
0x2DA2	0x7001    STRB	R1, [R0, #0]
;Cloud_STM32_M3.c, 626 :: 		
0x2DA4	0x2100    MOVS	R1, #0
0x2DA6	0x480D    LDR	R0, [PC, #52]
0x2DA8	0x6001    STR	R1, [R0, #0]
;Cloud_STM32_M3.c, 627 :: 		
0x2DAA	0x4808    LDR	R0, [PC, #32]
0x2DAC	0x8801    LDRH	R1, [R0, #0]
0x2DAE	0x4808    LDR	R0, [PC, #32]
0x2DB0	0x1841    ADDS	R1, R0, R1
0x2DB2	0x2000    MOVS	R0, #0
0x2DB4	0x7008    STRB	R0, [R1, #0]
;Cloud_STM32_M3.c, 628 :: 		
0x2DB6	0x2101    MOVS	R1, #1
0x2DB8	0x480A    LDR	R0, [PC, #40]
0x2DBA	0x7001    STRB	R1, [R0, #0]
;Cloud_STM32_M3.c, 629 :: 		
L_cloud_tick57:
;Cloud_STM32_M3.c, 630 :: 		
L_cloud_tick56:
;Cloud_STM32_M3.c, 631 :: 		
L_end_cloud_tick:
0x2DBC	0xB001    ADD	SP, SP, #4
0x2DBE	0x4770    BX	LR
0x2DC0	0x03752000  	Cloud_STM32_M3_f_watchdog_active+0
0x2DC4	0x04782000  	Cloud_STM32_M3_c_watchdog_timer+0
0x2DC8	0x05882000  	Cloud_STM32_M3_currentEv+4
0x2DCC	0x03762000  	Cloud_STM32_M3_rxBuff+0
0x2DD0	0x03782000  	Cloud_STM32_M3_rxBuff+2
0x2DD4	0x03742000  	Cloud_STM32_M3_f_wdog_timeout+0
0x2DD8	0x04802000  	Cloud_STM32_M3_f_timer_active+0
0x2DDC	0x047C2000  	Cloud_STM32_M3_c_timer+0
0x2DE0	0x00050000  	__CLOUD_TIMER_LIMIT
0x2DE4	0x03732000  	Cloud_STM32_M3_f_response_ready+0
; end of _cloud_tick
;Click_Ambient4_STM.c,21 :: __AMBIENT4_I2C_CFG [4]
0x2DFC	0x000186A0 ;__AMBIENT4_I2C_CFG+0
; end of __AMBIENT4_I2C_CFG
;,0 :: _initBlock_1 [8]
; Containing: ?ICSClick_Ambient4_STM__ATE [5]
;             ?ICSClick_Ambient4_STM__AT [3]
0x30C8	0x31455441 ;_initBlock_1+0 : ?ICSClick_Ambient4_STM__ATE at 0x30C8
0x30CC	0x00544100 ;_initBlock_1+4 : ?ICSClick_Ambient4_STM__AT at 0x30CD
; end of _initBlock_1
;,0 :: _initBlock_2 [66]
; Containing: ?ICSClick_Ambient4_STM__AT_CEN [9]
;             ?ICSClick_Ambient4_STM__AT_NWCR [8]
;             ?ICSClick_Ambient4_STM_cloud_networkName [20]
;             ?ICSClick_Ambient4_STM_cloud_networkPassword [20]
;             ?ICSClick_Ambient4_STM__AT_NWC [9]
0x30D0	0x432B5441 ;_initBlock_2+0 : ?ICSClick_Ambient4_STM__AT_CEN at 0x30D0
0x30D4	0x313D4E45 ;_initBlock_2+4
0x30D8	0x2B544100 ;_initBlock_2+8 : ?ICSClick_Ambient4_STM__AT_NWCR at 0x30D9
0x30DC	0x5243574E ;_initBlock_2+12
0x30E0	0x74654E00 ;_initBlock_2+16 : ?ICSClick_Ambient4_STM_cloud_networkName at 0x30E1
0x30E4	0x6B726F77 ;_initBlock_2+20
0x30E8	0x6D614E5F ;_initBlock_2+24
0x30EC	0x00000065 ;_initBlock_2+28
0x30F0	0x00000000 ;_initBlock_2+32
0x30F4	0x74654E00 ;_initBlock_2+36 : ?ICSClick_Ambient4_STM_cloud_networkPassword at 0x30F5
0x30F8	0x6B726F77 ;_initBlock_2+40
0x30FC	0x7361505F ;_initBlock_2+44
0x3100	0x726F7773 ;_initBlock_2+48
0x3104	0x00000064 ;_initBlock_2+52
0x3108	0x2B544100 ;_initBlock_2+56 : ?ICSClick_Ambient4_STM__AT_NWC at 0x3109
0x310C	0x3D43574E ;_initBlock_2+60
0x3110	0x0031 ;_initBlock_2+64
; end of _initBlock_2
;Click_Ambient4_STM.c,0 :: ?ICSClick_Ambient4_STM__AT_BRCR [8]
0x3112	0x422B5441 ;?ICSClick_Ambient4_STM__AT_BRCR+0
0x3116	0x00524352 ;?ICSClick_Ambient4_STM__AT_BRCR+4
; end of ?ICSClick_Ambient4_STM__AT_BRCR
;Click_Ambient4_STM.c,0 :: ?ICSClick_Ambient4_STM_cloud_devKey [50]
0x311A	0x69766544 ;?ICSClick_Ambient4_STM_cloud_devKey+0
0x311E	0x4B5F6563 ;?ICSClick_Ambient4_STM_cloud_devKey+4
0x3122	0x00007965 ;?ICSClick_Ambient4_STM_cloud_devKey+8
0x3126	0x00000000 ;?ICSClick_Ambient4_STM_cloud_devKey+12
0x312A	0x00000000 ;?ICSClick_Ambient4_STM_cloud_devKey+16
0x312E	0x00000000 ;?ICSClick_Ambient4_STM_cloud_devKey+20
0x3132	0x00000000 ;?ICSClick_Ambient4_STM_cloud_devKey+24
0x3136	0x00000000 ;?ICSClick_Ambient4_STM_cloud_devKey+28
0x313A	0x00000000 ;?ICSClick_Ambient4_STM_cloud_devKey+32
0x313E	0x00000000 ;?ICSClick_Ambient4_STM_cloud_devKey+36
0x3142	0x00000000 ;?ICSClick_Ambient4_STM_cloud_devKey+40
0x3146	0x00000000 ;?ICSClick_Ambient4_STM_cloud_devKey+44
0x314A	0x0000 ;?ICSClick_Ambient4_STM_cloud_devKey+48
; end of ?ICSClick_Ambient4_STM_cloud_devKey
;Click_Ambient4_STM.c,0 :: ?ICSClick_Ambient4_STM_cloud_devPass [100]
0x314C	0x69766544 ;?ICSClick_Ambient4_STM_cloud_devPass+0
0x3150	0x505F6563 ;?ICSClick_Ambient4_STM_cloud_devPass+4
0x3154	0x77737361 ;?ICSClick_Ambient4_STM_cloud_devPass+8
0x3158	0x0064726F ;?ICSClick_Ambient4_STM_cloud_devPass+12
0x315C	0x00000000 ;?ICSClick_Ambient4_STM_cloud_devPass+16
0x3160	0x00000000 ;?ICSClick_Ambient4_STM_cloud_devPass+20
0x3164	0x00000000 ;?ICSClick_Ambient4_STM_cloud_devPass+24
0x3168	0x00000000 ;?ICSClick_Ambient4_STM_cloud_devPass+28
0x316C	0x00000000 ;?ICSClick_Ambient4_STM_cloud_devPass+32
0x3170	0x00000000 ;?ICSClick_Ambient4_STM_cloud_devPass+36
0x3174	0x00000000 ;?ICSClick_Ambient4_STM_cloud_devPass+40
0x3178	0x00000000 ;?ICSClick_Ambient4_STM_cloud_devPass+44
0x317C	0x00000000 ;?ICSClick_Ambient4_STM_cloud_devPass+48
0x3180	0x00000000 ;?ICSClick_Ambient4_STM_cloud_devPass+52
0x3184	0x00000000 ;?ICSClick_Ambient4_STM_cloud_devPass+56
0x3188	0x00000000 ;?ICSClick_Ambient4_STM_cloud_devPass+60
0x318C	0x00000000 ;?ICSClick_Ambient4_STM_cloud_devPass+64
0x3190	0x00000000 ;?ICSClick_Ambient4_STM_cloud_devPass+68
0x3194	0x00000000 ;?ICSClick_Ambient4_STM_cloud_devPass+72
0x3198	0x00000000 ;?ICSClick_Ambient4_STM_cloud_devPass+76
0x319C	0x00000000 ;?ICSClick_Ambient4_STM_cloud_devPass+80
0x31A0	0x00000000 ;?ICSClick_Ambient4_STM_cloud_devPass+84
0x31A4	0x00000000 ;?ICSClick_Ambient4_STM_cloud_devPass+88
0x31A8	0x00000000 ;?ICSClick_Ambient4_STM_cloud_devPass+92
0x31AC	0x00000000 ;?ICSClick_Ambient4_STM_cloud_devPass+96
; end of ?ICSClick_Ambient4_STM_cloud_devPass
;,0 :: _initBlock_6 [54]
; Containing: ?ICSClick_Ambient4_STM__AT_BRC [9]
;             ?ICSClick_Ambient4_STM__AT_DSET [8]
;             ?ICSClick_Ambient4_STM_ambient4_ref [30]
;             ?ICSClick_Ambient4_STM__AT_PUB [7]
0x31B0	0x422B5441 ;_initBlock_6+0 : ?ICSClick_Ambient4_STM__AT_BRC at 0x31B0
0x31B4	0x313D4352 ;_initBlock_6+4
0x31B8	0x2B544100 ;_initBlock_6+8 : ?ICSClick_Ambient4_STM__AT_DSET at 0x31B9
0x31BC	0x54455344 ;_initBlock_6+12
0x31C0	0x424D4100 ;_initBlock_6+16 : ?ICSClick_Ambient4_STM_ambient4_ref at 0x31C1
0x31C4	0x544E4549 ;_initBlock_6+20
0x31C8	0x584C5F34 ;_initBlock_6+24
0x31CC	0x00000000 ;_initBlock_6+28
0x31D0	0x00000000 ;_initBlock_6+32
0x31D4	0x00000000 ;_initBlock_6+36
0x31D8	0x00000000 ;_initBlock_6+40
0x31DC	0x41000000 ;_initBlock_6+44 : ?ICSClick_Ambient4_STM__AT_PUB at 0x31DF
0x31E0	0x55502B54 ;_initBlock_6+48
0x31E4	0x0042 ;_initBlock_6+52
; end of _initBlock_6
;,0 :: _initBlock_7 [40]
; Containing: ?ICSCloud_STM32_M3_LUT_START_MARK [21]
;             ?ICSCloud_STM32_M3_LUT_END_MARK [18]
;             ?ICS?lstr1_Cloud_STM32_M3 [1]
0x31E6	0x2B000000 ;_initBlock_7+0 : ?ICSCloud_STM32_M3_LUT_START_MARK at 0x31E6
0x31EA	0x00230000 ;_initBlock_7+4
0x31EE	0x00002400 ;_initBlock_7+8
0x31F2	0x26005C25 ;_initBlock_7+12
0x31F6	0x00000000 ;_initBlock_7+16
0x31FA	0x00000000 ;_initBlock_7+20 : ?ICSCloud_STM32_M3_LUT_END_MARK at 0x31FB
0x31FE	0x3F003F3D ;_initBlock_7+24
0x3202	0x003D0000 ;_initBlock_7+28
0x3206	0x00003A00 ;_initBlock_7+32
0x320A	0x0000000D ;_initBlock_7+36 : ?ICS?lstr1_Cloud_STM32_M3 at 0x320D
; end of _initBlock_7
;__Lib_GPIO_32F10x_Defs.c,711 :: __GPIO_MODULE_USART2_PD56 [108]
0x3210	0x00000035 ;__GPIO_MODULE_USART2_PD56+0
0x3214	0x00000036 ;__GPIO_MODULE_USART2_PD56+4
0x3218	0xFFFFFFFF ;__GPIO_MODULE_USART2_PD56+8
0x321C	0x00000000 ;__GPIO_MODULE_USART2_PD56+12
0x3220	0x00000000 ;__GPIO_MODULE_USART2_PD56+16
0x3224	0x00000000 ;__GPIO_MODULE_USART2_PD56+20
0x3228	0x00000000 ;__GPIO_MODULE_USART2_PD56+24
0x322C	0x00000000 ;__GPIO_MODULE_USART2_PD56+28
0x3230	0x00000000 ;__GPIO_MODULE_USART2_PD56+32
0x3234	0x00000000 ;__GPIO_MODULE_USART2_PD56+36
0x3238	0x00000000 ;__GPIO_MODULE_USART2_PD56+40
0x323C	0x00000000 ;__GPIO_MODULE_USART2_PD56+44
0x3240	0x00000000 ;__GPIO_MODULE_USART2_PD56+48
0x3244	0x00000818 ;__GPIO_MODULE_USART2_PD56+52
0x3248	0x00000018 ;__GPIO_MODULE_USART2_PD56+56
0x324C	0x00000000 ;__GPIO_MODULE_USART2_PD56+60
0x3250	0x00000000 ;__GPIO_MODULE_USART2_PD56+64
0x3254	0x00000000 ;__GPIO_MODULE_USART2_PD56+68
0x3258	0x00000000 ;__GPIO_MODULE_USART2_PD56+72
0x325C	0x00000000 ;__GPIO_MODULE_USART2_PD56+76
0x3260	0x00000000 ;__GPIO_MODULE_USART2_PD56+80
0x3264	0x00000000 ;__GPIO_MODULE_USART2_PD56+84
0x3268	0x00000000 ;__GPIO_MODULE_USART2_PD56+88
0x326C	0x00000000 ;__GPIO_MODULE_USART2_PD56+92
0x3270	0x00000000 ;__GPIO_MODULE_USART2_PD56+96
0x3274	0x00000000 ;__GPIO_MODULE_USART2_PD56+100
0x3278	0x08000008 ;__GPIO_MODULE_USART2_PD56+104
; end of __GPIO_MODULE_USART2_PD56
;__Lib_GPIO_32F10x_Defs.c,726 :: __GPIO_MODULE_USART3_PD89 [108]
0x327C	0x00000038 ;__GPIO_MODULE_USART3_PD89+0
0x3280	0x00000039 ;__GPIO_MODULE_USART3_PD89+4
0x3284	0xFFFFFFFF ;__GPIO_MODULE_USART3_PD89+8
0x3288	0x00000000 ;__GPIO_MODULE_USART3_PD89+12
0x328C	0x00000000 ;__GPIO_MODULE_USART3_PD89+16
0x3290	0x00000000 ;__GPIO_MODULE_USART3_PD89+20
0x3294	0x00000000 ;__GPIO_MODULE_USART3_PD89+24
0x3298	0x00000000 ;__GPIO_MODULE_USART3_PD89+28
0x329C	0x00000000 ;__GPIO_MODULE_USART3_PD89+32
0x32A0	0x00000000 ;__GPIO_MODULE_USART3_PD89+36
0x32A4	0x00000000 ;__GPIO_MODULE_USART3_PD89+40
0x32A8	0x00000000 ;__GPIO_MODULE_USART3_PD89+44
0x32AC	0x00000000 ;__GPIO_MODULE_USART3_PD89+48
0x32B0	0x00000818 ;__GPIO_MODULE_USART3_PD89+52
0x32B4	0x00000018 ;__GPIO_MODULE_USART3_PD89+56
0x32B8	0x00000000 ;__GPIO_MODULE_USART3_PD89+60
0x32BC	0x00000000 ;__GPIO_MODULE_USART3_PD89+64
0x32C0	0x00000000 ;__GPIO_MODULE_USART3_PD89+68
0x32C4	0x00000000 ;__GPIO_MODULE_USART3_PD89+72
0x32C8	0x00000000 ;__GPIO_MODULE_USART3_PD89+76
0x32CC	0x00000000 ;__GPIO_MODULE_USART3_PD89+80
0x32D0	0x00000000 ;__GPIO_MODULE_USART3_PD89+84
0x32D4	0x00000000 ;__GPIO_MODULE_USART3_PD89+88
0x32D8	0x00000000 ;__GPIO_MODULE_USART3_PD89+92
0x32DC	0x00000000 ;__GPIO_MODULE_USART3_PD89+96
0x32E0	0x00000000 ;__GPIO_MODULE_USART3_PD89+100
0x32E4	0x08140030 ;__GPIO_MODULE_USART3_PD89+104
; end of __GPIO_MODULE_USART3_PD89
;__Lib_GPIO_32F10x_Defs.c,696 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x32E8	0x00000009 ;__GPIO_MODULE_USART1_PA9_10+0
0x32EC	0x0000000A ;__GPIO_MODULE_USART1_PA9_10+4
0x32F0	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x32F4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x32F8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x32FC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x3300	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x3304	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x3308	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x330C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x3310	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x3314	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x3318	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x331C	0x00000818 ;__GPIO_MODULE_USART1_PA9_10+52
0x3320	0x00000018 ;__GPIO_MODULE_USART1_PA9_10+56
0x3324	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x3328	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x332C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x3330	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x3334	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x3338	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x333C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x3340	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x3344	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x3348	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x334C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x3350	0x00000004 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;__Lib_GPIO_32F10x_Defs.c,680 :: __GPIO_MODULE_I2C1_PB67 [108]
0x3354	0x00000016 ;__GPIO_MODULE_I2C1_PB67+0
0x3358	0x00000017 ;__GPIO_MODULE_I2C1_PB67+4
0x335C	0xFFFFFFFF ;__GPIO_MODULE_I2C1_PB67+8
0x3360	0x00000000 ;__GPIO_MODULE_I2C1_PB67+12
0x3364	0x00000000 ;__GPIO_MODULE_I2C1_PB67+16
0x3368	0x00000000 ;__GPIO_MODULE_I2C1_PB67+20
0x336C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+24
0x3370	0x00000000 ;__GPIO_MODULE_I2C1_PB67+28
0x3374	0x00000000 ;__GPIO_MODULE_I2C1_PB67+32
0x3378	0x00000000 ;__GPIO_MODULE_I2C1_PB67+36
0x337C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+40
0x3380	0x00000000 ;__GPIO_MODULE_I2C1_PB67+44
0x3384	0x00000000 ;__GPIO_MODULE_I2C1_PB67+48
0x3388	0x00000828 ;__GPIO_MODULE_I2C1_PB67+52
0x338C	0x00000828 ;__GPIO_MODULE_I2C1_PB67+56
0x3390	0x00000000 ;__GPIO_MODULE_I2C1_PB67+60
0x3394	0x00000000 ;__GPIO_MODULE_I2C1_PB67+64
0x3398	0x00000000 ;__GPIO_MODULE_I2C1_PB67+68
0x339C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+72
0x33A0	0x00000000 ;__GPIO_MODULE_I2C1_PB67+76
0x33A4	0x00000000 ;__GPIO_MODULE_I2C1_PB67+80
0x33A8	0x00000000 ;__GPIO_MODULE_I2C1_PB67+84
0x33AC	0x00000000 ;__GPIO_MODULE_I2C1_PB67+88
0x33B0	0x00000000 ;__GPIO_MODULE_I2C1_PB67+92
0x33B4	0x00000000 ;__GPIO_MODULE_I2C1_PB67+96
0x33B8	0x00000000 ;__GPIO_MODULE_I2C1_PB67+100
0x33BC	0x00000002 ;__GPIO_MODULE_I2C1_PB67+104
; end of __GPIO_MODULE_I2C1_PB67
;easymx_v7_STM32F107VC.c,47 :: __MIKROBUS1_GPIO [96]
0x33C0	0x00001B25 ;__MIKROBUS1_GPIO+0
0x33C4	0x00001B31 ;__MIKROBUS1_GPIO+4
0x33C8	0x00001B0D ;__MIKROBUS1_GPIO+8
0x33CC	0x00001B19 ;__MIKROBUS1_GPIO+12
0x33D0	0x00001D65 ;__MIKROBUS1_GPIO+16
0x33D4	0x00001D71 ;__MIKROBUS1_GPIO+20
0x33D8	0x00001D7D ;__MIKROBUS1_GPIO+24
0x33DC	0x00001D59 ;__MIKROBUS1_GPIO+28
0x33E0	0x00001BAD ;__MIKROBUS1_GPIO+32
0x33E4	0x00001BB9 ;__MIKROBUS1_GPIO+36
0x33E8	0x00002629 ;__MIKROBUS1_GPIO+40
0x33EC	0x00002675 ;__MIKROBUS1_GPIO+44
0x33F0	0x00000BBD ;__MIKROBUS1_GPIO+48
0x33F4	0x00001331 ;__MIKROBUS1_GPIO+52
0x33F8	0x0000158D ;__MIKROBUS1_GPIO+56
0x33FC	0x000013C1 ;__MIKROBUS1_GPIO+60
0x3400	0x00001569 ;__MIKROBUS1_GPIO+64
0x3404	0x00001575 ;__MIKROBUS1_GPIO+68
0x3408	0x00001599 ;__MIKROBUS1_GPIO+72
0x340C	0x00001361 ;__MIKROBUS1_GPIO+76
0x3410	0x0000136D ;__MIKROBUS1_GPIO+80
0x3414	0x00001355 ;__MIKROBUS1_GPIO+84
0x3418	0x0000133D ;__MIKROBUS1_GPIO+88
0x341C	0x00001349 ;__MIKROBUS1_GPIO+92
; end of __MIKROBUS1_GPIO
;easymx_v7_STM32F107VC.c,63 :: __MIKROBUS2_GPIO [96]
0x3420	0x00002669 ;__MIKROBUS2_GPIO+0
0x3424	0x00002605 ;__MIKROBUS2_GPIO+4
0x3428	0x000025F9 ;__MIKROBUS2_GPIO+8
0x342C	0x0000261D ;__MIKROBUS2_GPIO+12
0x3430	0x00002611 ;__MIKROBUS2_GPIO+16
0x3434	0x000026DD ;__MIKROBUS2_GPIO+20
0x3438	0x00002681 ;__MIKROBUS2_GPIO+24
0x343C	0x0000268D ;__MIKROBUS2_GPIO+28
0x3440	0x00002699 ;__MIKROBUS2_GPIO+32
0x3444	0x00002405 ;__MIKROBUS2_GPIO+36
0x3448	0x00002411 ;__MIKROBUS2_GPIO+40
0x344C	0x0000241D ;__MIKROBUS2_GPIO+44
0x3450	0x0000139D ;__MIKROBUS2_GPIO+48
0x3454	0x00001391 ;__MIKROBUS2_GPIO+52
0x3458	0x00001385 ;__MIKROBUS2_GPIO+56
0x345C	0x00001379 ;__MIKROBUS2_GPIO+60
0x3460	0x000013A9 ;__MIKROBUS2_GPIO+64
0x3464	0x00001581 ;__MIKROBUS2_GPIO+68
0x3468	0x000013B5 ;__MIKROBUS2_GPIO+72
0x346C	0x00000BC9 ;__MIKROBUS2_GPIO+76
0x3470	0x00000B59 ;__MIKROBUS2_GPIO+80
0x3474	0x00000655 ;__MIKROBUS2_GPIO+84
0x3478	0x0000116D ;__MIKROBUS2_GPIO+88
0x347C	0x00001161 ;__MIKROBUS2_GPIO+92
; end of __MIKROBUS2_GPIO
;Click_Ambient4_STM.c,0 :: ?ICScloud_packCmd_cmd_param_L0 [10]
0x3480	0x0000223D ;?ICScloud_packCmd_cmd_param_L0+0
0x3484	0x00000000 ;?ICScloud_packCmd_cmd_param_L0+4
0x3488	0x0000 ;?ICScloud_packCmd_cmd_param_L0+8
; end of ?ICScloud_packCmd_cmd_param_L0
;Click_Ambient4_STM.c,0 :: ?ICScloud_packCmd_mid_param_L0 [10]
0x348A	0x00222C22 ;?ICScloud_packCmd_mid_param_L0+0
0x348E	0x00000000 ;?ICScloud_packCmd_mid_param_L0+4
0x3492	0x0000 ;?ICScloud_packCmd_mid_param_L0+8
; end of ?ICScloud_packCmd_mid_param_L0
;Click_Ambient4_STM.c,0 :: ?ICScloud_packCmd_end_param_L0 [10]
0x3494	0x00000022 ;?ICScloud_packCmd_end_param_L0+0
0x3498	0x00000000 ;?ICScloud_packCmd_end_param_L0+4
0x349C	0x0000 ;?ICScloud_packCmd_end_param_L0+8
; end of ?ICScloud_packCmd_end_param_L0
;,0 :: _initBlock_17 [33]
; Containing: ?ICSCloud_STM32_M3_createEvent_tmp_L0 [17]
;             APBAHBPrescTable [16]
0x349E	0x00000000 ;_initBlock_17+0 : ?ICSCloud_STM32_M3_createEvent_tmp_L0 at 0x349E
0x34A2	0x00000000 ;_initBlock_17+4
0x34A6	0x00000000 ;_initBlock_17+8
0x34AA	0x00000000 ;_initBlock_17+12
0x34AE	0x00000000 ;_initBlock_17+16 : APBAHBPrescTable at 0x34AF
0x34B2	0x03020100 ;_initBlock_17+20
0x34B6	0x03020104 ;_initBlock_17+24
0x34BA	0x08070604 ;_initBlock_17+28
0x34BE	0x09 ;_initBlock_17+32
; end of _initBlock_17
;Click_Ambient4_STM.c,46 :: __CLOUD_UART_CFG [16]
0x34C0	0x0000E100 ;__CLOUD_UART_CFG+0
0x34C4	0x00000000 ;__CLOUD_UART_CFG+4
0x34C8	0x00000000 ;__CLOUD_UART_CFG+8
0x34CC	0x00000000 ;__CLOUD_UART_CFG+12
; end of __CLOUD_UART_CFG
;__Lib_I2C_12.c,0 :: ?ICS__Lib_I2C_12__I2C1_TIMEOUT [4]
0x34D0	0x00000000 ;?ICS__Lib_I2C_12__I2C1_TIMEOUT+0
; end of ?ICS__Lib_I2C_12__I2C1_TIMEOUT
;__Lib_I2C_12.c,0 :: ?ICS__Lib_I2C_12__I2C2_TIMEOUT [4]
0x34D4	0x00000000 ;?ICS__Lib_I2C_12__I2C2_TIMEOUT+0
; end of ?ICS__Lib_I2C_12__I2C2_TIMEOUT
;__Lib_I2C_12.c,0 :: ?ICS__Lib_I2C_12__I2Cx_TIMEOUT [4]
0x34D8	0x00000000 ;?ICS__Lib_I2C_12__I2Cx_TIMEOUT+0
; end of ?ICS__Lib_I2C_12__I2Cx_TIMEOUT
;easymx_v7_STM32F107VC.c,22 :: __MIKROBUS2_I2C [12]
0x34DC	0x00001AF5 ;__MIKROBUS2_I2C+0
0x34E0	0x000019C1 ;__MIKROBUS2_I2C+4
0x34E4	0x00001659 ;__MIKROBUS2_I2C+8
; end of __MIKROBUS2_I2C
;easymx_v7_STM32F107VC.c,15 :: __MIKROBUS1_UART [12]
0x34E8	0x000004E9 ;__MIKROBUS1_UART+0
0x34EC	0x000015ED ;__MIKROBUS1_UART+4
0x34F0	0x000015D5 ;__MIKROBUS1_UART+8
; end of __MIKROBUS1_UART
;__Lib_System_105_107.c,448 :: __Lib_System_105_107_ADCPrescTable [4]
0x34F4	0x08060402 ;__Lib_System_105_107_ADCPrescTable+0
; end of __Lib_System_105_107_ADCPrescTable
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0150     [152]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x01E8      [30]    __Lib_UART_123_45_UARTx_Write
0x0208      [24]    _I2Cx_Is_Idle
0x0220      [26]    _I2Cx_Get_Status
0x023C      [12]    _Get_Fosc_kHz
0x0248      [38]    Cloud_STM32_M3__strlen
0x0270      [28]    _UART5_Write
0x028C     [272]    _GPIO_Alternate_Function_Enable
0x039C      [94]    Cloud_STM32_M3__strncmp
0x03FC      [28]    _UART1_Write
0x0418     [144]    __Lib_I2C_12_I2Cx_Wait_For_Idle
0x04A8      [36]    _ChekXForEvent
0x04CC      [28]    _UART4_Write
0x04E8      [28]    _UART3_Write
0x0504      [28]    _UART2_Write
0x0520     [168]    _RCC_GetClocksFrequency
0x05C8     [140]    _GPIO_Clk_Enable
0x0654      [12]    easymx_v7_STM32F107VC__getTX_2
0x0660     [190]    Cloud_STM32_M3_searchLut
0x0720     [500]    _GPIO_Config
0x0914     [580]    __Lib_UART_123_45_UARTx_Init_Advanced
0x0B58      [12]    easymx_v7_STM32F107VC__getRX_2
0x0B64      [88]    Cloud_STM32_M3_locateHandler
0x0BBC      [12]    easymx_v7_STM32F107VC__getAN_1
0x0BC8      [12]    easymx_v7_STM32F107VC__getINT_2
0x0BD4      [50]    Cloud_STM32_M3__strncpy
0x0C08      [22]    __Lib_UART_123_45_UARTx_Read
0x0C20      [12]    __Lib_UART_123_45_UARTx_Data_Ready
0x0C2C    [1116]    _I2Cx_Read
0x1088     [204]    _I2Cx_Start
0x1154      [12]    __Lib_UART_123_45_UARTx_Tx_Idle
0x1160      [12]    easymx_v7_STM32F107VC__getSDA_2
0x116C      [12]    easymx_v7_STM32F107VC__getSCL_2
0x1178     [408]    _I2Cx_Write
0x1310      [32]    easymx_v7_STM32F107VC__log_write
0x1330      [12]    easymx_v7_STM32F107VC__getRST_1
0x133C      [12]    easymx_v7_STM32F107VC__getSCL_1
0x1348      [12]    easymx_v7_STM32F107VC__getSDA_1
0x1354      [12]    easymx_v7_STM32F107VC__getTX_1
0x1360      [12]    easymx_v7_STM32F107VC__getINT_1
0x136C      [12]    easymx_v7_STM32F107VC__getRX_1
0x1378      [12]    easymx_v7_STM32F107VC__getSCK_2
0x1384      [12]    easymx_v7_STM32F107VC__getCS_2
0x1390      [12]    easymx_v7_STM32F107VC__getRST_2
0x139C      [12]    easymx_v7_STM32F107VC__getAN_2
0x13A8      [12]    easymx_v7_STM32F107VC__getMISO_2
0x13B4      [12]    easymx_v7_STM32F107VC__getPWM_2
0x13C0      [12]    easymx_v7_STM32F107VC__getSCK_1
0x13CC     [412]    _I2Cx_Init_Advanced
0x1568      [12]    easymx_v7_STM32F107VC__getMISO_1
0x1574      [12]    easymx_v7_STM32F107VC__getMOSI_1
0x1580      [12]    easymx_v7_STM32F107VC__getMOSI_2
0x158C      [12]    easymx_v7_STM32F107VC__getCS_1
0x1598      [12]    easymx_v7_STM32F107VC__getPWM_1
0x15A4      [24]    _UART2_Read
0x15BC      [24]    _UART2_Data_Ready
0x15D4      [24]    _UART3_Data_Ready
0x15EC      [24]    _UART3_Read
0x1604      [24]    _UART2_Tx_Idle
0x161C      [24]    _UART1_Read
0x1634      [36]    _I2C2_Read
0x1658      [36]    _I2C1_Read
0x167C      [24]    _UART1_Tx_Idle
0x1694      [66]    __FloatToSignedIntegral
0x16D8      [24]    _UART1_Data_Ready
0x16F0      [24]    Cloud_STM32_M3_hal_uartWrite
0x1708      [28]    Cloud_STM32_M3_hal_uartReady
0x1724      [36]    _I2C2_Write
0x1748     [112]    _mikrobus_logWrite
0x17B8     [212]    Cloud_STM32_M3_createEvent
0x188C      [32]    Cloud_STM32_M3_DCE_getState
0x18AC      [28]    Cloud_STM32_M3_hal_uartRead
0x18C8     [128]    _cloud_putc
0x1948      [24]    _UART4_Data_Ready
0x1960      [24]    _UART4_Tx_Idle
0x1978      [24]    _UART3_Tx_Idle
0x1990      [24]    _UART4_Read
0x19A8      [24]    _UART5_Tx_Idle
0x19C0      [36]    _I2C1_Write
0x19E4      [24]    _UART5_Read
0x19FC      [24]    _UART5_Data_Ready
0x1A14      [24]    _I2C2_Start
0x1A2C      [40]    _UART2_Init_Advanced
0x1A54      [40]    _UART3_Init_Advanced
0x1A7C      [40]    _UART1_Init_Advanced
0x1AA4      [28]    _I2C1_Init_Advanced
0x1AC0      [28]    _GPIO_Digital_Output
0x1ADC      [24]    _GPIO_Digital_Input
0x1AF4      [24]    _I2C1_Start
0x1B0C      [12]    easymx_v7_STM32F107VC__setCS_1
0x1B18      [12]    easymx_v7_STM32F107VC__setSCK_1
0x1B24      [12]    easymx_v7_STM32F107VC__setAN_1
0x1B30      [12]    easymx_v7_STM32F107VC__setRST_1
0x1B3C      [14]    _EnableInterrupts
0x1B4C      [96]    Cloud_STM32_M3_transmitCommand
0x1BAC      [12]    easymx_v7_STM32F107VC__setRX_1
0x1BB8      [12]    easymx_v7_STM32F107VC__setTX_1
0x1BC4     [404]    _cloud_process
0x1D58      [12]    easymx_v7_STM32F107VC__setINT_1
0x1D64      [12]    easymx_v7_STM32F107VC__setMISO_1
0x1D70      [12]    easymx_v7_STM32F107VC__setMOSI_1
0x1D7C      [12]    easymx_v7_STM32F107VC__setPWM_1
0x1D88      [56]    easymx_v7_STM32F107VC__uartInit_2
0x1DC0      [56]    easymx_v7_STM32F107VC__log_init1
0x1DF8      [56]    easymx_v7_STM32F107VC__log_init2
0x1E30     [440]    easymx_v7_STM32F107VC__gpioInit_2
0x1FE8     [440]    easymx_v7_STM32F107VC__gpioInit_1
0x21A0      [56]    easymx_v7_STM32F107VC__uartInit_1
0x21D8      [56]    easymx_v7_STM32F107VC__log_initUartA
0x2210      [32]    _memset
0x2230      [40]    _strcat
0x2258     [120]    _NVIC_IntEnable
0x22D0      [56]    easymx_v7_STM32F107VC__log_initUartB
0x2308      [32]    easymx_v7_STM32F107VC__i2cInit_1
0x2328      [32]    easymx_v7_STM32F107VC__i2cInit_2
0x2348      [48]    Cloud_STM32_M3_hal_gpioMap
0x2378      [44]    __UnsignedIntegralToFloat
0x23A4      [50]    Cloud_STM32_M3_generateHash
0x23D8      [44]    Cloud_STM32_M3_hal_uartMap
0x2404      [12]    easymx_v7_STM32F107VC__setTX_2
0x2410      [12]    easymx_v7_STM32F107VC__setSCL_2
0x241C      [12]    easymx_v7_STM32F107VC__setSDA_2
0x2428      [40]    Cloud_STM32_M3_DTE_setState
0x2450      [16]    __ambient4_driver_hal_gpioMap
0x2460      [24]    _Delay_10ms
0x2478      [44]    __ambient4_driver_hal_i2cStart
0x24A4      [40]    __ambient4_driver_hal_i2cMap
0x24CC     [164]    __Div_FP
0x2570      [24]    _Delay_1sec
0x2588      [70]    __FloatToUnsignedIntegral
0x25D0      [40]    __ambient4_driver_hal_i2cWrite
0x25F8      [12]    easymx_v7_STM32F107VC__setCS_2
0x2604      [12]    easymx_v7_STM32F107VC__setRST_2
0x2610      [12]    easymx_v7_STM32F107VC__setMISO_2
0x261C      [12]    easymx_v7_STM32F107VC__setSCK_2
0x2628      [12]    easymx_v7_STM32F107VC__setSCL_1
0x2634      [50]    Cloud_STM32_M3__strcpy
0x2668      [12]    easymx_v7_STM32F107VC__setAN_2
0x2674      [12]    easymx_v7_STM32F107VC__setSDA_1
0x2680      [12]    easymx_v7_STM32F107VC__setPWM_2
0x268C      [12]    easymx_v7_STM32F107VC__setINT_2
0x2698      [12]    easymx_v7_STM32F107VC__setRX_2
0x26A4      [36]    __ambient4_driver_hal_i2cRead
0x26C8      [20]    _cloud_default_handler
0x26DC      [12]    easymx_v7_STM32F107VC__setMOSI_2
0x26E8      [54]    _Ltrim
0x2720      [80]    _WordToStr
0x2770     [132]    _cloud_packCmd
0x27F4      [66]    _mikrobus_gpioInit
0x2838      [76]    _ambient4_readData
0x2884      [92]    _cloud_modulePower
0x28E0     [236]    _cloud_coreInit
0x29CC     [152]    _cloud_cmdSingle
0x2A64      [44]    _ambient4_sendCommand
0x2A90      [40]    _ambient4_deviceReset
0x2AB8      [36]    _ambient4_i2cDriverInit
0x2ADC      [52]    _cloud_uartDriverInit
0x2B10      [48]    _mikrobus_i2cInit
0x2B40      [88]    Click_Ambient4_STM_cloud_configTimer
0x2B98      [46]    _mikrobus_uartInit
0x2BC8      [70]    _mikrobus_logInit
0x2C10     [116]    _systemInit
0x2C84      [88]    _applicationTask
0x2CDC     [108]    __Lib_System_105_107_SystemClockSetDefault
0x2D48     [160]    _cloud_tick
0x2DE8      [20]    ___CC2DW
0x2E00     [224]    _applicationInit
0x2EE0      [58]    ___FillZeros
0x2F1C       [8]    ___GenExcept
0x2F24      [44]    _Timer_interrupt
0x2F50      [32]    _main
0x2F70     [324]    __Lib_System_105_107_InitialSetUpRCCRCC2
0x30B4      [20]    __Lib_System_105_107_InitialSetUpFosc
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [5]    Click_Ambient4_STM__ATE
0x20000005       [3]    Click_Ambient4_STM__AT
0x20000008       [9]    Click_Ambient4_STM__AT_CEN
0x20000011       [8]    Click_Ambient4_STM__AT_NWCR
0x20000019      [20]    Click_Ambient4_STM_cloud_networkName
0x2000002D      [20]    Click_Ambient4_STM_cloud_networkPassword
0x20000041       [9]    Click_Ambient4_STM__AT_NWC
0x2000004A       [8]    Click_Ambient4_STM__AT_BRCR
0x20000052      [50]    Click_Ambient4_STM_cloud_devKey
0x20000084     [100]    Click_Ambient4_STM_cloud_devPass
0x200000E8       [9]    Click_Ambient4_STM__AT_BRC
0x200000F1       [8]    Click_Ambient4_STM__AT_DSET
0x200000F9      [30]    Click_Ambient4_STM_ambient4_ref
0x20000117       [7]    Click_Ambient4_STM__AT_PUB
0x2000011E      [21]    Cloud_STM32_M3_LUT_START_MARK
0x20000133      [18]    Cloud_STM32_M3_LUT_END_MARK
0x20000145       [1]    ?lstr1_Cloud_STM32_M3
0x20000146       [2]    _taskTime
0x20000148       [4]    __Lib_I2C_12__I2C1_TIMEOUT
0x2000014C       [4]    __Lib_I2C_12__I2C2_TIMEOUT
0x20000150       [4]    __Lib_I2C_12__I2Cx_TIMEOUT
0x20000154     [516]    Cloud_STM32_M3_hdlBuff
0x20000358       [4]    Cloud_STM32_M3_hal_gpio_rstSet
0x2000035C       [4]    Cloud_STM32_M3_hal_gpio_csSet
0x20000360       [4]    Cloud_STM32_M3_hal_gpio_intGet
0x20000364       [4]    Cloud_STM32_M3_fp_uartWrite
0x20000368       [4]    Cloud_STM32_M3_fp_uartRead
0x2000036C       [4]    Cloud_STM32_M3_fp_uartReady
0x20000370       [1]    Cloud_STM32_M3_f_hfc_active
0x20000371       [1]    Cloud_STM32_M3_f_sequence_active
0x20000372       [1]    Cloud_STM32_M3_f_buffer_warning
0x20000373       [1]    Cloud_STM32_M3_f_response_ready
0x20000374       [1]    Cloud_STM32_M3_f_wdog_timeout
0x20000375       [1]    Cloud_STM32_M3_f_watchdog_active
0x20000376     [258]    Cloud_STM32_M3_rxBuff
0x20000478       [4]    Cloud_STM32_M3_c_watchdog_timer
0x2000047C       [4]    Cloud_STM32_M3_c_timer
0x20000480       [1]    Cloud_STM32_M3_f_timer_active
0x20000481     [256]    Cloud_STM32_M3_txBuff
0x20000581       [1]    __ambient4_driver__slaveAddress
0x20000584      [12]    Cloud_STM32_M3_currentEv
0x20000590       [4]    _logger
0x20000594       [4]    __ambient4_driver_fp_i2cWrite
0x20000598       [4]    __ambient4_driver_hal_gpio_rstSet
0x2000059C       [4]    __ambient4_driver_fp_i2cStart
0x200005A0       [4]    __ambient4_driver_fp_i2cRead
0x200005A4       [4]    ___System_CLOCK_IN_KHZ
0x200005A8       [4]    _I2Cx_Timeout_Ptr
0x200005AC       [4]    _I2C1_Timeout_Ptr
0x200005B0       [4]    _I2C2_Timeout_Ptr
0x200005B4       [4]    _I2C_Start_Ptr
0x200005B8       [4]    _I2C_Read_Ptr
0x200005BC       [4]    _I2C_Write_Ptr
0x200005C0       [4]    _UART_Wr_Ptr
0x200005C4       [4]    _UART_Rd_Ptr
0x200005C8       [4]    _UART_Rdy_Ptr
0x200005CC       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x2DFC       [4]    __AMBIENT4_I2C_CFG
0x30C8       [5]    ?ICSClick_Ambient4_STM__ATE
0x30CD       [3]    ?ICSClick_Ambient4_STM__AT
0x30D0       [9]    ?ICSClick_Ambient4_STM__AT_CEN
0x30D9       [8]    ?ICSClick_Ambient4_STM__AT_NWCR
0x30E1      [20]    ?ICSClick_Ambient4_STM_cloud_networkName
0x30F5      [20]    ?ICSClick_Ambient4_STM_cloud_networkPassword
0x3109       [9]    ?ICSClick_Ambient4_STM__AT_NWC
0x3112       [8]    ?ICSClick_Ambient4_STM__AT_BRCR
0x311A      [50]    ?ICSClick_Ambient4_STM_cloud_devKey
0x314C     [100]    ?ICSClick_Ambient4_STM_cloud_devPass
0x31B0       [9]    ?ICSClick_Ambient4_STM__AT_BRC
0x31B9       [8]    ?ICSClick_Ambient4_STM__AT_DSET
0x31C1      [30]    ?ICSClick_Ambient4_STM_ambient4_ref
0x31DF       [7]    ?ICSClick_Ambient4_STM__AT_PUB
0x31E6      [21]    ?ICSCloud_STM32_M3_LUT_START_MARK
0x31FB      [18]    ?ICSCloud_STM32_M3_LUT_END_MARK
0x320D       [1]    ?ICS?lstr1_Cloud_STM32_M3
0x3210     [108]    __GPIO_MODULE_USART2_PD56
0x327C     [108]    __GPIO_MODULE_USART3_PD89
0x32E8     [108]    __GPIO_MODULE_USART1_PA9_10
0x3354     [108]    __GPIO_MODULE_I2C1_PB67
0x33C0      [96]    __MIKROBUS1_GPIO
0x3420      [96]    __MIKROBUS2_GPIO
0x3480      [10]    ?ICScloud_packCmd_cmd_param_L0
0x348A      [10]    ?ICScloud_packCmd_mid_param_L0
0x3494      [10]    ?ICScloud_packCmd_end_param_L0
0x349E      [17]    ?ICSCloud_STM32_M3_createEvent_tmp_L0
0x34AF      [16]    __Lib_System_105_107_APBAHBPrescTable
0x34C0      [16]    __CLOUD_UART_CFG
0x34D0       [4]    ?ICS__Lib_I2C_12__I2C1_TIMEOUT
0x34D4       [4]    ?ICS__Lib_I2C_12__I2C2_TIMEOUT
0x34D8       [4]    ?ICS__Lib_I2C_12__I2Cx_TIMEOUT
0x34DC      [12]    __MIKROBUS2_I2C
0x34E8      [12]    __MIKROBUS1_UART
0x34F4       [4]    __Lib_System_105_107_ADCPrescTable
