{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 21 11:29:48 2019 " "Info: Processing started: Sat Dec 21 11:29:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 6 " "Info: Parallel compilation is enabled and will use 4 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|C " "Warning: Node \"ALU:inst\|C\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/ALU.vhd" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control_signal:inst1\|MADD\[0\] " "Warning: Node \"control_signal:inst1\|MADD\[0\]\" is a latch" {  } { { "control_signal.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/control_signal.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control_signal:inst1\|MADD\[1\] " "Warning: Node \"control_signal:inst1\|MADD\[1\]\" is a latch" {  } { { "control_signal.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/control_signal.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "CPU.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/CPU.bdf" { { 184 -8 160 200 "clk" "" } } } } { "d:/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "ALU:inst\|C~15 " "Info: Detected gated clock \"ALU:inst\|C~15\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/ALU.vhd" 11 -1 0 } } { "d:/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst\|C~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst\|C~10 " "Info: Detected gated clock \"ALU:inst\|C~10\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/ALU.vhd" 11 -1 0 } } { "d:/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst\|C~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "order_register:inst4\|Q\[6\] " "Info: Detected ripple clock \"order_register:inst4\|Q\[6\]\" as buffer" {  } { { "order_register.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/order_register.vhd" 18 -1 0 } } { "d:/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "order_register:inst4\|Q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "order_register:inst4\|Q\[7\] " "Info: Detected ripple clock \"order_register:inst4\|Q\[7\]\" as buffer" {  } { { "order_register.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/order_register.vhd" 18 -1 0 } } { "d:/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "order_register:inst4\|Q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "order_register:inst4\|Q\[4\] " "Info: Detected ripple clock \"order_register:inst4\|Q\[4\]\" as buffer" {  } { { "order_register.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/order_register.vhd" 18 -1 0 } } { "d:/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "order_register:inst4\|Q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "order_register:inst4\|Q\[5\] " "Info: Detected ripple clock \"order_register:inst4\|Q\[5\]\" as buffer" {  } { { "order_register.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/order_register.vhd" 18 -1 0 } } { "d:/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "order_register:inst4\|Q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "order_register:inst4\|Q\[0\]~en " "Info: Detected ripple clock \"order_register:inst4\|Q\[0\]~en\" as buffer" {  } { { "order_register.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/order_register.vhd" 18 -1 0 } } { "d:/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "order_register:inst4\|Q\[0\]~en" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register order_register:inst4\|Q\[0\]~en memory lpm_ram_io:inst14\|altram:sram\|altsyncram:ram_block\|altsyncram_9891:auto_generated\|ram_block1a0~porta_datain_reg5 32.28 MHz 30.98 ns Internal " "Info: Clock \"clk\" has Internal fmax of 32.28 MHz between source register \"order_register:inst4\|Q\[0\]~en\" and destination memory \"lpm_ram_io:inst14\|altram:sram\|altsyncram:ram_block\|altsyncram_9891:auto_generated\|ram_block1a0~porta_datain_reg5\" (period= 30.98 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.184 ns + Longest register memory " "Info: + Longest register to memory delay is 15.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns order_register:inst4\|Q\[0\]~en 1 REG LC_X21_Y8_N3 52 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y8_N3; Fanout = 52; REG Node = 'order_register:inst4\|Q\[0\]~en'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { order_register:inst4|Q[0]~en } "NODE_NAME" } } { "order_register.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/order_register.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.114 ns) 0.704 ns order_register:inst4\|x\[1\]~2 2 COMB LC_X21_Y8_N6 17 " "Info: 2: + IC(0.590 ns) + CELL(0.114 ns) = 0.704 ns; Loc. = LC_X21_Y8_N6; Fanout = 17; COMB Node = 'order_register:inst4\|x\[1\]~2'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { order_register:inst4|Q[0]~en order_register:inst4|x[1]~2 } "NODE_NAME" } } { "order_register.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/order_register.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.389 ns) + CELL(0.442 ns) 3.535 ns tyjoq:inst2\|AO\[1\]~37 3 COMB LC_X22_Y8_N4 6 " "Info: 3: + IC(2.389 ns) + CELL(0.442 ns) = 3.535 ns; Loc. = LC_X22_Y8_N4; Fanout = 6; COMB Node = 'tyjoq:inst2\|AO\[1\]~37'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.831 ns" { order_register:inst4|x[1]~2 tyjoq:inst2|AO[1]~37 } "NODE_NAME" } } { "tyjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/tyjoq.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.442 ns) 4.672 ns ALU:inst\|parallel_adder_vhdl:A2\|full_adder:FA2\|c 4 COMB LC_X21_Y8_N8 3 " "Info: 4: + IC(0.695 ns) + CELL(0.442 ns) = 4.672 ns; Loc. = LC_X21_Y8_N8; Fanout = 3; COMB Node = 'ALU:inst\|parallel_adder_vhdl:A2\|full_adder:FA2\|c'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { tyjoq:inst2|AO[1]~37 ALU:inst|parallel_adder_vhdl:A2|full_adder:FA2|c } "NODE_NAME" } } { "full_adder_vhdl.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/full_adder_vhdl.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.114 ns) 5.991 ns ALU:inst\|parallel_adder_vhdl:A2\|full_adder:FA3\|c 5 COMB LC_X21_Y9_N0 4 " "Info: 5: + IC(1.205 ns) + CELL(0.114 ns) = 5.991 ns; Loc. = LC_X21_Y9_N0; Fanout = 4; COMB Node = 'ALU:inst\|parallel_adder_vhdl:A2\|full_adder:FA3\|c'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.319 ns" { ALU:inst|parallel_adder_vhdl:A2|full_adder:FA2|c ALU:inst|parallel_adder_vhdl:A2|full_adder:FA3|c } "NODE_NAME" } } { "full_adder_vhdl.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/full_adder_vhdl.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.287 ns) + CELL(0.114 ns) 7.392 ns ALU:inst\|parallel_adder_vhdl:A3\|full_adder:FA4\|half_adder:HA2\|s 6 COMB LC_X20_Y8_N2 1 " "Info: 6: + IC(1.287 ns) + CELL(0.114 ns) = 7.392 ns; Loc. = LC_X20_Y8_N2; Fanout = 1; COMB Node = 'ALU:inst\|parallel_adder_vhdl:A3\|full_adder:FA4\|half_adder:HA2\|s'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.401 ns" { ALU:inst|parallel_adder_vhdl:A2|full_adder:FA3|c ALU:inst|parallel_adder_vhdl:A3|full_adder:FA4|half_adder:HA2|s } "NODE_NAME" } } { "full_adder_vhdl.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/full_adder_vhdl.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.210 ns) + CELL(0.114 ns) 8.716 ns ALU:inst\|sum\[3\]~69 7 COMB LC_X19_Y9_N4 1 " "Info: 7: + IC(1.210 ns) + CELL(0.114 ns) = 8.716 ns; Loc. = LC_X19_Y9_N4; Fanout = 1; COMB Node = 'ALU:inst\|sum\[3\]~69'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { ALU:inst|parallel_adder_vhdl:A3|full_adder:FA4|half_adder:HA2|s ALU:inst|sum[3]~69 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/ALU.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 9.170 ns ALU:inst\|sum\[3\]~70 8 COMB LC_X19_Y9_N5 5 " "Info: 8: + IC(0.340 ns) + CELL(0.114 ns) = 9.170 ns; Loc. = LC_X19_Y9_N5; Fanout = 5; COMB Node = 'ALU:inst\|sum\[3\]~70'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { ALU:inst|sum[3]~69 ALU:inst|sum[3]~70 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/ALU.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.442 ns) 10.310 ns yiwei:inst18\|w\[4\]~32 9 COMB LC_X20_Y9_N7 1 " "Info: 9: + IC(0.698 ns) + CELL(0.442 ns) = 10.310 ns; Loc. = LC_X20_Y9_N7; Fanout = 1; COMB Node = 'yiwei:inst18\|w\[4\]~32'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.140 ns" { ALU:inst|sum[3]~70 yiwei:inst18|w[4]~32 } "NODE_NAME" } } { "yiwei.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/yiwei.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.292 ns) 11.044 ns yiwei:inst18\|w\[4\]~33 10 COMB LC_X20_Y9_N8 1 " "Info: 10: + IC(0.442 ns) + CELL(0.292 ns) = 11.044 ns; Loc. = LC_X20_Y9_N8; Fanout = 1; COMB Node = 'yiwei:inst18\|w\[4\]~33'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { yiwei:inst18|w[4]~32 yiwei:inst18|w[4]~33 } "NODE_NAME" } } { "yiwei.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/yiwei.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.114 ns) 12.406 ns inst24\[4\]~45 11 COMB LC_X20_Y6_N6 3 " "Info: 11: + IC(1.248 ns) + CELL(0.114 ns) = 12.406 ns; Loc. = LC_X20_Y6_N6; Fanout = 3; COMB Node = 'inst24\[4\]~45'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.362 ns" { yiwei:inst18|w[4]~33 inst24[4]~45 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/CPU.bdf" { { 344 120 168 376 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 12.702 ns inst24\[4\]~46 12 COMB LC_X20_Y6_N7 6 " "Info: 12: + IC(0.182 ns) + CELL(0.114 ns) = 12.702 ns; Loc. = LC_X20_Y6_N7; Fanout = 6; COMB Node = 'inst24\[4\]~46'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { inst24[4]~45 inst24[4]~46 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/CPU.bdf" { { 344 120 168 376 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.126 ns) + CELL(0.356 ns) 15.184 ns lpm_ram_io:inst14\|altram:sram\|altsyncram:ram_block\|altsyncram_9891:auto_generated\|ram_block1a0~porta_datain_reg5 13 MEM M4K_X13_Y9 1 " "Info: 13: + IC(2.126 ns) + CELL(0.356 ns) = 15.184 ns; Loc. = M4K_X13_Y9; Fanout = 1; MEM Node = 'lpm_ram_io:inst14\|altram:sram\|altsyncram:ram_block\|altsyncram_9891:auto_generated\|ram_block1a0~porta_datain_reg5'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { inst24[4]~46 lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_9891.tdf" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/db/altsyncram_9891.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.772 ns ( 18.26 % ) " "Info: Total cell delay = 2.772 ns ( 18.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.412 ns ( 81.74 % ) " "Info: Total interconnect delay = 12.412 ns ( 81.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "15.184 ns" { order_register:inst4|Q[0]~en order_register:inst4|x[1]~2 tyjoq:inst2|AO[1]~37 ALU:inst|parallel_adder_vhdl:A2|full_adder:FA2|c ALU:inst|parallel_adder_vhdl:A2|full_adder:FA3|c ALU:inst|parallel_adder_vhdl:A3|full_adder:FA4|half_adder:HA2|s ALU:inst|sum[3]~69 ALU:inst|sum[3]~70 yiwei:inst18|w[4]~32 yiwei:inst18|w[4]~33 inst24[4]~45 inst24[4]~46 lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "15.184 ns" { order_register:inst4|Q[0]~en {} order_register:inst4|x[1]~2 {} tyjoq:inst2|AO[1]~37 {} ALU:inst|parallel_adder_vhdl:A2|full_adder:FA2|c {} ALU:inst|parallel_adder_vhdl:A2|full_adder:FA3|c {} ALU:inst|parallel_adder_vhdl:A3|full_adder:FA4|half_adder:HA2|s {} ALU:inst|sum[3]~69 {} ALU:inst|sum[3]~70 {} yiwei:inst18|w[4]~32 {} yiwei:inst18|w[4]~33 {} inst24[4]~45 {} inst24[4]~46 {} lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.590ns 2.389ns 0.695ns 1.205ns 1.287ns 1.210ns 0.340ns 0.698ns 0.442ns 1.248ns 0.182ns 2.126ns } { 0.000ns 0.114ns 0.442ns 0.442ns 0.114ns 0.114ns 0.114ns 0.114ns 0.442ns 0.292ns 0.114ns 0.114ns 0.356ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.011 ns - Smallest " "Info: - Smallest clock skew is 0.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.793 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 69 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 69; CLK Node = 'clk'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/CPU.bdf" { { 184 -8 160 200 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.722 ns) 2.793 ns lpm_ram_io:inst14\|altram:sram\|altsyncram:ram_block\|altsyncram_9891:auto_generated\|ram_block1a0~porta_datain_reg5 2 MEM M4K_X13_Y9 1 " "Info: 2: + IC(0.602 ns) + CELL(0.722 ns) = 2.793 ns; Loc. = M4K_X13_Y9; Fanout = 1; MEM Node = 'lpm_ram_io:inst14\|altram:sram\|altsyncram:ram_block\|altsyncram_9891:auto_generated\|ram_block1a0~porta_datain_reg5'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { clk lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_9891.tdf" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/db/altsyncram_9891.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 78.45 % ) " "Info: Total cell delay = 2.191 ns ( 78.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.55 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clk lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clk {} clk~out0 {} lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.782 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 69 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 69; CLK Node = 'clk'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/CPU.bdf" { { 184 -8 160 200 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns order_register:inst4\|Q\[0\]~en 2 REG LC_X21_Y8_N3 52 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X21_Y8_N3; Fanout = 52; REG Node = 'order_register:inst4\|Q\[0\]~en'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { clk order_register:inst4|Q[0]~en } "NODE_NAME" } } { "order_register.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/order_register.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk order_register:inst4|Q[0]~en } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} order_register:inst4|Q[0]~en {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clk lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clk {} clk~out0 {} lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk order_register:inst4|Q[0]~en } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} order_register:inst4|Q[0]~en {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "order_register.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/order_register.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_9891.tdf" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/db/altsyncram_9891.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "order_register.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/order_register.vhd" 18 -1 0 } } { "db/altsyncram_9891.tdf" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/db/altsyncram_9891.tdf" 36 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "15.184 ns" { order_register:inst4|Q[0]~en order_register:inst4|x[1]~2 tyjoq:inst2|AO[1]~37 ALU:inst|parallel_adder_vhdl:A2|full_adder:FA2|c ALU:inst|parallel_adder_vhdl:A2|full_adder:FA3|c ALU:inst|parallel_adder_vhdl:A3|full_adder:FA4|half_adder:HA2|s ALU:inst|sum[3]~69 ALU:inst|sum[3]~70 yiwei:inst18|w[4]~32 yiwei:inst18|w[4]~33 inst24[4]~45 inst24[4]~46 lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "15.184 ns" { order_register:inst4|Q[0]~en {} order_register:inst4|x[1]~2 {} tyjoq:inst2|AO[1]~37 {} ALU:inst|parallel_adder_vhdl:A2|full_adder:FA2|c {} ALU:inst|parallel_adder_vhdl:A2|full_adder:FA3|c {} ALU:inst|parallel_adder_vhdl:A3|full_adder:FA4|half_adder:HA2|s {} ALU:inst|sum[3]~69 {} ALU:inst|sum[3]~70 {} yiwei:inst18|w[4]~32 {} yiwei:inst18|w[4]~33 {} inst24[4]~45 {} inst24[4]~46 {} lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.590ns 2.389ns 0.695ns 1.205ns 1.287ns 1.210ns 0.340ns 0.698ns 0.442ns 1.248ns 0.182ns 2.126ns } { 0.000ns 0.114ns 0.442ns 0.442ns 0.114ns 0.114ns 0.114ns 0.114ns 0.442ns 0.292ns 0.114ns 0.114ns 0.356ns } "" } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clk lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clk {} clk~out0 {} lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk order_register:inst4|Q[0]~en } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} order_register:inst4|Q[0]~en {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pcjoq:inst12\|tem\[0\] IN_R1\[0\] clk 9.564 ns register " "Info: tsu for register \"pcjoq:inst12\|tem\[0\]\" (data pin = \"IN_R1\[0\]\", clock pin = \"clk\") is 9.564 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.309 ns + Longest pin register " "Info: + Longest pin to register delay is 12.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns IN_R1\[0\] 1 PIN PIN_48 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_48; Fanout = 1; PIN Node = 'IN_R1\[0\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_R1[0] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/CPU.bdf" { { 352 -80 88 368 "IN_R1\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.028 ns) + CELL(0.590 ns) 9.093 ns inst24\[0\]~30 2 COMB LC_X18_Y9_N5 2 " "Info: 2: + IC(7.028 ns) + CELL(0.590 ns) = 9.093 ns; Loc. = LC_X18_Y9_N5; Fanout = 2; COMB Node = 'inst24\[0\]~30'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.618 ns" { IN_R1[0] inst24[0]~30 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/CPU.bdf" { { 344 120 168 376 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.442 ns) 10.253 ns inst24\[0\]~34 3 COMB LC_X17_Y9_N2 6 " "Info: 3: + IC(0.718 ns) + CELL(0.442 ns) = 10.253 ns; Loc. = LC_X17_Y9_N2; Fanout = 6; COMB Node = 'inst24\[0\]~34'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.160 ns" { inst24[0]~30 inst24[0]~34 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/CPU.bdf" { { 344 120 168 376 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.941 ns) + CELL(0.115 ns) 12.309 ns pcjoq:inst12\|tem\[0\] 4 REG LC_X23_Y8_N0 5 " "Info: 4: + IC(1.941 ns) + CELL(0.115 ns) = 12.309 ns; Loc. = LC_X23_Y8_N0; Fanout = 5; REG Node = 'pcjoq:inst12\|tem\[0\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.056 ns" { inst24[0]~34 pcjoq:inst12|tem[0] } "NODE_NAME" } } { "pcjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/pcjoq.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 21.30 % ) " "Info: Total cell delay = 2.622 ns ( 21.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.687 ns ( 78.70 % ) " "Info: Total interconnect delay = 9.687 ns ( 78.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "12.309 ns" { IN_R1[0] inst24[0]~30 inst24[0]~34 pcjoq:inst12|tem[0] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "12.309 ns" { IN_R1[0] {} IN_R1[0]~out0 {} inst24[0]~30 {} inst24[0]~34 {} pcjoq:inst12|tem[0] {} } { 0.000ns 0.000ns 7.028ns 0.718ns 1.941ns } { 0.000ns 1.475ns 0.590ns 0.442ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "pcjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/pcjoq.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.782 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 69 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 69; CLK Node = 'clk'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/CPU.bdf" { { 184 -8 160 200 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns pcjoq:inst12\|tem\[0\] 2 REG LC_X23_Y8_N0 5 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X23_Y8_N0; Fanout = 5; REG Node = 'pcjoq:inst12\|tem\[0\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { clk pcjoq:inst12|tem[0] } "NODE_NAME" } } { "pcjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/pcjoq.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk pcjoq:inst12|tem[0] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} pcjoq:inst12|tem[0] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "12.309 ns" { IN_R1[0] inst24[0]~30 inst24[0]~34 pcjoq:inst12|tem[0] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "12.309 ns" { IN_R1[0] {} IN_R1[0]~out0 {} inst24[0]~30 {} inst24[0]~34 {} pcjoq:inst12|tem[0] {} } { 0.000ns 0.000ns 7.028ns 0.718ns 1.941ns } { 0.000ns 1.475ns 0.590ns 0.442ns 0.115ns } "" } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk pcjoq:inst12|tem[0] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} pcjoq:inst12|tem[0] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk OUT_R1\[1\] order_register:inst4\|Q\[0\]~en 22.808 ns register " "Info: tco from clock \"clk\" to destination pin \"OUT_R1\[1\]\" through register \"order_register:inst4\|Q\[0\]~en\" is 22.808 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.782 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 69 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 69; CLK Node = 'clk'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/CPU.bdf" { { 184 -8 160 200 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns order_register:inst4\|Q\[0\]~en 2 REG LC_X21_Y8_N3 52 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X21_Y8_N3; Fanout = 52; REG Node = 'order_register:inst4\|Q\[0\]~en'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { clk order_register:inst4|Q[0]~en } "NODE_NAME" } } { "order_register.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/order_register.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk order_register:inst4|Q[0]~en } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} order_register:inst4|Q[0]~en {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "order_register.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/order_register.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.802 ns + Longest register pin " "Info: + Longest register to pin delay is 19.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns order_register:inst4\|Q\[0\]~en 1 REG LC_X21_Y8_N3 52 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y8_N3; Fanout = 52; REG Node = 'order_register:inst4\|Q\[0\]~en'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { order_register:inst4|Q[0]~en } "NODE_NAME" } } { "order_register.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/order_register.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.765 ns) + CELL(0.590 ns) 2.355 ns ALU:inst\|Equal0~0 2 COMB LC_X18_Y7_N4 7 " "Info: 2: + IC(1.765 ns) + CELL(0.590 ns) = 2.355 ns; Loc. = LC_X18_Y7_N4; Fanout = 7; COMB Node = 'ALU:inst\|Equal0~0'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { order_register:inst4|Q[0]~en ALU:inst|Equal0~0 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartusii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.350 ns) + CELL(0.590 ns) 5.295 ns control_signal:inst1\|F_BUS~15 3 COMB LC_X18_Y7_N2 2 " "Info: 3: + IC(2.350 ns) + CELL(0.590 ns) = 5.295 ns; Loc. = LC_X18_Y7_N2; Fanout = 2; COMB Node = 'control_signal:inst1\|F_BUS~15'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.940 ns" { ALU:inst|Equal0~0 control_signal:inst1|F_BUS~15 } "NODE_NAME" } } { "control_signal.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/control_signal.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.258 ns) + CELL(0.114 ns) 6.667 ns control_signal:inst1\|F_BUS~16 4 COMB LC_X19_Y6_N2 1 " "Info: 4: + IC(1.258 ns) + CELL(0.114 ns) = 6.667 ns; Loc. = LC_X19_Y6_N2; Fanout = 1; COMB Node = 'control_signal:inst1\|F_BUS~16'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.372 ns" { control_signal:inst1|F_BUS~15 control_signal:inst1|F_BUS~16 } "NODE_NAME" } } { "control_signal.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/control_signal.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.899 ns) + CELL(0.114 ns) 8.680 ns control_signal:inst1\|F_BUS~17 5 COMB LC_X19_Y7_N9 12 " "Info: 5: + IC(1.899 ns) + CELL(0.114 ns) = 8.680 ns; Loc. = LC_X19_Y7_N9; Fanout = 12; COMB Node = 'control_signal:inst1\|F_BUS~17'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.013 ns" { control_signal:inst1|F_BUS~16 control_signal:inst1|F_BUS~17 } "NODE_NAME" } } { "control_signal.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/control_signal.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.292 ns) 10.317 ns inst24\[7\]~33 6 COMB LC_X20_Y9_N9 17 " "Info: 6: + IC(1.345 ns) + CELL(0.292 ns) = 10.317 ns; Loc. = LC_X20_Y9_N9; Fanout = 17; COMB Node = 'inst24\[7\]~33'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { control_signal:inst1|F_BUS~17 inst24[7]~33 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/CPU.bdf" { { 344 120 168 376 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.454 ns) + CELL(0.114 ns) 12.885 ns inst24\[7\]~52 7 COMB LC_X19_Y7_N8 8 " "Info: 7: + IC(2.454 ns) + CELL(0.114 ns) = 12.885 ns; Loc. = LC_X19_Y7_N8; Fanout = 8; COMB Node = 'inst24\[7\]~52'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.568 ns" { inst24[7]~33 inst24[7]~52 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/CPU.bdf" { { 344 120 168 376 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.843 ns) + CELL(2.074 ns) 19.802 ns OUT_R1\[1\] 8 PIN PIN_3 0 " "Info: 8: + IC(4.843 ns) + CELL(2.074 ns) = 19.802 ns; Loc. = PIN_3; Fanout = 0; PIN Node = 'OUT_R1\[1\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.917 ns" { inst24[7]~52 OUT_R1[1] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/CPU.bdf" { { 696 1392 1568 712 "OUT_R1\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.888 ns ( 19.63 % ) " "Info: Total cell delay = 3.888 ns ( 19.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.914 ns ( 80.37 % ) " "Info: Total interconnect delay = 15.914 ns ( 80.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "19.802 ns" { order_register:inst4|Q[0]~en ALU:inst|Equal0~0 control_signal:inst1|F_BUS~15 control_signal:inst1|F_BUS~16 control_signal:inst1|F_BUS~17 inst24[7]~33 inst24[7]~52 OUT_R1[1] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "19.802 ns" { order_register:inst4|Q[0]~en {} ALU:inst|Equal0~0 {} control_signal:inst1|F_BUS~15 {} control_signal:inst1|F_BUS~16 {} control_signal:inst1|F_BUS~17 {} inst24[7]~33 {} inst24[7]~52 {} OUT_R1[1] {} } { 0.000ns 1.765ns 2.350ns 1.258ns 1.899ns 1.345ns 2.454ns 4.843ns } { 0.000ns 0.590ns 0.590ns 0.114ns 0.114ns 0.292ns 0.114ns 2.074ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk order_register:inst4|Q[0]~en } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} order_register:inst4|Q[0]~en {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "19.802 ns" { order_register:inst4|Q[0]~en ALU:inst|Equal0~0 control_signal:inst1|F_BUS~15 control_signal:inst1|F_BUS~16 control_signal:inst1|F_BUS~17 inst24[7]~33 inst24[7]~52 OUT_R1[1] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "19.802 ns" { order_register:inst4|Q[0]~en {} ALU:inst|Equal0~0 {} control_signal:inst1|F_BUS~15 {} control_signal:inst1|F_BUS~16 {} control_signal:inst1|F_BUS~17 {} inst24[7]~33 {} inst24[7]~52 {} OUT_R1[1] {} } { 0.000ns 1.765ns 2.350ns 1.258ns 1.899ns 1.345ns 2.454ns 4.843ns } { 0.000ns 0.590ns 0.590ns 0.114ns 0.114ns 0.292ns 0.114ns 2.074ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "IN_R1\[6\] OUT_R1\[6\] 17.079 ns Longest " "Info: Longest tpd from source pin \"IN_R1\[6\]\" to destination pin \"OUT_R1\[6\]\" is 17.079 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns IN_R1\[6\] 1 PIN PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_132; Fanout = 1; PIN Node = 'IN_R1\[6\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_R1[6] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/CPU.bdf" { { 352 -80 88 368 "IN_R1\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.574 ns) + CELL(0.590 ns) 8.639 ns inst24\[6\]~35 2 COMB LC_X18_Y9_N9 2 " "Info: 2: + IC(6.574 ns) + CELL(0.590 ns) = 8.639 ns; Loc. = LC_X18_Y9_N9; Fanout = 2; COMB Node = 'inst24\[6\]~35'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.164 ns" { IN_R1[6] inst24[6]~35 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/CPU.bdf" { { 344 120 168 376 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.968 ns) + CELL(0.442 ns) 11.049 ns inst24\[6\]~53 3 COMB LC_X18_Y9_N1 2 " "Info: 3: + IC(1.968 ns) + CELL(0.442 ns) = 11.049 ns; Loc. = LC_X18_Y9_N1; Fanout = 2; COMB Node = 'inst24\[6\]~53'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.410 ns" { inst24[6]~35 inst24[6]~53 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/CPU.bdf" { { 344 120 168 376 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.922 ns) + CELL(2.108 ns) 17.079 ns OUT_R1\[6\] 4 PIN PIN_141 0 " "Info: 4: + IC(3.922 ns) + CELL(2.108 ns) = 17.079 ns; Loc. = PIN_141; Fanout = 0; PIN Node = 'OUT_R1\[6\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.030 ns" { inst24[6]~53 OUT_R1[6] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/CPU.bdf" { { 696 1392 1568 712 "OUT_R1\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.615 ns ( 27.02 % ) " "Info: Total cell delay = 4.615 ns ( 27.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.464 ns ( 72.98 % ) " "Info: Total interconnect delay = 12.464 ns ( 72.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "17.079 ns" { IN_R1[6] inst24[6]~35 inst24[6]~53 OUT_R1[6] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "17.079 ns" { IN_R1[6] {} IN_R1[6]~out0 {} inst24[6]~35 {} inst24[6]~53 {} OUT_R1[6] {} } { 0.000ns 0.000ns 6.574ns 1.968ns 3.922ns } { 0.000ns 1.475ns 0.590ns 0.442ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "tyjoq:inst2\|B\[1\] IN_R1\[1\] clk -4.904 ns register " "Info: th for register \"tyjoq:inst2\|B\[1\]\" (data pin = \"IN_R1\[1\]\", clock pin = \"clk\") is -4.904 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.782 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 69 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 69; CLK Node = 'clk'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/CPU.bdf" { { 184 -8 160 200 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns tyjoq:inst2\|B\[1\] 2 REG LC_X20_Y8_N1 3 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X20_Y8_N1; Fanout = 3; REG Node = 'tyjoq:inst2\|B\[1\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { clk tyjoq:inst2|B[1] } "NODE_NAME" } } { "tyjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/tyjoq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk tyjoq:inst2|B[1] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} tyjoq:inst2|B[1] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "tyjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/tyjoq.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.701 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.701 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns IN_R1\[1\] 1 PIN PIN_16 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 1; PIN Node = 'IN_R1\[1\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_R1[1] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/CPU.bdf" { { 352 -80 88 368 "IN_R1\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.120 ns) + CELL(0.590 ns) 4.179 ns inst24\[1\]~59 2 COMB LC_X19_Y10_N8 1 " "Info: 2: + IC(2.120 ns) + CELL(0.590 ns) = 4.179 ns; Loc. = LC_X19_Y10_N8; Fanout = 1; COMB Node = 'inst24\[1\]~59'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.710 ns" { IN_R1[1] inst24[1]~59 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/CPU.bdf" { { 344 120 168 376 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.227 ns) + CELL(0.292 ns) 5.698 ns inst24\[1\]~49 3 COMB LC_X18_Y9_N7 3 " "Info: 3: + IC(1.227 ns) + CELL(0.292 ns) = 5.698 ns; Loc. = LC_X18_Y9_N7; Fanout = 3; COMB Node = 'inst24\[1\]~49'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { inst24[1]~59 inst24[1]~49 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/CPU.bdf" { { 344 120 168 376 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 5.994 ns inst24\[1\]~50 4 COMB LC_X18_Y9_N8 6 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 5.994 ns; Loc. = LC_X18_Y9_N8; Fanout = 6; COMB Node = 'inst24\[1\]~50'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { inst24[1]~49 inst24[1]~50 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/CPU.bdf" { { 344 120 168 376 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.592 ns) + CELL(0.115 ns) 7.701 ns tyjoq:inst2\|B\[1\] 5 REG LC_X20_Y8_N1 3 " "Info: 5: + IC(1.592 ns) + CELL(0.115 ns) = 7.701 ns; Loc. = LC_X20_Y8_N1; Fanout = 3; REG Node = 'tyjoq:inst2\|B\[1\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.707 ns" { inst24[1]~50 tyjoq:inst2|B[1] } "NODE_NAME" } } { "tyjoq.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/CPU/tyjoq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.580 ns ( 33.50 % ) " "Info: Total cell delay = 2.580 ns ( 33.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.121 ns ( 66.50 % ) " "Info: Total interconnect delay = 5.121 ns ( 66.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.701 ns" { IN_R1[1] inst24[1]~59 inst24[1]~49 inst24[1]~50 tyjoq:inst2|B[1] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "7.701 ns" { IN_R1[1] {} IN_R1[1]~out0 {} inst24[1]~59 {} inst24[1]~49 {} inst24[1]~50 {} tyjoq:inst2|B[1] {} } { 0.000ns 0.000ns 2.120ns 1.227ns 0.182ns 1.592ns } { 0.000ns 1.469ns 0.590ns 0.292ns 0.114ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk tyjoq:inst2|B[1] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} tyjoq:inst2|B[1] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.701 ns" { IN_R1[1] inst24[1]~59 inst24[1]~49 inst24[1]~50 tyjoq:inst2|B[1] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "7.701 ns" { IN_R1[1] {} IN_R1[1]~out0 {} inst24[1]~59 {} inst24[1]~49 {} inst24[1]~50 {} tyjoq:inst2|B[1] {} } { 0.000ns 0.000ns 2.120ns 1.227ns 0.182ns 1.592ns } { 0.000ns 1.469ns 0.590ns 0.292ns 0.114ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 21 11:29:48 2019 " "Info: Processing ended: Sat Dec 21 11:29:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
