Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Mon Jan 13 17:28:41 2020
| Host         : eecs-digital-17 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.221     -124.480                     40                 1234        0.122        0.000                      0                 1234        3.000        0.000                       0                   477  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clkdivider/inst/clk_in1   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_final  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_final  {0.000 25.000}     50.000          20.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkdivider/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_final        0.464        0.000                      0                 1146        0.122        0.000                      0                 1146        7.192        0.000                       0                   432  
  clkfbout_clk_wiz_final                                                                                                                                                   47.845        0.000                       0                     3  
sys_clk_pin                     5.477        0.000                      0                   48        0.257        0.000                      0                   48        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_final  sys_clk_pin                  -3.221     -124.480                     40                   40        1.168        0.000                      0                   40  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkdivider/inst/clk_in1
  To Clock:  clkdivider/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdivider/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_final
  To Clock:  clk_out1_clk_wiz_final

Setup :            0  Failing Endpoints,  Worst Slack        0.464ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.467ns  (logic 8.412ns (58.145%)  route 6.055ns (41.855%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=1 LUT1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.729ns = ( 17.114 - 15.385 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.612     1.614    xvga1/clk_out1
    SLICE_X54Y68         FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.518     2.132 f  xvga1/vcount_out_reg[5]/Q
                         net (fo=54, routed)          0.744     2.876    xvga1/vcount[5]
    SLICE_X56Y73         LUT1 (Prop_lut1_I0_O)        0.124     3.000 r  xvga1/image_addr0_i_9__1/O
                         net (fo=1, routed)           0.000     3.000    xvga1/image_addr0_i_9__1_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.533 r  xvga1/image_addr0_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.533    xvga1/image_addr0_i_2__0_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.856 r  xvga1/image_addr0_i_1__0/O[1]
                         net (fo=1, routed)           0.668     4.524    p2_ones_score/A[9]
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.023     8.547 r  p2_ones_score/image_addr0/P[8]
                         net (fo=2, routed)           0.785     9.332    p2_ones_score/image_addr0_n_97
    SLICE_X52Y72         LUT2 (Prop_lut2_I0_O)        0.124     9.456 r  p2_ones_score/num_i_32/O
                         net (fo=1, routed)           0.000     9.456    p2_ones_score/num_i_32_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.036 r  p2_ones_score/num_i_28__0/O[2]
                         net (fo=1, routed)           0.586    10.622    xvga1/num_i_11__0_0[2]
    SLICE_X50Y74         LUT2 (Prop_lut2_I1_O)        0.302    10.924 r  xvga1/num_i_22__0/O
                         net (fo=1, routed)           0.000    10.924    xvga1/num_i_22__0_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.567 f  xvga1/num_i_11__0/O[3]
                         net (fo=1, routed)           0.549    12.116    p2_ones_score/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X47Y74         LUT1 (Prop_lut1_I0_O)        0.307    12.423 r  p2_ones_score/num_i_9__0/O
                         net (fo=1, routed)           0.000    12.423    p2_ones_score/num_i_9__0_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.824 r  p2_ones_score/num_i_2__0/CO[3]
                         net (fo=1, routed)           0.009    12.833    p2_ones_score/num_i_2__0_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.068 r  p2_ones_score/num_i_1__0/O[0]
                         net (fo=7, routed)           1.489    14.557    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X28Y61         LUT3 (Prop_lut3_I0_O)        0.299    14.856 r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           1.226    16.082    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y9          RAMB36E1                                     r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.726    17.114    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007    17.121    
                         clock uncertainty           -0.132    16.989    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.546    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.546    
                         arrival time                         -16.082    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.248ns  (logic 8.661ns (60.786%)  route 5.587ns (39.214%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 16.921 - 15.385 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.612     1.614    xvga1/clk_out1
    SLICE_X54Y68         FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.518     2.132 f  xvga1/vcount_out_reg[5]/Q
                         net (fo=54, routed)          0.810     2.942    xvga1/vcount[5]
    SLICE_X57Y72         LUT1 (Prop_lut1_I0_O)        0.124     3.066 r  xvga1/image_addr0_i_9/O
                         net (fo=1, routed)           0.000     3.066    xvga1/image_addr0_i_9_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.616 r  xvga1/image_addr0_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     3.616    xvga1/image_addr0_i_2__4_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.950 r  xvga1/image_addr0_i_1__4/O[1]
                         net (fo=1, routed)           0.585     4.535    p2_hundred_score/A[9]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.020     8.555 r  p2_hundred_score/image_addr0/P[8]
                         net (fo=2, routed)           0.972     9.527    p2_hundred_score/image_addr0_n_97
    SLICE_X52Y67         LUT2 (Prop_lut2_I0_O)        0.124     9.651 r  p2_hundred_score/num_i_31__4/O
                         net (fo=1, routed)           0.000     9.651    p2_hundred_score/num_i_31__4_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.201 r  p2_hundred_score/num_i_29__4/CO[3]
                         net (fo=1, routed)           0.000    10.201    p2_hundred_score/num_i_29__4_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.423 r  p2_hundred_score/num_i_21__4/O[0]
                         net (fo=1, routed)           0.600    11.023    xvga1/num_i_8__4[0]
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    11.723 r  xvga1/num_i_11__4/CO[3]
                         net (fo=1, routed)           0.000    11.723    xvga1/num_i_11__4_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.057 f  xvga1/num_i_20__4/O[1]
                         net (fo=1, routed)           0.653    12.710    p2_hundred_score/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2][1]
    SLICE_X39Y64         LUT1 (Prop_lut1_I0_O)        0.303    13.013 r  p2_hundred_score/num_i_7__4/O
                         net (fo=1, routed)           0.000    13.013    p2_hundred_score/num_i_7__4_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.593 f  p2_hundred_score/num_i_1__4/O[2]
                         net (fo=7, routed)           0.893    14.485    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X48Y65         LUT3 (Prop_lut3_I0_O)        0.302    14.787 r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           1.075    15.863    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y13         RAMB36E1                                     r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.534    16.921    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.079    17.000    
                         clock uncertainty           -0.132    16.868    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.425    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.425    
                         arrival time                         -15.863    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.152ns  (logic 8.564ns (60.515%)  route 5.588ns (39.485%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 16.922 - 15.385 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.610     1.612    xvga1/clk_out1
    SLICE_X56Y71         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.518     2.130 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=60, routed)          0.718     2.848    xvga1/vcount[0]
    SLICE_X57Y67         LUT1 (Prop_lut1_I0_O)        0.124     2.972 r  xvga1/image_addr0_i_12__3/O
                         net (fo=1, routed)           0.000     2.972    xvga1/image_addr0_i_12__3_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.504 r  xvga1/image_addr0_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     3.504    xvga1/image_addr0_i_3__3_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.618 r  xvga1/image_addr0_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     3.618    xvga1/image_addr0_i_2__3_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.952 r  xvga1/image_addr0_i_1__3/O[1]
                         net (fo=1, routed)           0.667     4.620    p1_hundred_score/A[9]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.020     8.640 r  p1_hundred_score/image_addr0/P[7]
                         net (fo=1, routed)           0.809     9.448    p1_hundred_score/image_addr0_n_98
    SLICE_X58Y68         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668    10.116 r  p1_hundred_score/num_i_31__3/O[2]
                         net (fo=1, routed)           0.582    10.698    xvga1/num_i_22__3_0[2]
    SLICE_X61Y71         LUT2 (Prop_lut2_I1_O)        0.301    10.999 r  xvga1/num_i_29__3/O
                         net (fo=1, routed)           0.000    10.999    xvga1/num_i_29__3_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.549 r  xvga1/num_i_22__3/CO[3]
                         net (fo=1, routed)           0.000    11.549    p1_hundred_score/CO[0]
    SLICE_X61Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.771 f  p1_hundred_score/num_i_21__3/O[0]
                         net (fo=1, routed)           0.673    12.445    p1_hundred_score/num_i_21__3_n_7
    SLICE_X64Y72         LUT1 (Prop_lut1_I0_O)        0.299    12.744 r  p1_hundred_score/num_i_8__3/O
                         net (fo=1, routed)           0.000    12.744    p1_hundred_score/num_i_8__3_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.324 r  p1_hundred_score/num_i_1__3/O[2]
                         net (fo=7, routed)           1.062    14.386    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[13]
    SLICE_X64Y82         LUT3 (Prop_lut3_I0_O)        0.302    14.688 r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           1.077    15.764    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0
    RAMB36_X1Y20         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.534    16.922    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    16.921    
                         clock uncertainty           -0.132    16.788    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.345    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.345    
                         arrival time                         -15.764    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.608ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.155ns  (logic 8.661ns (61.188%)  route 5.494ns (38.812%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 16.945 - 15.385 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.612     1.614    xvga1/clk_out1
    SLICE_X54Y68         FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.518     2.132 f  xvga1/vcount_out_reg[5]/Q
                         net (fo=54, routed)          0.810     2.942    xvga1/vcount[5]
    SLICE_X57Y72         LUT1 (Prop_lut1_I0_O)        0.124     3.066 r  xvga1/image_addr0_i_9/O
                         net (fo=1, routed)           0.000     3.066    xvga1/image_addr0_i_9_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.616 r  xvga1/image_addr0_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     3.616    xvga1/image_addr0_i_2__4_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.950 r  xvga1/image_addr0_i_1__4/O[1]
                         net (fo=1, routed)           0.585     4.535    p2_hundred_score/A[9]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.020     8.555 r  p2_hundred_score/image_addr0/P[8]
                         net (fo=2, routed)           0.972     9.527    p2_hundred_score/image_addr0_n_97
    SLICE_X52Y67         LUT2 (Prop_lut2_I0_O)        0.124     9.651 r  p2_hundred_score/num_i_31__4/O
                         net (fo=1, routed)           0.000     9.651    p2_hundred_score/num_i_31__4_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.201 r  p2_hundred_score/num_i_29__4/CO[3]
                         net (fo=1, routed)           0.000    10.201    p2_hundred_score/num_i_29__4_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.423 r  p2_hundred_score/num_i_21__4/O[0]
                         net (fo=1, routed)           0.600    11.023    xvga1/num_i_8__4[0]
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    11.723 r  xvga1/num_i_11__4/CO[3]
                         net (fo=1, routed)           0.000    11.723    xvga1/num_i_11__4_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.057 f  xvga1/num_i_20__4/O[1]
                         net (fo=1, routed)           0.653    12.710    p2_hundred_score/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2][1]
    SLICE_X39Y64         LUT1 (Prop_lut1_I0_O)        0.303    13.013 r  p2_hundred_score/num_i_7__4/O
                         net (fo=1, routed)           0.000    13.013    p2_hundred_score/num_i_7__4_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.593 f  p2_hundred_score/num_i_1__4/O[2]
                         net (fo=7, routed)           0.878    14.471    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X28Y58         LUT3 (Prop_lut3_I1_O)        0.302    14.773 r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.996    15.769    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y10         RAMB36E1                                     r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.558    16.945    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007    16.952    
                         clock uncertainty           -0.132    16.820    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.377    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.377    
                         arrival time                         -15.769    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.035ns  (logic 8.431ns (60.069%)  route 5.604ns (39.931%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 16.946 - 15.385 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.612     1.614    xvga1/clk_out1
    SLICE_X54Y68         FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.518     2.132 f  xvga1/vcount_out_reg[5]/Q
                         net (fo=54, routed)          0.955     3.087    xvga1/vcount[5]
    SLICE_X57Y76         LUT1 (Prop_lut1_I0_O)        0.124     3.211 r  xvga1/image_addr0_i_9__0/O
                         net (fo=1, routed)           0.000     3.211    xvga1/image_addr0_i_9__0_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.761 r  xvga1/image_addr0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.761    xvga1/image_addr0_i_2_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.000 r  xvga1/image_addr0_i_1/O[2]
                         net (fo=5, routed)           0.693     4.693    p1_ones_score/A[10]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[12]_P[7])
                                                      4.019     8.712 r  p1_ones_score/image_addr0/P[7]
                         net (fo=1, routed)           0.778     9.490    p1_ones_score/image_addr0_n_98
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.146 r  p1_ones_score/num_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.146    p1_ones_score/num_i_31_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.368 r  p1_ones_score/num_i_27/O[0]
                         net (fo=1, routed)           0.586    10.954    xvga1/num_i_12[0]
    SLICE_X49Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    11.654 r  xvga1/num_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.654    p1_ones_score/CO[0]
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.876 f  p1_ones_score/num_i_21/O[0]
                         net (fo=1, routed)           0.477    12.353    p1_ones_score/num_i_21_n_7
    SLICE_X41Y83         LUT1 (Prop_lut1_I0_O)        0.299    12.652 r  p1_ones_score/num_i_8/O
                         net (fo=1, routed)           0.000    12.652    p1_ones_score/num_i_8_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.232 f  p1_ones_score/num_i_1/O[2]
                         net (fo=7, routed)           1.062    14.294    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X28Y87         LUT3 (Prop_lut3_I0_O)        0.302    14.596 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           1.054    15.650    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y19         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.559    16.946    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007    16.953    
                         clock uncertainty           -0.132    16.821    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.378    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.378    
                         arrival time                         -15.650    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.070ns  (logic 8.357ns (59.395%)  route 5.713ns (40.605%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 16.932 - 15.385 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.612     1.614    xvga1/clk_out1
    SLICE_X54Y68         FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.518     2.132 f  xvga1/vcount_out_reg[5]/Q
                         net (fo=54, routed)          0.955     3.087    xvga1/vcount[5]
    SLICE_X57Y76         LUT1 (Prop_lut1_I0_O)        0.124     3.211 r  xvga1/image_addr0_i_9__0/O
                         net (fo=1, routed)           0.000     3.211    xvga1/image_addr0_i_9__0_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.761 r  xvga1/image_addr0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.761    xvga1/image_addr0_i_2_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.000 r  xvga1/image_addr0_i_1/O[2]
                         net (fo=5, routed)           0.693     4.693    p1_ones_score/A[10]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[12]_P[7])
                                                      4.019     8.712 r  p1_ones_score/image_addr0/P[7]
                         net (fo=1, routed)           0.778     9.490    p1_ones_score/image_addr0_n_98
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671    10.161 r  p1_ones_score/num_i_31/O[2]
                         net (fo=1, routed)           0.602    10.763    xvga1/num_i_22_0[2]
    SLICE_X49Y80         LUT2 (Prop_lut2_I1_O)        0.302    11.065 r  xvga1/num_i_29/O
                         net (fo=1, routed)           0.000    11.065    xvga1/num_i_29_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.645 f  xvga1/num_i_22/O[2]
                         net (fo=1, routed)           0.606    12.251    p1_ones_score/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2][2]
    SLICE_X41Y82         LUT1 (Prop_lut1_I0_O)        0.302    12.553 r  p1_ones_score/num_i_10/O
                         net (fo=1, routed)           0.000    12.553    p1_ones_score/num_i_10_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.954 r  p1_ones_score/num_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.954    p1_ones_score/num_i_2_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.302 r  p1_ones_score/num_i_1/O[1]
                         net (fo=7, routed)           0.967    14.270    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X48Y87         LUT3 (Prop_lut3_I0_O)        0.303    14.573 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           1.112    15.685    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y18         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.545    16.932    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.079    17.011    
                         clock uncertainty           -0.132    16.879    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.436    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.436    
                         arrival time                         -15.685    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.061ns  (logic 8.373ns (59.547%)  route 5.688ns (40.453%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 17.006 - 15.385 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.612     1.614    xvga1/clk_out1
    SLICE_X54Y68         FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.518     2.132 f  xvga1/vcount_out_reg[5]/Q
                         net (fo=54, routed)          0.940     3.073    xvga1/vcount[5]
    SLICE_X59Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.197 r  xvga1/image_addr0_i_9__2/O
                         net (fo=1, routed)           0.000     3.197    xvga1/image_addr0_i_9__2_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.747 r  xvga1/image_addr0_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.747    xvga1/image_addr0_i_2__1_n_0
    SLICE_X59Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.986 r  xvga1/image_addr0_i_1__1/O[2]
                         net (fo=5, routed)           0.749     4.734    p1_tens_score/A[10]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[13]_P[7])
                                                      4.019     8.753 r  p1_tens_score/image_addr0/P[7]
                         net (fo=1, routed)           0.657     9.410    p1_tens_score/image_addr0_n_98
    SLICE_X59Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671    10.081 r  p1_tens_score/num_i_31__1/O[2]
                         net (fo=1, routed)           0.580    10.661    xvga1/num_i_22__1_0[2]
    SLICE_X59Y81         LUT2 (Prop_lut2_I1_O)        0.302    10.963 r  xvga1/num_i_29__1/O
                         net (fo=1, routed)           0.000    10.963    xvga1/num_i_29__1_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.513 r  xvga1/num_i_22__1/CO[3]
                         net (fo=1, routed)           0.000    11.513    p1_tens_score/CO[0]
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.735 f  p1_tens_score/num_i_21__1/O[0]
                         net (fo=1, routed)           0.681    12.416    p1_tens_score/num_i_21__1_n_7
    SLICE_X62Y84         LUT1 (Prop_lut1_I0_O)        0.299    12.715 r  p1_tens_score/num_i_8__1/O
                         net (fo=1, routed)           0.000    12.715    p1_tens_score/num_i_8__1_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.293 f  p1_tens_score/num_i_1__1/O[2]
                         net (fo=7, routed)           1.052    14.345    p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X70Y89         LUT3 (Prop_lut3_I2_O)        0.301    14.646 r  p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           1.030    15.676    p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y20         RAMB36E1                                     r  p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.618    17.006    p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    17.005    
                         clock uncertainty           -0.132    16.872    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.429    p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.429    
                         arrival time                         -15.676    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        13.973ns  (logic 8.550ns (61.190%)  route 5.423ns (38.811%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=1 LUT1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 16.934 - 15.385 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.612     1.614    xvga1/clk_out1
    SLICE_X54Y68         FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.518     2.132 f  xvga1/vcount_out_reg[5]/Q
                         net (fo=54, routed)          0.810     2.942    xvga1/vcount[5]
    SLICE_X57Y72         LUT1 (Prop_lut1_I0_O)        0.124     3.066 r  xvga1/image_addr0_i_9/O
                         net (fo=1, routed)           0.000     3.066    xvga1/image_addr0_i_9_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.616 r  xvga1/image_addr0_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     3.616    xvga1/image_addr0_i_2__4_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.950 r  xvga1/image_addr0_i_1__4/O[1]
                         net (fo=1, routed)           0.585     4.535    p2_hundred_score/A[9]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.020     8.555 r  p2_hundred_score/image_addr0/P[8]
                         net (fo=2, routed)           0.972     9.527    p2_hundred_score/image_addr0_n_97
    SLICE_X52Y67         LUT2 (Prop_lut2_I0_O)        0.124     9.651 r  p2_hundred_score/num_i_31__4/O
                         net (fo=1, routed)           0.000     9.651    p2_hundred_score/num_i_31__4_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.231 r  p2_hundred_score/num_i_29__4/O[2]
                         net (fo=1, routed)           0.583    10.815    xvga1/num_i_11__4_0[2]
    SLICE_X49Y66         LUT2 (Prop_lut2_I1_O)        0.302    11.117 r  xvga1/num_i_23__4/O
                         net (fo=1, routed)           0.000    11.117    xvga1/num_i_23__4_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.757 f  xvga1/num_i_11__4/O[3]
                         net (fo=1, routed)           0.623    12.379    p2_hundred_score/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X39Y63         LUT1 (Prop_lut1_I0_O)        0.306    12.685 r  p2_hundred_score/num_i_9__4/O
                         net (fo=1, routed)           0.000    12.685    p2_hundred_score/num_i_9__4_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.086 r  p2_hundred_score/num_i_2__4/CO[3]
                         net (fo=1, routed)           0.000    13.086    p2_hundred_score/num_i_2__4_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.434 f  p2_hundred_score/num_i_1__4/O[1]
                         net (fo=7, routed)           0.909    14.344    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.303    14.647 r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.941    15.587    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y13         RAMB36E1                                     r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.547    16.934    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007    16.941    
                         clock uncertainty           -0.132    16.809    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.366    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.366    
                         arrival time                         -15.587    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        13.973ns  (logic 8.495ns (60.798%)  route 5.478ns (39.202%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 16.945 - 15.385 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.612     1.614    xvga1/clk_out1
    SLICE_X54Y68         FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.518     2.132 f  xvga1/vcount_out_reg[5]/Q
                         net (fo=54, routed)          0.955     3.087    xvga1/vcount[5]
    SLICE_X57Y76         LUT1 (Prop_lut1_I0_O)        0.124     3.211 r  xvga1/image_addr0_i_9__0/O
                         net (fo=1, routed)           0.000     3.211    xvga1/image_addr0_i_9__0_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.761 r  xvga1/image_addr0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.761    xvga1/image_addr0_i_2_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.000 r  xvga1/image_addr0_i_1/O[2]
                         net (fo=5, routed)           0.693     4.693    p1_ones_score/A[10]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[12]_P[7])
                                                      4.019     8.712 r  p1_ones_score/image_addr0/P[7]
                         net (fo=1, routed)           0.778     9.490    p1_ones_score/image_addr0_n_98
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.146 r  p1_ones_score/num_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.146    p1_ones_score/num_i_31_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.368 r  p1_ones_score/num_i_27/O[0]
                         net (fo=1, routed)           0.586    10.954    xvga1/num_i_12[0]
    SLICE_X49Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    11.654 r  xvga1/num_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.654    p1_ones_score/CO[0]
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.876 f  p1_ones_score/num_i_21/O[0]
                         net (fo=1, routed)           0.477    12.353    p1_ones_score/num_i_21_n_7
    SLICE_X41Y83         LUT1 (Prop_lut1_I0_O)        0.299    12.652 r  p1_ones_score/num_i_8/O
                         net (fo=1, routed)           0.000    12.652    p1_ones_score/num_i_8_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.292 r  p1_ones_score/num_i_1/O[3]
                         net (fo=7, routed)           0.992    14.284    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X28Y87         LUT3 (Prop_lut3_I0_O)        0.306    14.590 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=1, routed)           0.997    15.587    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y18         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.558    16.945    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007    16.952    
                         clock uncertainty           -0.132    16.820    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.377    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.377    
                         arrival time                         -15.587    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        13.951ns  (logic 8.529ns (61.135%)  route 5.422ns (38.865%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=1 LUT1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 16.934 - 15.385 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.612     1.614    xvga1/clk_out1
    SLICE_X54Y68         FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.518     2.132 f  xvga1/vcount_out_reg[5]/Q
                         net (fo=54, routed)          0.744     2.876    xvga1/vcount[5]
    SLICE_X56Y73         LUT1 (Prop_lut1_I0_O)        0.124     3.000 r  xvga1/image_addr0_i_9__1/O
                         net (fo=1, routed)           0.000     3.000    xvga1/image_addr0_i_9__1_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.533 r  xvga1/image_addr0_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.533    xvga1/image_addr0_i_2__0_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.856 r  xvga1/image_addr0_i_1__0/O[1]
                         net (fo=1, routed)           0.668     4.524    p2_ones_score/A[9]
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.023     8.547 r  p2_ones_score/image_addr0/P[8]
                         net (fo=2, routed)           0.785     9.332    p2_ones_score/image_addr0_n_97
    SLICE_X52Y72         LUT2 (Prop_lut2_I0_O)        0.124     9.456 r  p2_ones_score/num_i_32/O
                         net (fo=1, routed)           0.000     9.456    p2_ones_score/num_i_32_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.036 r  p2_ones_score/num_i_28__0/O[2]
                         net (fo=1, routed)           0.586    10.622    xvga1/num_i_11__0_0[2]
    SLICE_X50Y74         LUT2 (Prop_lut2_I1_O)        0.302    10.924 r  xvga1/num_i_22__0/O
                         net (fo=1, routed)           0.000    10.924    xvga1/num_i_22__0_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.567 f  xvga1/num_i_11__0/O[3]
                         net (fo=1, routed)           0.549    12.116    p2_ones_score/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X47Y74         LUT1 (Prop_lut1_I0_O)        0.307    12.423 r  p2_ones_score/num_i_9__0/O
                         net (fo=1, routed)           0.000    12.423    p2_ones_score/num_i_9__0_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.824 r  p2_ones_score/num_i_2__0/CO[3]
                         net (fo=1, routed)           0.009    12.833    p2_ones_score/num_i_2__0_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.181 f  p2_ones_score/num_i_1__0/O[1]
                         net (fo=7, routed)           1.079    14.260    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X28Y76         LUT3 (Prop_lut3_I0_O)        0.303    14.563 r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           1.002    15.565    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y15         RAMB36E1                                     r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.547    16.934    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007    16.941    
                         clock uncertainty           -0.132    16.809    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.366    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.366    
                         arrival time                         -15.565    
  -------------------------------------------------------------------
                         slack                                  0.801    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 move_player_1/game/FSM_onehot_p1_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game/FSM_onehot_player_1_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.562     0.564    move_player_1/game/clk_out1
    SLICE_X67Y63         FDRE                                         r  move_player_1/game/FSM_onehot_p1_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  move_player_1/game/FSM_onehot_p1_next_state_reg[0]/Q
                         net (fo=2, routed)           0.056     0.760    move_player_1/game/FSM_onehot_p1_next_state_reg_n_0_[0]
    SLICE_X67Y63         FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.833     0.835    move_player_1/game/clk_out1
    SLICE_X67Y63         FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[0]/C
                         clock pessimism             -0.271     0.564    
    SLICE_X67Y63         FDRE (Hold_fdre_C_D)         0.075     0.639    move_player_1/game/FSM_onehot_player_1_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 move_player_1/game/FSM_onehot_p1_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game/FSM_onehot_player_1_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.146%)  route 0.129ns (47.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.562     0.564    move_player_1/game/clk_out1
    SLICE_X68Y63         FDRE                                         r  move_player_1/game/FSM_onehot_p1_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y63         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  move_player_1/game/FSM_onehot_p1_next_state_reg[1]/Q
                         net (fo=2, routed)           0.129     0.834    move_player_1/game/FSM_onehot_p1_next_state_reg_n_0_[1]
    SLICE_X67Y63         FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.833     0.835    move_player_1/game/clk_out1
    SLICE_X67Y63         FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[1]/C
                         clock pessimism             -0.234     0.601    
    SLICE_X67Y63         FDRE (Hold_fdre_C_D)         0.066     0.667    move_player_1/game/FSM_onehot_player_1_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.561     0.563    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X41Y83         FDRE                                         r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.110     0.814    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X41Y84         FDRE                                         r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.832     0.834    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X41Y84         FDRE                                         r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.256     0.578    
    SLICE_X41Y84         FDRE (Hold_fdre_C_D)         0.066     0.644    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.814    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.556     0.558    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y72         FDRE                                         r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.118     0.817    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X65Y72         FDRE                                         r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.825     0.827    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X65Y72         FDRE                                         r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.256     0.571    
    SLICE_X65Y72         FDRE (Hold_fdre_C_D)         0.070     0.641    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.141ns (23.518%)  route 0.459ns (76.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.566     0.568    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X69Y56         FDRE                                         r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y56         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.459     1.167    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X72Y46         FDRE                                         r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.928     0.930    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y46         FDRE                                         r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.005     0.925    
    SLICE_X72Y46         FDRE (Hold_fdre_C_D)         0.066     0.991    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 move_player_2/game/FSM_onehot_p1_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/game/FSM_onehot_player_1_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.560     0.562    move_player_2/game/clk_out1
    SLICE_X68Y67         FDRE                                         r  move_player_2/game/FSM_onehot_p1_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y67         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  move_player_2/game/FSM_onehot_p1_next_state_reg[1]/Q
                         net (fo=2, routed)           0.118     0.821    move_player_2/game/FSM_onehot_p1_next_state_reg_n_0_[1]
    SLICE_X69Y67         FDRE                                         r  move_player_2/game/FSM_onehot_player_1_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.830     0.832    move_player_2/game/clk_out1
    SLICE_X69Y67         FDRE                                         r  move_player_2/game/FSM_onehot_player_1_state_reg[1]/C
                         clock pessimism             -0.257     0.575    
    SLICE_X69Y67         FDRE (Hold_fdre_C_D)         0.066     0.641    move_player_2/game/FSM_onehot_player_1_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.561     0.563    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X41Y83         FDRE                                         r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.122     0.826    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X40Y83         FDRE                                         r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.831     0.833    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X40Y83         FDRE                                         r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.257     0.576    
    SLICE_X40Y83         FDRE (Hold_fdre_C_D)         0.070     0.646    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 move_player_2/game/distance_p1_to_p2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/game/distance_between_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.037%)  route 0.104ns (35.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.587     0.589    move_player_2/game/clk_out1
    SLICE_X75Y69         FDRE                                         r  move_player_2/game/distance_p1_to_p2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y69         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  move_player_2/game/distance_p1_to_p2_reg[10]/Q
                         net (fo=3, routed)           0.104     0.834    move_player_2/game/distance_p1_to_p2[10]
    SLICE_X77Y68         LUT3 (Prop_lut3_I0_O)        0.045     0.879 r  move_player_2/game/distance_between[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.879    move_player_2/game/distance_between[10]_i_1__0_n_0
    SLICE_X77Y68         FDRE                                         r  move_player_2/game/distance_between_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.859     0.861    move_player_2/game/clk_out1
    SLICE_X77Y68         FDRE                                         r  move_player_2/game/distance_between_reg[10]/C
                         clock pessimism             -0.257     0.604    
    SLICE_X77Y68         FDRE (Hold_fdre_C_D)         0.091     0.695    move_player_2/game/distance_between_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.444%)  route 0.107ns (36.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.596     0.598    move_player_2/p2_blob/clk_out1
    SLICE_X81Y64         FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y64         FDRE (Prop_fdre_C_Q)         0.141     0.739 r  move_player_2/p2_blob/pixel_out_reg[10]/Q
                         net (fo=1, routed)           0.107     0.846    xvga1/p2_pixel[10]
    SLICE_X81Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.891 r  xvga1/rgb[10]_i_1/O
                         net (fo=1, routed)           0.000     0.891    xvga1_n_234
    SLICE_X81Y63         FDSE                                         r  rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.867     0.869    clk_65mhz
    SLICE_X81Y63         FDSE                                         r  rgb_reg[10]/C
                         clock pessimism             -0.256     0.613    
    SLICE_X81Y63         FDSE (Hold_fdse_C_D)         0.092     0.705    rgb_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/pixel_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.231ns (64.657%)  route 0.126ns (35.343%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.562     0.564    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X41Y84         FDRE                                         r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=4, routed)           0.126     0.831    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X42Y85         MUXF7 (Prop_muxf7_S_O)       0.090     0.921 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.000     0.921    p1_ones_score/image_bits[1]
    SLICE_X42Y85         FDRE                                         r  p1_ones_score/pixel_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.831     0.833    p1_ones_score/clk_out1
    SLICE_X42Y85         FDRE                                         r  p1_ones_score/pixel_out_reg[9]/C
                         clock pessimism             -0.234     0.599    
    SLICE_X42Y85         FDRE (Hold_fdre_C_D)         0.134     0.733    p1_ones_score/pixel_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_final
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y15     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y15     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y19     p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y19     p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y19     p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y19     p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y13     p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y13     p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y14     p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y14     p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y46     move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y46     move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X75Y65     move_player_2/game/distance_p2_to_p1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X75Y65     move_player_2/game/distance_p2_to_p1_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X75Y65     move_player_2/game/distance_p2_to_p1_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X75Y65     move_player_2/game/distance_p2_to_p1_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y64     move_player_2/x_in_p2_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y63     move_player_2/x_in_p2_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y63     move_player_2/x_in_p2_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y63     move_player_2/x_in_p2_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X66Y63     b_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X65Y72     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X67Y74     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X67Y74     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X67Y74     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X67Y74     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X40Y83     p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X40Y83     p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y84     p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y84     p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_final
  To Clock:  clkfbout_clk_wiz_final

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_final
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.477ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 0.828ns (19.513%)  route 3.415ns (80.487%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.615     5.218    seven_seg/clk_100mhz
    SLICE_X67Y76         FDRE                                         r  seven_seg/segment_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y76         FDRE (Prop_fdre_C_Q)         0.456     5.674 f  seven_seg/segment_counter_reg[24]/Q
                         net (fo=2, routed)           0.827     6.501    seven_seg/segment_counter_reg_n_0_[24]
    SLICE_X69Y77         LUT4 (Prop_lut4_I3_O)        0.124     6.625 f  seven_seg/segment_counter[31]_i_6/O
                         net (fo=1, routed)           0.812     7.438    seven_seg/segment_counter[31]_i_6_n_0
    SLICE_X70Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.562 f  seven_seg/segment_counter[31]_i_2/O
                         net (fo=33, routed)          1.384     8.945    seven_seg/segment_counter[31]_i_2_n_0
    SLICE_X69Y73         LUT4 (Prop_lut4_I0_O)        0.124     9.069 r  seven_seg/segment_state[7]_i_1/O
                         net (fo=8, routed)           0.392     9.461    seven_seg/segment_state
    SLICE_X68Y73         FDSE                                         r  seven_seg/segment_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.497    14.920    seven_seg/clk_100mhz
    SLICE_X68Y73         FDSE                                         r  seven_seg/segment_state_reg[0]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.143    
    SLICE_X68Y73         FDSE (Setup_fdse_C_CE)      -0.205    14.938    seven_seg/segment_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                  5.477    

Slack (MET) :             5.477ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 0.828ns (19.513%)  route 3.415ns (80.487%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.615     5.218    seven_seg/clk_100mhz
    SLICE_X67Y76         FDRE                                         r  seven_seg/segment_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y76         FDRE (Prop_fdre_C_Q)         0.456     5.674 f  seven_seg/segment_counter_reg[24]/Q
                         net (fo=2, routed)           0.827     6.501    seven_seg/segment_counter_reg_n_0_[24]
    SLICE_X69Y77         LUT4 (Prop_lut4_I3_O)        0.124     6.625 f  seven_seg/segment_counter[31]_i_6/O
                         net (fo=1, routed)           0.812     7.438    seven_seg/segment_counter[31]_i_6_n_0
    SLICE_X70Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.562 f  seven_seg/segment_counter[31]_i_2/O
                         net (fo=33, routed)          1.384     8.945    seven_seg/segment_counter[31]_i_2_n_0
    SLICE_X69Y73         LUT4 (Prop_lut4_I0_O)        0.124     9.069 r  seven_seg/segment_state[7]_i_1/O
                         net (fo=8, routed)           0.392     9.461    seven_seg/segment_state
    SLICE_X68Y73         FDRE                                         r  seven_seg/segment_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.497    14.920    seven_seg/clk_100mhz
    SLICE_X68Y73         FDRE                                         r  seven_seg/segment_state_reg[1]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.143    
    SLICE_X68Y73         FDRE (Setup_fdre_C_CE)      -0.205    14.938    seven_seg/segment_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                  5.477    

Slack (MET) :             5.477ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 0.828ns (19.513%)  route 3.415ns (80.487%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.615     5.218    seven_seg/clk_100mhz
    SLICE_X67Y76         FDRE                                         r  seven_seg/segment_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y76         FDRE (Prop_fdre_C_Q)         0.456     5.674 f  seven_seg/segment_counter_reg[24]/Q
                         net (fo=2, routed)           0.827     6.501    seven_seg/segment_counter_reg_n_0_[24]
    SLICE_X69Y77         LUT4 (Prop_lut4_I3_O)        0.124     6.625 f  seven_seg/segment_counter[31]_i_6/O
                         net (fo=1, routed)           0.812     7.438    seven_seg/segment_counter[31]_i_6_n_0
    SLICE_X70Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.562 f  seven_seg/segment_counter[31]_i_2/O
                         net (fo=33, routed)          1.384     8.945    seven_seg/segment_counter[31]_i_2_n_0
    SLICE_X69Y73         LUT4 (Prop_lut4_I0_O)        0.124     9.069 r  seven_seg/segment_state[7]_i_1/O
                         net (fo=8, routed)           0.392     9.461    seven_seg/segment_state
    SLICE_X68Y73         FDRE                                         r  seven_seg/segment_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.497    14.920    seven_seg/clk_100mhz
    SLICE_X68Y73         FDRE                                         r  seven_seg/segment_state_reg[2]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.143    
    SLICE_X68Y73         FDRE (Setup_fdre_C_CE)      -0.205    14.938    seven_seg/segment_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                  5.477    

Slack (MET) :             5.477ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 0.828ns (19.513%)  route 3.415ns (80.487%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.615     5.218    seven_seg/clk_100mhz
    SLICE_X67Y76         FDRE                                         r  seven_seg/segment_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y76         FDRE (Prop_fdre_C_Q)         0.456     5.674 f  seven_seg/segment_counter_reg[24]/Q
                         net (fo=2, routed)           0.827     6.501    seven_seg/segment_counter_reg_n_0_[24]
    SLICE_X69Y77         LUT4 (Prop_lut4_I3_O)        0.124     6.625 f  seven_seg/segment_counter[31]_i_6/O
                         net (fo=1, routed)           0.812     7.438    seven_seg/segment_counter[31]_i_6_n_0
    SLICE_X70Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.562 f  seven_seg/segment_counter[31]_i_2/O
                         net (fo=33, routed)          1.384     8.945    seven_seg/segment_counter[31]_i_2_n_0
    SLICE_X69Y73         LUT4 (Prop_lut4_I0_O)        0.124     9.069 r  seven_seg/segment_state[7]_i_1/O
                         net (fo=8, routed)           0.392     9.461    seven_seg/segment_state
    SLICE_X68Y73         FDRE                                         r  seven_seg/segment_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.497    14.920    seven_seg/clk_100mhz
    SLICE_X68Y73         FDRE                                         r  seven_seg/segment_state_reg[3]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.143    
    SLICE_X68Y73         FDRE (Setup_fdre_C_CE)      -0.205    14.938    seven_seg/segment_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                  5.477    

Slack (MET) :             5.525ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.828ns (19.743%)  route 3.366ns (80.257%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.615     5.218    seven_seg/clk_100mhz
    SLICE_X67Y76         FDRE                                         r  seven_seg/segment_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y76         FDRE (Prop_fdre_C_Q)         0.456     5.674 f  seven_seg/segment_counter_reg[24]/Q
                         net (fo=2, routed)           0.827     6.501    seven_seg/segment_counter_reg_n_0_[24]
    SLICE_X69Y77         LUT4 (Prop_lut4_I3_O)        0.124     6.625 f  seven_seg/segment_counter[31]_i_6/O
                         net (fo=1, routed)           0.812     7.438    seven_seg/segment_counter[31]_i_6_n_0
    SLICE_X70Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.562 f  seven_seg/segment_counter[31]_i_2/O
                         net (fo=33, routed)          1.384     8.945    seven_seg/segment_counter[31]_i_2_n_0
    SLICE_X69Y73         LUT4 (Prop_lut4_I0_O)        0.124     9.069 r  seven_seg/segment_state[7]_i_1/O
                         net (fo=8, routed)           0.342     9.412    seven_seg/segment_state
    SLICE_X68Y74         FDRE                                         r  seven_seg/segment_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.495    14.918    seven_seg/clk_100mhz
    SLICE_X68Y74         FDRE                                         r  seven_seg/segment_state_reg[4]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.141    
    SLICE_X68Y74         FDRE (Setup_fdre_C_CE)      -0.205    14.936    seven_seg/segment_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                          -9.412    
  -------------------------------------------------------------------
                         slack                                  5.525    

Slack (MET) :             5.525ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.828ns (19.743%)  route 3.366ns (80.257%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.615     5.218    seven_seg/clk_100mhz
    SLICE_X67Y76         FDRE                                         r  seven_seg/segment_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y76         FDRE (Prop_fdre_C_Q)         0.456     5.674 f  seven_seg/segment_counter_reg[24]/Q
                         net (fo=2, routed)           0.827     6.501    seven_seg/segment_counter_reg_n_0_[24]
    SLICE_X69Y77         LUT4 (Prop_lut4_I3_O)        0.124     6.625 f  seven_seg/segment_counter[31]_i_6/O
                         net (fo=1, routed)           0.812     7.438    seven_seg/segment_counter[31]_i_6_n_0
    SLICE_X70Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.562 f  seven_seg/segment_counter[31]_i_2/O
                         net (fo=33, routed)          1.384     8.945    seven_seg/segment_counter[31]_i_2_n_0
    SLICE_X69Y73         LUT4 (Prop_lut4_I0_O)        0.124     9.069 r  seven_seg/segment_state[7]_i_1/O
                         net (fo=8, routed)           0.342     9.412    seven_seg/segment_state
    SLICE_X68Y74         FDRE                                         r  seven_seg/segment_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.495    14.918    seven_seg/clk_100mhz
    SLICE_X68Y74         FDRE                                         r  seven_seg/segment_state_reg[5]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.141    
    SLICE_X68Y74         FDRE (Setup_fdre_C_CE)      -0.205    14.936    seven_seg/segment_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                          -9.412    
  -------------------------------------------------------------------
                         slack                                  5.525    

Slack (MET) :             5.525ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.828ns (19.743%)  route 3.366ns (80.257%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.615     5.218    seven_seg/clk_100mhz
    SLICE_X67Y76         FDRE                                         r  seven_seg/segment_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y76         FDRE (Prop_fdre_C_Q)         0.456     5.674 f  seven_seg/segment_counter_reg[24]/Q
                         net (fo=2, routed)           0.827     6.501    seven_seg/segment_counter_reg_n_0_[24]
    SLICE_X69Y77         LUT4 (Prop_lut4_I3_O)        0.124     6.625 f  seven_seg/segment_counter[31]_i_6/O
                         net (fo=1, routed)           0.812     7.438    seven_seg/segment_counter[31]_i_6_n_0
    SLICE_X70Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.562 f  seven_seg/segment_counter[31]_i_2/O
                         net (fo=33, routed)          1.384     8.945    seven_seg/segment_counter[31]_i_2_n_0
    SLICE_X69Y73         LUT4 (Prop_lut4_I0_O)        0.124     9.069 r  seven_seg/segment_state[7]_i_1/O
                         net (fo=8, routed)           0.342     9.412    seven_seg/segment_state
    SLICE_X68Y74         FDRE                                         r  seven_seg/segment_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.495    14.918    seven_seg/clk_100mhz
    SLICE_X68Y74         FDRE                                         r  seven_seg/segment_state_reg[6]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.141    
    SLICE_X68Y74         FDRE (Setup_fdre_C_CE)      -0.205    14.936    seven_seg/segment_state_reg[6]
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                          -9.412    
  -------------------------------------------------------------------
                         slack                                  5.525    

Slack (MET) :             5.525ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.828ns (19.743%)  route 3.366ns (80.257%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.615     5.218    seven_seg/clk_100mhz
    SLICE_X67Y76         FDRE                                         r  seven_seg/segment_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y76         FDRE (Prop_fdre_C_Q)         0.456     5.674 f  seven_seg/segment_counter_reg[24]/Q
                         net (fo=2, routed)           0.827     6.501    seven_seg/segment_counter_reg_n_0_[24]
    SLICE_X69Y77         LUT4 (Prop_lut4_I3_O)        0.124     6.625 f  seven_seg/segment_counter[31]_i_6/O
                         net (fo=1, routed)           0.812     7.438    seven_seg/segment_counter[31]_i_6_n_0
    SLICE_X70Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.562 f  seven_seg/segment_counter[31]_i_2/O
                         net (fo=33, routed)          1.384     8.945    seven_seg/segment_counter[31]_i_2_n_0
    SLICE_X69Y73         LUT4 (Prop_lut4_I0_O)        0.124     9.069 r  seven_seg/segment_state[7]_i_1/O
                         net (fo=8, routed)           0.342     9.412    seven_seg/segment_state
    SLICE_X68Y74         FDRE                                         r  seven_seg/segment_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.495    14.918    seven_seg/clk_100mhz
    SLICE_X68Y74         FDRE                                         r  seven_seg/segment_state_reg[7]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.141    
    SLICE_X68Y74         FDRE (Setup_fdre_C_CE)      -0.205    14.936    seven_seg/segment_state_reg[7]
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                          -9.412    
  -------------------------------------------------------------------
                         slack                                  5.525    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.422ns  (logic 2.249ns (50.856%)  route 2.173ns (49.144%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.613     5.216    seven_seg/clk_100mhz
    SLICE_X70Y75         FDRE                                         r  seven_seg/segment_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y75         FDRE (Prop_fdre_C_Q)         0.518     5.734 r  seven_seg/segment_counter_reg[1]/Q
                         net (fo=2, routed)           1.039     6.773    seven_seg/segment_counter_reg_n_0_[1]
    SLICE_X68Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.429 r  seven_seg/segment_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.429    seven_seg/segment_counter_reg[4]_i_2_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  seven_seg/segment_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.543    seven_seg/segment_counter_reg[8]_i_2_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.657 r  seven_seg/segment_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.657    seven_seg/segment_counter_reg[12]_i_2_n_0
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.771 r  seven_seg/segment_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.771    seven_seg/segment_counter_reg[16]_i_2_n_0
    SLICE_X68Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.885 r  seven_seg/segment_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.885    seven_seg/segment_counter_reg[20]_i_2_n_0
    SLICE_X68Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.198 r  seven_seg/segment_counter_reg[24]_i_2/O[3]
                         net (fo=1, routed)           1.134     9.332    seven_seg/data0[24]
    SLICE_X67Y76         LUT5 (Prop_lut5_I4_O)        0.306     9.638 r  seven_seg/segment_counter[24]_i_1/O
                         net (fo=1, routed)           0.000     9.638    seven_seg/segment_counter[24]
    SLICE_X67Y76         FDRE                                         r  seven_seg/segment_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.497    14.920    seven_seg/clk_100mhz
    SLICE_X67Y76         FDRE                                         r  seven_seg/segment_counter_reg[24]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.143    
    SLICE_X67Y76         FDRE (Setup_fdre_C_D)        0.031    15.174    seven_seg/segment_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 0.890ns (20.332%)  route 3.487ns (79.668%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.613     5.216    seven_seg/clk_100mhz
    SLICE_X70Y75         FDRE                                         r  seven_seg/segment_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y75         FDRE (Prop_fdre_C_Q)         0.518     5.734 f  seven_seg/segment_counter_reg[7]/Q
                         net (fo=2, routed)           1.454     7.188    seven_seg/segment_counter_reg_n_0_[7]
    SLICE_X69Y73         LUT4 (Prop_lut4_I0_O)        0.124     7.312 r  seven_seg/segment_counter[31]_i_9/O
                         net (fo=1, routed)           0.433     7.745    seven_seg/segment_counter[31]_i_9_n_0
    SLICE_X69Y73         LUT5 (Prop_lut5_I4_O)        0.124     7.869 r  seven_seg/segment_counter[31]_i_3/O
                         net (fo=33, routed)          1.600     9.469    seven_seg/segment_counter[31]_i_3_n_0
    SLICE_X68Y77         LUT5 (Prop_lut5_I1_O)        0.124     9.593 r  seven_seg/segment_counter[28]_i_1/O
                         net (fo=1, routed)           0.000     9.593    seven_seg/segment_counter[28]
    SLICE_X68Y77         FDRE                                         r  seven_seg/segment_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.498    14.921    seven_seg/clk_100mhz
    SLICE_X68Y77         FDRE                                         r  seven_seg/segment_counter_reg[28]/C
                         clock pessimism              0.276    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X68Y77         FDRE (Setup_fdre_C_D)        0.032    15.193    seven_seg/segment_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -9.593    
  -------------------------------------------------------------------
                         slack                                  5.600    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 seven_seg/segment_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.808%)  route 0.167ns (54.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.556     1.475    seven_seg/clk_100mhz
    SLICE_X68Y73         FDRE                                         r  seven_seg/segment_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  seven_seg/segment_state_reg[1]/Q
                         net (fo=14, routed)          0.167     1.783    seven_seg/p_0_in[2]
    SLICE_X68Y73         FDRE                                         r  seven_seg/segment_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.825     1.990    seven_seg/clk_100mhz
    SLICE_X68Y73         FDRE                                         r  seven_seg/segment_state_reg[2]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X68Y73         FDRE (Hold_fdre_C_D)         0.051     1.526    seven_seg/segment_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 seven_seg/segment_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.327%)  route 0.204ns (52.673%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.556     1.475    seven_seg/clk_100mhz
    SLICE_X67Y76         FDRE                                         r  seven_seg/segment_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y76         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  seven_seg/segment_counter_reg[0]/Q
                         net (fo=34, routed)          0.204     1.820    seven_seg/segment_counter_reg_n_0_[0]
    SLICE_X67Y76         LUT5 (Prop_lut5_I3_O)        0.042     1.862 r  seven_seg/segment_counter[23]_i_1/O
                         net (fo=1, routed)           0.000     1.862    seven_seg/segment_counter[23]
    SLICE_X67Y76         FDRE                                         r  seven_seg/segment_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.825     1.990    seven_seg/clk_100mhz
    SLICE_X67Y76         FDRE                                         r  seven_seg/segment_counter_reg[23]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X67Y76         FDRE (Hold_fdre_C_D)         0.107     1.582    seven_seg/segment_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 seven_seg/segment_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.732%)  route 0.204ns (52.268%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.556     1.475    seven_seg/clk_100mhz
    SLICE_X67Y76         FDRE                                         r  seven_seg/segment_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y76         FDRE (Prop_fdre_C_Q)         0.141     1.616 f  seven_seg/segment_counter_reg[0]/Q
                         net (fo=34, routed)          0.204     1.820    seven_seg/segment_counter_reg_n_0_[0]
    SLICE_X67Y76         LUT4 (Prop_lut4_I3_O)        0.045     1.865 r  seven_seg/segment_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.865    seven_seg/segment_counter[0]
    SLICE_X67Y76         FDRE                                         r  seven_seg/segment_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.825     1.990    seven_seg/clk_100mhz
    SLICE_X67Y76         FDRE                                         r  seven_seg/segment_counter_reg[0]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X67Y76         FDRE (Hold_fdre_C_D)         0.091     1.566    seven_seg/segment_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 seven_seg/segment_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.488%)  route 0.206ns (52.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.556     1.475    seven_seg/clk_100mhz
    SLICE_X67Y76         FDRE                                         r  seven_seg/segment_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y76         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  seven_seg/segment_counter_reg[0]/Q
                         net (fo=34, routed)          0.206     1.822    seven_seg/segment_counter_reg_n_0_[0]
    SLICE_X67Y76         LUT5 (Prop_lut5_I3_O)        0.045     1.867 r  seven_seg/segment_counter[24]_i_1/O
                         net (fo=1, routed)           0.000     1.867    seven_seg/segment_counter[24]
    SLICE_X67Y76         FDRE                                         r  seven_seg/segment_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.825     1.990    seven_seg/clk_100mhz
    SLICE_X67Y76         FDRE                                         r  seven_seg/segment_counter_reg[24]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X67Y76         FDRE (Hold_fdre_C_D)         0.092     1.567    seven_seg/segment_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 seven_seg/segment_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.485%)  route 0.235ns (62.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.556     1.475    seven_seg/clk_100mhz
    SLICE_X68Y73         FDRE                                         r  seven_seg/segment_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  seven_seg/segment_state_reg[2]/Q
                         net (fo=7, routed)           0.235     1.851    seven_seg/p_0_in[3]
    SLICE_X68Y73         FDRE                                         r  seven_seg/segment_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.825     1.990    seven_seg/clk_100mhz
    SLICE_X68Y73         FDRE                                         r  seven_seg/segment_state_reg[3]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X68Y73         FDRE (Hold_fdre_C_D)         0.061     1.536    seven_seg/segment_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 seven_seg/segment_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.738%)  route 0.294ns (61.262%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.556     1.475    seven_seg/clk_100mhz
    SLICE_X67Y76         FDRE                                         r  seven_seg/segment_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y76         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  seven_seg/segment_counter_reg[0]/Q
                         net (fo=34, routed)          0.294     1.910    seven_seg/segment_counter_reg_n_0_[0]
    SLICE_X70Y75         LUT5 (Prop_lut5_I3_O)        0.045     1.955 r  seven_seg/segment_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.955    seven_seg/segment_counter[6]
    SLICE_X70Y75         FDRE                                         r  seven_seg/segment_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.824     1.989    seven_seg/clk_100mhz
    SLICE_X70Y75         FDRE                                         r  seven_seg/segment_counter_reg[6]/C
                         clock pessimism             -0.479     1.509    
    SLICE_X70Y75         FDRE (Hold_fdre_C_D)         0.121     1.630    seven_seg/segment_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 seven_seg/segment_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.112%)  route 0.249ns (63.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.555     1.474    seven_seg/clk_100mhz
    SLICE_X68Y74         FDRE                                         r  seven_seg/segment_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y74         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  seven_seg/segment_state_reg[6]/Q
                         net (fo=6, routed)           0.249     1.865    seven_seg/p_0_in[7]
    SLICE_X68Y74         FDRE                                         r  seven_seg/segment_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.824     1.989    seven_seg/clk_100mhz
    SLICE_X68Y74         FDRE                                         r  seven_seg/segment_state_reg[7]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X68Y74         FDRE (Hold_fdre_C_D)         0.061     1.535    seven_seg/segment_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 seven_seg/segment_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.651%)  route 0.283ns (60.349%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.556     1.475    seven_seg/clk_100mhz
    SLICE_X67Y76         FDRE                                         r  seven_seg/segment_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y76         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  seven_seg/segment_counter_reg[0]/Q
                         net (fo=34, routed)          0.283     1.899    seven_seg/segment_counter_reg_n_0_[0]
    SLICE_X68Y77         LUT5 (Prop_lut5_I3_O)        0.045     1.944 r  seven_seg/segment_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     1.944    seven_seg/segment_counter[22]
    SLICE_X68Y77         FDRE                                         r  seven_seg/segment_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.827     1.992    seven_seg/clk_100mhz
    SLICE_X68Y77         FDRE                                         r  seven_seg/segment_counter_reg[22]/C
                         clock pessimism             -0.479     1.512    
    SLICE_X68Y77         FDRE (Hold_fdre_C_D)         0.092     1.604    seven_seg/segment_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 seven_seg/segment_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.173%)  route 0.266ns (58.827%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.556     1.475    seven_seg/clk_100mhz
    SLICE_X67Y76         FDRE                                         r  seven_seg/segment_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y76         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  seven_seg/segment_counter_reg[0]/Q
                         net (fo=34, routed)          0.266     1.882    seven_seg/segment_counter_reg_n_0_[0]
    SLICE_X67Y75         LUT5 (Prop_lut5_I3_O)        0.045     1.927 r  seven_seg/segment_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     1.927    seven_seg/segment_counter[16]
    SLICE_X67Y75         FDRE                                         r  seven_seg/segment_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.824     1.989    seven_seg/clk_100mhz
    SLICE_X67Y75         FDRE                                         r  seven_seg/segment_counter_reg[16]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X67Y75         FDRE (Hold_fdre_C_D)         0.091     1.578    seven_seg/segment_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 seven_seg/segment_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.145%)  route 0.289ns (60.855%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.556     1.475    seven_seg/clk_100mhz
    SLICE_X67Y76         FDRE                                         r  seven_seg/segment_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y76         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  seven_seg/segment_counter_reg[0]/Q
                         net (fo=34, routed)          0.289     1.905    seven_seg/segment_counter_reg_n_0_[0]
    SLICE_X71Y75         LUT5 (Prop_lut5_I3_O)        0.045     1.950 r  seven_seg/segment_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.950    seven_seg/segment_counter[9]
    SLICE_X71Y75         FDRE                                         r  seven_seg/segment_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.824     1.989    seven_seg/clk_100mhz
    SLICE_X71Y75         FDRE                                         r  seven_seg/segment_counter_reg[9]/C
                         clock pessimism             -0.479     1.509    
    SLICE_X71Y75         FDRE (Hold_fdre_C_D)         0.092     1.601    seven_seg/segment_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.349    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X67Y76    seven_seg/segment_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X71Y75    seven_seg/segment_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X69Y76    seven_seg/segment_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X69Y74    seven_seg/segment_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X69Y74    seven_seg/segment_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X69Y74    seven_seg/segment_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X69Y75    seven_seg/segment_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X67Y75    seven_seg/segment_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X67Y75    seven_seg/segment_counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y76    seven_seg/segment_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X69Y76    seven_seg/segment_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X68Y77    seven_seg/segment_counter_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X68Y77    seven_seg/segment_counter_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y76    seven_seg/segment_counter_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y76    seven_seg/segment_counter_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X68Y77    seven_seg/segment_counter_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X68Y77    seven_seg/segment_counter_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X69Y76    seven_seg/segment_counter_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X69Y76    seven_seg/segment_counter_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y76    seven_seg/segment_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X69Y76    seven_seg/segment_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X68Y77    seven_seg/segment_counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X68Y77    seven_seg/segment_counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y76    seven_seg/segment_counter_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y76    seven_seg/segment_counter_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X68Y77    seven_seg/segment_counter_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X68Y77    seven_seg/segment_counter_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X69Y76    seven_seg/segment_counter_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X69Y76    seven_seg/segment_counter_reg[30]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_final
  To Clock:  sys_clk_pin

Setup :           40  Failing Endpoints,  Worst Slack       -3.221ns,  Total Violation     -124.480ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.221ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        6.435ns  (logic 0.456ns (7.086%)  route 5.979ns (92.914%))
  Logic Levels:           0  
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 174.918 - 170.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 170.844 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.611   170.844    db1/clk_out1
    SLICE_X68Y75         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y75         FDRE (Prop_fdre_C_Q)         0.456   171.300 r  db1/clean_out_reg/Q
                         net (fo=135, routed)         5.979   177.279    seven_seg/reset
    SLICE_X69Y75         FDRE                                         r  seven_seg/segment_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.495   174.918    seven_seg/clk_100mhz
    SLICE_X69Y75         FDRE                                         r  seven_seg/segment_counter_reg[15]/C
                         clock pessimism              0.000   174.918    
                         clock uncertainty           -0.430   174.488    
    SLICE_X69Y75         FDRE (Setup_fdre_C_R)       -0.429   174.059    seven_seg/segment_counter_reg[15]
  -------------------------------------------------------------------
                         required time                        174.058    
                         arrival time                        -177.279    
  -------------------------------------------------------------------
                         slack                                 -3.221    

Slack (VIOLATED) :        -3.221ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        6.435ns  (logic 0.456ns (7.086%)  route 5.979ns (92.914%))
  Logic Levels:           0  
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 174.918 - 170.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 170.844 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.611   170.844    db1/clk_out1
    SLICE_X68Y75         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y75         FDRE (Prop_fdre_C_Q)         0.456   171.300 r  db1/clean_out_reg/Q
                         net (fo=135, routed)         5.979   177.279    seven_seg/reset
    SLICE_X69Y75         FDRE                                         r  seven_seg/segment_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.495   174.918    seven_seg/clk_100mhz
    SLICE_X69Y75         FDRE                                         r  seven_seg/segment_counter_reg[20]/C
                         clock pessimism              0.000   174.918    
                         clock uncertainty           -0.430   174.488    
    SLICE_X69Y75         FDRE (Setup_fdre_C_R)       -0.429   174.059    seven_seg/segment_counter_reg[20]
  -------------------------------------------------------------------
                         required time                        174.058    
                         arrival time                        -177.279    
  -------------------------------------------------------------------
                         slack                                 -3.221    

Slack (VIOLATED) :        -3.221ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        6.435ns  (logic 0.456ns (7.086%)  route 5.979ns (92.914%))
  Logic Levels:           0  
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 174.918 - 170.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 170.844 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.611   170.844    db1/clk_out1
    SLICE_X68Y75         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y75         FDRE (Prop_fdre_C_Q)         0.456   171.300 r  db1/clean_out_reg/Q
                         net (fo=135, routed)         5.979   177.279    seven_seg/reset
    SLICE_X69Y75         FDRE                                         r  seven_seg/segment_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.495   174.918    seven_seg/clk_100mhz
    SLICE_X69Y75         FDRE                                         r  seven_seg/segment_counter_reg[26]/C
                         clock pessimism              0.000   174.918    
                         clock uncertainty           -0.430   174.488    
    SLICE_X69Y75         FDRE (Setup_fdre_C_R)       -0.429   174.059    seven_seg/segment_counter_reg[26]
  -------------------------------------------------------------------
                         required time                        174.058    
                         arrival time                        -177.279    
  -------------------------------------------------------------------
                         slack                                 -3.221    

Slack (VIOLATED) :        -3.221ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        6.435ns  (logic 0.456ns (7.086%)  route 5.979ns (92.914%))
  Logic Levels:           0  
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 174.918 - 170.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 170.844 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.611   170.844    db1/clk_out1
    SLICE_X68Y75         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y75         FDRE (Prop_fdre_C_Q)         0.456   171.300 r  db1/clean_out_reg/Q
                         net (fo=135, routed)         5.979   177.279    seven_seg/reset
    SLICE_X69Y75         FDRE                                         r  seven_seg/segment_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.495   174.918    seven_seg/clk_100mhz
    SLICE_X69Y75         FDRE                                         r  seven_seg/segment_counter_reg[27]/C
                         clock pessimism              0.000   174.918    
                         clock uncertainty           -0.430   174.488    
    SLICE_X69Y75         FDRE (Setup_fdre_C_R)       -0.429   174.059    seven_seg/segment_counter_reg[27]
  -------------------------------------------------------------------
                         required time                        174.058    
                         arrival time                        -177.279    
  -------------------------------------------------------------------
                         slack                                 -3.221    

Slack (VIOLATED) :        -3.192ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        6.408ns  (logic 0.456ns (7.116%)  route 5.952ns (92.884%))
  Logic Levels:           0  
  Clock Path Skew:        3.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 174.920 - 170.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 170.844 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.611   170.844    db1/clk_out1
    SLICE_X68Y75         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y75         FDRE (Prop_fdre_C_Q)         0.456   171.300 r  db1/clean_out_reg/Q
                         net (fo=135, routed)         5.952   177.252    seven_seg/reset
    SLICE_X69Y76         FDRE                                         r  seven_seg/segment_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.497   174.920    seven_seg/clk_100mhz
    SLICE_X69Y76         FDRE                                         r  seven_seg/segment_counter_reg[11]/C
                         clock pessimism              0.000   174.920    
                         clock uncertainty           -0.430   174.490    
    SLICE_X69Y76         FDRE (Setup_fdre_C_R)       -0.429   174.061    seven_seg/segment_counter_reg[11]
  -------------------------------------------------------------------
                         required time                        174.060    
                         arrival time                        -177.252    
  -------------------------------------------------------------------
                         slack                                 -3.192    

Slack (VIOLATED) :        -3.192ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        6.408ns  (logic 0.456ns (7.116%)  route 5.952ns (92.884%))
  Logic Levels:           0  
  Clock Path Skew:        3.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 174.920 - 170.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 170.844 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.611   170.844    db1/clk_out1
    SLICE_X68Y75         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y75         FDRE (Prop_fdre_C_Q)         0.456   171.300 r  db1/clean_out_reg/Q
                         net (fo=135, routed)         5.952   177.252    seven_seg/reset
    SLICE_X69Y76         FDRE                                         r  seven_seg/segment_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.497   174.920    seven_seg/clk_100mhz
    SLICE_X69Y76         FDRE                                         r  seven_seg/segment_counter_reg[29]/C
                         clock pessimism              0.000   174.920    
                         clock uncertainty           -0.430   174.490    
    SLICE_X69Y76         FDRE (Setup_fdre_C_R)       -0.429   174.061    seven_seg/segment_counter_reg[29]
  -------------------------------------------------------------------
                         required time                        174.060    
                         arrival time                        -177.252    
  -------------------------------------------------------------------
                         slack                                 -3.192    

Slack (VIOLATED) :        -3.192ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        6.408ns  (logic 0.456ns (7.116%)  route 5.952ns (92.884%))
  Logic Levels:           0  
  Clock Path Skew:        3.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 174.920 - 170.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 170.844 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.611   170.844    db1/clk_out1
    SLICE_X68Y75         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y75         FDRE (Prop_fdre_C_Q)         0.456   171.300 r  db1/clean_out_reg/Q
                         net (fo=135, routed)         5.952   177.252    seven_seg/reset
    SLICE_X69Y76         FDRE                                         r  seven_seg/segment_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.497   174.920    seven_seg/clk_100mhz
    SLICE_X69Y76         FDRE                                         r  seven_seg/segment_counter_reg[30]/C
                         clock pessimism              0.000   174.920    
                         clock uncertainty           -0.430   174.490    
    SLICE_X69Y76         FDRE (Setup_fdre_C_R)       -0.429   174.061    seven_seg/segment_counter_reg[30]
  -------------------------------------------------------------------
                         required time                        174.060    
                         arrival time                        -177.252    
  -------------------------------------------------------------------
                         slack                                 -3.192    

Slack (VIOLATED) :        -3.191ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        6.405ns  (logic 0.456ns (7.120%)  route 5.949ns (92.880%))
  Logic Levels:           0  
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 174.918 - 170.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 170.844 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.611   170.844    db1/clk_out1
    SLICE_X68Y75         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y75         FDRE (Prop_fdre_C_Q)         0.456   171.300 r  db1/clean_out_reg/Q
                         net (fo=135, routed)         5.949   177.249    seven_seg/reset
    SLICE_X68Y74         FDRE                                         r  seven_seg/segment_state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.495   174.918    seven_seg/clk_100mhz
    SLICE_X68Y74         FDRE                                         r  seven_seg/segment_state_reg[4]/C
                         clock pessimism              0.000   174.918    
                         clock uncertainty           -0.430   174.488    
    SLICE_X68Y74         FDRE (Setup_fdre_C_R)       -0.429   174.059    seven_seg/segment_state_reg[4]
  -------------------------------------------------------------------
                         required time                        174.058    
                         arrival time                        -177.249    
  -------------------------------------------------------------------
                         slack                                 -3.191    

Slack (VIOLATED) :        -3.191ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_state_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        6.405ns  (logic 0.456ns (7.120%)  route 5.949ns (92.880%))
  Logic Levels:           0  
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 174.918 - 170.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 170.844 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.611   170.844    db1/clk_out1
    SLICE_X68Y75         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y75         FDRE (Prop_fdre_C_Q)         0.456   171.300 r  db1/clean_out_reg/Q
                         net (fo=135, routed)         5.949   177.249    seven_seg/reset
    SLICE_X68Y74         FDRE                                         r  seven_seg/segment_state_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.495   174.918    seven_seg/clk_100mhz
    SLICE_X68Y74         FDRE                                         r  seven_seg/segment_state_reg[5]/C
                         clock pessimism              0.000   174.918    
                         clock uncertainty           -0.430   174.488    
    SLICE_X68Y74         FDRE (Setup_fdre_C_R)       -0.429   174.059    seven_seg/segment_state_reg[5]
  -------------------------------------------------------------------
                         required time                        174.058    
                         arrival time                        -177.249    
  -------------------------------------------------------------------
                         slack                                 -3.191    

Slack (VIOLATED) :        -3.191ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_state_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        6.405ns  (logic 0.456ns (7.120%)  route 5.949ns (92.880%))
  Logic Levels:           0  
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 174.918 - 170.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 170.844 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.611   170.844    db1/clk_out1
    SLICE_X68Y75         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y75         FDRE (Prop_fdre_C_Q)         0.456   171.300 r  db1/clean_out_reg/Q
                         net (fo=135, routed)         5.949   177.249    seven_seg/reset
    SLICE_X68Y74         FDRE                                         r  seven_seg/segment_state_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.495   174.918    seven_seg/clk_100mhz
    SLICE_X68Y74         FDRE                                         r  seven_seg/segment_state_reg[6]/C
                         clock pessimism              0.000   174.918    
                         clock uncertainty           -0.430   174.488    
    SLICE_X68Y74         FDRE (Setup_fdre_C_R)       -0.429   174.059    seven_seg/segment_state_reg[6]
  -------------------------------------------------------------------
                         required time                        174.058    
                         arrival time                        -177.249    
  -------------------------------------------------------------------
                         slack                                 -3.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.168ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 0.367ns (6.924%)  route 4.933ns (93.076%))
  Logic Levels:           0  
  Clock Path Skew:        3.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.218ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.492     1.495    db1/clk_out1
    SLICE_X68Y75         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y75         FDRE (Prop_fdre_C_Q)         0.367     1.862 r  db1/clean_out_reg/Q
                         net (fo=135, routed)         4.933     6.795    seven_seg/reset
    SLICE_X67Y76         FDRE                                         r  seven_seg/segment_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.615     5.218    seven_seg/clk_100mhz
    SLICE_X67Y76         FDRE                                         r  seven_seg/segment_counter_reg[0]/C
                         clock pessimism              0.000     5.218    
                         clock uncertainty            0.430     5.648    
    SLICE_X67Y76         FDRE (Hold_fdre_C_R)        -0.020     5.628    seven_seg/segment_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.628    
                         arrival time                           6.795    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.168ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 0.367ns (6.924%)  route 4.933ns (93.076%))
  Logic Levels:           0  
  Clock Path Skew:        3.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.218ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.492     1.495    db1/clk_out1
    SLICE_X68Y75         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y75         FDRE (Prop_fdre_C_Q)         0.367     1.862 r  db1/clean_out_reg/Q
                         net (fo=135, routed)         4.933     6.795    seven_seg/reset
    SLICE_X67Y76         FDRE                                         r  seven_seg/segment_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.615     5.218    seven_seg/clk_100mhz
    SLICE_X67Y76         FDRE                                         r  seven_seg/segment_counter_reg[23]/C
                         clock pessimism              0.000     5.218    
                         clock uncertainty            0.430     5.648    
    SLICE_X67Y76         FDRE (Hold_fdre_C_R)        -0.020     5.628    seven_seg/segment_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -5.628    
                         arrival time                           6.795    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.168ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 0.367ns (6.924%)  route 4.933ns (93.076%))
  Logic Levels:           0  
  Clock Path Skew:        3.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.218ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.492     1.495    db1/clk_out1
    SLICE_X68Y75         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y75         FDRE (Prop_fdre_C_Q)         0.367     1.862 r  db1/clean_out_reg/Q
                         net (fo=135, routed)         4.933     6.795    seven_seg/reset
    SLICE_X67Y76         FDRE                                         r  seven_seg/segment_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.615     5.218    seven_seg/clk_100mhz
    SLICE_X67Y76         FDRE                                         r  seven_seg/segment_counter_reg[24]/C
                         clock pessimism              0.000     5.218    
                         clock uncertainty            0.430     5.648    
    SLICE_X67Y76         FDRE (Hold_fdre_C_R)        -0.020     5.628    seven_seg/segment_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -5.628    
                         arrival time                           6.795    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.275ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        5.461ns  (logic 0.367ns (6.720%)  route 5.094ns (93.280%))
  Logic Levels:           0  
  Clock Path Skew:        3.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.216ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.492     1.495    db1/clk_out1
    SLICE_X68Y75         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y75         FDRE (Prop_fdre_C_Q)         0.367     1.862 r  db1/clean_out_reg/Q
                         net (fo=135, routed)         5.094     6.956    seven_seg/reset
    SLICE_X70Y75         FDRE                                         r  seven_seg/segment_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.613     5.216    seven_seg/clk_100mhz
    SLICE_X70Y75         FDRE                                         r  seven_seg/segment_counter_reg[19]/C
                         clock pessimism              0.000     5.216    
                         clock uncertainty            0.430     5.646    
    SLICE_X70Y75         FDRE (Hold_fdre_C_R)         0.036     5.682    seven_seg/segment_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -5.682    
                         arrival time                           6.956    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.275ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        5.461ns  (logic 0.367ns (6.720%)  route 5.094ns (93.280%))
  Logic Levels:           0  
  Clock Path Skew:        3.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.216ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.492     1.495    db1/clk_out1
    SLICE_X68Y75         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y75         FDRE (Prop_fdre_C_Q)         0.367     1.862 r  db1/clean_out_reg/Q
                         net (fo=135, routed)         5.094     6.956    seven_seg/reset
    SLICE_X70Y75         FDRE                                         r  seven_seg/segment_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.613     5.216    seven_seg/clk_100mhz
    SLICE_X70Y75         FDRE                                         r  seven_seg/segment_counter_reg[1]/C
                         clock pessimism              0.000     5.216    
                         clock uncertainty            0.430     5.646    
    SLICE_X70Y75         FDRE (Hold_fdre_C_R)         0.036     5.682    seven_seg/segment_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.682    
                         arrival time                           6.956    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.275ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        5.461ns  (logic 0.367ns (6.720%)  route 5.094ns (93.280%))
  Logic Levels:           0  
  Clock Path Skew:        3.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.216ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.492     1.495    db1/clk_out1
    SLICE_X68Y75         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y75         FDRE (Prop_fdre_C_Q)         0.367     1.862 r  db1/clean_out_reg/Q
                         net (fo=135, routed)         5.094     6.956    seven_seg/reset
    SLICE_X70Y75         FDRE                                         r  seven_seg/segment_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.613     5.216    seven_seg/clk_100mhz
    SLICE_X70Y75         FDRE                                         r  seven_seg/segment_counter_reg[6]/C
                         clock pessimism              0.000     5.216    
                         clock uncertainty            0.430     5.646    
    SLICE_X70Y75         FDRE (Hold_fdre_C_R)         0.036     5.682    seven_seg/segment_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.682    
                         arrival time                           6.956    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.275ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        5.461ns  (logic 0.367ns (6.720%)  route 5.094ns (93.280%))
  Logic Levels:           0  
  Clock Path Skew:        3.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.216ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.492     1.495    db1/clk_out1
    SLICE_X68Y75         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y75         FDRE (Prop_fdre_C_Q)         0.367     1.862 r  db1/clean_out_reg/Q
                         net (fo=135, routed)         5.094     6.956    seven_seg/reset
    SLICE_X70Y75         FDRE                                         r  seven_seg/segment_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.613     5.216    seven_seg/clk_100mhz
    SLICE_X70Y75         FDRE                                         r  seven_seg/segment_counter_reg[7]/C
                         clock pessimism              0.000     5.216    
                         clock uncertainty            0.430     5.646    
    SLICE_X70Y75         FDRE (Hold_fdre_C_R)         0.036     5.682    seven_seg/segment_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.682    
                         arrival time                           6.956    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.309ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        5.439ns  (logic 0.367ns (6.748%)  route 5.072ns (93.252%))
  Logic Levels:           0  
  Clock Path Skew:        3.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.216ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.492     1.495    db1/clk_out1
    SLICE_X68Y75         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y75         FDRE (Prop_fdre_C_Q)         0.367     1.862 r  db1/clean_out_reg/Q
                         net (fo=135, routed)         5.072     6.934    seven_seg/reset
    SLICE_X67Y75         FDRE                                         r  seven_seg/segment_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.613     5.216    seven_seg/clk_100mhz
    SLICE_X67Y75         FDRE                                         r  seven_seg/segment_counter_reg[16]/C
                         clock pessimism              0.000     5.216    
                         clock uncertainty            0.430     5.646    
    SLICE_X67Y75         FDRE (Hold_fdre_C_R)        -0.020     5.626    seven_seg/segment_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -5.626    
                         arrival time                           6.934    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             1.309ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        5.439ns  (logic 0.367ns (6.748%)  route 5.072ns (93.252%))
  Logic Levels:           0  
  Clock Path Skew:        3.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.216ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.492     1.495    db1/clk_out1
    SLICE_X68Y75         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y75         FDRE (Prop_fdre_C_Q)         0.367     1.862 r  db1/clean_out_reg/Q
                         net (fo=135, routed)         5.072     6.934    seven_seg/reset
    SLICE_X67Y75         FDRE                                         r  seven_seg/segment_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.613     5.216    seven_seg/clk_100mhz
    SLICE_X67Y75         FDRE                                         r  seven_seg/segment_counter_reg[17]/C
                         clock pessimism              0.000     5.216    
                         clock uncertainty            0.430     5.646    
    SLICE_X67Y75         FDRE (Hold_fdre_C_R)        -0.020     5.626    seven_seg/segment_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -5.626    
                         arrival time                           6.934    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             1.309ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        5.439ns  (logic 0.367ns (6.748%)  route 5.072ns (93.252%))
  Logic Levels:           0  
  Clock Path Skew:        3.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.216ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.492     1.495    db1/clk_out1
    SLICE_X68Y75         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y75         FDRE (Prop_fdre_C_Q)         0.367     1.862 r  db1/clean_out_reg/Q
                         net (fo=135, routed)         5.072     6.934    seven_seg/reset
    SLICE_X67Y75         FDRE                                         r  seven_seg/segment_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.613     5.216    seven_seg/clk_100mhz
    SLICE_X67Y75         FDRE                                         r  seven_seg/segment_counter_reg[18]/C
                         clock pessimism              0.000     5.216    
                         clock uncertainty            0.430     5.646    
    SLICE_X67Y75         FDRE (Hold_fdre_C_R)        -0.020     5.626    seven_seg/segment_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -5.626    
                         arrival time                           6.934    
  -------------------------------------------------------------------
                         slack                                  1.309    





