# ICS

## 1 Welcome Aboard

- From problem to electron
    - algorithms
        - definiteness (without ambiguity)
        - effective computability
        - finiteness
    - language -> ISA
        - assembly language
            - one to one assembler
        - advanced language
            - one to all compiler or interpreter
    - ISA (instruction set architecture)
    - microarchitecture
        - x86
        - arm
        - RISC-V
    
## 2 Bits, Data Types & Operations

- 2's complement integers
    - calculating method: y = not(x) + 1
    - add 2 2's complement integers: directly add and check overflow
    - overflow check: 负负得正 or 正正得负
    - other representations of integer: unsigned, signed, 1's complementation
- sign extension
    - comparing with: zero extension
- IEEE format of floating point
    - 1 bit sign
    - 8 bits exponent field
        - $2^{exponent-127},1\leq exponent \leq 254$, 127 is called excess
        - exponent = 0, $N=(-1)^S*0.fraction*2^{-126}$, which can represent number much less than $1*2^{-127}$
        - exponent = 255 & fraction = 0, represent infinity
    - 23 bits fraction field
- ASCII code (American Standard Code for Information Interchange)
    - 8 bits = 2 bytes

## 3 Digital Logic Structure

- MOS transistor (metal-oxide semiconductor)
    - N-type
        - 高电平导通，低电平截止
    - P-type
        - 低电平导通，高电平截止
    - CMOS circuit (Complementary(互补) MOS)
    - hint: logic high state is usually **1.2V**, watch out for P-type directly connected to ground and N-type to 1.2V, which will cause *transmission voltage* to occur 
- Logic Gates
    - NOT gate
    - NOR gate / OR gate
    - NAND gate / AND gate
- Combinational logic gates
    - decoder: x input, $2^x$ output
    - mux (multiplexer 多选器): x bit select line can control $2^x$ choices
    - full adder: 3 bit decoder (including the carry)
    - PLA (programmable logic array): decoder & OR gate
- storage element
    - R-S latch (基本触发器): R(eset)-S(et) 
        - e.g. RUN latch (control the clock)
    - Gated D latch
        - 2 input: D(data) & WE(write enable)
        - 单输入，保证 $S\neq R$
    - memory: consists of decoder & D latch
- concept about memory
    - address space
        - total number of locations(, which can be selected by decoder, and will be read or written together)
    - addressability
        - the number of bits stored in one memory location
    - A $2^2$-by-3-bit memory
        - address space: $2^2$
        - addressability: 3 bit
- clock
    - asynchronous vs synchronous finite state machine: the **clock**
        - 这里同步和异步是指每个 state transition 是否是在固定的时钟周期内完成的
    - CPU 主频 = 1 / (clock cycle) $\approx$ 
    - master/slave flip-flop
        - the storage element in sequential logic circuit
        - timing diagram
            - clock = 1, 始终周期开始，flip-flop 输出给组合逻辑
            - clock = 0, 存储到 flip-flop 里

## 4 The von Neumann Model

- memory
    - MAR: memory's address register
    - MDR: memory's data register
- processing unit 
    - ALU: arithmetic & logic unit
        - parameter: word length (fixed input & output size)
- input
    - e.g. keyboard
    - KBDR (keyboard data register) (in LC-3)
    - KBSR (keyboard status register) (in LC-3)
- output
    - e.g. LED displays
    - DDR (display data register) (in LC-3)
    - DSR (display status register) (in LC-3)
- control unit
    - PC (program counter): the **location** of next instruction
    - IR (instruction register): the **data** of current instruction
    - others: finite state machine, condition code (PZN)

## 5 The LC-3

- instruction cycle
    - fetch
        - **ATTENTION:** PC += 1, 在 PC-offset 寻址时注意用的是已经自动加一的 PC
    - decode
        - 4 bit information ([15:12]) -> 16 different situation
    - evaluate address
    - fetch operands
    - execute
    - store result
- addressing mode
    - immediate
    - register
    - memory
        - PC-relative
        - indirect
        - Base + offset
- instructions
    - operate instruction
    - data movement instruction
    - control instruction
        - BR
        - JMP (including RET)： 直接跳转
        - JSR: 跳转 + 存储 PC 到 R7 里
        - TRAP
            - 修改 R6 为新的 SP
            - 把 PSR 和 PC 存到 stack 里
        - RTI
    - programming
        - sequential construct
        - conditional construct
        - iterative construct

## 7 Assembly Language

- A 2-pass process
    - 1st pass: creating symbol table
    - 2nd pass: generating machine language program
- pseudo operation
    - difference: 在代码开始运行前就已经执行完了

## 8 Data Structures

- subroutines
- stack
    - wrap around: 首尾相接，节省空间
- queue
- recursion

## 9 I/O

- PSR (processor status register)
    - privilege: 权限 (the right to do sth.)
        - PSR[15]
        - 在 LC-3 中只有两种权限：0(supervisor privilege) & 1(unprivileged)
    - priority: 优先级
        - PSR[10:8]
    - conditional code (NZP)
        - PSR[2:0]
        - 保存 cond code 用于执行 BR 指令 
- organization of memory
    - SSP
    - saved_SSP
    - USP
    - saved_USP
    - R6 = SP
- I/O
    - memory-mapped I/O
    - async vs. sync
    - interrupt-driven vs. polling
        - e.g. KBSR
            - IE (interrupt enable) KBSR[14]
            - flag KBSR[15]
            - INT signal (generating mechanism)
            - INTV (interrupt vector)
        - **important: LC-3 state machine with interrupt control**
- TRAP mechanism
- exception
    - EX_ACV 无内存访问权限
    - EX_ILL 非法指令
    - EX_PRIV 权限不足


## Appendix