<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: kv_itlb</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_kv_itlb'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_kv_itlb')">kv_itlb</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.70</td>
<td class="s5 cl rt"><a href="mod2522.html#Line" > 57.02</a></td>
<td class="s5 cl rt"><a href="mod2522.html#Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod2522.html#Toggle" > 23.98</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2522.html#Branch" > 67.80</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2522.html#inst_tag_182860"  onclick="showContent('inst_tag_182860')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_itlb</a></td>
<td class="s4 cl rt"> 49.70</td>
<td class="s5 cl rt"><a href="mod2522.html#Line" > 57.02</a></td>
<td class="s5 cl rt"><a href="mod2522.html#Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod2522.html#Toggle" > 23.98</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2522.html#Branch" > 67.80</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_kv_itlb'>
<hr>
<a name="inst_tag_182860"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy57.html#tag_urg_inst_182860" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_itlb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.70</td>
<td class="s5 cl rt"><a href="mod2522.html#Line" > 57.02</a></td>
<td class="s5 cl rt"><a href="mod2522.html#Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod2522.html#Toggle" > 23.98</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2522.html#Branch" > 67.80</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.41</td>
<td class="s5 cl rt"> 57.02</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 22.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 67.80</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 73.91</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod371.html#inst_tag_16298" >kv_core</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2273_12.html#inst_tag_173123" id="tag_urg_inst_173123">gen_itlb_enable.u_itlb_lru_zext</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_kv_itlb'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2522.html" >kv_itlb</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>121</td><td>69</td><td>57.02</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>82458</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82468</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>82498</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>82518</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>82607</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>82607</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>82607</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>82607</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>82647</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>82647</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>82647</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>82647</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>82656</td><td>14</td><td>8</td><td>57.14</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>82656</td><td>14</td><td>8</td><td>57.14</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>82656</td><td>14</td><td>8</td><td>57.14</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>82656</td><td>14</td><td>8</td><td>57.14</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>82675</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>82675</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>82675</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>82675</td><td>6</td><td>1</td><td>16.67</td></tr>
</table>
<pre class="code"><br clear=all>
82457                           always @(posedge core_clk or negedge core_reset_n) begin
82458      1/1                      if (!core_reset_n) begin
82459      1/1                          s30 &lt;= 1'b0;
82460                               end
82461                               else begin
82462      1/1                          s30 &lt;= s31;
82463                               end
82464                           end
82465                   
82466                           assign s35 = s32;
82467                           always @(posedge core_clk or negedge core_reset_n) begin
82468      1/1                      if (!core_reset_n) begin
82469      1/1                          s34 &lt;= {(VALEN - 12){1'b0}};
82470                               end
82471      1/1                      else if (s35) begin
82472      <font color = "red">0/1     ==>                  s34 &lt;= ifu_mmu_va[(VALEN - 1):12];</font>
82473                               end
                        MISSING_ELSE
82474                           end
82475                   
82476                           assign itlb_miss_req = s30;
82477                           assign itlb_miss_vpn = s34[(VALEN - 1):12];
82478                           wire [(PALEN - 1):12] s36;
82479                           if (PALEN &gt; EXTVALEN) begin:gen_itlb_vpn_ext
82480                               assign s36 = {{(PALEN - EXTVALEN){1'b0}},ifu_itlb_va[(EXTVALEN - 1):12]};
82481                           end
82482                           else begin:gen_itlb_vpn
82483                               assign s36 = ifu_itlb_va[(PALEN - 1):12];
82484                           end
82485                           assign itlb_ifu_pa = ({(PALEN){itlb_translate_en}} &amp; {s12,ifu_itlb_va[11:0]}) | ({(PALEN){~itlb_translate_en}} &amp; {s36,ifu_itlb_va[11:0]});
82486                           assign itlb_ifu_status[15 +:4] = {4{itlb_translate_en}} &amp; s11;
82487                           assign itlb_ifu_status[14] = itlb_translate_en &amp; s10;
82488                           assign itlb_ifu_status[6 +:8] = {8{itlb_translate_en}} &amp; s9;
82489                           assign itlb_ifu_status[3 +:3] = {3{itlb_translate_en}} &amp; s8;
82490                           assign itlb_ifu_status[2] = itlb_translate_en &amp; s7;
82491                           assign itlb_ifu_status[1] = itlb_translate_en &amp; (~s7) &amp; (s26 | s27 | s28 | s29 | s6);
82492                           assign itlb_ifu_status[0] = itlb_translate_en &amp; (~s26 &amp; s23);
82493                           assign mmu_ifu_resp_valid = ((s20) | (ifu_mmu_req_valid &amp; s25));
82494                           reg [(ITLB_ENTRIES - 2):0] s37;
82495                           wire s38;
82496                           assign s38 = (ifu_itlb_req_valid &amp; s22) | s20;
82497                           always @(posedge core_clk or negedge core_reset_n) begin
82498      1/1                      if (!core_reset_n) begin
82499      1/1                          s37 &lt;= {(ITLB_ENTRIES - 1){1'b0}};
82500                               end
82501      1/1                      else if (s38) begin
82502      <font color = "red">0/1     ==>                  s37 &lt;= s14[(ITLB_ENTRIES - 2):0];</font>
82503                               end
                        MISSING_ELSE
82504                           end
82505                   
82506                           kv_zero_ext #(
82507                               .OW(7),
82508                               .IW(ITLB_ENTRIES - 1)
82509                           ) u_itlb_lru_zext (
82510                               .out(s13),
82511                               .in(s37)
82512                           );
82513                           if (ITLB_ENTRIES == 4) begin:gen_itlb_lru4
82514                               reg s39;
82515                               reg s40;
82516                               wire [2:0] s41;
82517                               always @(posedge core_clk or negedge core_reset_n) begin
82518      1/1                          if (!core_reset_n) begin
82519      1/1                              s39 &lt;= 1'b0;
82520      1/1                              s40 &lt;= 1'b0;
82521                                   end
82522      1/1                          else if (|s17) begin
82523      <font color = "red">0/1     ==>                      s39 &lt;= s13[0];</font>
82524      <font color = "red">0/1     ==>                      s40 &lt;= (s39 ^~ s13[0]);</font>
82525                                   end
                        MISSING_ELSE
82526                               end
82527                   
82528                               assign s15[0] = ~s41[0] &amp; ~s41[1];
82529                               assign s15[1] = ~s41[0] &amp; s41[1];
82530                               assign s15[2] = s41[0] &amp; ~s41[2];
82531                               assign s15[3] = s41[0] &amp; s41[2];
82532                               assign s15[7:4] = 4'b0;
82533                               assign s41[0] = (s13[0] &amp; ~(&amp;s16[3:2])) | (s13[0] &amp; (&amp;s16[1:0])) | ((&amp;s16[1:0]) &amp; ~(&amp;s16[3:2]));
82534                               assign s41[1] = (s13[1] &amp; ~(s16[1])) | (s13[1] &amp; (s16[0])) | ((s16[0]) &amp; ~(s16[1]));
82535                               assign s41[2] = (s13[2] &amp; ~(s16[3])) | (s13[2] &amp; (s16[2])) | ((s16[2]) &amp; ~(s16[3]));
82536                               assign s14[0] = s40 ? ~s13[0] : |s24[1:0];
82537                               assign s14[1] = |s24[1:0] ? |s24[0] : s13[1];
82538                               assign s14[2] = |s24[3:2] ? |s24[2] : s13[2];
82539                               assign s14[6:3] = 4'b0;
82540                           end
82541                           else if (ITLB_ENTRIES == 8) begin:gen_itlb_lru8
82542                               reg [2:0] s39;
82543                               reg [2:0] s40;
82544                               wire [6:0] s41;
82545                               always @(posedge core_clk or negedge core_reset_n) begin
82546                                   if (!core_reset_n) begin
82547                                       s39 &lt;= 3'b0;
82548                                       s40 &lt;= 3'b0;
82549                                   end
82550                                   else if (|s17) begin
82551                                       s39[0] &lt;= s13[0];
82552                                       if (|s17[3:0]) begin
82553                                           s39[1] &lt;= s13[1];
82554                                       end
82555                                       if (|s17[7:4]) begin
82556                                           s39[2] &lt;= s13[2];
82557                                       end
82558                                       s40 &lt;= (s39 ^~ s13[2:0]);
82559                                   end
82560                               end
82561                   
82562                               assign s15[0] = ~s41[0] &amp; ~s41[1] &amp; ~s41[3];
82563                               assign s15[1] = ~s41[0] &amp; ~s41[1] &amp; s41[3];
82564                               assign s15[2] = ~s41[0] &amp; s41[1] &amp; ~s41[4];
82565                               assign s15[3] = ~s41[0] &amp; s41[1] &amp; s41[4];
82566                               assign s15[4] = s41[0] &amp; ~s41[2] &amp; ~s41[5];
82567                               assign s15[5] = s41[0] &amp; ~s41[2] &amp; s41[5];
82568                               assign s15[6] = s41[0] &amp; s41[2] &amp; ~s41[6];
82569                               assign s15[7] = s41[0] &amp; s41[2] &amp; s41[6];
82570                               assign s41[0] = (s13[0] &amp; ~(&amp;s16[7:4])) | (s13[0] &amp; (&amp;s16[3:0])) | ((&amp;s16[3:0]) &amp; ~(&amp;s16[7:4]));
82571                               assign s41[1] = (s13[1] &amp; ~(&amp;s16[3:2])) | (s13[1] &amp; (&amp;s16[1:0])) | ((&amp;s16[1:0]) &amp; ~(&amp;s16[3:2]));
82572                               assign s41[2] = (s13[2] &amp; ~(&amp;s16[7:6])) | (s13[2] &amp; (&amp;s16[5:4])) | ((&amp;s16[5:4]) &amp; ~(&amp;s16[7:6]));
82573                               assign s41[3] = (s13[3] &amp; ~(s16[1])) | (s13[3] &amp; (s16[0])) | ((s16[0]) &amp; ~(s16[1]));
82574                               assign s41[4] = (s13[4] &amp; ~(s16[3])) | (s13[4] &amp; (s16[2])) | ((s16[2]) &amp; ~(s16[3]));
82575                               assign s41[5] = (s13[5] &amp; ~(s16[5])) | (s13[5] &amp; (s16[4])) | ((s16[4]) &amp; ~(s16[5]));
82576                               assign s41[6] = (s13[6] &amp; ~(s16[7])) | (s13[6] &amp; (s16[6])) | ((s16[6]) &amp; ~(s16[7]));
82577                               assign s14[0] = s40[0] ? ~s13[0] : |s24[3:0];
82578                               assign s14[1] = s40[1] ? ~s13[1] : |s24[3:0] ? |s24[1:0] : s13[1];
82579                               assign s14[2] = s40[2] ? ~s13[2] : |s24[7:4] ? |s24[5:4] : s13[2];
82580                               assign s14[3] = |s24[1:0] ? s24[0] : s13[3];
82581                               assign s14[4] = |s24[3:2] ? s24[2] : s13[4];
82582                               assign s14[5] = |s24[5:4] ? s24[4] : s13[5];
82583                               assign s14[6] = |s24[7:6] ? s24[6] : s13[6];
82584                           end
82585                           else begin:gen_itlb_lru_victim_disabled
82586                               assign s15 = 8'b0;
82587                               assign s14 = 7'b0;
82588                           end
82589                           assign s1 = (s0[0] &amp; {(ITLB_MSB + 1){s19[0]}}) | (s0[1] &amp; {(ITLB_MSB + 1){s19[1]}}) | (s0[2] &amp; {(ITLB_MSB + 1){s19[2]}}) | (s0[3] &amp; {(ITLB_MSB + 1){s19[3]}}) | (s0[4] &amp; {(ITLB_MSB + 1){s19[4]}}) | (s0[5] &amp; {(ITLB_MSB + 1){s19[5]}}) | (s0[6] &amp; {(ITLB_MSB + 1){s19[6]}}) | (s0[7] &amp; {(ITLB_MSB + 1){s19[7]}});
82590                           assign s2 = s1[ITLB_V_BIT];
82591                           assign s3 = s1[ITLB_X_BIT];
82592                           assign s4 = s1[ITLB_U_BIT];
82593                           assign s5 = s1[ITLB_A_BIT];
82594                           assign s6 = s1[ITLB_PAGE_FAULT_BIT];
82595                           assign s7 = s1[ITLB_PTW_ACCESS_FAULT_BIT];
82596                           assign s8 = s1[ITLB_MDCAUSE_MSB:ITLB_MDCAUSE_LSB];
82597                           assign s9 = s1[ITLB_ECC_CODE_MSB:ITLB_ECC_CODE_LSB];
82598                           assign s10 = s1[ITLB_ECC_CORR_BIT];
82599                           assign s11 = s1[ITLB_ECC_RAMID_MSB:ITLB_ECC_RAMID_LSB];
82600                           assign s12 = s1[ITLB_PPN_MSB:ITLB_PPN_LSB];
82601                           for (i = 0; i &lt; 8; i = i + 1) begin:gen_itlb
82602                               if (ITLB_ENTRIES &gt; i) begin:gen_itlb_enabled
82603                                   reg [(VALEN - 1):12] s42;
82604                                   wire s43;
82605                                   wire s44;
82606                                   always @(posedge core_clk) begin
82607      1/1                              if (s44) begin
82608      <font color = "red">0/1     ==>                          s42 &lt;= itlb_miss_vpn;</font>
82609                                       end
                        MISSING_ELSE
***repeat 1
82607      1/1                              if (s44) begin
82608      <font color = "red">0/1     ==>                          s42 &lt;= itlb_miss_vpn;</font>
82609                                       end
                        MISSING_ELSE
***repeat 2
82607      1/1                              if (s44) begin
82608      <font color = "red">0/1     ==>                          s42 &lt;= itlb_miss_vpn;</font>
82609                                       end
                        MISSING_ELSE
***repeat 3
82607      1/1                              if (s44) begin
82608      <font color = "red">0/1     ==>                          s42 &lt;= itlb_miss_vpn;</font>
82609                                       end
                        MISSING_ELSE
82610                                   end
82611                   
82612                                   assign s44 = itlb_miss_resp &amp; s15[i];
82613                                   assign s43 = s0[i][ITLB_V_BIT];
82614                                   assign s16[i] = s43;
82615                                   assign s17[i] = s43 &amp; s44;
82616                                   assign s18[i] = s43 &amp; (s42 == ifu_mmu_va[(VALEN - 1):12]);
82617                                   assign s19[i] = s43 &amp; (s42 == ifu_itlb_va[(VALEN - 1):12]);
82618                               end
82619                               else begin:gen_itlb_disabled
82620                                   assign s16[i] = 1'b0;
82621                                   assign s17[i] = 1'b0;
82622                                   assign s18[i] = 1'b0;
82623                                   assign s19[i] = 1'b0;
82624                               end
82625                               if (((MMU_SCHEME_INT != 0)) &amp;&amp; (ITLB_ENTRIES &gt; i)) begin:gen_itlb_translation
82626                                   reg s45;
82627                                   wire s46;
82628                                   wire s47;
82629                                   wire s48;
82630                                   reg [(PALEN - 1):12] s49;
82631                                   reg s50;
82632                                   reg s51;
82633                                   reg s52;
82634                                   reg s53;
82635                                   reg s54;
82636                                   reg s55;
82637                                   reg [2:0] s56;
82638                                   reg [7:0] s57;
82639                                   reg s58;
82640                                   reg [3:0] s59;
82641                                   wire s44;
82642                                   assign s44 = itlb_miss_resp &amp; s15[i];
82643                                   assign s46 = s44 | s48;
82644                                   assign s48 = (itlb_sfence_req &amp; (itlb_sfence_mode_flush_all | itlb_sfence_mode_va | (s45 &amp; ~s51))) | (csr_mmu_satp_we &amp; (s45 &amp; ~s51));
82645                                   assign s47 = itlb_miss_data[ITLB_V_BIT] &amp; ~s48;
82646                                   always @(posedge core_clk or negedge core_reset_n) begin
82647      1/1                              if (!core_reset_n) begin
82648      1/1                                  s45 &lt;= 1'b0;
82649                                       end
82650      1/1                              else if (s46) begin
82651      1/1                                  s45 &lt;= s47;
82652                                       end
                        MISSING_ELSE
***repeat 4
82647      1/1                              if (!core_reset_n) begin
82648      1/1                                  s45 &lt;= 1'b0;
82649                                       end
82650      1/1                              else if (s46) begin
82651      1/1                                  s45 &lt;= s47;
82652                                       end
                        MISSING_ELSE
***repeat 5
82647      1/1                              if (!core_reset_n) begin
82648      1/1                                  s45 &lt;= 1'b0;
82649                                       end
82650      1/1                              else if (s46) begin
82651      1/1                                  s45 &lt;= s47;
82652                                       end
                        MISSING_ELSE
***repeat 6
82647      1/1                              if (!core_reset_n) begin
82648      1/1                                  s45 &lt;= 1'b0;
82649                                       end
82650      1/1                              else if (s46) begin
82651      1/1                                  s45 &lt;= s47;
82652                                       end
                        MISSING_ELSE
82653                                   end
82654                   
82655                                   always @(posedge core_clk or negedge core_reset_n) begin
82656      1/1                              if (!core_reset_n) begin
82657      1/1                                  s50 &lt;= 1'b0;
82658      1/1                                  s51 &lt;= 1'b0;
82659      1/1                                  s52 &lt;= 1'b0;
82660      1/1                                  s53 &lt;= 1'b0;
82661      1/1                                  s54 &lt;= 1'b0;
82662      1/1                                  s55 &lt;= 1'b0;
82663                                       end
82664      1/1                              else if (s44) begin
82665      <font color = "red">0/1     ==>                          s50 &lt;= itlb_miss_data[ITLB_A_BIT];</font>
82666      <font color = "red">0/1     ==>                          s51 &lt;= itlb_miss_data[ITLB_G_BIT];</font>
82667      <font color = "red">0/1     ==>                          s52 &lt;= itlb_miss_data[ITLB_U_BIT];</font>
82668      <font color = "red">0/1     ==>                          s53 &lt;= itlb_miss_data[ITLB_X_BIT];</font>
82669      <font color = "red">0/1     ==>                          s54 &lt;= itlb_miss_data[ITLB_PAGE_FAULT_BIT];</font>
82670      <font color = "red">0/1     ==>                          s55 &lt;= itlb_miss_data[ITLB_PTW_ACCESS_FAULT_BIT];</font>
82671                                       end
                        MISSING_ELSE
***repeat 7
82656      1/1                              if (!core_reset_n) begin
82657      1/1                                  s50 &lt;= 1'b0;
82658      1/1                                  s51 &lt;= 1'b0;
82659      1/1                                  s52 &lt;= 1'b0;
82660      1/1                                  s53 &lt;= 1'b0;
82661      1/1                                  s54 &lt;= 1'b0;
82662      1/1                                  s55 &lt;= 1'b0;
82663                                       end
82664      1/1                              else if (s44) begin
82665      <font color = "red">0/1     ==>                          s50 &lt;= itlb_miss_data[ITLB_A_BIT];</font>
82666      <font color = "red">0/1     ==>                          s51 &lt;= itlb_miss_data[ITLB_G_BIT];</font>
82667      <font color = "red">0/1     ==>                          s52 &lt;= itlb_miss_data[ITLB_U_BIT];</font>
82668      <font color = "red">0/1     ==>                          s53 &lt;= itlb_miss_data[ITLB_X_BIT];</font>
82669      <font color = "red">0/1     ==>                          s54 &lt;= itlb_miss_data[ITLB_PAGE_FAULT_BIT];</font>
82670      <font color = "red">0/1     ==>                          s55 &lt;= itlb_miss_data[ITLB_PTW_ACCESS_FAULT_BIT];</font>
82671                                       end
                        MISSING_ELSE
***repeat 8
82656      1/1                              if (!core_reset_n) begin
82657      1/1                                  s50 &lt;= 1'b0;
82658      1/1                                  s51 &lt;= 1'b0;
82659      1/1                                  s52 &lt;= 1'b0;
82660      1/1                                  s53 &lt;= 1'b0;
82661      1/1                                  s54 &lt;= 1'b0;
82662      1/1                                  s55 &lt;= 1'b0;
82663                                       end
82664      1/1                              else if (s44) begin
82665      <font color = "red">0/1     ==>                          s50 &lt;= itlb_miss_data[ITLB_A_BIT];</font>
82666      <font color = "red">0/1     ==>                          s51 &lt;= itlb_miss_data[ITLB_G_BIT];</font>
82667      <font color = "red">0/1     ==>                          s52 &lt;= itlb_miss_data[ITLB_U_BIT];</font>
82668      <font color = "red">0/1     ==>                          s53 &lt;= itlb_miss_data[ITLB_X_BIT];</font>
82669      <font color = "red">0/1     ==>                          s54 &lt;= itlb_miss_data[ITLB_PAGE_FAULT_BIT];</font>
82670      <font color = "red">0/1     ==>                          s55 &lt;= itlb_miss_data[ITLB_PTW_ACCESS_FAULT_BIT];</font>
82671                                       end
                        MISSING_ELSE
***repeat 9
82656      1/1                              if (!core_reset_n) begin
82657      1/1                                  s50 &lt;= 1'b0;
82658      1/1                                  s51 &lt;= 1'b0;
82659      1/1                                  s52 &lt;= 1'b0;
82660      1/1                                  s53 &lt;= 1'b0;
82661      1/1                                  s54 &lt;= 1'b0;
82662      1/1                                  s55 &lt;= 1'b0;
82663                                       end
82664      1/1                              else if (s44) begin
82665      <font color = "red">0/1     ==>                          s50 &lt;= itlb_miss_data[ITLB_A_BIT];</font>
82666      <font color = "red">0/1     ==>                          s51 &lt;= itlb_miss_data[ITLB_G_BIT];</font>
82667      <font color = "red">0/1     ==>                          s52 &lt;= itlb_miss_data[ITLB_U_BIT];</font>
82668      <font color = "red">0/1     ==>                          s53 &lt;= itlb_miss_data[ITLB_X_BIT];</font>
82669      <font color = "red">0/1     ==>                          s54 &lt;= itlb_miss_data[ITLB_PAGE_FAULT_BIT];</font>
82670      <font color = "red">0/1     ==>                          s55 &lt;= itlb_miss_data[ITLB_PTW_ACCESS_FAULT_BIT];</font>
82671                                       end
                        MISSING_ELSE
82672                                   end
82673                   
82674                                   always @(posedge core_clk) begin
82675      1/1                              if (s44) begin
82676      <font color = "red">0/1     ==>                          s56 &lt;= itlb_miss_data[ITLB_MDCAUSE_MSB:ITLB_MDCAUSE_LSB];</font>
82677      <font color = "red">0/1     ==>                          s57 &lt;= itlb_miss_data[ITLB_ECC_CODE_MSB:ITLB_ECC_CODE_LSB];</font>
82678      <font color = "red">0/1     ==>                          s58 &lt;= itlb_miss_data[ITLB_ECC_CORR_BIT];</font>
82679      <font color = "red">0/1     ==>                          s59 &lt;= itlb_miss_data[ITLB_ECC_RAMID_MSB:ITLB_ECC_RAMID_LSB];</font>
82680      <font color = "red">0/1     ==>                          s49 &lt;= itlb_miss_data[ITLB_PPN_MSB:ITLB_PPN_LSB];</font>
82681                                       end
                        MISSING_ELSE
***repeat 10
82675      1/1                              if (s44) begin
82676      <font color = "red">0/1     ==>                          s56 &lt;= itlb_miss_data[ITLB_MDCAUSE_MSB:ITLB_MDCAUSE_LSB];</font>
82677      <font color = "red">0/1     ==>                          s57 &lt;= itlb_miss_data[ITLB_ECC_CODE_MSB:ITLB_ECC_CODE_LSB];</font>
82678      <font color = "red">0/1     ==>                          s58 &lt;= itlb_miss_data[ITLB_ECC_CORR_BIT];</font>
82679      <font color = "red">0/1     ==>                          s59 &lt;= itlb_miss_data[ITLB_ECC_RAMID_MSB:ITLB_ECC_RAMID_LSB];</font>
82680      <font color = "red">0/1     ==>                          s49 &lt;= itlb_miss_data[ITLB_PPN_MSB:ITLB_PPN_LSB];</font>
82681                                       end
                        MISSING_ELSE
***repeat 11
82675      1/1                              if (s44) begin
82676      <font color = "red">0/1     ==>                          s56 &lt;= itlb_miss_data[ITLB_MDCAUSE_MSB:ITLB_MDCAUSE_LSB];</font>
82677      <font color = "red">0/1     ==>                          s57 &lt;= itlb_miss_data[ITLB_ECC_CODE_MSB:ITLB_ECC_CODE_LSB];</font>
82678      <font color = "red">0/1     ==>                          s58 &lt;= itlb_miss_data[ITLB_ECC_CORR_BIT];</font>
82679      <font color = "red">0/1     ==>                          s59 &lt;= itlb_miss_data[ITLB_ECC_RAMID_MSB:ITLB_ECC_RAMID_LSB];</font>
82680      <font color = "red">0/1     ==>                          s49 &lt;= itlb_miss_data[ITLB_PPN_MSB:ITLB_PPN_LSB];</font>
82681                                       end
                        MISSING_ELSE
***repeat 12
82675      1/1                              if (s44) begin
82676      <font color = "red">0/1     ==>                          s56 &lt;= itlb_miss_data[ITLB_MDCAUSE_MSB:ITLB_MDCAUSE_LSB];</font>
82677      <font color = "red">0/1     ==>                          s57 &lt;= itlb_miss_data[ITLB_ECC_CODE_MSB:ITLB_ECC_CODE_LSB];</font>
82678      <font color = "red">0/1     ==>                          s58 &lt;= itlb_miss_data[ITLB_ECC_CORR_BIT];</font>
82679      <font color = "red">0/1     ==>                          s59 &lt;= itlb_miss_data[ITLB_ECC_RAMID_MSB:ITLB_ECC_RAMID_LSB];</font>
82680      <font color = "red">0/1     ==>                          s49 &lt;= itlb_miss_data[ITLB_PPN_MSB:ITLB_PPN_LSB];</font>
82681                                       end
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2522.html" >kv_itlb</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       82433
 EXPRESSION (gen_itlb_enable.s20 ? gen_itlb_enable.s18 : gen_itlb_enable.s19)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       82536
 EXPRESSION (gen_itlb_enable.gen_itlb_lru4.s40 ? ((~gen_itlb_enable.s13[0])) : ((|gen_itlb_enable.s24[1:0])))
             ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       82537
 EXPRESSION (((|gen_itlb_enable.s24[1:0])) ? ((|gen_itlb_enable.s24[0])) : gen_itlb_enable.s13[1])
             --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       82538
 EXPRESSION (((|gen_itlb_enable.s24[3:2])) ? ((|gen_itlb_enable.s24[2])) : gen_itlb_enable.s13[2])
             --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2522.html" >kv_itlb</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">20</td>
<td class="rt">4</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">392</td>
<td class="rt">94</td>
<td class="rt">23.98 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">196</td>
<td class="rt">51</td>
<td class="rt">26.02 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">196</td>
<td class="rt">43</td>
<td class="rt">21.94 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">20</td>
<td class="rt">4</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">392</td>
<td class="rt">94</td>
<td class="rt">23.98 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">196</td>
<td class="rt">51</td>
<td class="rt">26.02 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">196</td>
<td class="rt">43</td>
<td class="rt">21.94 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>core_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>core_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>itlb_translate_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_cur_privilege[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_cur_privilege[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>csr_satp_mode[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mmu_satp_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_itlb_req_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_itlb_va[17:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_itlb_va[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_itlb_va[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_itlb_va[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_itlb_va[23:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_itlb_va[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_itlb_va[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_itlb_va[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_itlb_va[30:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_itlb_va[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>itlb_ifu_pa[17:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>itlb_ifu_pa[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>itlb_ifu_pa[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>itlb_ifu_pa[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>itlb_ifu_pa[23:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>itlb_ifu_pa[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>itlb_ifu_pa[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>itlb_ifu_pa[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>itlb_ifu_pa[30:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>itlb_ifu_pa[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>itlb_ifu_status[18:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_mmu_req_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_mmu_va[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mmu_ifu_resp_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>itlb_miss_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>itlb_miss_vpn[31:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>itlb_miss_resp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>itlb_miss_data[42:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>itlb_sfence_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>itlb_sfence_mode_flush_all</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>itlb_sfence_mode_va</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2522.html" >kv_itlb</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">59</td>
<td class="rt">40</td>
<td class="rt">67.80 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">82433</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">82536</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">82537</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">82538</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">82458</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82468</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82498</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82518</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">82607</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">82647</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82656</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">82675</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">82607</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">82647</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82656</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">82675</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">82607</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">82647</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82656</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">82675</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">82607</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">82647</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">82656</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">82675</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82433              wire [7:0] s24 = s20 ? s18 : s19;
                                        <font color = "red">-1-</font>  
                                        <font color = "red">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82536                  assign s14[0] = s40 ? ~s13[0] : |s24[1:0];
                                           <font color = "red">-1-</font>  
                                           <font color = "red">==></font>  
                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82537                  assign s14[1] = |s24[1:0] ? |s24[0] : s13[1];
                                                 <font color = "red">-1-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82538                  assign s14[2] = |s24[3:2] ? |s24[2] : s13[2];
                                                 <font color = "red">-1-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82458                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
82459                      s30 <= 1'b0;
           <font color = "green">                ==></font>
82460                  end
82461                  else begin
82462                      s30 <= s31;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82468                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
82469                      s34 <= {(VALEN - 12){1'b0}};
           <font color = "green">                ==></font>
82470                  end
82471                  else if (s35) begin
                            <font color = "red">-2-</font>  
82472                      s34 <= ifu_mmu_va[(VALEN - 1):12];
           <font color = "red">                ==></font>
82473                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82498                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
82499                      s37 <= {(ITLB_ENTRIES - 1){1'b0}};
           <font color = "green">                ==></font>
82500                  end
82501                  else if (s38) begin
                            <font color = "red">-2-</font>  
82502                      s37 <= s14[(ITLB_ENTRIES - 2):0];
           <font color = "red">                ==></font>
82503                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82518                      if (!core_reset_n) begin
                           <font color = "green">-1-</font>  
82519                          s39 <= 1'b0;
           <font color = "green">                    ==></font>
82520                          s40 <= 1'b0;
82521                      end
82522                      else if (|s17) begin
                                <font color = "red">-2-</font>  
82523                          s39 <= s13[0];
           <font color = "red">                    ==></font>
82524                          s40 <= (s39 ^~ s13[0]);
82525                      end
                           MISSING_ELSE
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82607                          if (s44) begin
                               <font color = "red">-1-</font>  
82608                              s42 <= itlb_miss_vpn;
           <font color = "red">                        ==></font>
82609                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82647                          if (!core_reset_n) begin
                               <font color = "green">-1-</font>  
82648                              s45 <= 1'b0;
           <font color = "green">                        ==></font>
82649                          end
82650                          else if (s46) begin
                                    <font color = "green">-2-</font>  
82651                              s45 <= s47;
           <font color = "green">                        ==></font>
82652                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82656                          if (!core_reset_n) begin
                               <font color = "green">-1-</font>  
82657                              s50 <= 1'b0;
           <font color = "green">                        ==></font>
82658                              s51 <= 1'b0;
82659                              s52 <= 1'b0;
82660                              s53 <= 1'b0;
82661                              s54 <= 1'b0;
82662                              s55 <= 1'b0;
82663                          end
82664                          else if (s44) begin
                                    <font color = "red">-2-</font>  
82665                              s50 <= itlb_miss_data[ITLB_A_BIT];
           <font color = "red">                        ==></font>
82666                              s51 <= itlb_miss_data[ITLB_G_BIT];
82667                              s52 <= itlb_miss_data[ITLB_U_BIT];
82668                              s53 <= itlb_miss_data[ITLB_X_BIT];
82669                              s54 <= itlb_miss_data[ITLB_PAGE_FAULT_BIT];
82670                              s55 <= itlb_miss_data[ITLB_PTW_ACCESS_FAULT_BIT];
82671                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82675                          if (s44) begin
                               <font color = "red">-1-</font>  
82676                              s56 <= itlb_miss_data[ITLB_MDCAUSE_MSB:ITLB_MDCAUSE_LSB];
           <font color = "red">                        ==></font>
82677                              s57 <= itlb_miss_data[ITLB_ECC_CODE_MSB:ITLB_ECC_CODE_LSB];
82678                              s58 <= itlb_miss_data[ITLB_ECC_CORR_BIT];
82679                              s59 <= itlb_miss_data[ITLB_ECC_RAMID_MSB:ITLB_ECC_RAMID_LSB];
82680                              s49 <= itlb_miss_data[ITLB_PPN_MSB:ITLB_PPN_LSB];
82681                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82607                          if (s44) begin
                               <font color = "red">-1-</font>  
82608                              s42 <= itlb_miss_vpn;
           <font color = "red">                        ==></font>
82609                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82647                          if (!core_reset_n) begin
                               <font color = "green">-1-</font>  
82648                              s45 <= 1'b0;
           <font color = "green">                        ==></font>
82649                          end
82650                          else if (s46) begin
                                    <font color = "green">-2-</font>  
82651                              s45 <= s47;
           <font color = "green">                        ==></font>
82652                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82656                          if (!core_reset_n) begin
                               <font color = "green">-1-</font>  
82657                              s50 <= 1'b0;
           <font color = "green">                        ==></font>
82658                              s51 <= 1'b0;
82659                              s52 <= 1'b0;
82660                              s53 <= 1'b0;
82661                              s54 <= 1'b0;
82662                              s55 <= 1'b0;
82663                          end
82664                          else if (s44) begin
                                    <font color = "red">-2-</font>  
82665                              s50 <= itlb_miss_data[ITLB_A_BIT];
           <font color = "red">                        ==></font>
82666                              s51 <= itlb_miss_data[ITLB_G_BIT];
82667                              s52 <= itlb_miss_data[ITLB_U_BIT];
82668                              s53 <= itlb_miss_data[ITLB_X_BIT];
82669                              s54 <= itlb_miss_data[ITLB_PAGE_FAULT_BIT];
82670                              s55 <= itlb_miss_data[ITLB_PTW_ACCESS_FAULT_BIT];
82671                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82675                          if (s44) begin
                               <font color = "red">-1-</font>  
82676                              s56 <= itlb_miss_data[ITLB_MDCAUSE_MSB:ITLB_MDCAUSE_LSB];
           <font color = "red">                        ==></font>
82677                              s57 <= itlb_miss_data[ITLB_ECC_CODE_MSB:ITLB_ECC_CODE_LSB];
82678                              s58 <= itlb_miss_data[ITLB_ECC_CORR_BIT];
82679                              s59 <= itlb_miss_data[ITLB_ECC_RAMID_MSB:ITLB_ECC_RAMID_LSB];
82680                              s49 <= itlb_miss_data[ITLB_PPN_MSB:ITLB_PPN_LSB];
82681                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82607                          if (s44) begin
                               <font color = "red">-1-</font>  
82608                              s42 <= itlb_miss_vpn;
           <font color = "red">                        ==></font>
82609                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82647                          if (!core_reset_n) begin
                               <font color = "green">-1-</font>  
82648                              s45 <= 1'b0;
           <font color = "green">                        ==></font>
82649                          end
82650                          else if (s46) begin
                                    <font color = "green">-2-</font>  
82651                              s45 <= s47;
           <font color = "green">                        ==></font>
82652                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82656                          if (!core_reset_n) begin
                               <font color = "green">-1-</font>  
82657                              s50 <= 1'b0;
           <font color = "green">                        ==></font>
82658                              s51 <= 1'b0;
82659                              s52 <= 1'b0;
82660                              s53 <= 1'b0;
82661                              s54 <= 1'b0;
82662                              s55 <= 1'b0;
82663                          end
82664                          else if (s44) begin
                                    <font color = "red">-2-</font>  
82665                              s50 <= itlb_miss_data[ITLB_A_BIT];
           <font color = "red">                        ==></font>
82666                              s51 <= itlb_miss_data[ITLB_G_BIT];
82667                              s52 <= itlb_miss_data[ITLB_U_BIT];
82668                              s53 <= itlb_miss_data[ITLB_X_BIT];
82669                              s54 <= itlb_miss_data[ITLB_PAGE_FAULT_BIT];
82670                              s55 <= itlb_miss_data[ITLB_PTW_ACCESS_FAULT_BIT];
82671                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82675                          if (s44) begin
                               <font color = "red">-1-</font>  
82676                              s56 <= itlb_miss_data[ITLB_MDCAUSE_MSB:ITLB_MDCAUSE_LSB];
           <font color = "red">                        ==></font>
82677                              s57 <= itlb_miss_data[ITLB_ECC_CODE_MSB:ITLB_ECC_CODE_LSB];
82678                              s58 <= itlb_miss_data[ITLB_ECC_CORR_BIT];
82679                              s59 <= itlb_miss_data[ITLB_ECC_RAMID_MSB:ITLB_ECC_RAMID_LSB];
82680                              s49 <= itlb_miss_data[ITLB_PPN_MSB:ITLB_PPN_LSB];
82681                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82607                          if (s44) begin
                               <font color = "red">-1-</font>  
82608                              s42 <= itlb_miss_vpn;
           <font color = "red">                        ==></font>
82609                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82647                          if (!core_reset_n) begin
                               <font color = "green">-1-</font>  
82648                              s45 <= 1'b0;
           <font color = "green">                        ==></font>
82649                          end
82650                          else if (s46) begin
                                    <font color = "green">-2-</font>  
82651                              s45 <= s47;
           <font color = "green">                        ==></font>
82652                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82656                          if (!core_reset_n) begin
                               <font color = "green">-1-</font>  
82657                              s50 <= 1'b0;
           <font color = "green">                        ==></font>
82658                              s51 <= 1'b0;
82659                              s52 <= 1'b0;
82660                              s53 <= 1'b0;
82661                              s54 <= 1'b0;
82662                              s55 <= 1'b0;
82663                          end
82664                          else if (s44) begin
                                    <font color = "red">-2-</font>  
82665                              s50 <= itlb_miss_data[ITLB_A_BIT];
           <font color = "red">                        ==></font>
82666                              s51 <= itlb_miss_data[ITLB_G_BIT];
82667                              s52 <= itlb_miss_data[ITLB_U_BIT];
82668                              s53 <= itlb_miss_data[ITLB_X_BIT];
82669                              s54 <= itlb_miss_data[ITLB_PAGE_FAULT_BIT];
82670                              s55 <= itlb_miss_data[ITLB_PTW_ACCESS_FAULT_BIT];
82671                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
82675                          if (s44) begin
                               <font color = "red">-1-</font>  
82676                              s56 <= itlb_miss_data[ITLB_MDCAUSE_MSB:ITLB_MDCAUSE_LSB];
           <font color = "red">                        ==></font>
82677                              s57 <= itlb_miss_data[ITLB_ECC_CODE_MSB:ITLB_ECC_CODE_LSB];
82678                              s58 <= itlb_miss_data[ITLB_ECC_CORR_BIT];
82679                              s59 <= itlb_miss_data[ITLB_ECC_RAMID_MSB:ITLB_ECC_RAMID_LSB];
82680                              s49 <= itlb_miss_data[ITLB_PPN_MSB:ITLB_PPN_LSB];
82681                          end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_182860">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_kv_itlb">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
