{
  "processor": "Fairchild Clipper C100",
  "manufacturer": "Fairchild Semiconductor",
  "year": 1985,
  "schema_version": "1.0",
  "source": "Clipper Programmer's Reference Manual, Fairchild 1985",
  "instruction_count": 32,
  "instructions": [
    {"mnemonic": "ADD r,r", "opcode": "0x00", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z,V,C", "notes": "Register add, single-cycle RISC"},
    {"mnemonic": "ADDI r,imm", "opcode": "0x01", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "N,Z,V,C", "notes": "Add immediate"},
    {"mnemonic": "SUB r,r", "opcode": "0x02", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z,V,C", "notes": "Register subtract"},
    {"mnemonic": "AND r,r", "opcode": "0x03", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z", "notes": "Bitwise AND"},
    {"mnemonic": "OR r,r", "opcode": "0x04", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z", "notes": "Bitwise OR"},
    {"mnemonic": "XOR r,r", "opcode": "0x05", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z", "notes": "Bitwise XOR"},
    {"mnemonic": "SLL r,count", "opcode": "0x06", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "N,Z,C", "notes": "Shift left logical"},
    {"mnemonic": "SRL r,count", "opcode": "0x07", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "N,Z,C", "notes": "Shift right logical"},
    {"mnemonic": "SRA r,count", "opcode": "0x08", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "N,Z,C", "notes": "Shift right arithmetic"},
    {"mnemonic": "CMP r,r", "opcode": "0x09", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z,V,C", "notes": "Compare registers"},
    {"mnemonic": "NOT r", "opcode": "0x0A", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z", "notes": "Bitwise complement"},
    {"mnemonic": "LDW r,(r)", "opcode": "0x10", "bytes": 2, "cycles": 2, "category": "data_transfer", "addressing_mode": "indirect", "flags_affected": "none", "notes": "Load word from cache"},
    {"mnemonic": "LDW r,d(r)", "opcode": "0x11", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Load word with displacement"},
    {"mnemonic": "STW r,(r)", "opcode": "0x12", "bytes": 2, "cycles": 1, "category": "data_transfer", "addressing_mode": "indirect", "flags_affected": "none", "notes": "Store word"},
    {"mnemonic": "STW r,d(r)", "opcode": "0x13", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Store word with displacement"},
    {"mnemonic": "LDB r,(r)", "opcode": "0x14", "bytes": 2, "cycles": 2, "category": "data_transfer", "addressing_mode": "indirect", "flags_affected": "none", "notes": "Load byte"},
    {"mnemonic": "STB r,(r)", "opcode": "0x15", "bytes": 2, "cycles": 1, "category": "data_transfer", "addressing_mode": "indirect", "flags_affected": "none", "notes": "Store byte"},
    {"mnemonic": "MOV r,r", "opcode": "0x16", "bytes": 2, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Register move"},
    {"mnemonic": "MOVI r,imm", "opcode": "0x17", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Move immediate"},
    {"mnemonic": "B addr", "opcode": "0x20", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Unconditional branch"},
    {"mnemonic": "Bcc addr", "opcode": "0x21", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Conditional branch"},
    {"mnemonic": "CALL addr", "opcode": "0x22", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Subroutine call"},
    {"mnemonic": "RET", "opcode": "0x23", "bytes": 2, "cycles": 2, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from subroutine"},
    {"mnemonic": "CALLS addr", "opcode": "0x24", "bytes": 4, "cycles": 3, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "System call"},
    {"mnemonic": "FADDS f,f", "opcode": "0x30", "bytes": 2, "cycles": 3, "category": "float", "addressing_mode": "register", "flags_affected": "FP flags", "notes": "FP add single"},
    {"mnemonic": "FADDD f,f", "opcode": "0x31", "bytes": 2, "cycles": 3, "category": "float", "addressing_mode": "register", "flags_affected": "FP flags", "notes": "FP add double"},
    {"mnemonic": "FMULS f,f", "opcode": "0x32", "bytes": 2, "cycles": 3, "category": "float", "addressing_mode": "register", "flags_affected": "FP flags", "notes": "FP multiply single"},
    {"mnemonic": "FMULD f,f", "opcode": "0x33", "bytes": 2, "cycles": 3, "category": "float", "addressing_mode": "register", "flags_affected": "FP flags", "notes": "FP multiply double"},
    {"mnemonic": "FDIVS f,f", "opcode": "0x34", "bytes": 2, "cycles": 12, "category": "float", "addressing_mode": "register", "flags_affected": "FP flags", "notes": "FP divide single"},
    {"mnemonic": "FDIVD f,f", "opcode": "0x35", "bytes": 2, "cycles": 20, "category": "float", "addressing_mode": "register", "flags_affected": "FP flags", "notes": "FP divide double"},
    {"mnemonic": "NOP", "opcode": "0xFF", "bytes": 2, "cycles": 1, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"},
    {"mnemonic": "TRAP imm", "opcode": "0x40", "bytes": 4, "cycles": 4, "category": "special", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Software trap"}
  ]
}
