Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Tue Apr 19 17:34:48 2022
| Host             : HPAUL running 64-bit major release  (build 9200)
| Command          : report_power -file test_env_power_routed.rpt -pb test_env_power_summary_routed.pb -rpx test_env_power_routed.rpx
| Design           : test_env
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.233 |
| Dynamic (W)              | 2.155 |
| Device Static (W)        | 0.077 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 73.8  |
| Junction Temperature (C) | 36.2  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     0.437 |      754 |       --- |             --- |
|   LUT as Logic           |     0.358 |      278 |     20800 |            1.34 |
|   CARRY4                 |     0.050 |       21 |      8150 |            0.26 |
|   Register               |     0.019 |      230 |     41600 |            0.55 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   LUT as Distributed RAM |     0.004 |       64 |      9600 |            0.67 |
|   F7/F8 Muxes            |    <0.001 |       80 |     32600 |            0.25 |
|   Others                 |     0.000 |       15 |       --- |             --- |
| Signals                  |     0.465 |      578 |       --- |             --- |
| DSPs                     |     0.008 |        1 |        90 |            1.11 |
| I/O                      |     1.246 |       30 |       106 |           28.30 |
| Static Power             |     0.077 |          |           |                 |
| Total                    |     2.233 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.936 |       0.922 |      0.014 |
| Vccaux    |       1.800 |     0.058 |       0.045 |      0.013 |
| Vcco33    |       3.300 |     0.350 |       0.349 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| test_env                        |     2.155 |
|   DM1                           |     0.006 |
|     data_memory_reg_0_255_0_0   |    <0.001 |
|     data_memory_reg_0_255_10_10 |    <0.001 |
|     data_memory_reg_0_255_11_11 |    <0.001 |
|     data_memory_reg_0_255_12_12 |    <0.001 |
|     data_memory_reg_0_255_13_13 |    <0.001 |
|     data_memory_reg_0_255_14_14 |    <0.001 |
|     data_memory_reg_0_255_15_15 |    <0.001 |
|     data_memory_reg_0_255_1_1   |    <0.001 |
|     data_memory_reg_0_255_2_2   |    <0.001 |
|     data_memory_reg_0_255_3_3   |    <0.001 |
|     data_memory_reg_0_255_4_4   |    <0.001 |
|     data_memory_reg_0_255_5_5   |    <0.001 |
|     data_memory_reg_0_255_6_6   |    <0.001 |
|     data_memory_reg_0_255_7_7   |    <0.001 |
|     data_memory_reg_0_255_8_8   |    <0.001 |
|     data_memory_reg_0_255_9_9   |    <0.001 |
|   EX1                           |     0.085 |
|   ID1                           |     0.070 |
|   IF1                           |     0.575 |
|   MPG1                          |     0.091 |
|   MPG2                          |    <0.001 |
|   SSD1                          |     0.050 |
+---------------------------------+-----------+


