#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Nov 16 01:35:12 2023
# Process ID: 79137
# Current directory: /mnt/hgfs/shared_folder/LAB4_2
# Command line: vivado
# Log file: /mnt/hgfs/shared_folder/LAB4_2/vivado.log
# Journal file: /mnt/hgfs/shared_folder/LAB4_2/vivado.jou
# Running On: ubuntu, OS: Linux, CPU Frequency: 2496.000 MHz, CPU Physical cores: 16, Host memory: 16729 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project project_2 /mnt/hgfs/shared_folder/LAB4_2/project_2 -part xc7z020clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
add_files -norecurse {/mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/lutram.v /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_project_wrapper.v /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.gcd.v /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/wb2axi.v /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/fir.v /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.counter.v /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/bram.v /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/bram12.v /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/bram11.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.gcd.v] -no_script -reset -force -quiet
remove_files  /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/user_proj_example.gcd.v
export_ip_user_files -of_objects  [get_files /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/bram11.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/bram12.v] -no_script -reset -force -quiet
remove_files  {/mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/bram11.v /mnt/hgfs/shared_folder/LAB4_2/lab-exmem_fir/rtl/user/bram12.v}
launch_runs synth_1 -jobs 6
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Nov 16 01:38:52 2023] Launched synth_1...
Run output will be captured here: /mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7929.621 ; gain = 0.000 ; free physical = 8649 ; free virtual = 14147
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7985.648 ; gain = 0.000 ; free physical = 8558 ; free virtual = 14055
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 8014.664 ; gain = 85.043 ; free physical = 8417 ; free virtual = 13915
reset_run synth_1
INFO: [Project 1-1160] Copying file /mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.runs/synth_1/user_project_wrapper.dcp to /mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 6
[Thu Nov 16 01:40:08 2023] Launched synth_1...
Run output will be captured here: /mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8325.711 ; gain = 0.000 ; free physical = 8132 ; free virtual = 13630
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8325.711 ; gain = 0.000 ; free physical = 8065 ; free virtual = 13563
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.srcs/utils_1/imports/synth_1/user_project_wrapper.dcp with file /mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.runs/synth_1/user_project_wrapper.dcp
launch_runs synth_1 -jobs 6
[Thu Nov 16 01:41:29 2023] Launched synth_1...
Run output will be captured here: /mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.runs/synth_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8428.730 ; gain = 0.000 ; free physical = 7915 ; free virtual = 13419
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
create_clock -period 10.000 -name wb_clk_i -waveform {0.000 5.000} [get_ports wb_clk_i]
file mkdir /mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.srcs/constrs_1/new
close [ open /mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.srcs/constrs_1/new/constrain.xdc w ]
add_files -fileset constrs_1 /mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.srcs/constrs_1/new/constrain.xdc
set_property target_constrs_file /mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.srcs/constrs_1/new/constrain.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.srcs/utils_1/imports/synth_1/user_project_wrapper.dcp with file /mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.runs/synth_1/user_project_wrapper.dcp
launch_runs synth_1 -jobs 6
[Thu Nov 16 01:44:18 2023] Launched synth_1...
Run output will be captured here: /mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8452.742 ; gain = 0.000 ; free physical = 7974 ; free virtual = 13480
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.srcs/constrs_1/new/constrain.xdc]
Finished Parsing XDC File [/mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.srcs/constrs_1/new/constrain.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8452.742 ; gain = 0.000 ; free physical = 7909 ; free virtual = 13415
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.srcs/utils_1/imports/synth_1/user_project_wrapper.dcp with file /mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.runs/synth_1/user_project_wrapper.dcp
launch_runs synth_1 -jobs 6
[Thu Nov 16 01:45:57 2023] Launched synth_1...
Run output will be captured here: /mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8478.746 ; gain = 0.000 ; free physical = 7912 ; free virtual = 13418
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.srcs/constrs_1/new/constrain.xdc]
Finished Parsing XDC File [/mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.srcs/constrs_1/new/constrain.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8478.746 ; gain = 0.000 ; free physical = 7845 ; free virtual = 13352
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.srcs/utils_1/imports/synth_1/user_project_wrapper.dcp with file /mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.runs/synth_1/user_project_wrapper.dcp
launch_runs synth_1 -jobs 6
[Thu Nov 16 02:07:00 2023] Launched synth_1...
Run output will be captured here: /mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8508.766 ; gain = 0.000 ; free physical = 7983 ; free virtual = 13365
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.srcs/constrs_1/new/constrain.xdc]
Finished Parsing XDC File [/mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.srcs/constrs_1/new/constrain.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8508.766 ; gain = 0.000 ; free physical = 7921 ; free virtual = 13304
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.srcs/utils_1/imports/synth_1/user_project_wrapper.dcp with file /mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.runs/synth_1/user_project_wrapper.dcp
launch_runs synth_1 -jobs 6
[Thu Nov 16 02:18:18 2023] Launched synth_1...
Run output will be captured here: /mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8508.766 ; gain = 0.000 ; free physical = 7157 ; free virtual = 12645
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.srcs/constrs_1/new/constrain.xdc]
Finished Parsing XDC File [/mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.srcs/constrs_1/new/constrain.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8508.766 ; gain = 0.000 ; free physical = 7093 ; free virtual = 12583
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
show_objects -name fir [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ BMEM.*.* } ]
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.srcs/utils_1/imports/synth_1/user_project_wrapper.dcp with file /mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.runs/synth_1/user_project_wrapper.dcp
launch_runs synth_1 -jobs 6
[Thu Nov 16 02:25:27 2023] Launched synth_1...
Run output will be captured here: /mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 8743.805 ; gain = 0.000 ; free physical = 7551 ; free virtual = 13067
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.srcs/constrs_1/new/constrain.xdc]
Finished Parsing XDC File [/mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.srcs/constrs_1/new/constrain.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8743.805 ; gain = 0.000 ; free physical = 7493 ; free virtual = 13010
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 32 instances

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /mnt/hgfs/shared_folder/LAB4_2/project_2/timing_report.txt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
save_constraints
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.srcs/utils_1/imports/synth_1/user_project_wrapper.dcp with file /mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.runs/synth_1/user_project_wrapper.dcp
launch_runs synth_1 -jobs 6
[Thu Nov 16 02:33:44 2023] Launched synth_1...
Run output will be captured here: /mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8743.805 ; gain = 0.000 ; free physical = 7579 ; free virtual = 13097
INFO: [Netlist 29-17] Analyzing 108 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.srcs/constrs_1/new/constrain.xdc]
Finished Parsing XDC File [/mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.srcs/constrs_1/new/constrain.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8743.805 ; gain = 0.000 ; free physical = 7523 ; free virtual = 13041
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 64 instances

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
save_constraints
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.srcs/utils_1/imports/synth_1/user_project_wrapper.dcp with file /mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.runs/synth_1/user_project_wrapper.dcp
launch_runs synth_1 -jobs 6
[Thu Nov 16 02:35:22 2023] Launched synth_1...
Run output will be captured here: /mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8743.805 ; gain = 0.000 ; free physical = 7525 ; free virtual = 13043
INFO: [Netlist 29-17] Analyzing 108 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.srcs/constrs_1/new/constrain.xdc]
Finished Parsing XDC File [/mnt/hgfs/shared_folder/LAB4_2/project_2/project_2.srcs/constrs_1/new/constrain.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8743.805 ; gain = 0.000 ; free physical = 7469 ; free virtual = 12987
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 64 instances

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file /mnt/hgfs/shared_folder/LAB4_2/project_2/timing_report.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
